

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 41dd717867adbaebac0f46fb9c2928fa  /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_448_512/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_448_512/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_448_512/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_448_512/cutlass-test
Running md5sum using "md5sum /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_448_512/cutlass-test "
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_448_512/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE : hostFun 0x0x55c7ed46249e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x190 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x28f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x300 to 0x30f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x380 to 0x395 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE$__cuda_local_var_31745_57_non_const_shared_storage" from 0x0 to 0x9010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (323 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=36880, cmem=784
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_448_512/cutlass-test
self exe links to: /home/wmhu/share/cutlass-gpgpu-sim/test_ant/4096_448_512/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ed46a270, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ed46a500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ed46a790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ed46aa20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ed46acb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ed46af40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ed46b1d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ed46b460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ed46b6e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ed46b960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ed46bbe0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ed46be60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ed46c0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ed46c360, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ed46c5e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x55c7ed46c860, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ed46ca80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ed46cca0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ed46cec0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ed46d0e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ed46d300, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ed46d520, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ed46d740, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ed46d960, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ed46db80, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ed46dda0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ed46dfc0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ed46e1e0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ed46e400, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ed46e620, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ed46e840, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x55c7ed46ea60, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c7ed706100; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c7ed706140; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c7ed706180; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c7ed7061c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c7ed705380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c7ed7060e0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c7ed471900; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c7ed471920; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c7ed7060e8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c7ed471904; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x55c7ed7060f0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 432 bytes starting at 0x7ffc781cbca0..

GPGPU-Sim PTX: cudaLaunch for 0x0x55c7ed46249e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x198 (cutlass-test.1.sm_70.ptx:92) @%p11 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210 (cutlass-test.1.sm_70.ptx:130) mov.u32 %r1278, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d8 (cutlass-test.1.sm_70.ptx:155) @%p11 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x350 (cutlass-test.1.sm_70.ptx:193) setp.lt.s32%p22, %r23, 64;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x358 (cutlass-test.1.sm_70.ptx:194) @%p22 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x360 (cutlass-test.1.sm_70.ptx:195) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (cutlass-test.1.sm_70.ptx:212) setp.gt.s32%p23, %r23, 64;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3c0 (cutlass-test.1.sm_70.ptx:209) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (cutlass-test.1.sm_70.ptx:213) @%p23 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (cutlass-test.1.sm_70.ptx:228) and.b32 %r1307, %r1956, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x468 (cutlass-test.1.sm_70.ptx:235) @!%p26 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x480 (cutlass-test.1.sm_70.ptx:242) cvt.s64.s32%rd9, %r10;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x470 (cutlass-test.1.sm_70.ptx:236) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x478 (cutlass-test.1.sm_70.ptx:239) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd6];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x4d0 (cutlass-test.1.sm_70.ptx:252) @%p27 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e0 (cutlass-test.1.sm_70.ptx:257) add.s64 %rd12, %rd10, %rd9;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x528 (cutlass-test.1.sm_70.ptx:266) @%p28 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (cutlass-test.1.sm_70.ptx:271) add.s64 %rd14, %rd12, %rd9;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x580 (cutlass-test.1.sm_70.ptx:280) @%p29 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (cutlass-test.1.sm_70.ptx:285) cvt.s64.s32%rd134, %r11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5e0 (cutlass-test.1.sm_70.ptx:295) @!%p30 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f8 (cutlass-test.1.sm_70.ptx:302) cvt.s64.s32%rd17, %r1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x5e8 (cutlass-test.1.sm_70.ptx:296) bra.uni BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f0 (cutlass-test.1.sm_70.ptx:299) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd8];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x648 (cutlass-test.1.sm_70.ptx:312) @%p31 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x658 (cutlass-test.1.sm_70.ptx:317) add.s64 %rd20, %rd18, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6a0 (cutlass-test.1.sm_70.ptx:326) @%p32 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b0 (cutlass-test.1.sm_70.ptx:331) add.s64 %rd22, %rd20, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:339) @%p33 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x700 (cutlass-test.1.sm_70.ptx:344) cvt.s64.s32%rd140, %r2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7b0 (cutlass-test.1.sm_70.ptx:366) @%p34 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (cutlass-test.1.sm_70.ptx:404) mul.wide.s32 %rd150, %r104, 2;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8e0 (cutlass-test.1.sm_70.ptx:430) @%p35 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xaf0 (cutlass-test.1.sm_70.ptx:499) @%p36 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc80 (cutlass-test.1.sm_70.ptx:552) and.b32 %r1562, %r1956, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xc90 (cutlass-test.1.sm_70.ptx:554) @!%p38 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (cutlass-test.1.sm_70.ptx:561) mul.wide.s32 %rd161, %r10, 2;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xc98 (cutlass-test.1.sm_70.ptx:555) bra.uni BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca0 (cutlass-test.1.sm_70.ptx:558) ld.global.v4.u32 {%r2171, %r2170, %r2173, %r2172}, [%rd422];
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xcc8 (cutlass-test.1.sm_70.ptx:565) @%p39 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcd8 (cutlass-test.1.sm_70.ptx:570) add.s64 %rd163, %rd9, %rd9;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xd00 (cutlass-test.1.sm_70.ptx:575) @%p40 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd10 (cutlass-test.1.sm_70.ptx:580) add.s64 %rd167, %rd163, %rd9;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xd38 (cutlass-test.1.sm_70.ptx:585) @%p41 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (cutlass-test.1.sm_70.ptx:590) add.s64 %rd173, %rd167, %rd134;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xd70 (cutlass-test.1.sm_70.ptx:595) @!%p42 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd88 (cutlass-test.1.sm_70.ptx:602) mul.wide.s32 %rd175, %r1, 2;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xd78 (cutlass-test.1.sm_70.ptx:596) bra.uni BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd80 (cutlass-test.1.sm_70.ptx:599) ld.global.v4.u32 {%r2187, %r2186, %r2189, %r2188}, [%rd421];
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xda8 (cutlass-test.1.sm_70.ptx:606) @%p43 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb8 (cutlass-test.1.sm_70.ptx:611) add.s64 %rd177, %rd17, %rd17;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xde0 (cutlass-test.1.sm_70.ptx:616) @%p44 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf0 (cutlass-test.1.sm_70.ptx:621) add.s64 %rd181, %rd177, %rd17;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xe18 (cutlass-test.1.sm_70.ptx:626) @%p45 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe28 (cutlass-test.1.sm_70.ptx:631) add.s32 %r1604, %r104, 16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1600 (cutlass-test.1.sm_70.ptx:882) @%p46 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1608 (cutlass-test.1.sm_70.ptx:883) bra.uni BB0_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1808 (cutlass-test.1.sm_70.ptx:951) setp.lt.s32%p47, %r2314, -63;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1810 (cutlass-test.1.sm_70.ptx:952) @%p47 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ea0 (cutlass-test.1.sm_70.ptx:1165) @%p48 bra BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea8 (cutlass-test.1.sm_70.ptx:1168) ld.param.f32 %f1227, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+428];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1f60 (cutlass-test.1.sm_70.ptx:1191) @%p49 bra BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1f68 (cutlass-test.1.sm_70.ptx:1192) bra.uni BB0_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c18 (cutlass-test.1.sm_70.ptx:1708) ld.param.u64 %rd414, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1f78 (cutlass-test.1.sm_70.ptx:1196) @%p148 bra BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (cutlass-test.1.sm_70.ptx:1234) shl.b32 %r1873, %r19, 2;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2010 (cutlass-test.1.sm_70.ptx:1238) @%p149 bra BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2088 (cutlass-test.1.sm_70.ptx:1276) mul.wide.s32 %rd353, %r1018, 4;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2260 (cutlass-test.1.sm_70.ptx:1335) @%p152 bra BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a0 (cutlass-test.1.sm_70.ptx:1346) ld.param.f32 %f1232, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2490 (cutlass-test.1.sm_70.ptx:1408) @!%p155 bra BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b8 (cutlass-test.1.sm_70.ptx:1417) add.s64 %rd99, %rd98, %rd97;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2498 (cutlass-test.1.sm_70.ptx:1409) bra.uni BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a0 (cutlass-test.1.sm_70.ptx:1412) shl.b64 %rd360, %rd98, 2;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x24d8 (cutlass-test.1.sm_70.ptx:1421) @!%p158 bra BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2500 (cutlass-test.1.sm_70.ptx:1430) add.s64 %rd100, %rd99, %rd97;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x24e0 (cutlass-test.1.sm_70.ptx:1422) bra.uni BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (cutlass-test.1.sm_70.ptx:1425) shl.b64 %rd363, %rd99, 2;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2520 (cutlass-test.1.sm_70.ptx:1434) @!%p161 bra BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (cutlass-test.1.sm_70.ptx:1443) add.s64 %rd101, %rd100, %rd97;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2528 (cutlass-test.1.sm_70.ptx:1435) bra.uni BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2530 (cutlass-test.1.sm_70.ptx:1438) shl.b64 %rd366, %rd100, 2;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2568 (cutlass-test.1.sm_70.ptx:1447) @!%p164 bra BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2590 (cutlass-test.1.sm_70.ptx:1456) add.s64 %rd102, %rd101, %rd97;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2570 (cutlass-test.1.sm_70.ptx:1448) bra.uni BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2578 (cutlass-test.1.sm_70.ptx:1451) shl.b64 %rd369, %rd101, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x25b0 (cutlass-test.1.sm_70.ptx:1460) @!%p167 bra BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (cutlass-test.1.sm_70.ptx:1469) add.s64 %rd103, %rd102, %rd97;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x25b8 (cutlass-test.1.sm_70.ptx:1461) bra.uni BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c0 (cutlass-test.1.sm_70.ptx:1464) shl.b64 %rd372, %rd102, 2;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x25f8 (cutlass-test.1.sm_70.ptx:1473) @!%p170 bra BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2620 (cutlass-test.1.sm_70.ptx:1482) add.s64 %rd104, %rd103, %rd97;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2600 (cutlass-test.1.sm_70.ptx:1474) bra.uni BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2608 (cutlass-test.1.sm_70.ptx:1477) shl.b64 %rd375, %rd103, 2;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2640 (cutlass-test.1.sm_70.ptx:1486) @!%p173 bra BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2668 (cutlass-test.1.sm_70.ptx:1495) cvt.s64.s32%rd380, %r1260;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2648 (cutlass-test.1.sm_70.ptx:1487) bra.uni BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2650 (cutlass-test.1.sm_70.ptx:1490) shl.b64 %rd378, %rd104, 2;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2800 (cutlass-test.1.sm_70.ptx:1546) @%p176 bra BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2850 (cutlass-test.1.sm_70.ptx:1559) ld.param.f32 %f1233, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE_param_0+424];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2a38 (cutlass-test.1.sm_70.ptx:1620) @!%p179 bra BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (cutlass-test.1.sm_70.ptx:1629) add.s64 %rd107, %rd106, %rd97;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2a40 (cutlass-test.1.sm_70.ptx:1621) bra.uni BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a48 (cutlass-test.1.sm_70.ptx:1624) shl.b64 %rd387, %rd106, 2;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2a80 (cutlass-test.1.sm_70.ptx:1633) @!%p182 bra BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa8 (cutlass-test.1.sm_70.ptx:1642) add.s64 %rd108, %rd107, %rd97;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2a88 (cutlass-test.1.sm_70.ptx:1634) bra.uni BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (cutlass-test.1.sm_70.ptx:1637) shl.b64 %rd390, %rd107, 2;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2ac8 (cutlass-test.1.sm_70.ptx:1646) @!%p185 bra BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af0 (cutlass-test.1.sm_70.ptx:1655) add.s64 %rd109, %rd108, %rd97;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2ad0 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad8 (cutlass-test.1.sm_70.ptx:1650) shl.b64 %rd393, %rd108, 2;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2b10 (cutlass-test.1.sm_70.ptx:1659) @!%p188 bra BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b38 (cutlass-test.1.sm_70.ptx:1668) add.s64 %rd110, %rd109, %rd97;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2b18 (cutlass-test.1.sm_70.ptx:1660) bra.uni BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b20 (cutlass-test.1.sm_70.ptx:1663) shl.b64 %rd396, %rd109, 2;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2b58 (cutlass-test.1.sm_70.ptx:1672) @!%p191 bra BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b80 (cutlass-test.1.sm_70.ptx:1681) add.s64 %rd111, %rd110, %rd97;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2b60 (cutlass-test.1.sm_70.ptx:1673) bra.uni BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b68 (cutlass-test.1.sm_70.ptx:1676) shl.b64 %rd399, %rd110, 2;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2ba0 (cutlass-test.1.sm_70.ptx:1685) @!%p194 bra BB0_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc8 (cutlass-test.1.sm_70.ptx:1694) add.s64 %rd405, %rd111, %rd97;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ba8 (cutlass-test.1.sm_70.ptx:1686) bra.uni BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1689) shl.b64 %rd402, %rd111, 2;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2bf8 (cutlass-test.1.sm_70.ptx:1700) @!%p197 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2c00 (cutlass-test.1.sm_70.ptx:1701) bra.uni BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c08 (cutlass-test.1.sm_70.ptx:1704) st.global.v4.f32 [%rd112], {%f226, %f225, %f224, %f223};
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c10 (cutlass-test.1.sm_70.ptx:1705) bra.uni BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2c58 (cutlass-test.1.sm_70.ptx:1716) @%p50 bra BB0_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd0 (cutlass-test.1.sm_70.ptx:1754) shl.b32 %r1788, %r19, 2;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2cf0 (cutlass-test.1.sm_70.ptx:1758) @%p51 bra BB0_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d68 (cutlass-test.1.sm_70.ptx:1796) setp.lt.s32%p52, %r1016, %r1266;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2d80 (cutlass-test.1.sm_70.ptx:1799) @!%p54 bra BB0_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d98 (cutlass-test.1.sm_70.ptx:1806) cvt.s64.s32%rd47, %r1253;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2d88 (cutlass-test.1.sm_70.ptx:1800) bra.uni BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d90 (cutlass-test.1.sm_70.ptx:1803) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd46];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2dd0 (cutlass-test.1.sm_70.ptx:1813) @!%p57 bra BB0_60;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de8 (cutlass-test.1.sm_70.ptx:1820) add.s64 %rd50, %rd48, %rd47;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2dd8 (cutlass-test.1.sm_70.ptx:1814) bra.uni BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2de0 (cutlass-test.1.sm_70.ptx:1817) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd49];
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2e18 (cutlass-test.1.sm_70.ptx:1826) @!%p60 bra BB0_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e30 (cutlass-test.1.sm_70.ptx:1833) add.s64 %rd52, %rd50, %rd47;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2e20 (cutlass-test.1.sm_70.ptx:1827) bra.uni BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (cutlass-test.1.sm_70.ptx:1830) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd51];
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2e60 (cutlass-test.1.sm_70.ptx:1839) @!%p63 bra BB0_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (cutlass-test.1.sm_70.ptx:1846) add.s64 %rd54, %rd52, %rd47;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2e68 (cutlass-test.1.sm_70.ptx:1840) bra.uni BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e70 (cutlass-test.1.sm_70.ptx:1843) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd53];
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2ea8 (cutlass-test.1.sm_70.ptx:1852) @!%p66 bra BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec0 (cutlass-test.1.sm_70.ptx:1859) add.s64 %rd56, %rd54, %rd47;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2eb0 (cutlass-test.1.sm_70.ptx:1853) bra.uni BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eb8 (cutlass-test.1.sm_70.ptx:1856) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd55];
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2ef0 (cutlass-test.1.sm_70.ptx:1865) @!%p69 bra BB0_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f08 (cutlass-test.1.sm_70.ptx:1872) add.s64 %rd58, %rd56, %rd47;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2ef8 (cutlass-test.1.sm_70.ptx:1866) bra.uni BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f00 (cutlass-test.1.sm_70.ptx:1869) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd57];
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2f38 (cutlass-test.1.sm_70.ptx:1878) @!%p72 bra BB0_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (cutlass-test.1.sm_70.ptx:1885) add.s64 %rd60, %rd58, %rd47;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f40 (cutlass-test.1.sm_70.ptx:1879) bra.uni BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f48 (cutlass-test.1.sm_70.ptx:1882) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd59];
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2f80 (cutlass-test.1.sm_70.ptx:1891) @!%p75 bra BB0_72;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f98 (cutlass-test.1.sm_70.ptx:1898) mul.wide.s32 %rd267, %r1018, 4;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x2f88 (cutlass-test.1.sm_70.ptx:1892) bra.uni BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f90 (cutlass-test.1.sm_70.ptx:1895) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd61];
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x34a8 (cutlass-test.1.sm_70.ptx:2060) @%p78 bra BB0_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34b8 (cutlass-test.1.sm_70.ptx:2065) cvt.s64.s32%rd66, %r1259;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x34e0 (cutlass-test.1.sm_70.ptx:2070) @!%p81 bra BB0_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3508 (cutlass-test.1.sm_70.ptx:2079) add.s64 %rd68, %rd67, %rd66;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x34e8 (cutlass-test.1.sm_70.ptx:2071) bra.uni BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34f0 (cutlass-test.1.sm_70.ptx:2074) shl.b64 %rd277, %rd67, 2;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3528 (cutlass-test.1.sm_70.ptx:2083) @!%p84 bra BB0_78;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3550 (cutlass-test.1.sm_70.ptx:2092) add.s64 %rd69, %rd68, %rd66;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3530 (cutlass-test.1.sm_70.ptx:2084) bra.uni BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3538 (cutlass-test.1.sm_70.ptx:2087) shl.b64 %rd280, %rd68, 2;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3570 (cutlass-test.1.sm_70.ptx:2096) @!%p87 bra BB0_80;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (cutlass-test.1.sm_70.ptx:2105) add.s64 %rd70, %rd69, %rd66;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3578 (cutlass-test.1.sm_70.ptx:2097) bra.uni BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3580 (cutlass-test.1.sm_70.ptx:2100) shl.b64 %rd283, %rd69, 2;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x35b8 (cutlass-test.1.sm_70.ptx:2109) @!%p90 bra BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35e0 (cutlass-test.1.sm_70.ptx:2118) add.s64 %rd71, %rd70, %rd66;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x35c0 (cutlass-test.1.sm_70.ptx:2110) bra.uni BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35c8 (cutlass-test.1.sm_70.ptx:2113) shl.b64 %rd286, %rd70, 2;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3600 (cutlass-test.1.sm_70.ptx:2122) @!%p93 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3628 (cutlass-test.1.sm_70.ptx:2131) add.s64 %rd72, %rd71, %rd66;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3608 (cutlass-test.1.sm_70.ptx:2123) bra.uni BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3610 (cutlass-test.1.sm_70.ptx:2126) shl.b64 %rd289, %rd71, 2;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3648 (cutlass-test.1.sm_70.ptx:2135) @!%p96 bra BB0_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3670 (cutlass-test.1.sm_70.ptx:2144) add.s64 %rd73, %rd72, %rd66;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3650 (cutlass-test.1.sm_70.ptx:2136) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3658 (cutlass-test.1.sm_70.ptx:2139) shl.b64 %rd292, %rd72, 2;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3690 (cutlass-test.1.sm_70.ptx:2148) @!%p99 bra BB0_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36b8 (cutlass-test.1.sm_70.ptx:2157) cvt.s64.s32%rd297, %r1260;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3698 (cutlass-test.1.sm_70.ptx:2149) bra.uni BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a0 (cutlass-test.1.sm_70.ptx:2152) shl.b64 %rd295, %rd73, 2;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x36e0 (cutlass-test.1.sm_70.ptx:2162) @!%p102 bra BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (cutlass-test.1.sm_70.ptx:2169) add.s64 %rd75, %rd63, %rd47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x36e8 (cutlass-test.1.sm_70.ptx:2163) bra.uni BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f0 (cutlass-test.1.sm_70.ptx:2166) ld.global.v4.u32 {%r2524, %r2525, %r2526, %r2527}, [%rd64];
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3728 (cutlass-test.1.sm_70.ptx:2175) @!%p105 bra BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3740 (cutlass-test.1.sm_70.ptx:2182) add.s64 %rd77, %rd75, %rd47;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3730 (cutlass-test.1.sm_70.ptx:2176) bra.uni BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3738 (cutlass-test.1.sm_70.ptx:2179) ld.global.v4.u32 {%r2528, %r2529, %r2530, %r2531}, [%rd76];
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3770 (cutlass-test.1.sm_70.ptx:2188) @!%p108 bra BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3788 (cutlass-test.1.sm_70.ptx:2195) add.s64 %rd79, %rd77, %rd47;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3778 (cutlass-test.1.sm_70.ptx:2189) bra.uni BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3780 (cutlass-test.1.sm_70.ptx:2192) ld.global.v4.u32 {%r2532, %r2533, %r2534, %r2535}, [%rd78];
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x37b8 (cutlass-test.1.sm_70.ptx:2201) @!%p111 bra BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37d0 (cutlass-test.1.sm_70.ptx:2208) add.s64 %rd81, %rd79, %rd47;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x37c0 (cutlass-test.1.sm_70.ptx:2202) bra.uni BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37c8 (cutlass-test.1.sm_70.ptx:2205) ld.global.v4.u32 {%r2536, %r2537, %r2538, %r2539}, [%rd80];
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3800 (cutlass-test.1.sm_70.ptx:2214) @!%p114 bra BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (cutlass-test.1.sm_70.ptx:2221) add.s64 %rd83, %rd81, %rd47;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3808 (cutlass-test.1.sm_70.ptx:2215) bra.uni BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3810 (cutlass-test.1.sm_70.ptx:2218) ld.global.v4.u32 {%r2540, %r2541, %r2542, %r2543}, [%rd82];
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3848 (cutlass-test.1.sm_70.ptx:2227) @!%p117 bra BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3860 (cutlass-test.1.sm_70.ptx:2234) add.s64 %rd85, %rd83, %rd47;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3850 (cutlass-test.1.sm_70.ptx:2228) bra.uni BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3858 (cutlass-test.1.sm_70.ptx:2231) ld.global.v4.u32 {%r2544, %r2545, %r2546, %r2547}, [%rd84];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x3890 (cutlass-test.1.sm_70.ptx:2240) @!%p120 bra BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (cutlass-test.1.sm_70.ptx:2247) add.s64 %rd311, %rd85, %rd47;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x3898 (cutlass-test.1.sm_70.ptx:2241) bra.uni BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a0 (cutlass-test.1.sm_70.ptx:2244) ld.global.v4.u32 {%r2548, %r2549, %r2550, %r2551}, [%rd86];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x38d8 (cutlass-test.1.sm_70.ptx:2253) @!%p123 bra BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38f0 (cutlass-test.1.sm_70.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x38e0 (cutlass-test.1.sm_70.ptx:2254) bra.uni BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e8 (cutlass-test.1.sm_70.ptx:2257) ld.global.v4.u32 {%r2552, %r2553, %r2554, %r2555}, [%rd87];
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x3d80 (cutlass-test.1.sm_70.ptx:2406) @%p126 bra BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3da0 (cutlass-test.1.sm_70.ptx:2413) add.s64 %rd88, %rd74, %rd66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x3dc0 (cutlass-test.1.sm_70.ptx:2417) @!%p129 bra BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3de8 (cutlass-test.1.sm_70.ptx:2426) add.s64 %rd89, %rd88, %rd66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x3dc8 (cutlass-test.1.sm_70.ptx:2418) bra.uni BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3dd0 (cutlass-test.1.sm_70.ptx:2421) shl.b64 %rd319, %rd88, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x3e08 (cutlass-test.1.sm_70.ptx:2430) @!%p132 bra BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e30 (cutlass-test.1.sm_70.ptx:2439) add.s64 %rd90, %rd89, %rd66;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x3e10 (cutlass-test.1.sm_70.ptx:2431) bra.uni BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e18 (cutlass-test.1.sm_70.ptx:2434) shl.b64 %rd322, %rd89, 2;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x3e50 (cutlass-test.1.sm_70.ptx:2443) @!%p135 bra BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e78 (cutlass-test.1.sm_70.ptx:2452) add.s64 %rd91, %rd90, %rd66;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x3e58 (cutlass-test.1.sm_70.ptx:2444) bra.uni BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e60 (cutlass-test.1.sm_70.ptx:2447) shl.b64 %rd325, %rd90, 2;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x3e98 (cutlass-test.1.sm_70.ptx:2456) @!%p138 bra BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ec0 (cutlass-test.1.sm_70.ptx:2465) add.s64 %rd92, %rd91, %rd66;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x3ea0 (cutlass-test.1.sm_70.ptx:2457) bra.uni BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ea8 (cutlass-test.1.sm_70.ptx:2460) shl.b64 %rd328, %rd91, 2;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x3ee0 (cutlass-test.1.sm_70.ptx:2469) @!%p141 bra BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f08 (cutlass-test.1.sm_70.ptx:2478) add.s64 %rd93, %rd92, %rd66;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x3ee8 (cutlass-test.1.sm_70.ptx:2470) bra.uni BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ef0 (cutlass-test.1.sm_70.ptx:2473) shl.b64 %rd331, %rd92, 2;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x3f28 (cutlass-test.1.sm_70.ptx:2482) @!%p144 bra BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f50 (cutlass-test.1.sm_70.ptx:2491) add.s64 %rd337, %rd93, %rd66;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x3f30 (cutlass-test.1.sm_70.ptx:2483) bra.uni BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f38 (cutlass-test.1.sm_70.ptx:2486) shl.b64 %rd334, %rd93, 2;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x3f80 (cutlass-test.1.sm_70.ptx:2497) @!%p147 bra BB0_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f98 (cutlass-test.1.sm_70.ptx:2504) ret;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x3f88 (cutlass-test.1.sm_70.ptx:2498) bra.uni BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f90 (cutlass-test.1.sm_70.ptx:2501) st.global.v4.f32 [%rd94], {%f191, %f192, %f193, %f194};
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (32,4,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 1, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE'
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_14WmmaGemmTraitsILNS_12MatrixLayout4KindE0ELS5_1ENS_5ShapeILi64ELi128ELi128ELi1EEEfNS0_13LinearScalingIfNS0_19FragmentMultiplyAddIfEEEEfNS6_ILi64ELi32ELi64ELi1EEENS6_ILi16ELi16ELi16ELi1EEELi8ELi8EiNS0_20WmmaGemmTraitsHelperILS5_0ELS5_1ES7_ffSB_SC_SD_Li8ELi8EiEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 104883
gpu_sim_insn = 98435072
gpu_ipc =     938.5226
gpu_tot_sim_cycle = 104883
gpu_tot_sim_insn = 98435072
gpu_tot_ipc =     938.5226
gpu_tot_issued_cta = 128
gpu_occupancy = 12.4639% 
gpu_tot_occupancy = 12.4639% 
max_total_param_size = 0
gpu_stall_dramfull = 96124
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      11.5597
partiton_level_parallism_total  =      11.5597
partiton_level_parallism_util =      22.0183
partiton_level_parallism_util_total  =      22.0183
L2_BW  =     418.7386 GB/Sec
L2_BW_total  =     418.7386 GB/Sec
gpu_total_sim_rate=198058

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 417
	L1D_cache_core[2]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 598
	L1D_cache_core[3]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 683
	L1D_cache_core[4]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 607
	L1D_cache_core[5]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 580
	L1D_cache_core[6]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 795
	L1D_cache_core[7]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 473
	L1D_cache_core[8]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106
	L1D_cache_core[9]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 611
	L1D_cache_core[10]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1000
	L1D_cache_core[11]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 251
	L1D_cache_core[12]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 878
	L1D_cache_core[13]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 163
	L1D_cache_core[14]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 464
	L1D_cache_core[15]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 799
	L1D_cache_core[16]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 533
	L1D_cache_core[17]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 191
	L1D_cache_core[18]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 683
	L1D_cache_core[19]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 743
	L1D_cache_core[20]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 542
	L1D_cache_core[21]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 583
	L1D_cache_core[22]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44
	L1D_cache_core[23]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 331
	L1D_cache_core[24]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 658
	L1D_cache_core[25]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 416
	L1D_cache_core[26]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 188
	L1D_cache_core[27]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 832
	L1D_cache_core[28]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1041
	L1D_cache_core[29]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 708
	L1D_cache_core[30]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[31]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 812
	L1D_cache_core[32]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 490
	L1D_cache_core[34]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 620
	L1D_cache_core[35]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 301
	L1D_cache_core[36]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 370
	L1D_cache_core[37]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 693
	L1D_cache_core[38]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 321
	L1D_cache_core[39]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 905
	L1D_cache_core[40]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 941
	L1D_cache_core[41]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 975
	L1D_cache_core[42]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 891
	L1D_cache_core[43]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 67
	L1D_cache_core[44]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 827
	L1D_cache_core[45]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 540
	L1D_cache_core[46]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 349
	L1D_cache_core[47]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 906
	L1D_cache_core[48]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 815
	L1D_cache_core[49]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 197
	L1D_cache_core[50]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 698
	L1D_cache_core[51]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 932
	L1D_cache_core[52]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 648
	L1D_cache_core[53]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 378
	L1D_cache_core[54]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 507
	L1D_cache_core[55]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 518
	L1D_cache_core[56]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 850
	L1D_cache_core[57]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 171
	L1D_cache_core[58]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 295
	L1D_cache_core[59]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 292
	L1D_cache_core[60]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 635
	L1D_cache_core[61]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 972
	L1D_cache_core[62]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 896
	L1D_cache_core[63]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 874
	L1D_cache_core[64]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 409
	L1D_cache_core[65]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 622
	L1D_cache_core[66]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 307
	L1D_cache_core[67]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 378
	L1D_cache_core[68]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 780
	L1D_cache_core[69]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 268
	L1D_cache_core[70]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 910
	L1D_cache_core[71]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 752
	L1D_cache_core[72]: Access = 17408, Miss = 17408, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 674
	L1D_cache_core[73]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 961
	L1D_cache_core[74]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1263
	L1D_cache_core[75]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 767
	L1D_cache_core[76]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1028
	L1D_cache_core[77]: Access = 10240, Miss = 10240, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 865
	L1D_cache_core[78]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 246
	L1D_cache_core[79]: Access = 20480, Miss = 20480, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 293
	L1D_total_cache_accesses = 1212416
	L1D_total_cache_misses = 1212416
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 46136
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.155
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 983040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 229376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 39592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 983040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 229376

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6544
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 39592
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
6194, 6194, 6194, 6194, 6194, 6194, 6194, 6194, 
gpgpu_n_tot_thrd_icount = 101056512
gpgpu_n_tot_w_icount = 3158016
gpgpu_n_stall_shd_mem = 1644723
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 983040
gpgpu_n_mem_write_global = 229376
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1966080
gpgpu_n_store_insn = 458752
gpgpu_n_shmem_insn = 9166848
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 712704
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 466176
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1178547
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13221473	W0_Idle:1703735	W0_Scoreboard:7280916	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3158016
single_issue_nums: WS0:789504	WS1:789504	WS2:789504	WS3:789504	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7864320 {8:983040,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9175040 {40:229376,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 39321600 {40:983040,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1835008 {8:229376,}
maxmflatency = 2374 
max_icnt2mem_latency = 2189 
maxmrqlatency = 998 
max_icnt2sh_latency = 856 
averagemflatency = 748 
avg_icnt2mem_latency = 392 
avg_mrq_latency = 81 
avg_icnt2sh_latency = 104 
mrq_lat_table:40140 	22151 	10173 	7990 	23240 	113176 	40632 	33766 	25036 	3694 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51803 	279322 	640197 	238940 	2154 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	73760 	112697 	157413 	211350 	274916 	312433 	69426 	421 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	263113 	77509 	67270 	81629 	116642 	182036 	288020 	127685 	8512 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	39 	59 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8        12        12        12         8        12        16         8         8        12         8         8         8        10         8 
dram[1]:         8         8        12        10        12         8         8         8         8         8         8         8         8         8        10         8 
dram[2]:         8         8        12         8        10         8         8        12         8         8         8         8        12         8         8         8 
dram[3]:         8         8        12         8        10         8         8         8         8         8         8         8        12         8         8         8 
dram[4]:         8         8        12        16        10        12        12        16        12         8        16         8         8         8         8         8 
dram[5]:         8         8        12        16        10        12         8         8         8         8         8         8         8         8         8         8 
dram[6]:         8         9        10        10        12         8         8        12         8         8         8         8        10         9        10         8 
dram[7]:         8         8        10        10        11         8         8         8         8         8         8         8         8        12        10         8 
dram[8]:        13        10         8        12        16         8        12        16        14         8        12         8        12         8         8         8 
dram[9]:        13        10         8        12        16         8         8         8        12         8         8         8        12         8         8         8 
dram[10]:        11        14         8        11        16        12         8        12        10         8         8         8         8         8         8         8 
dram[11]:        11        14         8        10        16        10         8         8        10         8         8         8         8         8         8         8 
dram[12]:        10         8        12         8        15         8        12        16        12         8        16         8         8         8         8         8 
dram[13]:        10         8        10         8        15         8         8         8         8         8         8         8         8         8         8         8 
dram[14]:        12        10        16         8        13         8         8        12         8         8         8         8         9         8        12         8 
dram[15]:        14        10        16         8        13         8         8         8        10         8         8         8        12         8         8         8 
dram[16]:        14         8         8        12        16        11        12         8         8         8        12         8         8         8         8         8 
dram[17]:        14         8         8        14        16        10         8        12         8         8         8        12         8         8         8         8 
dram[18]:        14         8        12         8        16        15        12         8         8         8         8        12         8         8         8         8 
dram[19]:        14         8        12         8        16        16         8         8         8         8         8         8         9         8         8         8 
dram[20]:        16         8        10         8        16         8        12         8         8         8        12         8         8         8         8         8 
dram[21]:        16         8        10         8        16         8         8        12         8         8         8        12         8         8         8         8 
dram[22]:        14         8         8         8        16         8        12         8         8         8         8         8         8        10         8         8 
dram[23]:        14         8         8         8        16         8         8         8         8         8         8         8         8        10         8         8 
dram[24]:        10         8        16         8        14         8        12         8         8         8        12         8         8         8         8         8 
dram[25]:        10         8        16         8        14         8         8        12         8         8         8        12         8         8         8         8 
dram[26]:         8         8        14         8        14         8        12         8         8         8         8        12         8         8         8        14 
dram[27]:         8         8        16         8        14         8         8         8         8         8         8         8         8         8         8        14 
dram[28]:         8        14        16        10         8        11        12         8         8         8        12         8        12         8         8         8 
dram[29]:         8        14        16         8         8        10        10        12         8         8         8        12        12         8         8         8 
dram[30]:        10         8        16         8        10        10        12         8         9         8         8         8         8         8         8         8 
dram[31]:        10         8        16         8        10         9         8         8         8         8         8         8         8         8         8         8 
maximum service time to same row:
dram[0]:     13572     13773     13529     13135     13626     13636     14214     14415     13402     13977     14033     13822     13739     14348     13632     13600 
dram[1]:     13210     13320     13108     13431     13395     13899     13690     13858     13754     13648     13576     13230     14349     13467     13741     13722 
dram[2]:     12734     13278     12684     12918     13023     13127     14158     14576     13844     13193     13063     13727     14162     13607     13630     13631 
dram[3]:     13420     12726     13139     12492     13195     13498     14296     14391     12889     13634     14064     13151     14197     14059     13224     13157 
dram[4]:     13588     13817     13523     13134     13635     13642     14234     14410     13392     13962     14030     13832     13739     14321     13636     13611 
dram[5]:     13218     13321     13118     13441     13398     13868     13714     13888     13731     13633     13583     13245     14342     13464     13724     13726 
dram[6]:     12712     13263     12680     12920     13030     13126     14188     14547     13832     13182     13074     13733     14167     13607     13621     13637 
dram[7]:     13420     12710     13150     12492     13179     13495     14309     14389     12898     13633     14068     13163     14190     14063     13244     13170 
dram[8]:     13576     13825     13524     13142     13644     13642     14226     14410     13396     13971     14018     13821     13736     14341     13631     13604 
dram[9]:     13224     13335     13106     13428     13409     13889     13685     13858     13744     13657     13583     13231     14352     13462     13723     13730 
dram[10]:     12734     13361     12692     12935     13030     13131     14141     14580     13829     13198     13073     13725     14160     13588     13617     13611 
dram[11]:     13452     12722     13159     12489     13177     13255     14299     14407     12889     13652     14069     13150     14196     14049     13227     13161 
dram[12]:     13584     13813     13526     13135     13651     13649     14222     14414     13398     13970     14036     13839     13733     14329     13643     13612 
dram[13]:     13206     13323     13104     13428     13415     13871     13696     13897     13729     13645     13599     13243     14346     13468     13716     13740 
dram[14]:     12721     13342     12686     12936     13038     13137     14149     14586     13814     13181     13100     13719     14159     13588     13624     13625 
dram[15]:     13448     12716     13178     12488     13173     13464     14302     14402     12893     13634     14065     13158     14180     14037     13241     13187 
dram[16]:     13536     13209     13766     13170     13395     13511     14312     13760     13684     13756     13366     13283     14364     14578     13661     13385 
dram[17]:     13034     13765     13680     13585     13457     13787     13798     14182     13938     14090     13424     13884     13675     14406     13773     13602 
dram[18]:     12589     13280     13030     13080     12914     13029     14451     14232     13543     13731     13480     14029     13688     14252     13815     13651 
dram[19]:     13255     12669     13663     12749     12995     12976     14390     14133     13202     13335     13153     13019     14247     14205     13286     12836 
dram[20]:     13535     13202     13769     13187     13395     13518     14314     13774     13665     13740     13400     13292     14355     14575     13657     13401 
dram[21]:     13025     13721     13689     13587     13460     13762     13809     14186     13942     14101     13429     13897     13671     14395     13773     13609 
dram[22]:     12573     13280     13022     13083     12913     13027     14454     14233     13545     13752     13466     13790     13697     14248     13818     13638 
dram[23]:     13242     12661     13660     12749     12993     12980     14397     14130     13178     13319     13173     13029     14243     14213     13311     12843 
dram[24]:     13537     13215     13782     13182     13376     13516     14314     13756     13679     13760     13391     13272     14359     14589     13650     13370 
dram[25]:     13037     13757     13664     13584     13465     13774     13780     14182     13935     14091     13435     13894     13664     14407     13771     13606 
dram[26]:     12592     13267     12961     13097     12915     13019     14450     14231     13541     13711     13501     14037     13705     14250     13809     13637 
dram[27]:     13279     12669     13641     12756     12991     12991     14395     14134     13185     13340     13162     13021     14250     14218     13286     12834 
dram[28]:     13542     13206     13773     13181     13373     13511     14303     13768     13657     13751     13418     13279     14351     14572     13650     13388 
dram[29]:     13002     13755     13673     13584     13458     13760     13792     14182     13935     14095     13427     13904     13657     14388     13771     13607 
dram[30]:     12581     13285     12978     13100     12922     13018     14458     14233     13543     13721     13488     13897     13709     14254     13800     13634 
dram[31]:     13269     12649     13638     12757     12994     12999     14407     14134     13166     13327     13179     13036     14254     14200     13295     12845 
average row accesses per activate:
dram[0]:  3.871345  3.975155  4.000000  3.926380  4.258823  4.069364  3.830303  3.897436  4.164383  4.330827  3.776397  4.000000  3.751553  3.917808  3.776397  3.904762 
dram[1]:  3.964072  4.076433  4.048780  4.050633  4.022222  4.000000  3.937888  4.026490  4.281690  4.266667  4.026490  4.143885  4.108843  3.986014  3.872612  4.283582 
dram[2]:  3.940476  3.975155  4.269231  4.076433  3.956284  4.165680  3.987342  4.164383  4.026490  4.363636  3.730061  3.865772  4.136986  4.056737  3.753086  4.100000 
dram[3]:  3.917160  3.878788  4.188679  4.000000  4.209302  4.165680  3.888889  4.108108  3.800000  4.465117  3.730061  3.764706  4.253521  4.268657  3.753086  3.958621 
dram[4]:  3.782857  3.878788  4.086957  4.238410  4.369697  4.045977  3.820359  4.222222  3.948052  4.235294  3.872612  3.814569  4.013245  4.014084  3.753086  3.814569 
dram[5]:  3.798851  4.129032  4.086957  4.238410  4.222222  3.889503  3.914110  4.026490  4.000000  4.204380  3.922581  3.789474  4.359712  3.986014  3.684849  4.204380 
dram[6]:  3.987952  4.129032  4.024540  4.238410  4.067416  4.069364  3.825301  4.000000  4.053333  4.143885  3.800000  4.027972  4.384058  4.000000  3.948052  4.129497 
dram[7]:  4.012121  3.975155  3.928144  4.210526  4.309524  3.932961  3.751479  3.823899  4.000000  4.535433  3.753086  3.814569  4.328571  4.363636  3.922581  3.931507 
dram[8]:  4.060976  3.926380  4.086957  4.155844  4.426829  4.093023  3.795181  4.136055  4.080537  3.865772  3.948052  4.056338  4.080537  3.891892  3.847134  3.944828 
dram[9]:  4.036364  3.902439  4.138365  4.050633  4.078652  3.889503  3.818182  4.026490  4.136055  3.814569  3.848101  4.143885  4.251748  3.945205  3.947712  4.237037 
dram[10]:  4.000000  4.210526  3.837209  4.155844  4.160000  4.000000  3.949686  4.000000  4.281690  3.740260  3.776397  4.000000  3.872612  4.143885  4.000000  4.115108 
dram[11]:  4.073620  4.155844  3.707865  4.076433  4.359282  4.266667  4.000000  4.000000  4.080537  3.789474  3.753086  3.865772  3.872612  4.235294  4.000000  4.144928 
dram[12]:  4.073171  3.878788  3.928571  4.050633  4.317647  4.292683  3.739645  3.948052  4.053333  3.865772  4.000000  3.945205  3.619048  4.144928  3.626506  3.735099 
dram[13]:  4.000000  3.764706  3.859649  4.155844  4.100559  4.022857  3.950000  3.973856  3.800000  3.891892  3.973856  3.972414  3.800000  4.028169  3.786164  4.177778 
dram[14]:  4.000000  3.975155  3.964072  4.050633  4.022099  4.093023  3.913043  4.000000  4.136055  4.143885  3.823899  4.056338  3.800000  4.205883  4.081081  4.086331 
dram[15]:  4.227848  4.050633  4.012121  4.102564  4.257310  4.165680  3.818182  4.000000  4.053333  3.918367  3.872612  3.814569  3.872612  4.205883  4.053691  4.238806 
dram[16]:  4.036145  3.832335  4.230769  4.183007  4.079096  4.190476  3.738095  3.872612  3.897436  4.173913  3.897436  3.789474  3.922581  4.330827  3.680982  4.085106 
dram[17]:  4.213837  4.076433  4.000000  4.102564  4.402439  4.427673  3.852761  3.948052  4.000000  3.865772  3.640718  3.918367  4.080537  4.000000  3.921569  4.173913 
dram[18]:  3.941176  4.295302  3.940476  3.975155  4.645161  4.541935  3.829268  4.053333  3.897436  3.972414  3.753086  4.056338  3.859873  4.235294  3.847134  4.348485 
dram[19]:  4.267516  4.129032  4.036585  4.210526  4.417178  4.266667  3.829268  4.053333  3.662651  4.266667  3.800000  3.789474  3.835443  4.085106  3.751553  3.801325 
dram[20]:  4.253165  3.786982  3.916667  4.129032  4.113636  4.215569  3.784431  3.800000  3.753086  4.266667  3.607143  3.645570  3.884615  4.143885  3.646342  3.972414 
dram[21]:  4.253165  3.809524  3.760000  4.102564  4.387879  4.266667  3.717647  3.922581  3.872612  3.840000  3.523256  4.000000  3.859873  4.000000  3.808917  3.891892 
dram[22]:  4.122699  4.076433  3.940120  4.000000  4.390244  4.319018  3.841463  4.053333  3.823899  3.668790  3.640718  3.852349  3.800000  4.143885  3.909091  4.266667 
dram[23]:  4.392157  4.025157  4.061728  4.210526  4.235294  4.141177  3.750000  3.897436  3.730061  4.056338  3.823899  3.931507  3.823899  4.143885  3.716049  3.972414 
dram[24]:  4.036364  4.050633  4.350649  4.238410  3.839572  4.045977  3.817073  3.753086  3.973856  4.000000  3.753086  3.716129  3.750000  4.114286  3.597633  3.891892 
dram[25]:  4.111111  3.926380  4.181250  4.129032  4.079545  4.165680  3.968354  3.973856  4.164383  4.027972  3.730061  3.865772  3.726708  3.865772  3.730061  3.840000 
dram[26]:  3.917160  4.295302  4.085366  4.102564  4.272189  4.215569  3.900000  3.922581  3.948052  3.764706  3.597633  3.972414  3.786164  4.363636  3.897436  4.204380 
dram[27]:  4.048780  4.155844  4.240506  4.444445  4.090909  3.932961  3.974522  4.000000  3.823899  4.143885  3.662651  3.740260  3.762500  4.204380  3.684849  3.918367 
dram[28]:  4.368421  4.025157  4.073620  4.353742  3.850267  4.165680  3.750000  3.922581  4.136055  4.330827  3.753086  3.840000  3.883871  4.363636  3.823899  3.945205 
dram[29]:  4.426667  4.025157  4.000000  4.210526  4.044944  4.292683  4.172185  4.108108  4.136055  4.143885  3.534884  3.789474  4.151724  4.056338  4.026490  4.027972 
dram[30]:  3.964497  4.050633  4.000000  4.238410  4.186047  4.240964  3.937500  3.872612  4.000000  3.891892  3.707317  4.000000  3.739130  4.173913  3.986842  4.114286 
dram[31]:  4.104294  4.129032  4.176101  4.671533  4.000000  4.000000  3.888889  4.026490  3.872612  4.298508  3.872612  3.904762  3.810127  4.173913  3.734568  3.740260 
average row locality = 319998/79930 = 4.003478
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[1]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[2]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[3]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[4]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[5]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[6]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[7]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[8]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[9]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[10]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[11]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[12]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[13]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[14]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[15]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[16]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[17]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[18]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[19]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[20]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[21]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[22]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[23]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[24]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[25]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[26]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[27]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[28]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[29]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[30]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
dram[31]:       576       576       576       576       640       640       544       544       512       512       512       512       512       512       512       512 
total dram reads = 280576
bank skew: 640/512 = 1.25
chip skew: 8768/8768 = 1.00
number of total write accesses:
dram[0]:       344       256       352       256       336       256       352       256       384       256       384       256       368       240       384       248 
dram[1]:       344       256       352       256       336       256       360       256       384       256       384       256       368       232       384       248 
dram[2]:       344       256       360       256       336       256       344       256       384       256       384       256       368       240       384       248 
dram[3]:       344       256       360       256       336       256       344       256       384       256       384       256       368       240       384       248 
dram[4]:       348       256       328       256       324       256       376       256       384       256       384       256       376       232       384       256 
dram[5]:       344       256       328       256       328       256       376       256       384       256       384       256       376       232       384       256 
dram[6]:       344       256       320       256       336       256       364       256       384       256       384       256       372       256       384       248 
dram[7]:       344       256       320       256       336       256       360       256       384       256       384       256       376       256       384       248 
dram[8]:       360       256       328       256       344       256       344       256       384       256       384       256       384       256       368       240 
dram[9]:       360       256       328       256       344       256       344       256       384       256       384       256       384       256       368       240 
dram[10]:       352       256       336       256       352       256       336       256       384       256       384       256       384       256       368       240 
dram[11]:       352       256       336       256       352       256       336       256       384       256       384       256       384       256       368       240 
dram[12]:       368       256       336       256       376       256       352       256       384       256       384       256       384       240       360       208 
dram[13]:       368       256       336       256       376       256       352       256       384       256       384       256       384       240       360       208 
dram[14]:       368       256       344       256       352       256       344       256       384       256       384       256       384       240       368       224 
dram[15]:       368       256       344       256       352       256       344       256       384       256       384       256       384       240       368       224 
dram[16]:       376       256       336       256       328       256       336       256       384       256       384       256       384       256       352       256 
dram[17]:       376       256       336       256       328       256       336       256       384       256       384       256       384       256       352       256 
dram[18]:       376       256       344       256       320       256       336       256       384       256       384       256       376       256       368       248 
dram[19]:       376       256       344       256       320       256       336       256       384       256       384       256       376       256       368       248 
dram[20]:       384       256       328       256       336       256       352       256       384       256       376       256       376       256       344       256 
dram[21]:       384       256       328       256       336       256       352       256       384       256       376       256       376       256       344       256 
dram[22]:       384       256       328       256       320       256       344       256       384       256       384       248       384       256       360       256 
dram[23]:       384       256       328       256       320       256       344       256       384       256       384       248       384       256       360       256 
dram[24]:       360       256       376       256       312       256       328       256       384       256       384       256       352       256       384       256 
dram[25]:       360       256       372       256       312       256       332       256       384       256       384       256       352       256       384       256 
dram[26]:       344       256       376       256       328       256       320       256       384       256       384       256       360       256       384       256 
dram[27]:       352       256       376       256       320       256       320       256       384       256       384       256       360       256       384       256 
dram[28]:       352       256       352       256       320       256       344       256       384       256       384       256       360       256       384       256 
dram[29]:       352       256       352       256       320       256       344       256       384       256       384       256       360       256       384       256 
dram[30]:       376       256       352       256       320       256       344       256       384       256       384       240       360       256       376       256 
dram[31]:       372       256       352       256       320       256       344       256       384       256       384       248       360       256       372       256 
total dram writes = 157696
bank skew: 384/208 = 1.85
chip skew: 4928/4928 = 1.00
average mf latency per bank:
dram[0]:       3127      3374      3379      3610      2952      3032      1928      1906       979      1130      1062      1178      1107      1207      1170      1226
dram[1]:       3138      3340      3321      3630      2944      3104      1726      1907       980      1086      1063      1163      1108      1220      1182      1215
dram[2]:       3166      3381      3318      3631      2937      3037      1793      1978      1023      1113      1097      1186      1089      1237      1180      1262
dram[3]:       3233      3460      3422      3686      3013      3066      1857      1934      1002      1096      1080      1189      1068      1178      1156      1210
dram[4]:       3081      3327      3463      3579      3043      3069      1906      1960       976      1125      1075      1185      1094      1202      1190      1225
dram[5]:       3117      3347      3406      3619      2997      3107      1902      2016      1007      1100      1089      1164      1110      1235      1178      1241
dram[6]:       3120      3339      3427      3595      2941      3060      1856      1940       990      1105      1088      1172      1098      1185      1195      1237
dram[7]:       3256      3509      3586      3763      3003      3079      1817      1911       977      1116      1096      1205      1074      1161      1180      1227
dram[8]:       3129      3443      3515      3637      2961      3101      2037      1873      1007      1091      1061      1182      1068      1131      1237      1315
dram[9]:       3137      3452      3472      3740      3053      3300      2088      2075      1052      1150      1098      1241      1102      1192      1267      1349
dram[10]:       3206      3467      3492      3724      2886      3112      1943      2029      1044      1138      1093      1199      1082      1154      1245      1335
dram[11]:       3140      3403      3443      3638      2868      3094      2043      1904      1000      1119      1044      1209      1038      1123      1203      1300
dram[12]:       3128      3454      3507      3693      2894      3134      2092      1863      1030      1117      1067      1199      1086      1152      1243      1378
dram[13]:       3104      3454      3437      3725      2824      3129      1955      1928      1031      1119      1083      1199      1087      1215      1256      1408
dram[14]:       3111      3479      3434      3685      2890      3143      1938      1924      1041      1125      1096      1185      1076      1194      1244      1368
dram[15]:       3188      3498      3516      3743      3000      3170      2040      1917      1006      1126      1080      1198      1079      1128      1231      1344
dram[16]:       2951      3302      3353      3500      2954      3055      1989      1996       977      1077      1120      1216      1057      1096      1161      1244
dram[17]:       3077      3472      3503      3714      2995      3095      1902      1982      1034      1127      1125      1245      1062      1162      1210      1270
dram[18]:       2991      3336      3374      3592      2958      3037      1874      1933      1017      1108      1092      1205      1065      1159      1156      1232
dram[19]:       3011      3363      3362      3548      2922      3054      1919      1909       996      1070      1075      1181      1044      1092      1159      1257
dram[20]:       2999      3405      3455      3597      2971      3125      1964      1966      1002      1084      1131      1257      1059      1122      1188      1256
dram[21]:       3029      3424      3502      3683      2953      3102      1896      2020      1015      1127      1128      1235      1082      1139      1203      1263
dram[22]:       3063      3453      3529      3704      2989      3077      1876      1986      1024      1097      1117      1244      1077      1171      1222      1242
dram[23]:       2973      3368      3384      3549      2954      3075      1848      1861      1011      1040      1083      1225      1033      1106      1180      1246
dram[24]:       3056      3302      3207      3556      2974      3085      1955      1954       992      1130      1051      1195      1044      1112      1142      1224
dram[25]:       3040      3329      3223      3627      3022      3092      2004      2043      1040      1184      1120      1197      1080      1156      1189      1255
dram[26]:       3083      3251      3159      3570      2923      2985      1848      1950      1009      1111      1062      1128      1033      1119      1169      1196
dram[27]:       3107      3365      3258      3608      2929      3029      1852      1916      1032      1086      1063      1151      1061      1102      1172      1239
dram[28]:       3198      3428      3417      3682      3061      3156      1994      1911      1023      1135      1084      1232      1061      1141      1180      1257
dram[29]:       3111      3355      3328      3638      3032      3075      1924      2016      1013      1138      1086      1163      1077      1139      1195      1241
dram[30]:       3101      3417      3393      3743      3019      3077      1892      1991      1016      1143      1074      1206      1057      1157      1193      1247
dram[31]:       3079      3365      3318      3614      2964      3094      1880      1905       993      1103      1076      1195      1025      1101      1176      1252
maximum mf latency per bank:
dram[0]:       2323      2338      2046      2005      2066      2073      1682      2173      1619      1858      1533      2120      1952      1922      1790      1863
dram[1]:       2372      2318      2200      2122      2230      2139      1425      1940      1784      1481      1757      1706      1891      1740      1930      1430
dram[2]:       2109      2174      1954      1924      1955      1954      1786      1701      1943      1479      1623      1644      1830      1746      1825      1566
dram[3]:       1979      2000      2185      1870      1892      1913      1604      1519      1780      1800      1608      2051      1797      1804      1767      1417
dram[4]:       2266      2301      2064      2004      2067      2073      1694      1672      2176      1749      2042      1964      1703      1745      2198      1756
dram[5]:       2337      2323      2195      2139      2220      2131      1768      1419      1583      1506      1821      1364      1670      1768      1869      1447
dram[6]:       2112      2167      1957      1928      2175      1974      1803      1663      1548      1645      1734      1831      2029      1758      1931      1920
dram[7]:       1978      1990      1888      1872      1991      1909      1572      1604      1655      1448      1855      1917      1774      1767      1983      1448
dram[8]:       2273      2290      2083      2006      2109      2076      1872      1828      1693      1835      1848      1997      2089      1884      1983      2006
dram[9]:       2323      2300      2218      2151      2252      2164      2374      1621      1723      1664      1789      1649      1964      1775      1944      1798
dram[10]:       2090      2158      1979      1931      1976      1957      1704      1649      1970      1730      1745      1450      1833      1789      2016      1729
dram[11]:       2041      1982      2205      1937      1918      1923      1652      1807      1810      1771      1912      1848      1466      1429      1926      1771
dram[12]:       2249      2234      2101      2014      2095      2068      1908      1529      1899      1612      1630      1794      1740      1647      1984      1893
dram[13]:       2297      2300      2237      2156      2257      2148      2229      1636      1654      1993      1732      1656      2131      2193      1732      2129
dram[14]:       2076      2149      1986      1934      1954      1954      1817      1484      1490      1427      1817      1554      1555      2005      1974      1786
dram[15]:       2114      1974      1907      1871      1911      1917      1600      1714      1807      1933      1852      2089      1934      1763      1890      1730
dram[16]:       2188      2217      2110      2016      2027      2071      1636      1423      2062      2144      1816      1900      1833      1689      1741      1858
dram[17]:       2287      2274      2162      2145      2171      2212      1481      1877      1854      1705      1973      1743      1591      1823      1701      1761
dram[18]:       2097      2148      1924      1936      1941      1963      1991      1470      1863      1918      1841      1515      1485      1662      1883      1748
dram[19]:       2019      2025      2208      1860      1935      1893      2112      1528      1823      1624      1707      1732      1896      1518      1763      1742
dram[20]:       2184      2210      2065      2016      2019      2053      2014      1945      1866      1630      1828      2109      1650      1663      2216      1887
dram[21]:       2305      2275      2229      2151      2243      2179      1526      2105      2062      2003      2068      1503      1578      1708      1969      1761
dram[22]:       2093      2143      1925      1938      1936      1959      1961      2103      1891      1908      1905      1677      1517      1757      1981      1654
dram[23]:       2015      2052      2141      1995      1895      1893      1835      1733      1846      1721      1954      1860      1727      1549      2104      1802
dram[24]:       2177      2210      2029      2025      2042      2072      1687      1507      1601      1892      1929      1895      1396      1612      1704      1580
dram[25]:       2280      2304      2185      2155      2191      2239      1531      1788      1823      1956      2115      1879      1573      1529      1916      1659
dram[26]:       2216      2133      1925      1939      2020      1990      1427      1547      1918      1783      1791      1930      1817      1552      2116      1889
dram[27]:       2012      2001      1869      1867      1893      1906      1535      1406      1852      1328      1633      1467      1553      1522      1695      1565
dram[28]:       2174      2206      2140      2038      2036      2068      1799      1752      1498      1554      1520      1720      1465      1607      1892      1616
dram[29]:       2319      2326      2243      2161      2255      2244      1519      1693      1373      1679      1632      1616      1698      1557      2231      1529
dram[30]:       2282      2121      1932      1945      1946      1973      1598      1466      1545      1774      1597      1898      1757      1661      1891      1845
dram[31]:       2241      1999      2258      1875      1893      1897      1745      1874      1542      1418      2093      2221      1919      1528      1746      1821
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62884 n_act=2524 n_pre=2508 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=26476 dram_eff=0.5173
bk0: 576a 69396i bk1: 576a 70354i bk2: 576a 70462i bk3: 576a 70444i bk4: 640a 69986i bk5: 640a 69835i bk6: 544a 69320i bk7: 544a 70154i bk8: 512a 69732i bk9: 512a 71207i bk10: 512a 69337i bk11: 512a 70557i bk12: 512a 69466i bk13: 512a 70808i bk14: 512a 69782i bk15: 512a 70957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.747600
Row_Buffer_Locality_read = 0.779881
Row_Buffer_Locality_write = 0.517857
Bank_Level_Parallism = 5.973854
Bank_Level_Parallism_Col = 4.469259
Bank_Level_Parallism_Ready = 2.176329
write_to_read_ratio_blp_rw_average = 0.353543
GrpLevelPara = 2.560224 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 9167 
Wasted_Row = 1959 
Idle = 53933 

BW Util Bottlenecks: 
RCDc_limit = 10166 
RCDWRc_limit = 1949 
WTRc_limit = 3579 
RTWc_limit = 10900 
CCDLc_limit = 6368 
rwq = 0 
CCDLc_limit_alone = 5082 
WTRc_limit_alone = 3204 
RTWc_limit_alone = 9989 

Commands details: 
total_CMD = 78755 
n_nop = 62884 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2524 
n_pre = 2508 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 5032 
issued_total_col = 13696 
Row_Bus_Util =  0.063894 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.201524 
Issued_on_Two_Bus_Simul_Util = 0.036277 
issued_two_Eff = 0.180014 
queue_avg = 7.592978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.59298
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62927 n_act=2462 n_pre=2446 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=26495 dram_eff=0.5169
bk0: 576a 69451i bk1: 576a 70338i bk2: 576a 69876i bk3: 576a 70534i bk4: 640a 69459i bk5: 640a 69741i bk6: 544a 69714i bk7: 544a 70762i bk8: 512a 70084i bk9: 512a 71325i bk10: 512a 70083i bk11: 512a 70397i bk12: 512a 69699i bk13: 512a 70875i bk14: 512a 69966i bk15: 512a 71276i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.753800
Row_Buffer_Locality_read = 0.784786
Row_Buffer_Locality_write = 0.533279
Bank_Level_Parallism = 5.926855
Bank_Level_Parallism_Col = 4.516175
Bank_Level_Parallism_Ready = 2.201227
write_to_read_ratio_blp_rw_average = 0.349764
GrpLevelPara = 2.546609 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 8962 
Wasted_Row = 2060 
Idle = 54037 

BW Util Bottlenecks: 
RCDc_limit = 9913 
RCDWRc_limit = 1791 
WTRc_limit = 3407 
RTWc_limit = 10501 
CCDLc_limit = 6029 
rwq = 0 
CCDLc_limit_alone = 4806 
WTRc_limit_alone = 3043 
RTWc_limit_alone = 9642 

Commands details: 
total_CMD = 78755 
n_nop = 62927 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2462 
n_pre = 2446 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 4908 
issued_total_col = 13696 
Row_Bus_Util =  0.062320 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.200978 
Issued_on_Two_Bus_Simul_Util = 0.035249 
issued_two_Eff = 0.175385 
queue_avg = 7.516970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.51697
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=63018 n_act=2482 n_pre=2466 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=26591 dram_eff=0.5151
bk0: 576a 69524i bk1: 576a 70743i bk2: 576a 70589i bk3: 576a 69970i bk4: 640a 69136i bk5: 640a 70317i bk6: 544a 69580i bk7: 544a 70027i bk8: 512a 68946i bk9: 512a 71248i bk10: 512a 69082i bk11: 512a 69825i bk12: 512a 69860i bk13: 512a 70410i bk14: 512a 69669i bk15: 512a 70080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751800
Row_Buffer_Locality_read = 0.783189
Row_Buffer_Locality_write = 0.528409
Bank_Level_Parallism = 6.098825
Bank_Level_Parallism_Col = 4.690355
Bank_Level_Parallism_Ready = 2.322941
write_to_read_ratio_blp_rw_average = 0.353242
GrpLevelPara = 2.602947 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 8848 
Wasted_Row = 2227 
Idle = 53984 

BW Util Bottlenecks: 
RCDc_limit = 9895 
RCDWRc_limit = 1790 
WTRc_limit = 3573 
RTWc_limit = 11400 
CCDLc_limit = 6237 
rwq = 0 
CCDLc_limit_alone = 4978 
WTRc_limit_alone = 3231 
RTWc_limit_alone = 10483 

Commands details: 
total_CMD = 78755 
n_nop = 63018 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2482 
n_pre = 2466 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 4948 
issued_total_col = 13696 
Row_Bus_Util =  0.062828 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.199822 
Issued_on_Two_Bus_Simul_Util = 0.036912 
issued_two_Eff = 0.184724 
queue_avg = 7.879144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.87914
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62968 n_act=2492 n_pre=2476 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=26243 dram_eff=0.5219
bk0: 576a 69499i bk1: 576a 70107i bk2: 576a 69587i bk3: 576a 70335i bk4: 640a 68900i bk5: 640a 69765i bk6: 544a 69712i bk7: 544a 70181i bk8: 512a 68627i bk9: 512a 71861i bk10: 512a 68948i bk11: 512a 69922i bk12: 512a 70023i bk13: 512a 70676i bk14: 512a 69947i bk15: 512a 70959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750800
Row_Buffer_Locality_read = 0.782619
Row_Buffer_Locality_write = 0.524351
Bank_Level_Parallism = 6.139971
Bank_Level_Parallism_Col = 4.729861
Bank_Level_Parallism_Ready = 2.335207
write_to_read_ratio_blp_rw_average = 0.333771
GrpLevelPara = 2.592007 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 8793 
Wasted_Row = 2109 
Idle = 54157 

BW Util Bottlenecks: 
RCDc_limit = 9835 
RCDWRc_limit = 1860 
WTRc_limit = 4721 
RTWc_limit = 9748 
CCDLc_limit = 6557 
rwq = 0 
CCDLc_limit_alone = 5080 
WTRc_limit_alone = 4127 
RTWc_limit_alone = 8865 

Commands details: 
total_CMD = 78755 
n_nop = 62968 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2492 
n_pre = 2476 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 4968 
issued_total_col = 13696 
Row_Bus_Util =  0.063082 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.200457 
Issued_on_Two_Bus_Simul_Util = 0.036531 
issued_two_Eff = 0.182239 
queue_avg = 7.602247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.60225
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62914 n_act=2505 n_pre=2490 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4920 bw_util=0.1738
n_activity=26934 dram_eff=0.5082
bk0: 576a 69520i bk1: 576a 70214i bk2: 576a 70495i bk3: 576a 71175i bk4: 640a 70673i bk5: 640a 70303i bk6: 544a 68754i bk7: 544a 70530i bk8: 512a 69464i bk9: 512a 70686i bk10: 512a 69330i bk11: 512a 69789i bk12: 512a 69831i bk13: 512a 71322i bk14: 512a 69642i bk15: 512a 71147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.749375
Row_Buffer_Locality_read = 0.780566
Row_Buffer_Locality_write = 0.527214
Bank_Level_Parallism = 5.867233
Bank_Level_Parallism_Col = 4.423508
Bank_Level_Parallism_Ready = 2.160140
write_to_read_ratio_blp_rw_average = 0.361564
GrpLevelPara = 2.524884 

BW Util details:
bwutil = 0.173805 
total_CMD = 78755 
util_bw = 13688 
Wasted_Col = 9357 
Wasted_Row = 2044 
Idle = 53666 

BW Util Bottlenecks: 
RCDc_limit = 10294 
RCDWRc_limit = 1834 
WTRc_limit = 3126 
RTWc_limit = 10890 
CCDLc_limit = 6559 
rwq = 0 
CCDLc_limit_alone = 5291 
WTRc_limit_alone = 2776 
RTWc_limit_alone = 9972 

Commands details: 
total_CMD = 78755 
n_nop = 62914 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4920 
n_act = 2505 
n_pre = 2490 
n_ref = 0 
n_req = 10000 
total_req = 13688 

Dual Bus Interface Util: 
issued_total_row = 4995 
issued_total_col = 13688 
Row_Bus_Util =  0.063425 
CoL_Bus_Util = 0.173805 
Either_Row_CoL_Bus_Util = 0.201143 
Issued_on_Two_Bus_Simul_Util = 0.036087 
issued_two_Eff = 0.179408 
queue_avg = 7.692870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.69287
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62912 n_act=2487 n_pre=2471 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4921 bw_util=0.1738
n_activity=26732 dram_eff=0.5121
bk0: 576a 69671i bk1: 576a 70884i bk2: 576a 70111i bk3: 576a 71007i bk4: 640a 70371i bk5: 640a 69471i bk6: 544a 68908i bk7: 544a 69865i bk8: 512a 69238i bk9: 512a 71069i bk10: 512a 69263i bk11: 512a 70069i bk12: 512a 70345i bk13: 512a 70802i bk14: 512a 69248i bk15: 512a 70982i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751275
Row_Buffer_Locality_read = 0.782391
Row_Buffer_Locality_write = 0.529651
Bank_Level_Parallism = 5.953341
Bank_Level_Parallism_Col = 4.524420
Bank_Level_Parallism_Ready = 2.235810
write_to_read_ratio_blp_rw_average = 0.346890
GrpLevelPara = 2.552292 

BW Util details:
bwutil = 0.173818 
total_CMD = 78755 
util_bw = 13689 
Wasted_Col = 9135 
Wasted_Row = 2166 
Idle = 53765 

BW Util Bottlenecks: 
RCDc_limit = 10101 
RCDWRc_limit = 1872 
WTRc_limit = 3981 
RTWc_limit = 10579 
CCDLc_limit = 6380 
rwq = 0 
CCDLc_limit_alone = 5157 
WTRc_limit_alone = 3581 
RTWc_limit_alone = 9756 

Commands details: 
total_CMD = 78755 
n_nop = 62912 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4921 
n_act = 2487 
n_pre = 2471 
n_ref = 0 
n_req = 10000 
total_req = 13689 

Dual Bus Interface Util: 
issued_total_row = 4958 
issued_total_col = 13689 
Row_Bus_Util =  0.062955 
CoL_Bus_Util = 0.173818 
Either_Row_CoL_Bus_Util = 0.201168 
Issued_on_Two_Bus_Simul_Util = 0.035604 
issued_two_Eff = 0.176987 
queue_avg = 7.638144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.63814
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62981 n_act=2471 n_pre=2455 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=26674 dram_eff=0.5135
bk0: 576a 69257i bk1: 576a 70144i bk2: 576a 69893i bk3: 576a 70736i bk4: 640a 69775i bk5: 640a 69835i bk6: 544a 69587i bk7: 544a 69783i bk8: 512a 69354i bk9: 512a 71004i bk10: 512a 69291i bk11: 512a 70423i bk12: 512a 70543i bk13: 512a 71122i bk14: 512a 69601i bk15: 512a 70765i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752900
Row_Buffer_Locality_read = 0.783303
Row_Buffer_Locality_write = 0.536526
Bank_Level_Parallism = 5.996096
Bank_Level_Parallism_Col = 4.575073
Bank_Level_Parallism_Ready = 2.289428
write_to_read_ratio_blp_rw_average = 0.345329
GrpLevelPara = 2.557357 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 9087 
Wasted_Row = 2061 
Idle = 53911 

BW Util Bottlenecks: 
RCDc_limit = 9948 
RCDWRc_limit = 1738 
WTRc_limit = 4229 
RTWc_limit = 10502 
CCDLc_limit = 6617 
rwq = 0 
CCDLc_limit_alone = 5339 
WTRc_limit_alone = 3748 
RTWc_limit_alone = 9705 

Commands details: 
total_CMD = 78755 
n_nop = 62981 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2471 
n_pre = 2455 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 4926 
issued_total_col = 13696 
Row_Bus_Util =  0.062548 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.200292 
Issued_on_Two_Bus_Simul_Util = 0.036163 
issued_two_Eff = 0.180550 
queue_avg = 7.779227 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.77923
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62942 n_act=2485 n_pre=2469 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=26543 dram_eff=0.516
bk0: 576a 69492i bk1: 576a 69513i bk2: 576a 70033i bk3: 576a 71017i bk4: 640a 70328i bk5: 640a 69768i bk6: 544a 68910i bk7: 544a 69651i bk8: 512a 69541i bk9: 512a 71105i bk10: 512a 69230i bk11: 512a 70664i bk12: 512a 70574i bk13: 512a 71176i bk14: 512a 69710i bk15: 512a 70466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751500
Row_Buffer_Locality_read = 0.780680
Row_Buffer_Locality_write = 0.543831
Bank_Level_Parallism = 5.976640
Bank_Level_Parallism_Col = 4.544532
Bank_Level_Parallism_Ready = 2.247079
write_to_read_ratio_blp_rw_average = 0.356846
GrpLevelPara = 2.584677 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 9090 
Wasted_Row = 2128 
Idle = 53841 

BW Util Bottlenecks: 
RCDc_limit = 10179 
RCDWRc_limit = 1764 
WTRc_limit = 2909 
RTWc_limit = 11856 
CCDLc_limit = 6359 
rwq = 0 
CCDLc_limit_alone = 5091 
WTRc_limit_alone = 2663 
RTWc_limit_alone = 10834 

Commands details: 
total_CMD = 78755 
n_nop = 62942 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2485 
n_pre = 2469 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 4954 
issued_total_col = 13696 
Row_Bus_Util =  0.062904 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.200787 
Issued_on_Two_Bus_Simul_Util = 0.036023 
issued_two_Eff = 0.179409 
queue_avg = 7.613993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.61399
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62878 n_act=2484 n_pre=2468 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=26731 dram_eff=0.5124
bk0: 576a 70159i bk1: 576a 70500i bk2: 576a 69743i bk3: 576a 70665i bk4: 640a 69717i bk5: 640a 70277i bk6: 544a 69059i bk7: 544a 70493i bk8: 512a 70273i bk9: 512a 69962i bk10: 512a 69492i bk11: 512a 70806i bk12: 512a 69687i bk13: 512a 70943i bk14: 512a 70013i bk15: 512a 70962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751600
Row_Buffer_Locality_read = 0.779311
Row_Buffer_Locality_write = 0.554383
Bank_Level_Parallism = 5.883041
Bank_Level_Parallism_Col = 4.466063
Bank_Level_Parallism_Ready = 2.196043
write_to_read_ratio_blp_rw_average = 0.358816
GrpLevelPara = 2.556298 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 9280 
Wasted_Row = 2067 
Idle = 53712 

BW Util Bottlenecks: 
RCDc_limit = 10241 
RCDWRc_limit = 1867 
WTRc_limit = 3734 
RTWc_limit = 11671 
CCDLc_limit = 6544 
rwq = 0 
CCDLc_limit_alone = 5134 
WTRc_limit_alone = 3297 
RTWc_limit_alone = 10698 

Commands details: 
total_CMD = 78755 
n_nop = 62878 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2484 
n_pre = 2468 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 4952 
issued_total_col = 13696 
Row_Bus_Util =  0.062879 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.201600 
Issued_on_Two_Bus_Simul_Util = 0.035185 
issued_two_Eff = 0.174529 
queue_avg = 7.681163 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.68116
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62926 n_act=2493 n_pre=2477 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=26566 dram_eff=0.5155
bk0: 576a 70032i bk1: 576a 70283i bk2: 576a 70388i bk3: 576a 70370i bk4: 640a 69780i bk5: 640a 69504i bk6: 544a 68810i bk7: 544a 70281i bk8: 512a 69808i bk9: 512a 69906i bk10: 512a 68986i bk11: 512a 69808i bk12: 512a 69993i bk13: 512a 70450i bk14: 512a 70069i bk15: 512a 71050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750700
Row_Buffer_Locality_read = 0.781820
Row_Buffer_Locality_write = 0.529221
Bank_Level_Parallism = 6.055421
Bank_Level_Parallism_Col = 4.633250
Bank_Level_Parallism_Ready = 2.234375
write_to_read_ratio_blp_rw_average = 0.343968
GrpLevelPara = 2.598383 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 9035 
Wasted_Row = 2133 
Idle = 53891 

BW Util Bottlenecks: 
RCDc_limit = 10330 
RCDWRc_limit = 1737 
WTRc_limit = 4160 
RTWc_limit = 11320 
CCDLc_limit = 6482 
rwq = 0 
CCDLc_limit_alone = 5149 
WTRc_limit_alone = 3726 
RTWc_limit_alone = 10421 

Commands details: 
total_CMD = 78755 
n_nop = 62926 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2493 
n_pre = 2477 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 4970 
issued_total_col = 13696 
Row_Bus_Util =  0.063107 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.200990 
Issued_on_Two_Bus_Simul_Util = 0.036023 
issued_two_Eff = 0.179228 
queue_avg = 7.629788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.62979
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62937 n_act=2493 n_pre=2477 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=26426 dram_eff=0.5183
bk0: 576a 69992i bk1: 576a 71026i bk2: 576a 68876i bk3: 576a 70374i bk4: 640a 69435i bk5: 640a 70211i bk6: 544a 69019i bk7: 544a 70111i bk8: 512a 69689i bk9: 512a 69852i bk10: 512a 68914i bk11: 512a 70225i bk12: 512a 69285i bk13: 512a 70900i bk14: 512a 69618i bk15: 512a 71348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750700
Row_Buffer_Locality_read = 0.780908
Row_Buffer_Locality_write = 0.535714
Bank_Level_Parallism = 6.124387
Bank_Level_Parallism_Col = 4.653518
Bank_Level_Parallism_Ready = 2.259273
write_to_read_ratio_blp_rw_average = 0.353531
GrpLevelPara = 2.606022 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 8995 
Wasted_Row = 1998 
Idle = 54066 

BW Util Bottlenecks: 
RCDc_limit = 10167 
RCDWRc_limit = 1828 
WTRc_limit = 3846 
RTWc_limit = 12327 
CCDLc_limit = 6541 
rwq = 0 
CCDLc_limit_alone = 5063 
WTRc_limit_alone = 3360 
RTWc_limit_alone = 11335 

Commands details: 
total_CMD = 78755 
n_nop = 62937 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2493 
n_pre = 2477 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 4970 
issued_total_col = 13696 
Row_Bus_Util =  0.063107 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.200851 
Issued_on_Two_Bus_Simul_Util = 0.036163 
issued_two_Eff = 0.180048 
queue_avg = 7.973196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.9732
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62933 n_act=2487 n_pre=2471 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=26343 dram_eff=0.5199
bk0: 576a 70137i bk1: 576a 71000i bk2: 576a 69343i bk3: 576a 69993i bk4: 640a 69944i bk5: 640a 69531i bk6: 544a 69298i bk7: 544a 69866i bk8: 512a 69994i bk9: 512a 69372i bk10: 512a 68838i bk11: 512a 69225i bk12: 512a 70071i bk13: 512a 70573i bk14: 512a 69786i bk15: 512a 70885i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751300
Row_Buffer_Locality_read = 0.781706
Row_Buffer_Locality_write = 0.534903
Bank_Level_Parallism = 6.161418
Bank_Level_Parallism_Col = 4.696164
Bank_Level_Parallism_Ready = 2.303957
write_to_read_ratio_blp_rw_average = 0.333553
GrpLevelPara = 2.596084 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 9032 
Wasted_Row = 1978 
Idle = 54049 

BW Util Bottlenecks: 
RCDc_limit = 10233 
RCDWRc_limit = 1804 
WTRc_limit = 4093 
RTWc_limit = 11530 
CCDLc_limit = 6450 
rwq = 0 
CCDLc_limit_alone = 5078 
WTRc_limit_alone = 3644 
RTWc_limit_alone = 10607 

Commands details: 
total_CMD = 78755 
n_nop = 62933 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2487 
n_pre = 2471 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 4958 
issued_total_col = 13696 
Row_Bus_Util =  0.062955 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.200902 
Issued_on_Two_Bus_Simul_Util = 0.035960 
issued_two_Eff = 0.178991 
queue_avg = 7.688680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.68868
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62830 n_act=2532 n_pre=2516 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=27021 dram_eff=0.5069
bk0: 576a 69831i bk1: 576a 70552i bk2: 576a 69299i bk3: 576a 70438i bk4: 640a 69708i bk5: 640a 70396i bk6: 544a 68876i bk7: 544a 70318i bk8: 512a 69318i bk9: 512a 70440i bk10: 512a 69109i bk11: 512a 70126i bk12: 512a 68913i bk13: 512a 71622i bk14: 512a 69410i bk15: 512a 70170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.746800
Row_Buffer_Locality_read = 0.779767
Row_Buffer_Locality_write = 0.512175
Bank_Level_Parallism = 5.980585
Bank_Level_Parallism_Col = 4.558009
Bank_Level_Parallism_Ready = 2.185163
write_to_read_ratio_blp_rw_average = 0.361896
GrpLevelPara = 2.564204 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 9444 
Wasted_Row = 2201 
Idle = 53414 

BW Util Bottlenecks: 
RCDc_limit = 10401 
RCDWRc_limit = 2063 
WTRc_limit = 3830 
RTWc_limit = 12577 
CCDLc_limit = 6555 
rwq = 0 
CCDLc_limit_alone = 5121 
WTRc_limit_alone = 3379 
RTWc_limit_alone = 11594 

Commands details: 
total_CMD = 78755 
n_nop = 62830 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2532 
n_pre = 2516 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 5048 
issued_total_col = 13696 
Row_Bus_Util =  0.064098 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.202209 
Issued_on_Two_Bus_Simul_Util = 0.035795 
issued_two_Eff = 0.177017 
queue_avg = 7.742099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.7421
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62881 n_act=2531 n_pre=2515 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=26927 dram_eff=0.5086
bk0: 576a 70050i bk1: 576a 69474i bk2: 576a 69702i bk3: 576a 70517i bk4: 640a 69360i bk5: 640a 69859i bk6: 544a 69012i bk7: 544a 70552i bk8: 512a 69671i bk9: 512a 69811i bk10: 512a 69588i bk11: 512a 70219i bk12: 512a 69266i bk13: 512a 70684i bk14: 512a 69694i bk15: 512a 70630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.746900
Row_Buffer_Locality_read = 0.781820
Row_Buffer_Locality_write = 0.498377
Bank_Level_Parallism = 6.062665
Bank_Level_Parallism_Col = 4.618568
Bank_Level_Parallism_Ready = 2.242845
write_to_read_ratio_blp_rw_average = 0.350249
GrpLevelPara = 2.583781 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 9247 
Wasted_Row = 2127 
Idle = 53685 

BW Util Bottlenecks: 
RCDc_limit = 10257 
RCDWRc_limit = 2060 
WTRc_limit = 4619 
RTWc_limit = 12111 
CCDLc_limit = 6757 
rwq = 0 
CCDLc_limit_alone = 5295 
WTRc_limit_alone = 4170 
RTWc_limit_alone = 11098 

Commands details: 
total_CMD = 78755 
n_nop = 62881 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2531 
n_pre = 2515 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 5046 
issued_total_col = 13696 
Row_Bus_Util =  0.064072 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.201562 
Issued_on_Two_Bus_Simul_Util = 0.036417 
issued_two_Eff = 0.180673 
queue_avg = 7.753666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.75367
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=63026 n_act=2489 n_pre=2473 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=26121 dram_eff=0.5243
bk0: 576a 70014i bk1: 576a 69822i bk2: 576a 69714i bk3: 576a 71116i bk4: 640a 69594i bk5: 640a 69484i bk6: 544a 69045i bk7: 544a 70861i bk8: 512a 69553i bk9: 512a 70335i bk10: 512a 69419i bk11: 512a 70427i bk12: 512a 69404i bk13: 512a 70939i bk14: 512a 70017i bk15: 512a 71132i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751100
Row_Buffer_Locality_read = 0.783189
Row_Buffer_Locality_write = 0.522727
Bank_Level_Parallism = 6.118930
Bank_Level_Parallism_Col = 4.664313
Bank_Level_Parallism_Ready = 2.298043
write_to_read_ratio_blp_rw_average = 0.331471
GrpLevelPara = 2.584793 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 8605 
Wasted_Row = 2083 
Idle = 54371 

BW Util Bottlenecks: 
RCDc_limit = 9556 
RCDWRc_limit = 1669 
WTRc_limit = 3976 
RTWc_limit = 9546 
CCDLc_limit = 5983 
rwq = 0 
CCDLc_limit_alone = 4847 
WTRc_limit_alone = 3586 
RTWc_limit_alone = 8800 

Commands details: 
total_CMD = 78755 
n_nop = 63026 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2489 
n_pre = 2473 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 4962 
issued_total_col = 13696 
Row_Bus_Util =  0.063006 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.199721 
Issued_on_Two_Bus_Simul_Util = 0.037191 
issued_two_Eff = 0.186217 
queue_avg = 7.583112 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.58311
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62914 n_act=2475 n_pre=2459 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=26402 dram_eff=0.5187
bk0: 576a 70028i bk1: 576a 70780i bk2: 576a 69596i bk3: 576a 70630i bk4: 640a 69347i bk5: 640a 69780i bk6: 544a 69209i bk7: 544a 70348i bk8: 512a 69467i bk9: 512a 70812i bk10: 512a 69029i bk11: 512a 70678i bk12: 512a 69394i bk13: 512a 71725i bk14: 512a 69586i bk15: 512a 71158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752500
Row_Buffer_Locality_read = 0.782961
Row_Buffer_Locality_write = 0.535714
Bank_Level_Parallism = 5.978544
Bank_Level_Parallism_Col = 4.537315
Bank_Level_Parallism_Ready = 2.259419
write_to_read_ratio_blp_rw_average = 0.349840
GrpLevelPara = 2.575073 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 9130 
Wasted_Row = 2015 
Idle = 53914 

BW Util Bottlenecks: 
RCDc_limit = 10236 
RCDWRc_limit = 1757 
WTRc_limit = 3316 
RTWc_limit = 11819 
CCDLc_limit = 6187 
rwq = 0 
CCDLc_limit_alone = 4910 
WTRc_limit_alone = 2942 
RTWc_limit_alone = 10916 

Commands details: 
total_CMD = 78755 
n_nop = 62914 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2475 
n_pre = 2459 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 4934 
issued_total_col = 13696 
Row_Bus_Util =  0.062650 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.201143 
Issued_on_Two_Bus_Simul_Util = 0.035414 
issued_two_Eff = 0.176062 
queue_avg = 7.672351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.67235
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62880 n_act=2506 n_pre=2490 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=26357 dram_eff=0.5196
bk0: 576a 70498i bk1: 576a 70650i bk2: 576a 70101i bk3: 576a 71041i bk4: 640a 70427i bk5: 640a 70966i bk6: 544a 69095i bk7: 544a 70349i bk8: 512a 69890i bk9: 512a 70597i bk10: 512a 68785i bk11: 512a 69986i bk12: 512a 69816i bk13: 512a 70989i bk14: 512a 69896i bk15: 512a 70462i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.749400
Row_Buffer_Locality_read = 0.779653
Row_Buffer_Locality_write = 0.534091
Bank_Level_Parallism = 5.922638
Bank_Level_Parallism_Col = 4.425573
Bank_Level_Parallism_Ready = 2.148438
write_to_read_ratio_blp_rw_average = 0.350405
GrpLevelPara = 2.517240 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 9203 
Wasted_Row = 1842 
Idle = 54014 

BW Util Bottlenecks: 
RCDc_limit = 10097 
RCDWRc_limit = 1920 
WTRc_limit = 3509 
RTWc_limit = 10876 
CCDLc_limit = 6255 
rwq = 0 
CCDLc_limit_alone = 5013 
WTRc_limit_alone = 3101 
RTWc_limit_alone = 10042 

Commands details: 
total_CMD = 78755 
n_nop = 62880 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2506 
n_pre = 2490 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 4996 
issued_total_col = 13696 
Row_Bus_Util =  0.063437 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.201575 
Issued_on_Two_Bus_Simul_Util = 0.035769 
issued_two_Eff = 0.177449 
queue_avg = 7.383684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.38368
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62925 n_act=2476 n_pre=2460 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=26394 dram_eff=0.5189
bk0: 576a 70244i bk1: 576a 70830i bk2: 576a 70853i bk3: 576a 70300i bk4: 640a 70249i bk5: 640a 71075i bk6: 544a 69346i bk7: 544a 69884i bk8: 512a 69465i bk9: 512a 70274i bk10: 512a 68849i bk11: 512a 69893i bk12: 512a 69991i bk13: 512a 70790i bk14: 512a 70345i bk15: 512a 70859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752400
Row_Buffer_Locality_read = 0.782619
Row_Buffer_Locality_write = 0.537338
Bank_Level_Parallism = 5.954782
Bank_Level_Parallism_Col = 4.492633
Bank_Level_Parallism_Ready = 2.187281
write_to_read_ratio_blp_rw_average = 0.348356
GrpLevelPara = 2.548371 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 9046 
Wasted_Row = 1916 
Idle = 54097 

BW Util Bottlenecks: 
RCDc_limit = 9929 
RCDWRc_limit = 1885 
WTRc_limit = 3577 
RTWc_limit = 11330 
CCDLc_limit = 6186 
rwq = 0 
CCDLc_limit_alone = 4897 
WTRc_limit_alone = 3183 
RTWc_limit_alone = 10435 

Commands details: 
total_CMD = 78755 
n_nop = 62925 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2476 
n_pre = 2460 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 4936 
issued_total_col = 13696 
Row_Bus_Util =  0.062675 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.201003 
Issued_on_Two_Bus_Simul_Util = 0.035579 
issued_two_Eff = 0.177006 
queue_avg = 7.572179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.57218
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62919 n_act=2459 n_pre=2443 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=25995 dram_eff=0.5269
bk0: 576a 69836i bk1: 576a 70626i bk2: 576a 69983i bk3: 576a 70351i bk4: 640a 70389i bk5: 640a 71062i bk6: 544a 69392i bk7: 544a 70272i bk8: 512a 69174i bk9: 512a 70117i bk10: 512a 69650i bk11: 512a 70121i bk12: 512a 69331i bk13: 512a 70424i bk14: 512a 69165i bk15: 512a 70923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754100
Row_Buffer_Locality_read = 0.785128
Row_Buffer_Locality_write = 0.533279
Bank_Level_Parallism = 6.064930
Bank_Level_Parallism_Col = 4.602931
Bank_Level_Parallism_Ready = 2.214880
write_to_read_ratio_blp_rw_average = 0.359238
GrpLevelPara = 2.590579 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 9104 
Wasted_Row = 1811 
Idle = 54144 

BW Util Bottlenecks: 
RCDc_limit = 10040 
RCDWRc_limit = 1796 
WTRc_limit = 3668 
RTWc_limit = 11978 
CCDLc_limit = 6493 
rwq = 0 
CCDLc_limit_alone = 5040 
WTRc_limit_alone = 3311 
RTWc_limit_alone = 10882 

Commands details: 
total_CMD = 78755 
n_nop = 62919 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2459 
n_pre = 2443 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 4902 
issued_total_col = 13696 
Row_Bus_Util =  0.062244 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.201079 
Issued_on_Two_Bus_Simul_Util = 0.035071 
issued_two_Eff = 0.174413 
queue_avg = 7.720729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.72073
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62931 n_act=2494 n_pre=2478 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=26425 dram_eff=0.5183
bk0: 576a 70212i bk1: 576a 70773i bk2: 576a 70114i bk3: 576a 70422i bk4: 640a 70205i bk5: 640a 70547i bk6: 544a 68998i bk7: 544a 70471i bk8: 512a 68911i bk9: 512a 70628i bk10: 512a 68851i bk11: 512a 70422i bk12: 512a 69715i bk13: 512a 70888i bk14: 512a 68977i bk15: 512a 69948i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750600
Row_Buffer_Locality_read = 0.781250
Row_Buffer_Locality_write = 0.532468
Bank_Level_Parallism = 6.035651
Bank_Level_Parallism_Col = 4.581454
Bank_Level_Parallism_Ready = 2.225321
write_to_read_ratio_blp_rw_average = 0.348232
GrpLevelPara = 2.561118 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 9104 
Wasted_Row = 2052 
Idle = 53903 

BW Util Bottlenecks: 
RCDc_limit = 9939 
RCDWRc_limit = 1789 
WTRc_limit = 3832 
RTWc_limit = 11532 
CCDLc_limit = 6309 
rwq = 0 
CCDLc_limit_alone = 5040 
WTRc_limit_alone = 3437 
RTWc_limit_alone = 10658 

Commands details: 
total_CMD = 78755 
n_nop = 62931 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2494 
n_pre = 2478 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 4972 
issued_total_col = 13696 
Row_Bus_Util =  0.063133 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.200927 
Issued_on_Two_Bus_Simul_Util = 0.036112 
issued_two_Eff = 0.179727 
queue_avg = 7.642296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.6423
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62866 n_act=2547 n_pre=2531 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=26190 dram_eff=0.5229
bk0: 576a 70113i bk1: 576a 70015i bk2: 576a 69882i bk3: 576a 70786i bk4: 640a 70086i bk5: 640a 70290i bk6: 544a 69021i bk7: 544a 69773i bk8: 512a 69149i bk9: 512a 71016i bk10: 512a 69461i bk11: 512a 70024i bk12: 512a 69942i bk13: 512a 70806i bk14: 512a 69336i bk15: 512a 70677i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745300
Row_Buffer_Locality_read = 0.779767
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 6.095647
Bank_Level_Parallism_Col = 4.553458
Bank_Level_Parallism_Ready = 2.185675
write_to_read_ratio_blp_rw_average = 0.349463
GrpLevelPara = 2.553991 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 9017 
Wasted_Row = 1846 
Idle = 54196 

BW Util Bottlenecks: 
RCDc_limit = 10222 
RCDWRc_limit = 1891 
WTRc_limit = 3429 
RTWc_limit = 11258 
CCDLc_limit = 6397 
rwq = 0 
CCDLc_limit_alone = 5070 
WTRc_limit_alone = 3048 
RTWc_limit_alone = 10312 

Commands details: 
total_CMD = 78755 
n_nop = 62866 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2547 
n_pre = 2531 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 5078 
issued_total_col = 13696 
Row_Bus_Util =  0.064478 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.201752 
Issued_on_Two_Bus_Simul_Util = 0.036633 
issued_two_Eff = 0.181572 
queue_avg = 7.495842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.49584
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62874 n_act=2541 n_pre=2525 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=26398 dram_eff=0.5188
bk0: 576a 70597i bk1: 576a 70051i bk2: 576a 69610i bk3: 576a 69852i bk4: 640a 70427i bk5: 640a 70375i bk6: 544a 69295i bk7: 544a 70467i bk8: 512a 69340i bk9: 512a 70121i bk10: 512a 69089i bk11: 512a 69978i bk12: 512a 69469i bk13: 512a 70683i bk14: 512a 69566i bk15: 512a 70690i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745900
Row_Buffer_Locality_read = 0.779881
Row_Buffer_Locality_write = 0.504058
Bank_Level_Parallism = 6.107728
Bank_Level_Parallism_Col = 4.624799
Bank_Level_Parallism_Ready = 2.217509
write_to_read_ratio_blp_rw_average = 0.351192
GrpLevelPara = 2.609216 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 8913 
Wasted_Row = 2027 
Idle = 54119 

BW Util Bottlenecks: 
RCDc_limit = 10039 
RCDWRc_limit = 1985 
WTRc_limit = 3602 
RTWc_limit = 11752 
CCDLc_limit = 6130 
rwq = 0 
CCDLc_limit_alone = 4724 
WTRc_limit_alone = 3265 
RTWc_limit_alone = 10683 

Commands details: 
total_CMD = 78755 
n_nop = 62874 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2541 
n_pre = 2525 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 5066 
issued_total_col = 13696 
Row_Bus_Util =  0.064326 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.201651 
Issued_on_Two_Bus_Simul_Util = 0.036582 
issued_two_Eff = 0.181412 
queue_avg = 7.567507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.56751
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62981 n_act=2508 n_pre=2492 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=25741 dram_eff=0.5321
bk0: 576a 70019i bk1: 576a 70089i bk2: 576a 69987i bk3: 576a 70569i bk4: 640a 70482i bk5: 640a 70235i bk6: 544a 69332i bk7: 544a 70652i bk8: 512a 68983i bk9: 512a 70201i bk10: 512a 69811i bk11: 512a 70063i bk12: 512a 69658i bk13: 512a 70712i bk14: 512a 69345i bk15: 512a 71320i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.749200
Row_Buffer_Locality_read = 0.783645
Row_Buffer_Locality_write = 0.504058
Bank_Level_Parallism = 6.110851
Bank_Level_Parallism_Col = 4.625949
Bank_Level_Parallism_Ready = 2.253724
write_to_read_ratio_blp_rw_average = 0.341551
GrpLevelPara = 2.592165 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 8761 
Wasted_Row = 1864 
Idle = 54434 

BW Util Bottlenecks: 
RCDc_limit = 9619 
RCDWRc_limit = 1856 
WTRc_limit = 3727 
RTWc_limit = 11139 
CCDLc_limit = 6169 
rwq = 0 
CCDLc_limit_alone = 4792 
WTRc_limit_alone = 3304 
RTWc_limit_alone = 10185 

Commands details: 
total_CMD = 78755 
n_nop = 62981 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2508 
n_pre = 2492 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 5000 
issued_total_col = 13696 
Row_Bus_Util =  0.063488 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.200292 
Issued_on_Two_Bus_Simul_Util = 0.037102 
issued_two_Eff = 0.185242 
queue_avg = 7.513593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.51359
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62956 n_act=2505 n_pre=2489 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=26272 dram_eff=0.5213
bk0: 576a 69828i bk1: 576a 70070i bk2: 576a 69814i bk3: 576a 70184i bk4: 640a 70663i bk5: 640a 70291i bk6: 544a 69041i bk7: 544a 70476i bk8: 512a 68939i bk9: 512a 70808i bk10: 512a 69124i bk11: 512a 70208i bk12: 512a 69098i bk13: 512a 70400i bk14: 512a 69390i bk15: 512a 69888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.749500
Row_Buffer_Locality_read = 0.781592
Row_Buffer_Locality_write = 0.521104
Bank_Level_Parallism = 6.125035
Bank_Level_Parallism_Col = 4.671393
Bank_Level_Parallism_Ready = 2.275117
write_to_read_ratio_blp_rw_average = 0.354949
GrpLevelPara = 2.595653 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 9015 
Wasted_Row = 2082 
Idle = 53962 

BW Util Bottlenecks: 
RCDc_limit = 10115 
RCDWRc_limit = 1924 
WTRc_limit = 3243 
RTWc_limit = 12369 
CCDLc_limit = 6268 
rwq = 0 
CCDLc_limit_alone = 4864 
WTRc_limit_alone = 2918 
RTWc_limit_alone = 11290 

Commands details: 
total_CMD = 78755 
n_nop = 62956 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2505 
n_pre = 2489 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 4994 
issued_total_col = 13696 
Row_Bus_Util =  0.063412 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.200609 
Issued_on_Two_Bus_Simul_Util = 0.036709 
issued_two_Eff = 0.182986 
queue_avg = 7.813752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.81375
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62899 n_act=2546 n_pre=2530 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=26310 dram_eff=0.5206
bk0: 576a 70048i bk1: 576a 69976i bk2: 576a 70684i bk3: 576a 70907i bk4: 640a 69602i bk5: 640a 70060i bk6: 544a 69399i bk7: 544a 70056i bk8: 512a 70240i bk9: 512a 70384i bk10: 512a 69161i bk11: 512a 69654i bk12: 512a 69640i bk13: 512a 71096i bk14: 512a 69582i bk15: 512a 70311i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745400
Row_Buffer_Locality_read = 0.780109
Row_Buffer_Locality_write = 0.498377
Bank_Level_Parallism = 6.029810
Bank_Level_Parallism_Col = 4.537754
Bank_Level_Parallism_Ready = 2.204658
write_to_read_ratio_blp_rw_average = 0.353128
GrpLevelPara = 2.583022 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 9010 
Wasted_Row = 2051 
Idle = 53998 

BW Util Bottlenecks: 
RCDc_limit = 10232 
RCDWRc_limit = 1775 
WTRc_limit = 3452 
RTWc_limit = 10606 
CCDLc_limit = 6020 
rwq = 0 
CCDLc_limit_alone = 4809 
WTRc_limit_alone = 3125 
RTWc_limit_alone = 9722 

Commands details: 
total_CMD = 78755 
n_nop = 62899 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2546 
n_pre = 2530 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 5076 
issued_total_col = 13696 
Row_Bus_Util =  0.064453 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.201333 
Issued_on_Two_Bus_Simul_Util = 0.037026 
issued_two_Eff = 0.183905 
queue_avg = 7.376078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.37608
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62861 n_act=2520 n_pre=2504 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=26620 dram_eff=0.5145
bk0: 576a 70432i bk1: 576a 69970i bk2: 576a 70860i bk3: 576a 71010i bk4: 640a 69919i bk5: 640a 70256i bk6: 544a 69625i bk7: 544a 70362i bk8: 512a 69727i bk9: 512a 69801i bk10: 512a 68362i bk11: 512a 70481i bk12: 512a 69129i bk13: 512a 70677i bk14: 512a 69071i bk15: 512a 70322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.748000
Row_Buffer_Locality_read = 0.781706
Row_Buffer_Locality_write = 0.508117
Bank_Level_Parallism = 6.050963
Bank_Level_Parallism_Col = 4.575408
Bank_Level_Parallism_Ready = 2.224372
write_to_read_ratio_blp_rw_average = 0.356065
GrpLevelPara = 2.584339 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 9119 
Wasted_Row = 1987 
Idle = 53953 

BW Util Bottlenecks: 
RCDc_limit = 10217 
RCDWRc_limit = 2016 
WTRc_limit = 3943 
RTWc_limit = 11958 
CCDLc_limit = 6498 
rwq = 0 
CCDLc_limit_alone = 5076 
WTRc_limit_alone = 3520 
RTWc_limit_alone = 10959 

Commands details: 
total_CMD = 78755 
n_nop = 62861 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2520 
n_pre = 2504 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 5024 
issued_total_col = 13696 
Row_Bus_Util =  0.063793 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.201816 
Issued_on_Two_Bus_Simul_Util = 0.035883 
issued_two_Eff = 0.177803 
queue_avg = 7.648124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.64812
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62974 n_act=2494 n_pre=2478 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=25907 dram_eff=0.5287
bk0: 576a 69413i bk1: 576a 70223i bk2: 576a 70008i bk3: 576a 70572i bk4: 640a 69664i bk5: 640a 70508i bk6: 544a 70044i bk7: 544a 70370i bk8: 512a 69164i bk9: 512a 70356i bk10: 512a 68837i bk11: 512a 70245i bk12: 512a 69319i bk13: 512a 71671i bk14: 512a 69444i bk15: 512a 70662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750600
Row_Buffer_Locality_read = 0.783075
Row_Buffer_Locality_write = 0.519481
Bank_Level_Parallism = 6.132087
Bank_Level_Parallism_Col = 4.663095
Bank_Level_Parallism_Ready = 2.300745
write_to_read_ratio_blp_rw_average = 0.341339
GrpLevelPara = 2.601693 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 8735 
Wasted_Row = 1962 
Idle = 54362 

BW Util Bottlenecks: 
RCDc_limit = 9964 
RCDWRc_limit = 1840 
WTRc_limit = 4170 
RTWc_limit = 10142 
CCDLc_limit = 6072 
rwq = 0 
CCDLc_limit_alone = 4804 
WTRc_limit_alone = 3732 
RTWc_limit_alone = 9312 

Commands details: 
total_CMD = 78755 
n_nop = 62974 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2494 
n_pre = 2478 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 4972 
issued_total_col = 13696 
Row_Bus_Util =  0.063133 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.200381 
Issued_on_Two_Bus_Simul_Util = 0.036658 
issued_two_Eff = 0.182942 
queue_avg = 7.496273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.49627
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62950 n_act=2511 n_pre=2495 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=26425 dram_eff=0.5183
bk0: 576a 70167i bk1: 576a 70245i bk2: 576a 69393i bk3: 576a 71238i bk4: 640a 69334i bk5: 640a 69584i bk6: 544a 69728i bk7: 544a 70204i bk8: 512a 68819i bk9: 512a 71011i bk10: 512a 68756i bk11: 512a 69670i bk12: 512a 69174i bk13: 512a 71226i bk14: 512a 69519i bk15: 512a 70385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.748900
Row_Buffer_Locality_read = 0.781022
Row_Buffer_Locality_write = 0.520292
Bank_Level_Parallism = 6.097764
Bank_Level_Parallism_Col = 4.694840
Bank_Level_Parallism_Ready = 2.297605
write_to_read_ratio_blp_rw_average = 0.342605
GrpLevelPara = 2.594059 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 8904 
Wasted_Row = 2266 
Idle = 53889 

BW Util Bottlenecks: 
RCDc_limit = 9974 
RCDWRc_limit = 1848 
WTRc_limit = 4183 
RTWc_limit = 11157 
CCDLc_limit = 6383 
rwq = 0 
CCDLc_limit_alone = 5027 
WTRc_limit_alone = 3688 
RTWc_limit_alone = 10296 

Commands details: 
total_CMD = 78755 
n_nop = 62950 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2511 
n_pre = 2495 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 5006 
issued_total_col = 13696 
Row_Bus_Util =  0.063564 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.200686 
Issued_on_Two_Bus_Simul_Util = 0.036785 
issued_two_Eff = 0.183296 
queue_avg = 7.760320 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.76032
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62899 n_act=2484 n_pre=2468 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=26574 dram_eff=0.5154
bk0: 576a 70302i bk1: 576a 69540i bk2: 576a 69392i bk3: 576a 71198i bk4: 640a 69581i bk5: 640a 70224i bk6: 544a 69158i bk7: 544a 70973i bk8: 512a 70089i bk9: 512a 71239i bk10: 512a 69798i bk11: 512a 70012i bk12: 512a 69730i bk13: 512a 71485i bk14: 512a 69728i bk15: 512a 70272i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751600
Row_Buffer_Locality_read = 0.781478
Row_Buffer_Locality_write = 0.538961
Bank_Level_Parallism = 5.891296
Bank_Level_Parallism_Col = 4.415303
Bank_Level_Parallism_Ready = 2.196481
write_to_read_ratio_blp_rw_average = 0.355747
GrpLevelPara = 2.523504 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 9434 
Wasted_Row = 1883 
Idle = 53742 

BW Util Bottlenecks: 
RCDc_limit = 10377 
RCDWRc_limit = 1841 
WTRc_limit = 3772 
RTWc_limit = 10688 
CCDLc_limit = 6523 
rwq = 0 
CCDLc_limit_alone = 5215 
WTRc_limit_alone = 3349 
RTWc_limit_alone = 9803 

Commands details: 
total_CMD = 78755 
n_nop = 62899 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2484 
n_pre = 2468 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 4952 
issued_total_col = 13696 
Row_Bus_Util =  0.062879 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.201333 
Issued_on_Two_Bus_Simul_Util = 0.035452 
issued_two_Eff = 0.176085 
queue_avg = 7.634614 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.63461
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62875 n_act=2459 n_pre=2443 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=26747 dram_eff=0.5121
bk0: 576a 71249i bk1: 576a 70169i bk2: 576a 69691i bk3: 576a 71544i bk4: 640a 69117i bk5: 640a 69390i bk6: 544a 69336i bk7: 544a 70395i bk8: 512a 70344i bk9: 512a 70716i bk10: 512a 68912i bk11: 512a 69933i bk12: 512a 70012i bk13: 512a 70535i bk14: 512a 69506i bk15: 512a 70570i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.754100
Row_Buffer_Locality_read = 0.783987
Row_Buffer_Locality_write = 0.541396
Bank_Level_Parallism = 5.938838
Bank_Level_Parallism_Col = 4.529510
Bank_Level_Parallism_Ready = 2.201665
write_to_read_ratio_blp_rw_average = 0.357559
GrpLevelPara = 2.569503 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 9224 
Wasted_Row = 2112 
Idle = 53723 

BW Util Bottlenecks: 
RCDc_limit = 10157 
RCDWRc_limit = 1876 
WTRc_limit = 3910 
RTWc_limit = 11701 
CCDLc_limit = 6632 
rwq = 0 
CCDLc_limit_alone = 5214 
WTRc_limit_alone = 3460 
RTWc_limit_alone = 10733 

Commands details: 
total_CMD = 78755 
n_nop = 62875 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2459 
n_pre = 2443 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 4902 
issued_total_col = 13696 
Row_Bus_Util =  0.062244 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.201638 
Issued_on_Two_Bus_Simul_Util = 0.034512 
issued_two_Eff = 0.171159 
queue_avg = 7.841064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.84106
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62955 n_act=2497 n_pre=2481 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=26163 dram_eff=0.5235
bk0: 576a 69755i bk1: 576a 69828i bk2: 576a 70104i bk3: 576a 71104i bk4: 640a 69667i bk5: 640a 70573i bk6: 544a 69260i bk7: 544a 70364i bk8: 512a 69593i bk9: 512a 70496i bk10: 512a 69783i bk11: 512a 70496i bk12: 512a 69353i bk13: 512a 70855i bk14: 512a 69557i bk15: 512a 70909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750300
Row_Buffer_Locality_read = 0.782847
Row_Buffer_Locality_write = 0.518669
Bank_Level_Parallism = 6.019594
Bank_Level_Parallism_Col = 4.540010
Bank_Level_Parallism_Ready = 2.185602
write_to_read_ratio_blp_rw_average = 0.347040
GrpLevelPara = 2.564635 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 8957 
Wasted_Row = 1997 
Idle = 54105 

BW Util Bottlenecks: 
RCDc_limit = 10018 
RCDWRc_limit = 1940 
WTRc_limit = 3958 
RTWc_limit = 10749 
CCDLc_limit = 6356 
rwq = 0 
CCDLc_limit_alone = 5064 
WTRc_limit_alone = 3494 
RTWc_limit_alone = 9921 

Commands details: 
total_CMD = 78755 
n_nop = 62955 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2497 
n_pre = 2481 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 4978 
issued_total_col = 13696 
Row_Bus_Util =  0.063209 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.200622 
Issued_on_Two_Bus_Simul_Util = 0.036493 
issued_two_Eff = 0.181899 
queue_avg = 7.727598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.7276
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=78755 n_nop=62928 n_act=2490 n_pre=2474 n_ref_event=0 n_req=10000 n_rd=8768 n_rd_L2_A=0 n_write=0 n_wr_bk=4928 bw_util=0.1739
n_activity=26509 dram_eff=0.5167
bk0: 576a 69935i bk1: 576a 70253i bk2: 576a 70347i bk3: 576a 72081i bk4: 640a 69516i bk5: 640a 69544i bk6: 544a 69042i bk7: 544a 70182i bk8: 512a 69511i bk9: 512a 71171i bk10: 512a 68916i bk11: 512a 70231i bk12: 512a 69471i bk13: 512a 71045i bk14: 512a 69282i bk15: 512a 70426i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751000
Row_Buffer_Locality_read = 0.782276
Row_Buffer_Locality_write = 0.528409
Bank_Level_Parallism = 5.970812
Bank_Level_Parallism_Col = 4.569298
Bank_Level_Parallism_Ready = 2.151431
write_to_read_ratio_blp_rw_average = 0.356276
GrpLevelPara = 2.558412 

BW Util details:
bwutil = 0.173906 
total_CMD = 78755 
util_bw = 13696 
Wasted_Col = 9110 
Wasted_Row = 2170 
Idle = 53779 

BW Util Bottlenecks: 
RCDc_limit = 10093 
RCDWRc_limit = 1934 
WTRc_limit = 3617 
RTWc_limit = 12294 
CCDLc_limit = 6665 
rwq = 0 
CCDLc_limit_alone = 5250 
WTRc_limit_alone = 3282 
RTWc_limit_alone = 11214 

Commands details: 
total_CMD = 78755 
n_nop = 62928 
Read = 8768 
Write = 0 
L2_Alloc = 0 
L2_WB = 4928 
n_act = 2490 
n_pre = 2474 
n_ref = 0 
n_req = 10000 
total_req = 13696 

Dual Bus Interface Util: 
issued_total_row = 4964 
issued_total_col = 13696 
Row_Bus_Util =  0.063031 
CoL_Bus_Util = 0.173906 
Either_Row_CoL_Bus_Util = 0.200965 
Issued_on_Two_Bus_Simul_Util = 0.035972 
issued_two_Eff = 0.178998 
queue_avg = 7.796318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=7.79632

========= L2 cache stats =========
L2_cache_bank[0]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1633, Reservation_fails = 1696
L2_cache_bank[1]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1513, Reservation_fails = 3434
L2_cache_bank[2]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1652, Reservation_fails = 1715
L2_cache_bank[3]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1605, Reservation_fails = 2917
L2_cache_bank[4]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1696, Reservation_fails = 1624
L2_cache_bank[5]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1556, Reservation_fails = 2331
L2_cache_bank[6]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1639, Reservation_fails = 2313
L2_cache_bank[7]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1546, Reservation_fails = 2873
L2_cache_bank[8]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1602, Reservation_fails = 1655
L2_cache_bank[9]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1506, Reservation_fails = 3480
L2_cache_bank[10]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1631, Reservation_fails = 2564
L2_cache_bank[11]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1604, Reservation_fails = 3194
L2_cache_bank[12]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1691, Reservation_fails = 3016
L2_cache_bank[13]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1557, Reservation_fails = 2098
L2_cache_bank[14]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1656, Reservation_fails = 1930
L2_cache_bank[15]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1563, Reservation_fails = 2380
L2_cache_bank[16]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1636, Reservation_fails = 1317
L2_cache_bank[17]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1569, Reservation_fails = 3839
L2_cache_bank[18]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1622, Reservation_fails = 2240
L2_cache_bank[19]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1581, Reservation_fails = 3448
L2_cache_bank[20]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1652, Reservation_fails = 1428
L2_cache_bank[21]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1589, Reservation_fails = 3377
L2_cache_bank[22]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1622, Reservation_fails = 1621
L2_cache_bank[23]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1496, Reservation_fails = 3879
L2_cache_bank[24]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1644, Reservation_fails = 1908
L2_cache_bank[25]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1555, Reservation_fails = 3829
L2_cache_bank[26]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1670, Reservation_fails = 2839
L2_cache_bank[27]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1627, Reservation_fails = 1961
L2_cache_bank[28]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1657, Reservation_fails = 2307
L2_cache_bank[29]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1556, Reservation_fails = 1898
L2_cache_bank[30]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1627, Reservation_fails = 2472
L2_cache_bank[31]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1470, Reservation_fails = 3741
L2_cache_bank[32]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1548, Reservation_fails = 3264
L2_cache_bank[33]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1625, Reservation_fails = 2843
L2_cache_bank[34]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1684, Reservation_fails = 2792
L2_cache_bank[35]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1636, Reservation_fails = 2366
L2_cache_bank[36]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1700, Reservation_fails = 2447
L2_cache_bank[37]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1683, Reservation_fails = 1563
L2_cache_bank[38]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1629, Reservation_fails = 2837
L2_cache_bank[39]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1640, Reservation_fails = 2379
L2_cache_bank[40]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1605, Reservation_fails = 3033
L2_cache_bank[41]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1596, Reservation_fails = 2632
L2_cache_bank[42]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1686, Reservation_fails = 2097
L2_cache_bank[43]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1615, Reservation_fails = 2920
L2_cache_bank[44]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1663, Reservation_fails = 2439
L2_cache_bank[45]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1615, Reservation_fails = 1731
L2_cache_bank[46]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1663, Reservation_fails = 2251
L2_cache_bank[47]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1649, Reservation_fails = 2117
L2_cache_bank[48]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1615, Reservation_fails = 3070
L2_cache_bank[49]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1670, Reservation_fails = 2372
L2_cache_bank[50]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1649, Reservation_fails = 2437
L2_cache_bank[51]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1626, Reservation_fails = 2877
L2_cache_bank[52]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1664, Reservation_fails = 2175
L2_cache_bank[53]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1664, Reservation_fails = 1998
L2_cache_bank[54]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1641, Reservation_fails = 2863
L2_cache_bank[55]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1679, Reservation_fails = 1400
L2_cache_bank[56]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1656, Reservation_fails = 2771
L2_cache_bank[57]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1672, Reservation_fails = 2671
L2_cache_bank[58]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1697, Reservation_fails = 2933
L2_cache_bank[59]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1661, Reservation_fails = 2744
L2_cache_bank[60]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1659, Reservation_fails = 2628
L2_cache_bank[61]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1692, Reservation_fails = 2457
L2_cache_bank[62]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1675, Reservation_fails = 2368
L2_cache_bank[63]: Access = 18944, Miss = 7968, Miss_rate = 0.421, Pending_hits = 1595, Reservation_fails = 2173
L2_total_cache_accesses = 1212416
L2_total_cache_misses = 509952
L2_total_cache_miss_rate = 0.4206
L2_total_cache_pending_hits = 103975
L2_total_cache_reservation_fails = 160972
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 598489
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 103975
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 70144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 160972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 210432
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 57344
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 172032
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 983040
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 229376
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 160972
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.042
average_pipeline_duty_cycle=4978.466309
Power Metrics: 
core 0:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3609408
	Total NON REG=508416
core 1:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3350336
	Total NON REG=502016
core 2:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807232
	Total NON REG=254208
core 3:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3355072
	Total NON REG=502016
core 4:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3343936
	Total NON REG=502016
core 5:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3350784
	Total NON REG=502016
core 6:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1808704
	Total NON REG=254208
core 7:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805728
	Total NON REG=254208
core 8:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3609504
	Total NON REG=508416
core 9:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807264
	Total NON REG=254208
core 10:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807680
	Total NON REG=254208
core 11:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3340768
	Total NON REG=502016
core 12:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805376
	Total NON REG=254208
core 13:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3608608
	Total NON REG=508416
core 14:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3349696
	Total NON REG=502016
core 15:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1808704
	Total NON REG=254208
core 16:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3350816
	Total NON REG=502016
core 17:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3608576
	Total NON REG=508416
core 18:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3349376
	Total NON REG=502016
core 19:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804960
	Total NON REG=254208
core 20:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3343072
	Total NON REG=502016
core 21:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806528
	Total NON REG=254208
core 22:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3611712
	Total NON REG=508416
core 23:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3610816
	Total NON REG=508416
core 24:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3352352
	Total NON REG=502016
core 25:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3348128
	Total NON REG=502016
core 26:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3607616
	Total NON REG=508416
core 27:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806848
	Total NON REG=254208
core 28:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1809856
	Total NON REG=254208
core 29:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3346080
	Total NON REG=502016
core 30:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3609376
	Total NON REG=508416
core 31:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804832
	Total NON REG=254208
core 32:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3607360
	Total NON REG=508416
core 33:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3341056
	Total NON REG=502016
core 34:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3344704
	Total NON REG=502016
core 35:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3343328
	Total NON REG=502016
core 36:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3611712
	Total NON REG=508416
core 37:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806656
	Total NON REG=254208
core 38:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3349344
	Total NON REG=502016
core 39:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804480
	Total NON REG=254208
core 40:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1808032
	Total NON REG=254208
core 41:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805792
	Total NON REG=254208
core 42:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804864
	Total NON REG=254208
core 43:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3609664
	Total NON REG=508416
core 44:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3350848
	Total NON REG=502016
core 45:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3347328
	Total NON REG=502016
core 46:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3348192
	Total NON REG=502016
core 47:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807712
	Total NON REG=254208
core 48:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3352480
	Total NON REG=502016
core 49:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3609824
	Total NON REG=508416
core 50:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3354752
	Total NON REG=502016
core 51:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804832
	Total NON REG=254208
core 52:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3344128
	Total NON REG=502016
core 53:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806976
	Total NON REG=254208
core 54:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3342432
	Total NON REG=502016
core 55:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3341408
	Total NON REG=502016
core 56:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807808
	Total NON REG=254208
core 57:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3340320
	Total NON REG=502016
core 58:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3345600
	Total NON REG=502016
core 59:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3607584
	Total NON REG=508416
core 60:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3353728
	Total NON REG=502016
core 61:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807808
	Total NON REG=254208
core 62:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806656
	Total NON REG=254208
core 63:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1809088
	Total NON REG=254208
core 64:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3608832
	Total NON REG=508416
core 65:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3348864
	Total NON REG=502016
core 66:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3346976
	Total NON REG=502016
core 67:
	pipeline duty cycle =0.125000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3341920
	Total NON REG=502016
core 68:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806112
	Total NON REG=254208
core 69:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3349056
	Total NON REG=502016
core 70:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805664
	Total NON REG=254208
core 71:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1808608
	Total NON REG=254208
core 72:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=49984
	Total FP Deocded Instructions=8608
	Total INT Deocded Instructions=38712
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28106752
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=56544
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2139392
	Total MEM Acesses=188928
	Total SFU Commissions=0
	Total SP Commissions=992
	Total MEM Commissions=5904
	Total REG Reads=4955648
	Total REG Writes=3355328
	Total NON REG=502016
core 73:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1806176
	Total NON REG=254208
core 74:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804864
	Total NON REG=254208
core 75:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1804544
	Total NON REG=254208
core 76:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1805920
	Total NON REG=254208
core 77:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=25048
	Total FP Deocded Instructions=4352
	Total INT Deocded Instructions=19360
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=14082048
	Total FP Acesses=65792
	Total IMUL Acesses=7360
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=73728
	Total IDIV Acesses=0
	Total FPMUL Acesses=29184
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=4194304
	Total SP Acesses=1077248
	Total MEM Acesses=97792
	Total SFU Commissions=0
	Total SP Commissions=512
	Total MEM Commissions=3056
	Total REG Reads=2488832
	Total REG Writes=1807392
	Total NON REG=254208
core 78:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3610496
	Total NON REG=508416
core 79:
	pipeline duty cycle =0.000000
	Total Deocded Instructions=50096
	Total FP Deocded Instructions=8704
	Total INT Deocded Instructions=38720
	Total LOAD Queued Instructions=0
	Total STORE Queued Instructions=0
	Total IALU Acesses=28164096
	Total FP Acesses=131584
	Total IMUL Acesses=14720
	Total IMUL24 Acesses=0
	Total IMUL32 Acesses=147456
	Total IDIV Acesses=0
	Total FPMUL Acesses=58368
	Total SFU Acesses=0
	Total FPDIV Acesses=0
	Total SFU Acesses=8388608
	Total SP Acesses=2154496
	Total MEM Acesses=195584
	Total SFU Commissions=0
	Total SP Commissions=1024
	Total MEM Commissions=6112
	Total REG Reads=4977664
	Total REG Writes=3606048
	Total NON REG=508416


==========Power Metrics -- Memory==========
Total memory controller accesses: 280576
Total memory controller reads: 280576
Total memory controller writes: 0
!!!Total Shared memory access: 305792
Core cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 0
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_R][MISS] = 983040
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 6544
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 229376
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 39592
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 983040
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 229376
L2 cache stats:
	Cache_stats[GLOBAL_ACC_R][HIT] = 598489
	Cache_stats[GLOBAL_ACC_R][HIT_RESERVED] = 103975
	Cache_stats[GLOBAL_ACC_R][MISS] = 70144
	Cache_stats[GLOBAL_ACC_R][RESERVATION_FAIL] = 160972
	Cache_stats[GLOBAL_ACC_R][SECTOR_MISS] = 210432
	Cache_stats[LOCAL_ACC_R][HIT] = 0
	Cache_stats[LOCAL_ACC_R][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_R][MISS] = 0
	Cache_stats[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_R][SECTOR_MISS] = 0
	Cache_stats[CONST_ACC_R][HIT] = 0
	Cache_stats[CONST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[CONST_ACC_R][MISS] = 0
	Cache_stats[CONST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[CONST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[TEXTURE_ACC_R][HIT] = 0
	Cache_stats[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Cache_stats[TEXTURE_ACC_R][MISS] = 0
	Cache_stats[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_W][HIT] = 0
	Cache_stats[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[GLOBAL_ACC_W][MISS] = 57344
	Cache_stats[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[GLOBAL_ACC_W][SECTOR_MISS] = 172032
	Cache_stats[LOCAL_ACC_W][HIT] = 0
	Cache_stats[LOCAL_ACC_W][HIT_RESERVED] = 0
	Cache_stats[LOCAL_ACC_W][MISS] = 0
	Cache_stats[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Cache_stats[LOCAL_ACC_W][SECTOR_MISS] = 0
	Cache_stats[L1_WRBK_ACC][HIT] = 0
	Cache_stats[L1_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L1_WRBK_ACC][MISS] = 0
	Cache_stats[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L1_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[L2_WRBK_ACC][HIT] = 0
	Cache_stats[L2_WRBK_ACC][HIT_RESERVED] = 0
	Cache_stats[L2_WRBK_ACC][MISS] = 0
	Cache_stats[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Cache_stats[L2_WRBK_ACC][SECTOR_MISS] = 0
	Cache_stats[INST_ACC_R][HIT] = 0
	Cache_stats[INST_ACC_R][HIT_RESERVED] = 0
	Cache_stats[INST_ACC_R][MISS] = 0
	Cache_stats[INST_ACC_R][RESERVATION_FAIL] = 0
	Cache_stats[INST_ACC_R][SECTOR_MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT] = 0
	Cache_stats[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L1_WR_ALLOC_R][MISS] = 0
	Cache_stats[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT] = 0
	Cache_stats[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Cache_stats[L2_WR_ALLOC_R][MISS] = 0
	Cache_stats[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Cache_stats[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Cache_stats[GLOBAL_ACC_R][TOTAL_ACCESS] = 983040
	Cache_stats[GLOBAL_ACC_W][TOTAL_ACCESS] = 229376

icnt_total_pkts_mem_to_simt=1212416
icnt_total_pkts_simt_to_mem=1212416
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1212416
Req_Network_cycles = 104883
Req_Network_injected_packets_per_cycle =      11.5597 
Req_Network_conflicts_per_cycle =       8.6856
Req_Network_conflicts_per_cycle_util =      16.5873
Req_Bank_Level_Parallism =      22.0760
Req_Network_in_buffer_full_per_cycle =       0.5092
Req_Network_in_buffer_avg_util =      52.0114
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       1.4207

Reply_Network_injected_packets_num = 1212416
Reply_Network_cycles = 104883
Reply_Network_injected_packets_per_cycle =       11.5597
Reply_Network_conflicts_per_cycle =       15.6129
Reply_Network_conflicts_per_cycle_util =      28.7134
Reply_Bank_Level_Parallism =      21.2593
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =      18.4881
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1445
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 17 sec (497 sec)
gpgpu_simulation_rate = 198058 (inst/sec)
gpgpu_simulation_rate = 211 (cycle/sec)
gpgpu_silicon_slowdown = 5364928x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
