Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Wed Jul 18 21:15:00 2018
| Host         : surya-HP-Pavilion-Power-Laptop-15-cb0xx running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -file .//fpga/mkfpu_fm_add_sub_pipe_32/syn_timing.txt
| Design       : mkfpu_fm_add_sub_pipe_32
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 121 input ports with no input delay specified. (HIGH)

EN__start
EN_flush
RST_N
_start__negate
_start__operand1[0]
_start__operand1[10]
_start__operand1[11]
_start__operand1[12]
_start__operand1[13]
_start__operand1[14]
_start__operand1[15]
_start__operand1[16]
_start__operand1[17]
_start__operand1[18]
_start__operand1[19]
_start__operand1[1]
_start__operand1[20]
_start__operand1[21]
_start__operand1[22]
_start__operand1[23]
_start__operand1[24]
_start__operand1[25]
_start__operand1[26]
_start__operand1[27]
_start__operand1[28]
_start__operand1[29]
_start__operand1[2]
_start__operand1[30]
_start__operand1[31]
_start__operand1[3]
_start__operand1[4]
_start__operand1[5]
_start__operand1[6]
_start__operand1[7]
_start__operand1[8]
_start__operand1[9]
_start__operand2[0]
_start__operand2[10]
_start__operand2[11]
_start__operand2[12]
_start__operand2[13]
_start__operand2[14]
_start__operand2[15]
_start__operand2[16]
_start__operand2[17]
_start__operand2[18]
_start__operand2[19]
_start__operand2[1]
_start__operand2[20]
_start__operand2[21]
_start__operand2[22]
_start__operand2[23]
_start__operand2[24]
_start__operand2[25]
_start__operand2[26]
_start__operand2[27]
_start__operand2[28]
_start__operand2[29]
_start__operand2[2]
_start__operand2[30]
_start__operand2[31]
_start__operand2[3]
_start__operand2[4]
_start__operand2[5]
_start__operand2[6]
_start__operand2[7]
_start__operand2[8]
_start__operand2[9]
_start__operand3[0]
_start__operand3[10]
_start__operand3[11]
_start__operand3[12]
_start__operand3[13]
_start__operand3[14]
_start__operand3[15]
_start__operand3[16]
_start__operand3[17]
_start__operand3[18]
_start__operand3[19]
_start__operand3[1]
_start__operand3[20]
_start__operand3[21]
_start__operand3[22]
_start__operand3[23]
_start__operand3[24]
_start__operand3[25]
_start__operand3[26]
_start__operand3[27]
_start__operand3[28]
_start__operand3[29]
_start__operand3[2]
_start__operand3[30]
_start__operand3[31]
_start__operand3[3]
_start__operand3[4]
_start__operand3[5]
_start__operand3[6]
_start__operand3[7]
_start__operand3[8]
_start__operand3[9]
_start_flags[0]
_start_flags[10]
_start_flags[11]
_start_flags[12]
_start_flags[13]
_start_flags[14]
_start_flags[1]
_start_flags[2]
_start_flags[3]
_start_flags[4]
_start_flags[5]
_start_flags[6]
_start_flags[7]
_start_flags[8]
_start_flags[9]
_start_mul
_start_muladd
_start_operation
_start_rounding_mode[0]
_start_rounding_mode[1]
_start_rounding_mode[2]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

RDY__start
RDY_get_result
get_result[0]
get_result[10]
get_result[11]
get_result[12]
get_result[13]
get_result[14]
get_result[15]
get_result[16]
get_result[17]
get_result[18]
get_result[19]
get_result[1]
get_result[20]
get_result[21]
get_result[22]
get_result[23]
get_result[24]
get_result[25]
get_result[26]
get_result[27]
get_result[28]
get_result[29]
get_result[2]
get_result[30]
get_result[31]
get_result[32]
get_result[33]
get_result[34]
get_result[35]
get_result[36]
get_result[4]
get_result[5]
get_result[6]
get_result[7]
get_result[8]
get_result[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.833     -273.757                    310                 1380        0.150        0.000                      0                 1380        4.500        0.000                       0                   995  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                -4.833     -273.757                    310                 1380        0.150        0.000                      0                 1380        4.500        0.000                       0                   995  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :          310  Failing Endpoints,  Worst Slack       -4.833ns,  Total Violation     -273.757ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.833ns  (required time - arrival time)
  Source:                 ff_stage2/data0_reg_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data0_reg_reg[170]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        14.697ns  (logic 6.529ns (44.424%)  route 8.168ns (55.576%))
  Logic Levels:           29  (CARRY4=14 LUT2=1 LUT3=2 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.584     2.454    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data0_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage2/data0_reg_reg[45]/Q
                         net (fo=6, unplaced)         0.997     3.929    ff_stage2$D_OUT[45]
                                                                      r  ff_stage4_i_173/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.224 r  ff_stage4_i_173/O
                         net (fo=6, unplaced)         0.481     4.705    ff_stage4_i_173_n_0
                                                                      r  ff_stage4_i_172/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.829 r  ff_stage4_i_172/O
                         net (fo=5, unplaced)         0.477     5.306    ff_stage4_i_172_n_0
                                                                      r  ff_stage4_i_399/I3
                         LUT5 (Prop_lut5_I3_O)        0.119     5.425 r  ff_stage4_i_399/O
                         net (fo=1, unplaced)         0.000     5.425    ff_stage4_i_399_n_0
                                                                      r  ff_stage4_i_278/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     5.854 r  ff_stage4_i_278/CO[3]
                         net (fo=1, unplaced)         0.000     5.854    ff_stage4_i_278_n_0
                                                                      r  ff_stage4_i_169/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.135 r  ff_stage4_i_169/CO[0]
                         net (fo=338, unplaced)       0.441     6.576    IF_ff_stage2_first__88_BIT_5_97_THEN_0_ELSE_ff_ETC___d305
                                                                      r  ff_stage4_i_529/I2
                         LUT5 (Prop_lut5_I2_O)        0.367     6.943 f  ff_stage4_i_529/O
                         net (fo=6, unplaced)         0.481     7.424    ff_stage4_i_529_n_0
                                                                      f  ff_stage4_i_646/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.548 f  ff_stage4_i_646/O
                         net (fo=5, unplaced)         0.477     8.025    ff_stage4_i_646_n_0
                                                                      f  ff_stage4_i_706/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.149 f  ff_stage4_i_706/O
                         net (fo=1, unplaced)         0.964     9.113    ff_stage4_i_706_n_0
                                                                      f  ff_stage4_i_678/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.237 f  ff_stage4_i_678/O
                         net (fo=1, unplaced)         0.449     9.686    ff_stage4_i_678_n_0
                                                                      f  ff_stage4_i_656/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.810 r  ff_stage4_i_656/O
                         net (fo=1, unplaced)         0.449    10.259    ff_stage4_i_656_n_0
                                                                      r  ff_stage4_i_630/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.383 f  ff_stage4_i_630/O
                         net (fo=2, unplaced)         0.460    10.843    ff_stage4_i_630_n_0
                                                                      f  ff_stage4_i_600/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    10.967 r  ff_stage4_i_600/O
                         net (fo=1, unplaced)         0.470    11.437    ff_stage4_i_600_n_0
                                                                      r  ff_stage4_i_555/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.957 r  ff_stage4_i_555/CO[3]
                         net (fo=1, unplaced)         0.000    11.957    ff_stage4_i_555_n_0
                                                                      r  ff_stage4_i_478/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.238 r  ff_stage4_i_478/CO[0]
                         net (fo=1, unplaced)         0.311    12.549    _0_CONCAT_IF_IF_IF_ff_stage2_first__88_BIT_5_97_ETC___d4831
                                                                      r  ff_stage4_i_371/I0
                         LUT5 (Prop_lut5_I0_O)        0.367    12.916 r  ff_stage4_i_371/O
                         net (fo=1, unplaced)         0.449    13.365    ff_stage4_i_371_n_0
                                                                      r  ff_stage4_i_253/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    13.489 f  ff_stage4_i_253/O
                         net (fo=4, unplaced)         0.473    13.962    ff_stage4_i_253_n_0
                                                                      f  ff_stage4_i_721/I1
                         LUT3 (Prop_lut3_I1_O)        0.116    14.078 r  ff_stage4_i_721/O
                         net (fo=1, unplaced)         0.000    14.078    ff_stage4_i_721_n_0
                                                                      r  ff_stage4_i_697/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.654 r  ff_stage4_i_697/CO[3]
                         net (fo=1, unplaced)         0.000    14.654    ff_stage4_i_697_n_0
                                                                      r  ff_stage4_i_668/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.771 r  ff_stage4_i_668/CO[3]
                         net (fo=1, unplaced)         0.000    14.771    ff_stage4_i_668_n_0
                                                                      r  ff_stage4_i_633/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.888 r  ff_stage4_i_633/CO[3]
                         net (fo=1, unplaced)         0.000    14.888    ff_stage4_i_633_n_0
                                                                      r  ff_stage4_i_606/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.005 r  ff_stage4_i_606/CO[3]
                         net (fo=1, unplaced)         0.000    15.005    ff_stage4_i_606_n_0
                                                                      r  ff_stage4_i_567/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  ff_stage4_i_567/CO[3]
                         net (fo=1, unplaced)         0.000    15.122    ff_stage4_i_567_n_0
                                                                      r  ff_stage4_i_489/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  ff_stage4_i_489/CO[3]
                         net (fo=1, unplaced)         0.000    15.239    ff_stage4_i_489_n_0
                                                                      r  ff_stage4_i_386/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  ff_stage4_i_386/CO[3]
                         net (fo=1, unplaced)         0.000    15.356    ff_stage4_i_386_n_0
                                                                      r  ff_stage4_i_269/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  ff_stage4_i_269/CO[3]
                         net (fo=1, unplaced)         0.000    15.473    ff_stage4_i_269_n_0
                                                                      r  ff_stage4_i_167/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.590 r  ff_stage4_i_167/CO[3]
                         net (fo=1, unplaced)         0.000    15.590    ff_stage4_i_167_n_0
                                                                      r  ff_stage4_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    15.871 r  ff_stage4_i_3/CO[0]
                         net (fo=3, unplaced)         0.329    16.200    _theResult_____1__h11430
                                                                      r  ff_stage4_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.367    16.567 r  ff_stage4_i_2/O
                         net (fo=2, unplaced)         0.460    17.027    ff_stage4/D_IN[170]
                                                                      r  ff_stage4/data0_reg[170]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    17.151 r  ff_stage4/data0_reg[170]_i_1/O
                         net (fo=1, unplaced)         0.000    17.151    ff_stage4/data0_reg[170]_i_1_n_0
                         FDRE                                         r  ff_stage4/data0_reg_reg[170]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.439    12.131    ff_stage4/CLK
                         FDRE                                         r  ff_stage4/data0_reg_reg[170]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_stage4/data0_reg_reg[170]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -17.151    
  -------------------------------------------------------------------
                         slack                                 -4.833    

Slack (VIOLATED) :        -4.249ns  (required time - arrival time)
  Source:                 ff_stage2/data0_reg_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data0_reg_reg[169]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        14.113ns  (logic 6.405ns (45.384%)  route 7.708ns (54.616%))
  Logic Levels:           28  (CARRY4=14 LUT2=1 LUT3=2 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.584     2.454    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data0_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage2/data0_reg_reg[45]/Q
                         net (fo=6, unplaced)         0.997     3.929    ff_stage2$D_OUT[45]
                                                                      r  ff_stage4_i_173/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.224 r  ff_stage4_i_173/O
                         net (fo=6, unplaced)         0.481     4.705    ff_stage4_i_173_n_0
                                                                      r  ff_stage4_i_172/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.829 r  ff_stage4_i_172/O
                         net (fo=5, unplaced)         0.477     5.306    ff_stage4_i_172_n_0
                                                                      r  ff_stage4_i_399/I3
                         LUT5 (Prop_lut5_I3_O)        0.119     5.425 r  ff_stage4_i_399/O
                         net (fo=1, unplaced)         0.000     5.425    ff_stage4_i_399_n_0
                                                                      r  ff_stage4_i_278/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     5.854 r  ff_stage4_i_278/CO[3]
                         net (fo=1, unplaced)         0.000     5.854    ff_stage4_i_278_n_0
                                                                      r  ff_stage4_i_169/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.135 r  ff_stage4_i_169/CO[0]
                         net (fo=338, unplaced)       0.441     6.576    IF_ff_stage2_first__88_BIT_5_97_THEN_0_ELSE_ff_ETC___d305
                                                                      r  ff_stage4_i_529/I2
                         LUT5 (Prop_lut5_I2_O)        0.367     6.943 f  ff_stage4_i_529/O
                         net (fo=6, unplaced)         0.481     7.424    ff_stage4_i_529_n_0
                                                                      f  ff_stage4_i_646/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.548 f  ff_stage4_i_646/O
                         net (fo=5, unplaced)         0.477     8.025    ff_stage4_i_646_n_0
                                                                      f  ff_stage4_i_706/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.149 f  ff_stage4_i_706/O
                         net (fo=1, unplaced)         0.964     9.113    ff_stage4_i_706_n_0
                                                                      f  ff_stage4_i_678/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.237 f  ff_stage4_i_678/O
                         net (fo=1, unplaced)         0.449     9.686    ff_stage4_i_678_n_0
                                                                      f  ff_stage4_i_656/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.810 r  ff_stage4_i_656/O
                         net (fo=1, unplaced)         0.449    10.259    ff_stage4_i_656_n_0
                                                                      r  ff_stage4_i_630/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.383 f  ff_stage4_i_630/O
                         net (fo=2, unplaced)         0.460    10.843    ff_stage4_i_630_n_0
                                                                      f  ff_stage4_i_600/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    10.967 r  ff_stage4_i_600/O
                         net (fo=1, unplaced)         0.470    11.437    ff_stage4_i_600_n_0
                                                                      r  ff_stage4_i_555/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.957 r  ff_stage4_i_555/CO[3]
                         net (fo=1, unplaced)         0.000    11.957    ff_stage4_i_555_n_0
                                                                      r  ff_stage4_i_478/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.238 r  ff_stage4_i_478/CO[0]
                         net (fo=1, unplaced)         0.311    12.549    _0_CONCAT_IF_IF_IF_ff_stage2_first__88_BIT_5_97_ETC___d4831
                                                                      r  ff_stage4_i_371/I0
                         LUT5 (Prop_lut5_I0_O)        0.367    12.916 r  ff_stage4_i_371/O
                         net (fo=1, unplaced)         0.449    13.365    ff_stage4_i_371_n_0
                                                                      r  ff_stage4_i_253/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    13.489 f  ff_stage4_i_253/O
                         net (fo=4, unplaced)         0.473    13.962    ff_stage4_i_253_n_0
                                                                      f  ff_stage4_i_721/I1
                         LUT3 (Prop_lut3_I1_O)        0.116    14.078 r  ff_stage4_i_721/O
                         net (fo=1, unplaced)         0.000    14.078    ff_stage4_i_721_n_0
                                                                      r  ff_stage4_i_697/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.654 r  ff_stage4_i_697/CO[3]
                         net (fo=1, unplaced)         0.000    14.654    ff_stage4_i_697_n_0
                                                                      r  ff_stage4_i_668/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.771 r  ff_stage4_i_668/CO[3]
                         net (fo=1, unplaced)         0.000    14.771    ff_stage4_i_668_n_0
                                                                      r  ff_stage4_i_633/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.888 r  ff_stage4_i_633/CO[3]
                         net (fo=1, unplaced)         0.000    14.888    ff_stage4_i_633_n_0
                                                                      r  ff_stage4_i_606/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.005 r  ff_stage4_i_606/CO[3]
                         net (fo=1, unplaced)         0.000    15.005    ff_stage4_i_606_n_0
                                                                      r  ff_stage4_i_567/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  ff_stage4_i_567/CO[3]
                         net (fo=1, unplaced)         0.000    15.122    ff_stage4_i_567_n_0
                                                                      r  ff_stage4_i_489/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  ff_stage4_i_489/CO[3]
                         net (fo=1, unplaced)         0.000    15.239    ff_stage4_i_489_n_0
                                                                      r  ff_stage4_i_386/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  ff_stage4_i_386/CO[3]
                         net (fo=1, unplaced)         0.000    15.356    ff_stage4_i_386_n_0
                                                                      r  ff_stage4_i_269/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  ff_stage4_i_269/CO[3]
                         net (fo=1, unplaced)         0.000    15.473    ff_stage4_i_269_n_0
                                                                      r  ff_stage4_i_167/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.590 r  ff_stage4_i_167/CO[3]
                         net (fo=1, unplaced)         0.000    15.590    ff_stage4_i_167_n_0
                                                                      r  ff_stage4_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    15.871 r  ff_stage4_i_3/CO[0]
                         net (fo=3, unplaced)         0.329    16.200    ff_stage4/D_IN[169]
                                                                      r  ff_stage4/data0_reg[169]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.367    16.567 r  ff_stage4/data0_reg[169]_i_1/O
                         net (fo=1, unplaced)         0.000    16.567    ff_stage4/data0_reg[169]_i_1_n_0
                         FDRE                                         r  ff_stage4/data0_reg_reg[169]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.439    12.131    ff_stage4/CLK
                         FDRE                                         r  ff_stage4/data0_reg_reg[169]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_stage4/data0_reg_reg[169]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -16.567    
  -------------------------------------------------------------------
                         slack                                 -4.249    

Slack (VIOLATED) :        -4.249ns  (required time - arrival time)
  Source:                 ff_stage2/data0_reg_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data1_reg_reg[170]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        14.113ns  (logic 6.405ns (45.384%)  route 7.708ns (54.616%))
  Logic Levels:           28  (CARRY4=14 LUT2=1 LUT3=2 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.584     2.454    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data0_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage2/data0_reg_reg[45]/Q
                         net (fo=6, unplaced)         0.997     3.929    ff_stage2$D_OUT[45]
                                                                      r  ff_stage4_i_173/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.224 r  ff_stage4_i_173/O
                         net (fo=6, unplaced)         0.481     4.705    ff_stage4_i_173_n_0
                                                                      r  ff_stage4_i_172/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.829 r  ff_stage4_i_172/O
                         net (fo=5, unplaced)         0.477     5.306    ff_stage4_i_172_n_0
                                                                      r  ff_stage4_i_399/I3
                         LUT5 (Prop_lut5_I3_O)        0.119     5.425 r  ff_stage4_i_399/O
                         net (fo=1, unplaced)         0.000     5.425    ff_stage4_i_399_n_0
                                                                      r  ff_stage4_i_278/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     5.854 r  ff_stage4_i_278/CO[3]
                         net (fo=1, unplaced)         0.000     5.854    ff_stage4_i_278_n_0
                                                                      r  ff_stage4_i_169/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.135 r  ff_stage4_i_169/CO[0]
                         net (fo=338, unplaced)       0.441     6.576    IF_ff_stage2_first__88_BIT_5_97_THEN_0_ELSE_ff_ETC___d305
                                                                      r  ff_stage4_i_529/I2
                         LUT5 (Prop_lut5_I2_O)        0.367     6.943 f  ff_stage4_i_529/O
                         net (fo=6, unplaced)         0.481     7.424    ff_stage4_i_529_n_0
                                                                      f  ff_stage4_i_646/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.548 f  ff_stage4_i_646/O
                         net (fo=5, unplaced)         0.477     8.025    ff_stage4_i_646_n_0
                                                                      f  ff_stage4_i_706/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.149 f  ff_stage4_i_706/O
                         net (fo=1, unplaced)         0.964     9.113    ff_stage4_i_706_n_0
                                                                      f  ff_stage4_i_678/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.237 f  ff_stage4_i_678/O
                         net (fo=1, unplaced)         0.449     9.686    ff_stage4_i_678_n_0
                                                                      f  ff_stage4_i_656/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.810 r  ff_stage4_i_656/O
                         net (fo=1, unplaced)         0.449    10.259    ff_stage4_i_656_n_0
                                                                      r  ff_stage4_i_630/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.383 f  ff_stage4_i_630/O
                         net (fo=2, unplaced)         0.460    10.843    ff_stage4_i_630_n_0
                                                                      f  ff_stage4_i_600/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    10.967 r  ff_stage4_i_600/O
                         net (fo=1, unplaced)         0.470    11.437    ff_stage4_i_600_n_0
                                                                      r  ff_stage4_i_555/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.957 r  ff_stage4_i_555/CO[3]
                         net (fo=1, unplaced)         0.000    11.957    ff_stage4_i_555_n_0
                                                                      r  ff_stage4_i_478/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.238 r  ff_stage4_i_478/CO[0]
                         net (fo=1, unplaced)         0.311    12.549    _0_CONCAT_IF_IF_IF_ff_stage2_first__88_BIT_5_97_ETC___d4831
                                                                      r  ff_stage4_i_371/I0
                         LUT5 (Prop_lut5_I0_O)        0.367    12.916 r  ff_stage4_i_371/O
                         net (fo=1, unplaced)         0.449    13.365    ff_stage4_i_371_n_0
                                                                      r  ff_stage4_i_253/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    13.489 f  ff_stage4_i_253/O
                         net (fo=4, unplaced)         0.473    13.962    ff_stage4_i_253_n_0
                                                                      f  ff_stage4_i_721/I1
                         LUT3 (Prop_lut3_I1_O)        0.116    14.078 r  ff_stage4_i_721/O
                         net (fo=1, unplaced)         0.000    14.078    ff_stage4_i_721_n_0
                                                                      r  ff_stage4_i_697/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.654 r  ff_stage4_i_697/CO[3]
                         net (fo=1, unplaced)         0.000    14.654    ff_stage4_i_697_n_0
                                                                      r  ff_stage4_i_668/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.771 r  ff_stage4_i_668/CO[3]
                         net (fo=1, unplaced)         0.000    14.771    ff_stage4_i_668_n_0
                                                                      r  ff_stage4_i_633/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.888 r  ff_stage4_i_633/CO[3]
                         net (fo=1, unplaced)         0.000    14.888    ff_stage4_i_633_n_0
                                                                      r  ff_stage4_i_606/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.005 r  ff_stage4_i_606/CO[3]
                         net (fo=1, unplaced)         0.000    15.005    ff_stage4_i_606_n_0
                                                                      r  ff_stage4_i_567/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  ff_stage4_i_567/CO[3]
                         net (fo=1, unplaced)         0.000    15.122    ff_stage4_i_567_n_0
                                                                      r  ff_stage4_i_489/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  ff_stage4_i_489/CO[3]
                         net (fo=1, unplaced)         0.000    15.239    ff_stage4_i_489_n_0
                                                                      r  ff_stage4_i_386/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  ff_stage4_i_386/CO[3]
                         net (fo=1, unplaced)         0.000    15.356    ff_stage4_i_386_n_0
                                                                      r  ff_stage4_i_269/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  ff_stage4_i_269/CO[3]
                         net (fo=1, unplaced)         0.000    15.473    ff_stage4_i_269_n_0
                                                                      r  ff_stage4_i_167/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.590 r  ff_stage4_i_167/CO[3]
                         net (fo=1, unplaced)         0.000    15.590    ff_stage4_i_167_n_0
                                                                      r  ff_stage4_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    15.871 r  ff_stage4_i_3/CO[0]
                         net (fo=3, unplaced)         0.329    16.200    _theResult_____1__h11430
                                                                      r  ff_stage4_i_2/I1
                         LUT5 (Prop_lut5_I1_O)        0.367    16.567 r  ff_stage4_i_2/O
                         net (fo=2, unplaced)         0.000    16.567    ff_stage4/D_IN[170]
                         FDRE                                         r  ff_stage4/data1_reg_reg[170]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.439    12.131    ff_stage4/CLK
                         FDRE                                         r  ff_stage4/data1_reg_reg[170]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_stage4/data1_reg_reg[170]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -16.567    
  -------------------------------------------------------------------
                         slack                                 -4.249    

Slack (VIOLATED) :        -3.536ns  (required time - arrival time)
  Source:                 ff_stage2/data0_reg_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data1_reg_reg[169]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        13.417ns  (logic 6.038ns (45.003%)  route 7.379ns (54.997%))
  Logic Levels:           27  (CARRY4=14 LUT2=1 LUT3=2 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.584     2.454    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data0_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage2/data0_reg_reg[45]/Q
                         net (fo=6, unplaced)         0.997     3.929    ff_stage2$D_OUT[45]
                                                                      r  ff_stage4_i_173/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.224 r  ff_stage4_i_173/O
                         net (fo=6, unplaced)         0.481     4.705    ff_stage4_i_173_n_0
                                                                      r  ff_stage4_i_172/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.829 r  ff_stage4_i_172/O
                         net (fo=5, unplaced)         0.477     5.306    ff_stage4_i_172_n_0
                                                                      r  ff_stage4_i_399/I3
                         LUT5 (Prop_lut5_I3_O)        0.119     5.425 r  ff_stage4_i_399/O
                         net (fo=1, unplaced)         0.000     5.425    ff_stage4_i_399_n_0
                                                                      r  ff_stage4_i_278/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     5.854 r  ff_stage4_i_278/CO[3]
                         net (fo=1, unplaced)         0.000     5.854    ff_stage4_i_278_n_0
                                                                      r  ff_stage4_i_169/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.135 r  ff_stage4_i_169/CO[0]
                         net (fo=338, unplaced)       0.441     6.576    IF_ff_stage2_first__88_BIT_5_97_THEN_0_ELSE_ff_ETC___d305
                                                                      r  ff_stage4_i_529/I2
                         LUT5 (Prop_lut5_I2_O)        0.367     6.943 f  ff_stage4_i_529/O
                         net (fo=6, unplaced)         0.481     7.424    ff_stage4_i_529_n_0
                                                                      f  ff_stage4_i_646/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.548 f  ff_stage4_i_646/O
                         net (fo=5, unplaced)         0.477     8.025    ff_stage4_i_646_n_0
                                                                      f  ff_stage4_i_706/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.149 f  ff_stage4_i_706/O
                         net (fo=1, unplaced)         0.964     9.113    ff_stage4_i_706_n_0
                                                                      f  ff_stage4_i_678/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.237 f  ff_stage4_i_678/O
                         net (fo=1, unplaced)         0.449     9.686    ff_stage4_i_678_n_0
                                                                      f  ff_stage4_i_656/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.810 r  ff_stage4_i_656/O
                         net (fo=1, unplaced)         0.449    10.259    ff_stage4_i_656_n_0
                                                                      r  ff_stage4_i_630/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.383 f  ff_stage4_i_630/O
                         net (fo=2, unplaced)         0.460    10.843    ff_stage4_i_630_n_0
                                                                      f  ff_stage4_i_600/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    10.967 r  ff_stage4_i_600/O
                         net (fo=1, unplaced)         0.470    11.437    ff_stage4_i_600_n_0
                                                                      r  ff_stage4_i_555/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.957 r  ff_stage4_i_555/CO[3]
                         net (fo=1, unplaced)         0.000    11.957    ff_stage4_i_555_n_0
                                                                      r  ff_stage4_i_478/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.238 r  ff_stage4_i_478/CO[0]
                         net (fo=1, unplaced)         0.311    12.549    _0_CONCAT_IF_IF_IF_ff_stage2_first__88_BIT_5_97_ETC___d4831
                                                                      r  ff_stage4_i_371/I0
                         LUT5 (Prop_lut5_I0_O)        0.367    12.916 r  ff_stage4_i_371/O
                         net (fo=1, unplaced)         0.449    13.365    ff_stage4_i_371_n_0
                                                                      r  ff_stage4_i_253/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    13.489 f  ff_stage4_i_253/O
                         net (fo=4, unplaced)         0.473    13.962    ff_stage4_i_253_n_0
                                                                      f  ff_stage4_i_721/I1
                         LUT3 (Prop_lut3_I1_O)        0.116    14.078 r  ff_stage4_i_721/O
                         net (fo=1, unplaced)         0.000    14.078    ff_stage4_i_721_n_0
                                                                      r  ff_stage4_i_697/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576    14.654 r  ff_stage4_i_697/CO[3]
                         net (fo=1, unplaced)         0.000    14.654    ff_stage4_i_697_n_0
                                                                      r  ff_stage4_i_668/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.771 r  ff_stage4_i_668/CO[3]
                         net (fo=1, unplaced)         0.000    14.771    ff_stage4_i_668_n_0
                                                                      r  ff_stage4_i_633/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.888 r  ff_stage4_i_633/CO[3]
                         net (fo=1, unplaced)         0.000    14.888    ff_stage4_i_633_n_0
                                                                      r  ff_stage4_i_606/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.005 r  ff_stage4_i_606/CO[3]
                         net (fo=1, unplaced)         0.000    15.005    ff_stage4_i_606_n_0
                                                                      r  ff_stage4_i_567/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.122 r  ff_stage4_i_567/CO[3]
                         net (fo=1, unplaced)         0.000    15.122    ff_stage4_i_567_n_0
                                                                      r  ff_stage4_i_489/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.239 r  ff_stage4_i_489/CO[3]
                         net (fo=1, unplaced)         0.000    15.239    ff_stage4_i_489_n_0
                                                                      r  ff_stage4_i_386/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.356 r  ff_stage4_i_386/CO[3]
                         net (fo=1, unplaced)         0.000    15.356    ff_stage4_i_386_n_0
                                                                      r  ff_stage4_i_269/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.473 r  ff_stage4_i_269/CO[3]
                         net (fo=1, unplaced)         0.000    15.473    ff_stage4_i_269_n_0
                                                                      r  ff_stage4_i_167/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.590 r  ff_stage4_i_167/CO[3]
                         net (fo=1, unplaced)         0.000    15.590    ff_stage4_i_167_n_0
                                                                      r  ff_stage4_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    15.871 r  ff_stage4_i_3/CO[0]
                         net (fo=3, unplaced)         0.000    15.871    ff_stage4/D_IN[169]
                         FDRE                                         r  ff_stage4/data1_reg_reg[169]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.439    12.131    ff_stage4/CLK
                         FDRE                                         r  ff_stage4/data1_reg_reg[169]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.061    12.335    ff_stage4/data1_reg_reg[169]
  -------------------------------------------------------------------
                         required time                         12.335    
                         arrival time                         -15.871    
  -------------------------------------------------------------------
                         slack                                 -3.536    

Slack (VIOLATED) :        -2.352ns  (required time - arrival time)
  Source:                 ff_stage2/data0_reg_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data0_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        12.216ns  (logic 4.377ns (35.830%)  route 7.839ns (64.170%))
  Logic Levels:           18  (CARRY4=4 LUT2=2 LUT3=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.584     2.454    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data0_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage2/data0_reg_reg[45]/Q
                         net (fo=6, unplaced)         0.997     3.929    ff_stage2$D_OUT[45]
                                                                      r  ff_stage4_i_173/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.224 r  ff_stage4_i_173/O
                         net (fo=6, unplaced)         0.481     4.705    ff_stage4_i_173_n_0
                                                                      r  ff_stage4_i_172/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.829 r  ff_stage4_i_172/O
                         net (fo=5, unplaced)         0.477     5.306    ff_stage4_i_172_n_0
                                                                      r  ff_stage4_i_399/I3
                         LUT5 (Prop_lut5_I3_O)        0.119     5.425 r  ff_stage4_i_399/O
                         net (fo=1, unplaced)         0.000     5.425    ff_stage4_i_399_n_0
                                                                      r  ff_stage4_i_278/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     5.854 r  ff_stage4_i_278/CO[3]
                         net (fo=1, unplaced)         0.000     5.854    ff_stage4_i_278_n_0
                                                                      r  ff_stage4_i_169/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.135 r  ff_stage4_i_169/CO[0]
                         net (fo=338, unplaced)       0.441     6.576    IF_ff_stage2_first__88_BIT_5_97_THEN_0_ELSE_ff_ETC___d305
                                                                      r  ff_stage4_i_529/I2
                         LUT5 (Prop_lut5_I2_O)        0.367     6.943 f  ff_stage4_i_529/O
                         net (fo=6, unplaced)         0.481     7.424    ff_stage4_i_529_n_0
                                                                      f  ff_stage4_i_646/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.548 f  ff_stage4_i_646/O
                         net (fo=5, unplaced)         0.477     8.025    ff_stage4_i_646_n_0
                                                                      f  ff_stage4_i_706/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.149 f  ff_stage4_i_706/O
                         net (fo=1, unplaced)         0.964     9.113    ff_stage4_i_706_n_0
                                                                      f  ff_stage4_i_678/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.237 f  ff_stage4_i_678/O
                         net (fo=1, unplaced)         0.449     9.686    ff_stage4_i_678_n_0
                                                                      f  ff_stage4_i_656/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.810 r  ff_stage4_i_656/O
                         net (fo=1, unplaced)         0.449    10.259    ff_stage4_i_656_n_0
                                                                      r  ff_stage4_i_630/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.383 f  ff_stage4_i_630/O
                         net (fo=2, unplaced)         0.460    10.843    ff_stage4_i_630_n_0
                                                                      f  ff_stage4_i_600/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    10.967 r  ff_stage4_i_600/O
                         net (fo=1, unplaced)         0.470    11.437    ff_stage4_i_600_n_0
                                                                      r  ff_stage4_i_555/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.957 r  ff_stage4_i_555/CO[3]
                         net (fo=1, unplaced)         0.000    11.957    ff_stage4_i_555_n_0
                                                                      r  ff_stage4_i_478/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.238 r  ff_stage4_i_478/CO[0]
                         net (fo=1, unplaced)         0.311    12.549    _0_CONCAT_IF_IF_IF_ff_stage2_first__88_BIT_5_97_ETC___d4831
                                                                      r  ff_stage4_i_371/I0
                         LUT5 (Prop_lut5_I0_O)        0.367    12.916 r  ff_stage4_i_371/O
                         net (fo=1, unplaced)         0.449    13.365    ff_stage4_i_371_n_0
                                                                      r  ff_stage4_i_253/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    13.489 f  ff_stage4_i_253/O
                         net (fo=4, unplaced)         0.473    13.962    ff_stage4_i_253_n_0
                                                                      f  ff_stage4_i_158/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    14.086 r  ff_stage4_i_158/O
                         net (fo=2, unplaced)         0.460    14.546    ff_stage4/D_IN[13]
                                                                      r  ff_stage4/data0_reg[13]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.670 r  ff_stage4/data0_reg[13]_i_1/O
                         net (fo=1, unplaced)         0.000    14.670    ff_stage4/data0_reg[13]_i_1_n_0
                         FDRE                                         r  ff_stage4/data0_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.439    12.131    ff_stage4/CLK
                         FDRE                                         r  ff_stage4/data0_reg_reg[13]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_stage4/data0_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -14.670    
  -------------------------------------------------------------------
                         slack                                 -2.352    

Slack (VIOLATED) :        -2.352ns  (required time - arrival time)
  Source:                 ff_stage2/data0_reg_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data0_reg_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        12.216ns  (logic 4.377ns (35.830%)  route 7.839ns (64.170%))
  Logic Levels:           18  (CARRY4=4 LUT2=2 LUT3=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.584     2.454    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data0_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage2/data0_reg_reg[45]/Q
                         net (fo=6, unplaced)         0.997     3.929    ff_stage2$D_OUT[45]
                                                                      r  ff_stage4_i_173/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.224 r  ff_stage4_i_173/O
                         net (fo=6, unplaced)         0.481     4.705    ff_stage4_i_173_n_0
                                                                      r  ff_stage4_i_172/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.829 r  ff_stage4_i_172/O
                         net (fo=5, unplaced)         0.477     5.306    ff_stage4_i_172_n_0
                                                                      r  ff_stage4_i_399/I3
                         LUT5 (Prop_lut5_I3_O)        0.119     5.425 r  ff_stage4_i_399/O
                         net (fo=1, unplaced)         0.000     5.425    ff_stage4_i_399_n_0
                                                                      r  ff_stage4_i_278/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     5.854 r  ff_stage4_i_278/CO[3]
                         net (fo=1, unplaced)         0.000     5.854    ff_stage4_i_278_n_0
                                                                      r  ff_stage4_i_169/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.135 r  ff_stage4_i_169/CO[0]
                         net (fo=338, unplaced)       0.441     6.576    IF_ff_stage2_first__88_BIT_5_97_THEN_0_ELSE_ff_ETC___d305
                                                                      r  ff_stage4_i_529/I2
                         LUT5 (Prop_lut5_I2_O)        0.367     6.943 f  ff_stage4_i_529/O
                         net (fo=6, unplaced)         0.481     7.424    ff_stage4_i_529_n_0
                                                                      f  ff_stage4_i_646/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.548 f  ff_stage4_i_646/O
                         net (fo=5, unplaced)         0.477     8.025    ff_stage4_i_646_n_0
                                                                      f  ff_stage4_i_706/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.149 f  ff_stage4_i_706/O
                         net (fo=1, unplaced)         0.964     9.113    ff_stage4_i_706_n_0
                                                                      f  ff_stage4_i_678/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.237 f  ff_stage4_i_678/O
                         net (fo=1, unplaced)         0.449     9.686    ff_stage4_i_678_n_0
                                                                      f  ff_stage4_i_656/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.810 r  ff_stage4_i_656/O
                         net (fo=1, unplaced)         0.449    10.259    ff_stage4_i_656_n_0
                                                                      r  ff_stage4_i_630/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.383 f  ff_stage4_i_630/O
                         net (fo=2, unplaced)         0.460    10.843    ff_stage4_i_630_n_0
                                                                      f  ff_stage4_i_600/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    10.967 r  ff_stage4_i_600/O
                         net (fo=1, unplaced)         0.470    11.437    ff_stage4_i_600_n_0
                                                                      r  ff_stage4_i_555/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.957 r  ff_stage4_i_555/CO[3]
                         net (fo=1, unplaced)         0.000    11.957    ff_stage4_i_555_n_0
                                                                      r  ff_stage4_i_478/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.238 r  ff_stage4_i_478/CO[0]
                         net (fo=1, unplaced)         0.311    12.549    _0_CONCAT_IF_IF_IF_ff_stage2_first__88_BIT_5_97_ETC___d4831
                                                                      r  ff_stage4_i_371/I0
                         LUT5 (Prop_lut5_I0_O)        0.367    12.916 r  ff_stage4_i_371/O
                         net (fo=1, unplaced)         0.449    13.365    ff_stage4_i_371_n_0
                                                                      r  ff_stage4_i_253/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    13.489 f  ff_stage4_i_253/O
                         net (fo=4, unplaced)         0.473    13.962    ff_stage4_i_253_n_0
                                                                      f  ff_stage4_i_86/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    14.086 r  ff_stage4_i_86/O
                         net (fo=2, unplaced)         0.460    14.546    ff_stage4/D_IN[86]
                                                                      r  ff_stage4/data0_reg[86]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.670 r  ff_stage4/data0_reg[86]_i_1/O
                         net (fo=1, unplaced)         0.000    14.670    ff_stage4/data0_reg[86]_i_1_n_0
                         FDRE                                         r  ff_stage4/data0_reg_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.439    12.131    ff_stage4/CLK
                         FDRE                                         r  ff_stage4/data0_reg_reg[86]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_stage4/data0_reg_reg[86]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -14.670    
  -------------------------------------------------------------------
                         slack                                 -2.352    

Slack (VIOLATED) :        -1.770ns  (required time - arrival time)
  Source:                 ff_stage2/data0_reg_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data0_reg_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        11.634ns  (logic 4.365ns (37.519%)  route 7.269ns (62.481%))
  Logic Levels:           18  (CARRY4=5 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.584     2.454    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data0_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage2/data0_reg_reg[45]/Q
                         net (fo=6, unplaced)         0.997     3.929    ff_stage2$D_OUT[45]
                                                                      r  ff_stage4_i_173/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.224 r  ff_stage4_i_173/O
                         net (fo=6, unplaced)         0.481     4.705    ff_stage4_i_173_n_0
                                                                      r  ff_stage4_i_172/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.829 r  ff_stage4_i_172/O
                         net (fo=5, unplaced)         0.477     5.306    ff_stage4_i_172_n_0
                                                                      r  ff_stage4_i_399/I3
                         LUT5 (Prop_lut5_I3_O)        0.119     5.425 r  ff_stage4_i_399/O
                         net (fo=1, unplaced)         0.000     5.425    ff_stage4_i_399_n_0
                                                                      r  ff_stage4_i_278/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     5.854 r  ff_stage4_i_278/CO[3]
                         net (fo=1, unplaced)         0.000     5.854    ff_stage4_i_278_n_0
                                                                      r  ff_stage4_i_169/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.135 r  ff_stage4_i_169/CO[0]
                         net (fo=338, unplaced)       0.441     6.576    IF_ff_stage2_first__88_BIT_5_97_THEN_0_ELSE_ff_ETC___d305
                                                                      r  ff_stage4_i_12/I3
                         LUT6 (Prop_lut6_I3_O)        0.367     6.943 r  ff_stage4_i_12/O
                         net (fo=3, unplaced)         0.488     7.431    ff_stage4$D_IN[160]
                                                                      r  ff_stage4_i_281/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.951 r  ff_stage4_i_281/CO[3]
                         net (fo=1, unplaced)         0.000     7.951    ff_stage4_i_281_n_0
                                                                      r  ff_stage4_i_178/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.068 r  ff_stage4_i_178/CO[3]
                         net (fo=1, unplaced)         0.000     8.068    ff_stage4_i_178_n_0
                                                                      r  ff_stage4_i_414/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.405 f  ff_stage4_i_414/O[1]
                         net (fo=21, unplaced)        0.672     9.077    exponent_difference__h11420[9]
                                                                      f  ff_stage4_i_419/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     9.383 f  ff_stage4_i_419/O
                         net (fo=2, unplaced)         0.460     9.843    ff_stage4_i_419_n_0
                                                                      f  ff_stage4_i_417/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.967 f  ff_stage4_i_417/O
                         net (fo=2, unplaced)         0.460    10.427    ff_stage4_i_417_n_0
                                                                      f  ff_stage4_i_418/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.551 f  ff_stage4_i_418/O
                         net (fo=2, unplaced)         0.460    11.011    ff_stage4_i_418_n_0
                                                                      f  ff_stage4_i_424/I0
                         LUT3 (Prop_lut3_I0_O)        0.124    11.135 f  ff_stage4_i_424/O
                         net (fo=3, unplaced)         0.467    11.602    ff_stage4_i_424_n_0
                                                                      f  ff_stage4_i_297/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.726 f  ff_stage4_i_297/O
                         net (fo=2, unplaced)         0.460    12.186    ff_stage4_i_297_n_0
                                                                      f  ff_stage4_i_186/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    12.310 r  ff_stage4_i_186/O
                         net (fo=4, unplaced)         0.473    12.783    ff_stage4_i_186_n_0
                                                                      r  ff_stage4_i_218/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    12.907 r  ff_stage4_i_218/O
                         net (fo=4, unplaced)         0.473    13.380    ff_stage4_i_218_n_0
                                                                      r  ff_stage4_i_54/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    13.504 r  ff_stage4_i_54/O
                         net (fo=2, unplaced)         0.460    13.964    ff_stage4/D_IN[118]
                                                                      r  ff_stage4/data0_reg[118]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.088 r  ff_stage4/data0_reg[118]_i_1/O
                         net (fo=1, unplaced)         0.000    14.088    ff_stage4/data0_reg[118]_i_1_n_0
                         FDRE                                         r  ff_stage4/data0_reg_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.439    12.131    ff_stage4/CLK
                         FDRE                                         r  ff_stage4/data0_reg_reg[118]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_stage4/data0_reg_reg[118]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -14.088    
  -------------------------------------------------------------------
                         slack                                 -1.770    

Slack (VIOLATED) :        -1.770ns  (required time - arrival time)
  Source:                 ff_stage2/data0_reg_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data0_reg_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        11.634ns  (logic 4.365ns (37.519%)  route 7.269ns (62.481%))
  Logic Levels:           18  (CARRY4=5 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.584     2.454    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data0_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage2/data0_reg_reg[45]/Q
                         net (fo=6, unplaced)         0.997     3.929    ff_stage2$D_OUT[45]
                                                                      r  ff_stage4_i_173/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.224 r  ff_stage4_i_173/O
                         net (fo=6, unplaced)         0.481     4.705    ff_stage4_i_173_n_0
                                                                      r  ff_stage4_i_172/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.829 r  ff_stage4_i_172/O
                         net (fo=5, unplaced)         0.477     5.306    ff_stage4_i_172_n_0
                                                                      r  ff_stage4_i_399/I3
                         LUT5 (Prop_lut5_I3_O)        0.119     5.425 r  ff_stage4_i_399/O
                         net (fo=1, unplaced)         0.000     5.425    ff_stage4_i_399_n_0
                                                                      r  ff_stage4_i_278/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     5.854 r  ff_stage4_i_278/CO[3]
                         net (fo=1, unplaced)         0.000     5.854    ff_stage4_i_278_n_0
                                                                      r  ff_stage4_i_169/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.135 r  ff_stage4_i_169/CO[0]
                         net (fo=338, unplaced)       0.441     6.576    IF_ff_stage2_first__88_BIT_5_97_THEN_0_ELSE_ff_ETC___d305
                                                                      r  ff_stage4_i_12/I3
                         LUT6 (Prop_lut6_I3_O)        0.367     6.943 r  ff_stage4_i_12/O
                         net (fo=3, unplaced)         0.488     7.431    ff_stage4$D_IN[160]
                                                                      r  ff_stage4_i_281/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.951 r  ff_stage4_i_281/CO[3]
                         net (fo=1, unplaced)         0.000     7.951    ff_stage4_i_281_n_0
                                                                      r  ff_stage4_i_178/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.068 r  ff_stage4_i_178/CO[3]
                         net (fo=1, unplaced)         0.000     8.068    ff_stage4_i_178_n_0
                                                                      r  ff_stage4_i_414/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.405 f  ff_stage4_i_414/O[1]
                         net (fo=21, unplaced)        0.672     9.077    exponent_difference__h11420[9]
                                                                      f  ff_stage4_i_419/I2
                         LUT4 (Prop_lut4_I2_O)        0.306     9.383 f  ff_stage4_i_419/O
                         net (fo=2, unplaced)         0.460     9.843    ff_stage4_i_419_n_0
                                                                      f  ff_stage4_i_417/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.967 f  ff_stage4_i_417/O
                         net (fo=2, unplaced)         0.460    10.427    ff_stage4_i_417_n_0
                                                                      f  ff_stage4_i_418/I0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.551 f  ff_stage4_i_418/O
                         net (fo=2, unplaced)         0.460    11.011    ff_stage4_i_418_n_0
                                                                      f  ff_stage4_i_424/I0
                         LUT3 (Prop_lut3_I0_O)        0.124    11.135 f  ff_stage4_i_424/O
                         net (fo=3, unplaced)         0.467    11.602    ff_stage4_i_424_n_0
                                                                      f  ff_stage4_i_297/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.726 f  ff_stage4_i_297/O
                         net (fo=2, unplaced)         0.460    12.186    ff_stage4_i_297_n_0
                                                                      f  ff_stage4_i_186/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    12.310 r  ff_stage4_i_186/O
                         net (fo=4, unplaced)         0.473    12.783    ff_stage4_i_186_n_0
                                                                      r  ff_stage4_i_218/I0
                         LUT4 (Prop_lut4_I0_O)        0.124    12.907 r  ff_stage4_i_218/O
                         net (fo=4, unplaced)         0.473    13.380    ff_stage4_i_218_n_0
                                                                      r  ff_stage4_i_126/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    13.504 r  ff_stage4_i_126/O
                         net (fo=2, unplaced)         0.460    13.964    ff_stage4/D_IN[45]
                                                                      r  ff_stage4/data0_reg[45]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    14.088 r  ff_stage4/data0_reg[45]_i_1/O
                         net (fo=1, unplaced)         0.000    14.088    ff_stage4/data0_reg[45]_i_1_n_0
                         FDRE                                         r  ff_stage4/data0_reg_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.439    12.131    ff_stage4/CLK
                         FDRE                                         r  ff_stage4/data0_reg_reg[45]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_stage4/data0_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -14.088    
  -------------------------------------------------------------------
                         slack                                 -1.770    

Slack (VIOLATED) :        -1.768ns  (required time - arrival time)
  Source:                 ff_stage2/data0_reg_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        11.632ns  (logic 4.253ns (36.563%)  route 7.379ns (63.437%))
  Logic Levels:           17  (CARRY4=4 LUT2=2 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.584     2.454    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data0_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage2/data0_reg_reg[45]/Q
                         net (fo=6, unplaced)         0.997     3.929    ff_stage2$D_OUT[45]
                                                                      r  ff_stage4_i_173/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.224 r  ff_stage4_i_173/O
                         net (fo=6, unplaced)         0.481     4.705    ff_stage4_i_173_n_0
                                                                      r  ff_stage4_i_172/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.829 r  ff_stage4_i_172/O
                         net (fo=5, unplaced)         0.477     5.306    ff_stage4_i_172_n_0
                                                                      r  ff_stage4_i_399/I3
                         LUT5 (Prop_lut5_I3_O)        0.119     5.425 r  ff_stage4_i_399/O
                         net (fo=1, unplaced)         0.000     5.425    ff_stage4_i_399_n_0
                                                                      r  ff_stage4_i_278/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     5.854 r  ff_stage4_i_278/CO[3]
                         net (fo=1, unplaced)         0.000     5.854    ff_stage4_i_278_n_0
                                                                      r  ff_stage4_i_169/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.135 r  ff_stage4_i_169/CO[0]
                         net (fo=338, unplaced)       0.441     6.576    IF_ff_stage2_first__88_BIT_5_97_THEN_0_ELSE_ff_ETC___d305
                                                                      r  ff_stage4_i_529/I2
                         LUT5 (Prop_lut5_I2_O)        0.367     6.943 f  ff_stage4_i_529/O
                         net (fo=6, unplaced)         0.481     7.424    ff_stage4_i_529_n_0
                                                                      f  ff_stage4_i_646/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.548 f  ff_stage4_i_646/O
                         net (fo=5, unplaced)         0.477     8.025    ff_stage4_i_646_n_0
                                                                      f  ff_stage4_i_706/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.149 f  ff_stage4_i_706/O
                         net (fo=1, unplaced)         0.964     9.113    ff_stage4_i_706_n_0
                                                                      f  ff_stage4_i_678/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.237 f  ff_stage4_i_678/O
                         net (fo=1, unplaced)         0.449     9.686    ff_stage4_i_678_n_0
                                                                      f  ff_stage4_i_656/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.810 r  ff_stage4_i_656/O
                         net (fo=1, unplaced)         0.449    10.259    ff_stage4_i_656_n_0
                                                                      r  ff_stage4_i_630/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.383 f  ff_stage4_i_630/O
                         net (fo=2, unplaced)         0.460    10.843    ff_stage4_i_630_n_0
                                                                      f  ff_stage4_i_600/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    10.967 r  ff_stage4_i_600/O
                         net (fo=1, unplaced)         0.470    11.437    ff_stage4_i_600_n_0
                                                                      r  ff_stage4_i_555/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.957 r  ff_stage4_i_555/CO[3]
                         net (fo=1, unplaced)         0.000    11.957    ff_stage4_i_555_n_0
                                                                      r  ff_stage4_i_478/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.238 r  ff_stage4_i_478/CO[0]
                         net (fo=1, unplaced)         0.311    12.549    _0_CONCAT_IF_IF_IF_ff_stage2_first__88_BIT_5_97_ETC___d4831
                                                                      r  ff_stage4_i_371/I0
                         LUT5 (Prop_lut5_I0_O)        0.367    12.916 r  ff_stage4_i_371/O
                         net (fo=1, unplaced)         0.449    13.365    ff_stage4_i_371_n_0
                                                                      r  ff_stage4_i_253/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    13.489 f  ff_stage4_i_253/O
                         net (fo=4, unplaced)         0.473    13.962    ff_stage4_i_253_n_0
                                                                      f  ff_stage4_i_158/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    14.086 r  ff_stage4_i_158/O
                         net (fo=2, unplaced)         0.000    14.086    ff_stage4/D_IN[13]
                         FDRE                                         r  ff_stage4/data1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.439    12.131    ff_stage4/CLK
                         FDRE                                         r  ff_stage4/data1_reg_reg[13]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_stage4/data1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -14.086    
  -------------------------------------------------------------------
                         slack                                 -1.768    

Slack (VIOLATED) :        -1.768ns  (required time - arrival time)
  Source:                 ff_stage2/data0_reg_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data1_reg_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        11.632ns  (logic 4.253ns (36.563%)  route 7.379ns (63.437%))
  Logic Levels:           17  (CARRY4=4 LUT2=2 LUT3=1 LUT5=3 LUT6=7)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.584     2.454    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data0_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage2/data0_reg_reg[45]/Q
                         net (fo=6, unplaced)         0.997     3.929    ff_stage2$D_OUT[45]
                                                                      r  ff_stage4_i_173/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.224 r  ff_stage4_i_173/O
                         net (fo=6, unplaced)         0.481     4.705    ff_stage4_i_173_n_0
                                                                      r  ff_stage4_i_172/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     4.829 r  ff_stage4_i_172/O
                         net (fo=5, unplaced)         0.477     5.306    ff_stage4_i_172_n_0
                                                                      r  ff_stage4_i_399/I3
                         LUT5 (Prop_lut5_I3_O)        0.119     5.425 r  ff_stage4_i_399/O
                         net (fo=1, unplaced)         0.000     5.425    ff_stage4_i_399_n_0
                                                                      r  ff_stage4_i_278/DI[3]
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429     5.854 r  ff_stage4_i_278/CO[3]
                         net (fo=1, unplaced)         0.000     5.854    ff_stage4_i_278_n_0
                                                                      r  ff_stage4_i_169/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281     6.135 r  ff_stage4_i_169/CO[0]
                         net (fo=338, unplaced)       0.441     6.576    IF_ff_stage2_first__88_BIT_5_97_THEN_0_ELSE_ff_ETC___d305
                                                                      r  ff_stage4_i_529/I2
                         LUT5 (Prop_lut5_I2_O)        0.367     6.943 f  ff_stage4_i_529/O
                         net (fo=6, unplaced)         0.481     7.424    ff_stage4_i_529_n_0
                                                                      f  ff_stage4_i_646/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     7.548 f  ff_stage4_i_646/O
                         net (fo=5, unplaced)         0.477     8.025    ff_stage4_i_646_n_0
                                                                      f  ff_stage4_i_706/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.149 f  ff_stage4_i_706/O
                         net (fo=1, unplaced)         0.964     9.113    ff_stage4_i_706_n_0
                                                                      f  ff_stage4_i_678/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.237 f  ff_stage4_i_678/O
                         net (fo=1, unplaced)         0.449     9.686    ff_stage4_i_678_n_0
                                                                      f  ff_stage4_i_656/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.810 r  ff_stage4_i_656/O
                         net (fo=1, unplaced)         0.449    10.259    ff_stage4_i_656_n_0
                                                                      r  ff_stage4_i_630/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.383 f  ff_stage4_i_630/O
                         net (fo=2, unplaced)         0.460    10.843    ff_stage4_i_630_n_0
                                                                      f  ff_stage4_i_600/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    10.967 r  ff_stage4_i_600/O
                         net (fo=1, unplaced)         0.470    11.437    ff_stage4_i_600_n_0
                                                                      r  ff_stage4_i_555/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    11.957 r  ff_stage4_i_555/CO[3]
                         net (fo=1, unplaced)         0.000    11.957    ff_stage4_i_555_n_0
                                                                      r  ff_stage4_i_478/CI
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.281    12.238 r  ff_stage4_i_478/CO[0]
                         net (fo=1, unplaced)         0.311    12.549    _0_CONCAT_IF_IF_IF_ff_stage2_first__88_BIT_5_97_ETC___d4831
                                                                      r  ff_stage4_i_371/I0
                         LUT5 (Prop_lut5_I0_O)        0.367    12.916 r  ff_stage4_i_371/O
                         net (fo=1, unplaced)         0.449    13.365    ff_stage4_i_371_n_0
                                                                      r  ff_stage4_i_253/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    13.489 f  ff_stage4_i_253/O
                         net (fo=4, unplaced)         0.473    13.962    ff_stage4_i_253_n_0
                                                                      f  ff_stage4_i_86/I1
                         LUT2 (Prop_lut2_I1_O)        0.124    14.086 r  ff_stage4_i_86/O
                         net (fo=2, unplaced)         0.000    14.086    ff_stage4/D_IN[86]
                         FDRE                                         r  ff_stage4/data1_reg_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.439    12.131    ff_stage4/CLK
                         FDRE                                         r  ff_stage4/data1_reg_reg[86]/C
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         FDRE (Setup_fdre_C_D)        0.044    12.318    ff_stage4/data1_reg_reg[86]
  -------------------------------------------------------------------
                         required time                         12.318    
                         arrival time                         -14.086    
  -------------------------------------------------------------------
                         slack                                 -1.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 ff_stage2/data0_reg_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data1_reg_reg[171]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.248ns (62.969%)  route 0.146ns (37.031%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.114     0.679    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data0_reg_reg[110]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_stage2/data0_reg_reg[110]/Q
                         net (fo=7, unplaced)         0.146     0.971    ff_stage2$D_OUT[110]
                                                                      r  ff_stage4_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.072 r  ff_stage4_i_1/O
                         net (fo=2, unplaced)         0.000     1.072    ff_stage4/D_IN[171]
                         FDRE                                         r  ff_stage4/data1_reg_reg[171]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.259     1.033    ff_stage4/CLK
                         FDRE                                         r  ff_stage4/data1_reg_reg[171]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_stage4/data1_reg_reg[171]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 ff_stage2/data0_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage4/data1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.248ns (62.969%)  route 0.146ns (37.031%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.114     0.679    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data0_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  ff_stage2/data0_reg_reg[6]/Q
                         net (fo=7, unplaced)         0.146     0.971    ff_stage2$D_OUT[6]
                                                                      f  ff_stage4_i_165/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.072 r  ff_stage4_i_165/O
                         net (fo=2, unplaced)         0.000     1.072    ff_stage4/D_IN[1]
                         FDRE                                         r  ff_stage4/data1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.259     1.033    ff_stage4/CLK
                         FDRE                                         r  ff_stage4/data1_reg_reg[1]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)         0.099     0.923    ff_stage4/data1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage2/data1_reg_reg[109]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[4]/Q
                         net (fo=3, unplaced)         0.149     0.974    ff_stage2/D_IN[109]
                         FDRE                                         r  ff_stage2/data1_reg_reg[109]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.259     1.033    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data1_reg_reg[109]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    ff_stage2/data1_reg_reg[109]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage2/data1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[3]/Q
                         net (fo=3, unplaced)         0.149     0.974    ff_stage2/D_IN[11]
                         FDRE                                         r  ff_stage2/data1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.259     1.033    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data1_reg_reg[11]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    ff_stage2/data1_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage2/data1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[9]/Q
                         net (fo=3, unplaced)         0.149     0.974    ff_stage2/D_IN[13]
                         FDRE                                         r  ff_stage2/data1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.259     1.033    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data1_reg_reg[13]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    ff_stage2/data1_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage2/data1_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[10]/Q
                         net (fo=3, unplaced)         0.149     0.974    ff_stage2/D_IN[14]
                         FDRE                                         r  ff_stage2/data1_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.259     1.033    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data1_reg_reg[14]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    ff_stage2/data1_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage2/data1_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[11]/Q
                         net (fo=3, unplaced)         0.149     0.974    ff_stage2/D_IN[15]
                         FDRE                                         r  ff_stage2/data1_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.259     1.033    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data1_reg_reg[15]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    ff_stage2/data1_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage2/data1_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[17]/Q
                         net (fo=3, unplaced)         0.149     0.974    ff_stage2/D_IN[18]
                         FDRE                                         r  ff_stage2/data1_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.259     1.033    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data1_reg_reg[18]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    ff_stage2/data1_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage2/data1_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[18]/Q
                         net (fo=3, unplaced)         0.149     0.974    ff_stage2/D_IN[19]
                         FDRE                                         r  ff_stage2/data1_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.259     1.033    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data1_reg_reg[19]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    ff_stage2/data1_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ff_input/data0_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff_stage2/data1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.147ns (49.696%)  route 0.149ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/data0_reg_reg[1]/Q
                         net (fo=3, unplaced)         0.149     0.974    ff_stage2/D_IN[1]
                         FDRE                                         r  ff_stage2/data1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.259     1.033    ff_stage2/CLK
                         FDRE                                         r  ff_stage2/data1_reg_reg[1]/C
                         clock pessimism             -0.210     0.824    
                         FDRE (Hold_fdre_C_D)        -0.009     0.815    ff_stage2/data1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845                CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_stage4/data1_reg_reg[108]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_stage4/data1_reg_reg[109]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_stage4/data1_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_stage4/data1_reg_reg[110]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_stage4/data1_reg_reg[111]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_stage4/data1_reg_reg[112]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_stage4/data1_reg_reg[113]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_stage4/data1_reg_reg[114]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                ff_stage4/data1_reg_reg[115]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_stage4/data1_reg_reg[108]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_stage4/data1_reg_reg[109]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_stage4/data1_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_stage4/data1_reg_reg[110]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_stage4/data1_reg_reg[111]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_stage4/data1_reg_reg[112]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_stage4/data1_reg_reg[113]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_stage4/data1_reg_reg[114]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_stage4/data1_reg_reg[115]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                ff_stage4/data1_reg_reg[116]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_stage4/data1_reg_reg[108]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_stage4/data1_reg_reg[109]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_stage4/data1_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_stage4/data1_reg_reg[110]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_stage4/data1_reg_reg[111]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_stage4/data1_reg_reg[112]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_stage4/data1_reg_reg[113]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_stage4/data1_reg_reg[114]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_stage4/data1_reg_reg[115]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500                ff_stage4/data1_reg_reg[116]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff_stage5/data0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.011ns  (logic 7.443ns (41.325%)  route 10.568ns (58.675%))
  Logic Levels:           24  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.584     2.454    ff_stage5/CLK
                         FDRE                                         r  ff_stage5/data0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage5/data0_reg_reg[4]/Q
                         net (fo=23, unplaced)        1.028     3.960    ff_stage5$D_OUT[4]
                                                                      r  get_result_OBUF[1]_inst_i_35/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.255 r  get_result_OBUF[1]_inst_i_35/O
                         net (fo=2, unplaced)         0.460     4.715    get_result_OBUF[1]_inst_i_35_n_0
                                                                      r  get_result_OBUF[1]_inst_i_19/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.839 r  get_result_OBUF[1]_inst_i_19/O
                         net (fo=7, unplaced)         0.484     5.323    get_result_OBUF[1]_inst_i_19_n_0
                                                                      r  get_result_OBUF[1]_inst_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.447 r  get_result_OBUF[1]_inst_i_7/O
                         net (fo=1, unplaced)         0.334     5.781    get_result_OBUF[1]_inst_i_7_n_0
                                                                      r  get_result_OBUF[1]_inst_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.438     6.219 f  get_result_OBUF[1]_inst_i_2/CO[0]
                         net (fo=90, unplaced)        0.408     6.627    _0_CONCAT_ff_stage5_first__23_BITS_6_TO_0_39_40_ETC___d743
                                                                      f  get_result_OBUF[30]_inst_i_31/I0
                         LUT3 (Prop_lut3_I0_O)        0.367     6.994 r  get_result_OBUF[30]_inst_i_31/O
                         net (fo=71, unplaced)        0.540     7.534    get_result_OBUF[30]_inst_i_31_n_0
                                                                      r  get_result_OBUF[1]_inst_i_190/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     7.658 r  get_result_OBUF[1]_inst_i_190/O
                         net (fo=1, unplaced)         0.449     8.107    get_result_OBUF[1]_inst_i_190_n_0
                                                                      r  get_result_OBUF[1]_inst_i_99/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     8.231 r  get_result_OBUF[1]_inst_i_99/O
                         net (fo=1, unplaced)         0.732     8.963    get_result_OBUF[1]_inst_i_99_n_0
                                                                      r  get_result_OBUF[1]_inst_i_51/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.087 r  get_result_OBUF[1]_inst_i_51/O
                         net (fo=1, unplaced)         0.732     9.819    get_result_OBUF[1]_inst_i_51_n_0
                                                                      r  get_result_OBUF[1]_inst_i_26/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.943 f  get_result_OBUF[1]_inst_i_26/O
                         net (fo=1, unplaced)         0.732    10.675    get_result_OBUF[1]_inst_i_26_n_0
                                                                      f  get_result_OBUF[1]_inst_i_10/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.799 r  get_result_OBUF[1]_inst_i_10/O
                         net (fo=2, unplaced)         0.460    11.259    get_result_OBUF[1]_inst_i_10_n_0
                                                                      r  get_result_OBUF[8]_inst_i_18/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.383 r  get_result_OBUF[8]_inst_i_18/O
                         net (fo=1, unplaced)         0.449    11.832    get_result_OBUF[8]_inst_i_18_n_0
                                                                      r  get_result_OBUF[8]_inst_i_7/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.956 r  get_result_OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    11.956    get_result_OBUF[8]_inst_i_7_n_0
                                                                      r  get_result_OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.469 r  get_result_OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.469    get_result_OBUF[8]_inst_i_2_n_0
                                                                      r  get_result_OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  get_result_OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.586    get_result_OBUF[12]_inst_i_2_n_0
                                                                      r  get_result_OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  get_result_OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.703    get_result_OBUF[16]_inst_i_2_n_0
                                                                      r  get_result_OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  get_result_OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.820    get_result_OBUF[20]_inst_i_2_n_0
                                                                      r  get_result_OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  get_result_OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.937    get_result_OBUF[24]_inst_i_2_n_0
                                                                      r  get_result_OBUF[27]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.268 r  get_result_OBUF[27]_inst_i_4/O[3]
                         net (fo=7, unplaced)         0.483    13.751    _theResult_____5__h43419[23]
                                                                      r  get_result_OBUF[35]_inst_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    14.058 r  get_result_OBUF[35]_inst_i_19/O
                         net (fo=2, unplaced)         0.460    14.518    get_result_OBUF[35]_inst_i_19_n_0
                                                                      r  get_result_OBUF[35]_inst_i_11/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    14.642 r  get_result_OBUF[35]_inst_i_11/O
                         net (fo=2, unplaced)         0.460    15.102    get_result_OBUF[35]_inst_i_11_n_0
                                                                      r  get_result_OBUF[35]_inst_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    15.226 r  get_result_OBUF[35]_inst_i_3/O
                         net (fo=5, unplaced)         0.760    15.986    IF_IF_IF_ff_stage5_first__23_BITS_21_TO_19_53__ETC___d798[7]
                                                                      r  get_result_OBUF[26]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    16.110 f  get_result_OBUF[26]_inst_i_2/O
                         net (fo=22, unplaced)        0.794    16.904    get_result_OBUF[26]_inst_i_2_n_0
                                                                      f  get_result_OBUF[10]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    17.028 r  get_result_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    17.831    get_result_OBUF[10]
                                                                      r  get_result_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    20.465 r  get_result_OBUF[10]_inst/O
                         net (fo=0)                   0.000    20.465    get_result[10]
                                                                      r  get_result[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage5/data0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.011ns  (logic 7.443ns (41.325%)  route 10.568ns (58.675%))
  Logic Levels:           24  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.584     2.454    ff_stage5/CLK
                         FDRE                                         r  ff_stage5/data0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage5/data0_reg_reg[4]/Q
                         net (fo=23, unplaced)        1.028     3.960    ff_stage5$D_OUT[4]
                                                                      r  get_result_OBUF[1]_inst_i_35/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.255 r  get_result_OBUF[1]_inst_i_35/O
                         net (fo=2, unplaced)         0.460     4.715    get_result_OBUF[1]_inst_i_35_n_0
                                                                      r  get_result_OBUF[1]_inst_i_19/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.839 r  get_result_OBUF[1]_inst_i_19/O
                         net (fo=7, unplaced)         0.484     5.323    get_result_OBUF[1]_inst_i_19_n_0
                                                                      r  get_result_OBUF[1]_inst_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.447 r  get_result_OBUF[1]_inst_i_7/O
                         net (fo=1, unplaced)         0.334     5.781    get_result_OBUF[1]_inst_i_7_n_0
                                                                      r  get_result_OBUF[1]_inst_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.438     6.219 f  get_result_OBUF[1]_inst_i_2/CO[0]
                         net (fo=90, unplaced)        0.408     6.627    _0_CONCAT_ff_stage5_first__23_BITS_6_TO_0_39_40_ETC___d743
                                                                      f  get_result_OBUF[30]_inst_i_31/I0
                         LUT3 (Prop_lut3_I0_O)        0.367     6.994 r  get_result_OBUF[30]_inst_i_31/O
                         net (fo=71, unplaced)        0.540     7.534    get_result_OBUF[30]_inst_i_31_n_0
                                                                      r  get_result_OBUF[1]_inst_i_190/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     7.658 r  get_result_OBUF[1]_inst_i_190/O
                         net (fo=1, unplaced)         0.449     8.107    get_result_OBUF[1]_inst_i_190_n_0
                                                                      r  get_result_OBUF[1]_inst_i_99/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     8.231 r  get_result_OBUF[1]_inst_i_99/O
                         net (fo=1, unplaced)         0.732     8.963    get_result_OBUF[1]_inst_i_99_n_0
                                                                      r  get_result_OBUF[1]_inst_i_51/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.087 r  get_result_OBUF[1]_inst_i_51/O
                         net (fo=1, unplaced)         0.732     9.819    get_result_OBUF[1]_inst_i_51_n_0
                                                                      r  get_result_OBUF[1]_inst_i_26/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.943 f  get_result_OBUF[1]_inst_i_26/O
                         net (fo=1, unplaced)         0.732    10.675    get_result_OBUF[1]_inst_i_26_n_0
                                                                      f  get_result_OBUF[1]_inst_i_10/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.799 r  get_result_OBUF[1]_inst_i_10/O
                         net (fo=2, unplaced)         0.460    11.259    get_result_OBUF[1]_inst_i_10_n_0
                                                                      r  get_result_OBUF[8]_inst_i_18/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.383 r  get_result_OBUF[8]_inst_i_18/O
                         net (fo=1, unplaced)         0.449    11.832    get_result_OBUF[8]_inst_i_18_n_0
                                                                      r  get_result_OBUF[8]_inst_i_7/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.956 r  get_result_OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    11.956    get_result_OBUF[8]_inst_i_7_n_0
                                                                      r  get_result_OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.469 r  get_result_OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.469    get_result_OBUF[8]_inst_i_2_n_0
                                                                      r  get_result_OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  get_result_OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.586    get_result_OBUF[12]_inst_i_2_n_0
                                                                      r  get_result_OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  get_result_OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.703    get_result_OBUF[16]_inst_i_2_n_0
                                                                      r  get_result_OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  get_result_OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.820    get_result_OBUF[20]_inst_i_2_n_0
                                                                      r  get_result_OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  get_result_OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.937    get_result_OBUF[24]_inst_i_2_n_0
                                                                      r  get_result_OBUF[27]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.268 r  get_result_OBUF[27]_inst_i_4/O[3]
                         net (fo=7, unplaced)         0.483    13.751    _theResult_____5__h43419[23]
                                                                      r  get_result_OBUF[35]_inst_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    14.058 r  get_result_OBUF[35]_inst_i_19/O
                         net (fo=2, unplaced)         0.460    14.518    get_result_OBUF[35]_inst_i_19_n_0
                                                                      r  get_result_OBUF[35]_inst_i_11/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    14.642 r  get_result_OBUF[35]_inst_i_11/O
                         net (fo=2, unplaced)         0.460    15.102    get_result_OBUF[35]_inst_i_11_n_0
                                                                      r  get_result_OBUF[35]_inst_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    15.226 r  get_result_OBUF[35]_inst_i_3/O
                         net (fo=5, unplaced)         0.760    15.986    IF_IF_IF_ff_stage5_first__23_BITS_21_TO_19_53__ETC___d798[7]
                                                                      r  get_result_OBUF[26]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    16.110 f  get_result_OBUF[26]_inst_i_2/O
                         net (fo=22, unplaced)        0.794    16.904    get_result_OBUF[26]_inst_i_2_n_0
                                                                      f  get_result_OBUF[11]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    17.028 r  get_result_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    17.831    get_result_OBUF[11]
                                                                      r  get_result_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    20.465 r  get_result_OBUF[11]_inst/O
                         net (fo=0)                   0.000    20.465    get_result[11]
                                                                      r  get_result[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage5/data0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.011ns  (logic 7.443ns (41.325%)  route 10.568ns (58.675%))
  Logic Levels:           24  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.584     2.454    ff_stage5/CLK
                         FDRE                                         r  ff_stage5/data0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage5/data0_reg_reg[4]/Q
                         net (fo=23, unplaced)        1.028     3.960    ff_stage5$D_OUT[4]
                                                                      r  get_result_OBUF[1]_inst_i_35/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.255 r  get_result_OBUF[1]_inst_i_35/O
                         net (fo=2, unplaced)         0.460     4.715    get_result_OBUF[1]_inst_i_35_n_0
                                                                      r  get_result_OBUF[1]_inst_i_19/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.839 r  get_result_OBUF[1]_inst_i_19/O
                         net (fo=7, unplaced)         0.484     5.323    get_result_OBUF[1]_inst_i_19_n_0
                                                                      r  get_result_OBUF[1]_inst_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.447 r  get_result_OBUF[1]_inst_i_7/O
                         net (fo=1, unplaced)         0.334     5.781    get_result_OBUF[1]_inst_i_7_n_0
                                                                      r  get_result_OBUF[1]_inst_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.438     6.219 f  get_result_OBUF[1]_inst_i_2/CO[0]
                         net (fo=90, unplaced)        0.408     6.627    _0_CONCAT_ff_stage5_first__23_BITS_6_TO_0_39_40_ETC___d743
                                                                      f  get_result_OBUF[30]_inst_i_31/I0
                         LUT3 (Prop_lut3_I0_O)        0.367     6.994 r  get_result_OBUF[30]_inst_i_31/O
                         net (fo=71, unplaced)        0.540     7.534    get_result_OBUF[30]_inst_i_31_n_0
                                                                      r  get_result_OBUF[1]_inst_i_190/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     7.658 r  get_result_OBUF[1]_inst_i_190/O
                         net (fo=1, unplaced)         0.449     8.107    get_result_OBUF[1]_inst_i_190_n_0
                                                                      r  get_result_OBUF[1]_inst_i_99/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     8.231 r  get_result_OBUF[1]_inst_i_99/O
                         net (fo=1, unplaced)         0.732     8.963    get_result_OBUF[1]_inst_i_99_n_0
                                                                      r  get_result_OBUF[1]_inst_i_51/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.087 r  get_result_OBUF[1]_inst_i_51/O
                         net (fo=1, unplaced)         0.732     9.819    get_result_OBUF[1]_inst_i_51_n_0
                                                                      r  get_result_OBUF[1]_inst_i_26/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.943 f  get_result_OBUF[1]_inst_i_26/O
                         net (fo=1, unplaced)         0.732    10.675    get_result_OBUF[1]_inst_i_26_n_0
                                                                      f  get_result_OBUF[1]_inst_i_10/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.799 r  get_result_OBUF[1]_inst_i_10/O
                         net (fo=2, unplaced)         0.460    11.259    get_result_OBUF[1]_inst_i_10_n_0
                                                                      r  get_result_OBUF[8]_inst_i_18/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.383 r  get_result_OBUF[8]_inst_i_18/O
                         net (fo=1, unplaced)         0.449    11.832    get_result_OBUF[8]_inst_i_18_n_0
                                                                      r  get_result_OBUF[8]_inst_i_7/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.956 r  get_result_OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    11.956    get_result_OBUF[8]_inst_i_7_n_0
                                                                      r  get_result_OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.469 r  get_result_OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.469    get_result_OBUF[8]_inst_i_2_n_0
                                                                      r  get_result_OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  get_result_OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.586    get_result_OBUF[12]_inst_i_2_n_0
                                                                      r  get_result_OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  get_result_OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.703    get_result_OBUF[16]_inst_i_2_n_0
                                                                      r  get_result_OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  get_result_OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.820    get_result_OBUF[20]_inst_i_2_n_0
                                                                      r  get_result_OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  get_result_OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.937    get_result_OBUF[24]_inst_i_2_n_0
                                                                      r  get_result_OBUF[27]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.268 r  get_result_OBUF[27]_inst_i_4/O[3]
                         net (fo=7, unplaced)         0.483    13.751    _theResult_____5__h43419[23]
                                                                      r  get_result_OBUF[35]_inst_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    14.058 r  get_result_OBUF[35]_inst_i_19/O
                         net (fo=2, unplaced)         0.460    14.518    get_result_OBUF[35]_inst_i_19_n_0
                                                                      r  get_result_OBUF[35]_inst_i_11/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    14.642 r  get_result_OBUF[35]_inst_i_11/O
                         net (fo=2, unplaced)         0.460    15.102    get_result_OBUF[35]_inst_i_11_n_0
                                                                      r  get_result_OBUF[35]_inst_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    15.226 r  get_result_OBUF[35]_inst_i_3/O
                         net (fo=5, unplaced)         0.760    15.986    IF_IF_IF_ff_stage5_first__23_BITS_21_TO_19_53__ETC___d798[7]
                                                                      r  get_result_OBUF[26]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    16.110 f  get_result_OBUF[26]_inst_i_2/O
                         net (fo=22, unplaced)        0.794    16.904    get_result_OBUF[26]_inst_i_2_n_0
                                                                      f  get_result_OBUF[12]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    17.028 r  get_result_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    17.831    get_result_OBUF[12]
                                                                      r  get_result_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    20.465 r  get_result_OBUF[12]_inst/O
                         net (fo=0)                   0.000    20.465    get_result[12]
                                                                      r  get_result[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage5/data0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.011ns  (logic 7.443ns (41.325%)  route 10.568ns (58.675%))
  Logic Levels:           24  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.584     2.454    ff_stage5/CLK
                         FDRE                                         r  ff_stage5/data0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage5/data0_reg_reg[4]/Q
                         net (fo=23, unplaced)        1.028     3.960    ff_stage5$D_OUT[4]
                                                                      r  get_result_OBUF[1]_inst_i_35/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.255 r  get_result_OBUF[1]_inst_i_35/O
                         net (fo=2, unplaced)         0.460     4.715    get_result_OBUF[1]_inst_i_35_n_0
                                                                      r  get_result_OBUF[1]_inst_i_19/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.839 r  get_result_OBUF[1]_inst_i_19/O
                         net (fo=7, unplaced)         0.484     5.323    get_result_OBUF[1]_inst_i_19_n_0
                                                                      r  get_result_OBUF[1]_inst_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.447 r  get_result_OBUF[1]_inst_i_7/O
                         net (fo=1, unplaced)         0.334     5.781    get_result_OBUF[1]_inst_i_7_n_0
                                                                      r  get_result_OBUF[1]_inst_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.438     6.219 f  get_result_OBUF[1]_inst_i_2/CO[0]
                         net (fo=90, unplaced)        0.408     6.627    _0_CONCAT_ff_stage5_first__23_BITS_6_TO_0_39_40_ETC___d743
                                                                      f  get_result_OBUF[30]_inst_i_31/I0
                         LUT3 (Prop_lut3_I0_O)        0.367     6.994 r  get_result_OBUF[30]_inst_i_31/O
                         net (fo=71, unplaced)        0.540     7.534    get_result_OBUF[30]_inst_i_31_n_0
                                                                      r  get_result_OBUF[1]_inst_i_190/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     7.658 r  get_result_OBUF[1]_inst_i_190/O
                         net (fo=1, unplaced)         0.449     8.107    get_result_OBUF[1]_inst_i_190_n_0
                                                                      r  get_result_OBUF[1]_inst_i_99/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     8.231 r  get_result_OBUF[1]_inst_i_99/O
                         net (fo=1, unplaced)         0.732     8.963    get_result_OBUF[1]_inst_i_99_n_0
                                                                      r  get_result_OBUF[1]_inst_i_51/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.087 r  get_result_OBUF[1]_inst_i_51/O
                         net (fo=1, unplaced)         0.732     9.819    get_result_OBUF[1]_inst_i_51_n_0
                                                                      r  get_result_OBUF[1]_inst_i_26/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.943 f  get_result_OBUF[1]_inst_i_26/O
                         net (fo=1, unplaced)         0.732    10.675    get_result_OBUF[1]_inst_i_26_n_0
                                                                      f  get_result_OBUF[1]_inst_i_10/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.799 r  get_result_OBUF[1]_inst_i_10/O
                         net (fo=2, unplaced)         0.460    11.259    get_result_OBUF[1]_inst_i_10_n_0
                                                                      r  get_result_OBUF[8]_inst_i_18/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.383 r  get_result_OBUF[8]_inst_i_18/O
                         net (fo=1, unplaced)         0.449    11.832    get_result_OBUF[8]_inst_i_18_n_0
                                                                      r  get_result_OBUF[8]_inst_i_7/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.956 r  get_result_OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    11.956    get_result_OBUF[8]_inst_i_7_n_0
                                                                      r  get_result_OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.469 r  get_result_OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.469    get_result_OBUF[8]_inst_i_2_n_0
                                                                      r  get_result_OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  get_result_OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.586    get_result_OBUF[12]_inst_i_2_n_0
                                                                      r  get_result_OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  get_result_OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.703    get_result_OBUF[16]_inst_i_2_n_0
                                                                      r  get_result_OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  get_result_OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.820    get_result_OBUF[20]_inst_i_2_n_0
                                                                      r  get_result_OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  get_result_OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.937    get_result_OBUF[24]_inst_i_2_n_0
                                                                      r  get_result_OBUF[27]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.268 r  get_result_OBUF[27]_inst_i_4/O[3]
                         net (fo=7, unplaced)         0.483    13.751    _theResult_____5__h43419[23]
                                                                      r  get_result_OBUF[35]_inst_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    14.058 r  get_result_OBUF[35]_inst_i_19/O
                         net (fo=2, unplaced)         0.460    14.518    get_result_OBUF[35]_inst_i_19_n_0
                                                                      r  get_result_OBUF[35]_inst_i_11/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    14.642 r  get_result_OBUF[35]_inst_i_11/O
                         net (fo=2, unplaced)         0.460    15.102    get_result_OBUF[35]_inst_i_11_n_0
                                                                      r  get_result_OBUF[35]_inst_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    15.226 r  get_result_OBUF[35]_inst_i_3/O
                         net (fo=5, unplaced)         0.760    15.986    IF_IF_IF_ff_stage5_first__23_BITS_21_TO_19_53__ETC___d798[7]
                                                                      r  get_result_OBUF[26]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    16.110 f  get_result_OBUF[26]_inst_i_2/O
                         net (fo=22, unplaced)        0.794    16.904    get_result_OBUF[26]_inst_i_2_n_0
                                                                      f  get_result_OBUF[13]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    17.028 r  get_result_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    17.831    get_result_OBUF[13]
                                                                      r  get_result_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    20.465 r  get_result_OBUF[13]_inst/O
                         net (fo=0)                   0.000    20.465    get_result[13]
                                                                      r  get_result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage5/data0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.011ns  (logic 7.443ns (41.325%)  route 10.568ns (58.675%))
  Logic Levels:           24  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.584     2.454    ff_stage5/CLK
                         FDRE                                         r  ff_stage5/data0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage5/data0_reg_reg[4]/Q
                         net (fo=23, unplaced)        1.028     3.960    ff_stage5$D_OUT[4]
                                                                      r  get_result_OBUF[1]_inst_i_35/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.255 r  get_result_OBUF[1]_inst_i_35/O
                         net (fo=2, unplaced)         0.460     4.715    get_result_OBUF[1]_inst_i_35_n_0
                                                                      r  get_result_OBUF[1]_inst_i_19/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.839 r  get_result_OBUF[1]_inst_i_19/O
                         net (fo=7, unplaced)         0.484     5.323    get_result_OBUF[1]_inst_i_19_n_0
                                                                      r  get_result_OBUF[1]_inst_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.447 r  get_result_OBUF[1]_inst_i_7/O
                         net (fo=1, unplaced)         0.334     5.781    get_result_OBUF[1]_inst_i_7_n_0
                                                                      r  get_result_OBUF[1]_inst_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.438     6.219 f  get_result_OBUF[1]_inst_i_2/CO[0]
                         net (fo=90, unplaced)        0.408     6.627    _0_CONCAT_ff_stage5_first__23_BITS_6_TO_0_39_40_ETC___d743
                                                                      f  get_result_OBUF[30]_inst_i_31/I0
                         LUT3 (Prop_lut3_I0_O)        0.367     6.994 r  get_result_OBUF[30]_inst_i_31/O
                         net (fo=71, unplaced)        0.540     7.534    get_result_OBUF[30]_inst_i_31_n_0
                                                                      r  get_result_OBUF[1]_inst_i_190/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     7.658 r  get_result_OBUF[1]_inst_i_190/O
                         net (fo=1, unplaced)         0.449     8.107    get_result_OBUF[1]_inst_i_190_n_0
                                                                      r  get_result_OBUF[1]_inst_i_99/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     8.231 r  get_result_OBUF[1]_inst_i_99/O
                         net (fo=1, unplaced)         0.732     8.963    get_result_OBUF[1]_inst_i_99_n_0
                                                                      r  get_result_OBUF[1]_inst_i_51/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.087 r  get_result_OBUF[1]_inst_i_51/O
                         net (fo=1, unplaced)         0.732     9.819    get_result_OBUF[1]_inst_i_51_n_0
                                                                      r  get_result_OBUF[1]_inst_i_26/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.943 f  get_result_OBUF[1]_inst_i_26/O
                         net (fo=1, unplaced)         0.732    10.675    get_result_OBUF[1]_inst_i_26_n_0
                                                                      f  get_result_OBUF[1]_inst_i_10/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.799 r  get_result_OBUF[1]_inst_i_10/O
                         net (fo=2, unplaced)         0.460    11.259    get_result_OBUF[1]_inst_i_10_n_0
                                                                      r  get_result_OBUF[8]_inst_i_18/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.383 r  get_result_OBUF[8]_inst_i_18/O
                         net (fo=1, unplaced)         0.449    11.832    get_result_OBUF[8]_inst_i_18_n_0
                                                                      r  get_result_OBUF[8]_inst_i_7/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.956 r  get_result_OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    11.956    get_result_OBUF[8]_inst_i_7_n_0
                                                                      r  get_result_OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.469 r  get_result_OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.469    get_result_OBUF[8]_inst_i_2_n_0
                                                                      r  get_result_OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  get_result_OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.586    get_result_OBUF[12]_inst_i_2_n_0
                                                                      r  get_result_OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  get_result_OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.703    get_result_OBUF[16]_inst_i_2_n_0
                                                                      r  get_result_OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  get_result_OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.820    get_result_OBUF[20]_inst_i_2_n_0
                                                                      r  get_result_OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  get_result_OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.937    get_result_OBUF[24]_inst_i_2_n_0
                                                                      r  get_result_OBUF[27]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.268 r  get_result_OBUF[27]_inst_i_4/O[3]
                         net (fo=7, unplaced)         0.483    13.751    _theResult_____5__h43419[23]
                                                                      r  get_result_OBUF[35]_inst_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    14.058 r  get_result_OBUF[35]_inst_i_19/O
                         net (fo=2, unplaced)         0.460    14.518    get_result_OBUF[35]_inst_i_19_n_0
                                                                      r  get_result_OBUF[35]_inst_i_11/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    14.642 r  get_result_OBUF[35]_inst_i_11/O
                         net (fo=2, unplaced)         0.460    15.102    get_result_OBUF[35]_inst_i_11_n_0
                                                                      r  get_result_OBUF[35]_inst_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    15.226 r  get_result_OBUF[35]_inst_i_3/O
                         net (fo=5, unplaced)         0.760    15.986    IF_IF_IF_ff_stage5_first__23_BITS_21_TO_19_53__ETC___d798[7]
                                                                      r  get_result_OBUF[26]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    16.110 f  get_result_OBUF[26]_inst_i_2/O
                         net (fo=22, unplaced)        0.794    16.904    get_result_OBUF[26]_inst_i_2_n_0
                                                                      f  get_result_OBUF[14]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    17.028 r  get_result_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    17.831    get_result_OBUF[14]
                                                                      r  get_result_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    20.465 r  get_result_OBUF[14]_inst/O
                         net (fo=0)                   0.000    20.465    get_result[14]
                                                                      r  get_result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage5/data0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.011ns  (logic 7.443ns (41.325%)  route 10.568ns (58.675%))
  Logic Levels:           24  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.584     2.454    ff_stage5/CLK
                         FDRE                                         r  ff_stage5/data0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage5/data0_reg_reg[4]/Q
                         net (fo=23, unplaced)        1.028     3.960    ff_stage5$D_OUT[4]
                                                                      r  get_result_OBUF[1]_inst_i_35/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.255 r  get_result_OBUF[1]_inst_i_35/O
                         net (fo=2, unplaced)         0.460     4.715    get_result_OBUF[1]_inst_i_35_n_0
                                                                      r  get_result_OBUF[1]_inst_i_19/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.839 r  get_result_OBUF[1]_inst_i_19/O
                         net (fo=7, unplaced)         0.484     5.323    get_result_OBUF[1]_inst_i_19_n_0
                                                                      r  get_result_OBUF[1]_inst_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.447 r  get_result_OBUF[1]_inst_i_7/O
                         net (fo=1, unplaced)         0.334     5.781    get_result_OBUF[1]_inst_i_7_n_0
                                                                      r  get_result_OBUF[1]_inst_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.438     6.219 f  get_result_OBUF[1]_inst_i_2/CO[0]
                         net (fo=90, unplaced)        0.408     6.627    _0_CONCAT_ff_stage5_first__23_BITS_6_TO_0_39_40_ETC___d743
                                                                      f  get_result_OBUF[30]_inst_i_31/I0
                         LUT3 (Prop_lut3_I0_O)        0.367     6.994 r  get_result_OBUF[30]_inst_i_31/O
                         net (fo=71, unplaced)        0.540     7.534    get_result_OBUF[30]_inst_i_31_n_0
                                                                      r  get_result_OBUF[1]_inst_i_190/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     7.658 r  get_result_OBUF[1]_inst_i_190/O
                         net (fo=1, unplaced)         0.449     8.107    get_result_OBUF[1]_inst_i_190_n_0
                                                                      r  get_result_OBUF[1]_inst_i_99/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     8.231 r  get_result_OBUF[1]_inst_i_99/O
                         net (fo=1, unplaced)         0.732     8.963    get_result_OBUF[1]_inst_i_99_n_0
                                                                      r  get_result_OBUF[1]_inst_i_51/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.087 r  get_result_OBUF[1]_inst_i_51/O
                         net (fo=1, unplaced)         0.732     9.819    get_result_OBUF[1]_inst_i_51_n_0
                                                                      r  get_result_OBUF[1]_inst_i_26/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.943 f  get_result_OBUF[1]_inst_i_26/O
                         net (fo=1, unplaced)         0.732    10.675    get_result_OBUF[1]_inst_i_26_n_0
                                                                      f  get_result_OBUF[1]_inst_i_10/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.799 r  get_result_OBUF[1]_inst_i_10/O
                         net (fo=2, unplaced)         0.460    11.259    get_result_OBUF[1]_inst_i_10_n_0
                                                                      r  get_result_OBUF[8]_inst_i_18/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.383 r  get_result_OBUF[8]_inst_i_18/O
                         net (fo=1, unplaced)         0.449    11.832    get_result_OBUF[8]_inst_i_18_n_0
                                                                      r  get_result_OBUF[8]_inst_i_7/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.956 r  get_result_OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    11.956    get_result_OBUF[8]_inst_i_7_n_0
                                                                      r  get_result_OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.469 r  get_result_OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.469    get_result_OBUF[8]_inst_i_2_n_0
                                                                      r  get_result_OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  get_result_OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.586    get_result_OBUF[12]_inst_i_2_n_0
                                                                      r  get_result_OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  get_result_OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.703    get_result_OBUF[16]_inst_i_2_n_0
                                                                      r  get_result_OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  get_result_OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.820    get_result_OBUF[20]_inst_i_2_n_0
                                                                      r  get_result_OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  get_result_OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.937    get_result_OBUF[24]_inst_i_2_n_0
                                                                      r  get_result_OBUF[27]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.268 r  get_result_OBUF[27]_inst_i_4/O[3]
                         net (fo=7, unplaced)         0.483    13.751    _theResult_____5__h43419[23]
                                                                      r  get_result_OBUF[35]_inst_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    14.058 r  get_result_OBUF[35]_inst_i_19/O
                         net (fo=2, unplaced)         0.460    14.518    get_result_OBUF[35]_inst_i_19_n_0
                                                                      r  get_result_OBUF[35]_inst_i_11/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    14.642 r  get_result_OBUF[35]_inst_i_11/O
                         net (fo=2, unplaced)         0.460    15.102    get_result_OBUF[35]_inst_i_11_n_0
                                                                      r  get_result_OBUF[35]_inst_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    15.226 r  get_result_OBUF[35]_inst_i_3/O
                         net (fo=5, unplaced)         0.760    15.986    IF_IF_IF_ff_stage5_first__23_BITS_21_TO_19_53__ETC___d798[7]
                                                                      r  get_result_OBUF[26]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    16.110 f  get_result_OBUF[26]_inst_i_2/O
                         net (fo=22, unplaced)        0.794    16.904    get_result_OBUF[26]_inst_i_2_n_0
                                                                      f  get_result_OBUF[15]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    17.028 r  get_result_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    17.831    get_result_OBUF[15]
                                                                      r  get_result_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    20.465 r  get_result_OBUF[15]_inst/O
                         net (fo=0)                   0.000    20.465    get_result[15]
                                                                      r  get_result[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage5/data0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.011ns  (logic 7.443ns (41.325%)  route 10.568ns (58.675%))
  Logic Levels:           24  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.584     2.454    ff_stage5/CLK
                         FDRE                                         r  ff_stage5/data0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage5/data0_reg_reg[4]/Q
                         net (fo=23, unplaced)        1.028     3.960    ff_stage5$D_OUT[4]
                                                                      r  get_result_OBUF[1]_inst_i_35/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.255 r  get_result_OBUF[1]_inst_i_35/O
                         net (fo=2, unplaced)         0.460     4.715    get_result_OBUF[1]_inst_i_35_n_0
                                                                      r  get_result_OBUF[1]_inst_i_19/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.839 r  get_result_OBUF[1]_inst_i_19/O
                         net (fo=7, unplaced)         0.484     5.323    get_result_OBUF[1]_inst_i_19_n_0
                                                                      r  get_result_OBUF[1]_inst_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.447 r  get_result_OBUF[1]_inst_i_7/O
                         net (fo=1, unplaced)         0.334     5.781    get_result_OBUF[1]_inst_i_7_n_0
                                                                      r  get_result_OBUF[1]_inst_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.438     6.219 f  get_result_OBUF[1]_inst_i_2/CO[0]
                         net (fo=90, unplaced)        0.408     6.627    _0_CONCAT_ff_stage5_first__23_BITS_6_TO_0_39_40_ETC___d743
                                                                      f  get_result_OBUF[30]_inst_i_31/I0
                         LUT3 (Prop_lut3_I0_O)        0.367     6.994 r  get_result_OBUF[30]_inst_i_31/O
                         net (fo=71, unplaced)        0.540     7.534    get_result_OBUF[30]_inst_i_31_n_0
                                                                      r  get_result_OBUF[1]_inst_i_190/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     7.658 r  get_result_OBUF[1]_inst_i_190/O
                         net (fo=1, unplaced)         0.449     8.107    get_result_OBUF[1]_inst_i_190_n_0
                                                                      r  get_result_OBUF[1]_inst_i_99/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     8.231 r  get_result_OBUF[1]_inst_i_99/O
                         net (fo=1, unplaced)         0.732     8.963    get_result_OBUF[1]_inst_i_99_n_0
                                                                      r  get_result_OBUF[1]_inst_i_51/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.087 r  get_result_OBUF[1]_inst_i_51/O
                         net (fo=1, unplaced)         0.732     9.819    get_result_OBUF[1]_inst_i_51_n_0
                                                                      r  get_result_OBUF[1]_inst_i_26/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.943 f  get_result_OBUF[1]_inst_i_26/O
                         net (fo=1, unplaced)         0.732    10.675    get_result_OBUF[1]_inst_i_26_n_0
                                                                      f  get_result_OBUF[1]_inst_i_10/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.799 r  get_result_OBUF[1]_inst_i_10/O
                         net (fo=2, unplaced)         0.460    11.259    get_result_OBUF[1]_inst_i_10_n_0
                                                                      r  get_result_OBUF[8]_inst_i_18/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.383 r  get_result_OBUF[8]_inst_i_18/O
                         net (fo=1, unplaced)         0.449    11.832    get_result_OBUF[8]_inst_i_18_n_0
                                                                      r  get_result_OBUF[8]_inst_i_7/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.956 r  get_result_OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    11.956    get_result_OBUF[8]_inst_i_7_n_0
                                                                      r  get_result_OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.469 r  get_result_OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.469    get_result_OBUF[8]_inst_i_2_n_0
                                                                      r  get_result_OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  get_result_OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.586    get_result_OBUF[12]_inst_i_2_n_0
                                                                      r  get_result_OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  get_result_OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.703    get_result_OBUF[16]_inst_i_2_n_0
                                                                      r  get_result_OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  get_result_OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.820    get_result_OBUF[20]_inst_i_2_n_0
                                                                      r  get_result_OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  get_result_OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.937    get_result_OBUF[24]_inst_i_2_n_0
                                                                      r  get_result_OBUF[27]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.268 r  get_result_OBUF[27]_inst_i_4/O[3]
                         net (fo=7, unplaced)         0.483    13.751    _theResult_____5__h43419[23]
                                                                      r  get_result_OBUF[35]_inst_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    14.058 r  get_result_OBUF[35]_inst_i_19/O
                         net (fo=2, unplaced)         0.460    14.518    get_result_OBUF[35]_inst_i_19_n_0
                                                                      r  get_result_OBUF[35]_inst_i_11/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    14.642 r  get_result_OBUF[35]_inst_i_11/O
                         net (fo=2, unplaced)         0.460    15.102    get_result_OBUF[35]_inst_i_11_n_0
                                                                      r  get_result_OBUF[35]_inst_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    15.226 r  get_result_OBUF[35]_inst_i_3/O
                         net (fo=5, unplaced)         0.760    15.986    IF_IF_IF_ff_stage5_first__23_BITS_21_TO_19_53__ETC___d798[7]
                                                                      r  get_result_OBUF[26]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    16.110 f  get_result_OBUF[26]_inst_i_2/O
                         net (fo=22, unplaced)        0.794    16.904    get_result_OBUF[26]_inst_i_2_n_0
                                                                      f  get_result_OBUF[16]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    17.028 r  get_result_OBUF[16]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    17.831    get_result_OBUF[16]
                                                                      r  get_result_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    20.465 r  get_result_OBUF[16]_inst/O
                         net (fo=0)                   0.000    20.465    get_result[16]
                                                                      r  get_result[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage5/data0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.011ns  (logic 7.443ns (41.325%)  route 10.568ns (58.675%))
  Logic Levels:           24  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.584     2.454    ff_stage5/CLK
                         FDRE                                         r  ff_stage5/data0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage5/data0_reg_reg[4]/Q
                         net (fo=23, unplaced)        1.028     3.960    ff_stage5$D_OUT[4]
                                                                      r  get_result_OBUF[1]_inst_i_35/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.255 r  get_result_OBUF[1]_inst_i_35/O
                         net (fo=2, unplaced)         0.460     4.715    get_result_OBUF[1]_inst_i_35_n_0
                                                                      r  get_result_OBUF[1]_inst_i_19/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.839 r  get_result_OBUF[1]_inst_i_19/O
                         net (fo=7, unplaced)         0.484     5.323    get_result_OBUF[1]_inst_i_19_n_0
                                                                      r  get_result_OBUF[1]_inst_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.447 r  get_result_OBUF[1]_inst_i_7/O
                         net (fo=1, unplaced)         0.334     5.781    get_result_OBUF[1]_inst_i_7_n_0
                                                                      r  get_result_OBUF[1]_inst_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.438     6.219 f  get_result_OBUF[1]_inst_i_2/CO[0]
                         net (fo=90, unplaced)        0.408     6.627    _0_CONCAT_ff_stage5_first__23_BITS_6_TO_0_39_40_ETC___d743
                                                                      f  get_result_OBUF[30]_inst_i_31/I0
                         LUT3 (Prop_lut3_I0_O)        0.367     6.994 r  get_result_OBUF[30]_inst_i_31/O
                         net (fo=71, unplaced)        0.540     7.534    get_result_OBUF[30]_inst_i_31_n_0
                                                                      r  get_result_OBUF[1]_inst_i_190/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     7.658 r  get_result_OBUF[1]_inst_i_190/O
                         net (fo=1, unplaced)         0.449     8.107    get_result_OBUF[1]_inst_i_190_n_0
                                                                      r  get_result_OBUF[1]_inst_i_99/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     8.231 r  get_result_OBUF[1]_inst_i_99/O
                         net (fo=1, unplaced)         0.732     8.963    get_result_OBUF[1]_inst_i_99_n_0
                                                                      r  get_result_OBUF[1]_inst_i_51/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.087 r  get_result_OBUF[1]_inst_i_51/O
                         net (fo=1, unplaced)         0.732     9.819    get_result_OBUF[1]_inst_i_51_n_0
                                                                      r  get_result_OBUF[1]_inst_i_26/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.943 f  get_result_OBUF[1]_inst_i_26/O
                         net (fo=1, unplaced)         0.732    10.675    get_result_OBUF[1]_inst_i_26_n_0
                                                                      f  get_result_OBUF[1]_inst_i_10/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.799 r  get_result_OBUF[1]_inst_i_10/O
                         net (fo=2, unplaced)         0.460    11.259    get_result_OBUF[1]_inst_i_10_n_0
                                                                      r  get_result_OBUF[8]_inst_i_18/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.383 r  get_result_OBUF[8]_inst_i_18/O
                         net (fo=1, unplaced)         0.449    11.832    get_result_OBUF[8]_inst_i_18_n_0
                                                                      r  get_result_OBUF[8]_inst_i_7/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.956 r  get_result_OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    11.956    get_result_OBUF[8]_inst_i_7_n_0
                                                                      r  get_result_OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.469 r  get_result_OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.469    get_result_OBUF[8]_inst_i_2_n_0
                                                                      r  get_result_OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  get_result_OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.586    get_result_OBUF[12]_inst_i_2_n_0
                                                                      r  get_result_OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  get_result_OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.703    get_result_OBUF[16]_inst_i_2_n_0
                                                                      r  get_result_OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  get_result_OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.820    get_result_OBUF[20]_inst_i_2_n_0
                                                                      r  get_result_OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  get_result_OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.937    get_result_OBUF[24]_inst_i_2_n_0
                                                                      r  get_result_OBUF[27]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.268 r  get_result_OBUF[27]_inst_i_4/O[3]
                         net (fo=7, unplaced)         0.483    13.751    _theResult_____5__h43419[23]
                                                                      r  get_result_OBUF[35]_inst_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    14.058 r  get_result_OBUF[35]_inst_i_19/O
                         net (fo=2, unplaced)         0.460    14.518    get_result_OBUF[35]_inst_i_19_n_0
                                                                      r  get_result_OBUF[35]_inst_i_11/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    14.642 r  get_result_OBUF[35]_inst_i_11/O
                         net (fo=2, unplaced)         0.460    15.102    get_result_OBUF[35]_inst_i_11_n_0
                                                                      r  get_result_OBUF[35]_inst_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    15.226 r  get_result_OBUF[35]_inst_i_3/O
                         net (fo=5, unplaced)         0.760    15.986    IF_IF_IF_ff_stage5_first__23_BITS_21_TO_19_53__ETC___d798[7]
                                                                      r  get_result_OBUF[26]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    16.110 f  get_result_OBUF[26]_inst_i_2/O
                         net (fo=22, unplaced)        0.794    16.904    get_result_OBUF[26]_inst_i_2_n_0
                                                                      f  get_result_OBUF[17]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    17.028 r  get_result_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    17.831    get_result_OBUF[17]
                                                                      r  get_result_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    20.465 r  get_result_OBUF[17]_inst/O
                         net (fo=0)                   0.000    20.465    get_result[17]
                                                                      r  get_result[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage5/data0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.011ns  (logic 7.443ns (41.325%)  route 10.568ns (58.675%))
  Logic Levels:           24  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.584     2.454    ff_stage5/CLK
                         FDRE                                         r  ff_stage5/data0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage5/data0_reg_reg[4]/Q
                         net (fo=23, unplaced)        1.028     3.960    ff_stage5$D_OUT[4]
                                                                      r  get_result_OBUF[1]_inst_i_35/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.255 r  get_result_OBUF[1]_inst_i_35/O
                         net (fo=2, unplaced)         0.460     4.715    get_result_OBUF[1]_inst_i_35_n_0
                                                                      r  get_result_OBUF[1]_inst_i_19/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.839 r  get_result_OBUF[1]_inst_i_19/O
                         net (fo=7, unplaced)         0.484     5.323    get_result_OBUF[1]_inst_i_19_n_0
                                                                      r  get_result_OBUF[1]_inst_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.447 r  get_result_OBUF[1]_inst_i_7/O
                         net (fo=1, unplaced)         0.334     5.781    get_result_OBUF[1]_inst_i_7_n_0
                                                                      r  get_result_OBUF[1]_inst_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.438     6.219 f  get_result_OBUF[1]_inst_i_2/CO[0]
                         net (fo=90, unplaced)        0.408     6.627    _0_CONCAT_ff_stage5_first__23_BITS_6_TO_0_39_40_ETC___d743
                                                                      f  get_result_OBUF[30]_inst_i_31/I0
                         LUT3 (Prop_lut3_I0_O)        0.367     6.994 r  get_result_OBUF[30]_inst_i_31/O
                         net (fo=71, unplaced)        0.540     7.534    get_result_OBUF[30]_inst_i_31_n_0
                                                                      r  get_result_OBUF[1]_inst_i_190/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     7.658 r  get_result_OBUF[1]_inst_i_190/O
                         net (fo=1, unplaced)         0.449     8.107    get_result_OBUF[1]_inst_i_190_n_0
                                                                      r  get_result_OBUF[1]_inst_i_99/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     8.231 r  get_result_OBUF[1]_inst_i_99/O
                         net (fo=1, unplaced)         0.732     8.963    get_result_OBUF[1]_inst_i_99_n_0
                                                                      r  get_result_OBUF[1]_inst_i_51/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.087 r  get_result_OBUF[1]_inst_i_51/O
                         net (fo=1, unplaced)         0.732     9.819    get_result_OBUF[1]_inst_i_51_n_0
                                                                      r  get_result_OBUF[1]_inst_i_26/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.943 f  get_result_OBUF[1]_inst_i_26/O
                         net (fo=1, unplaced)         0.732    10.675    get_result_OBUF[1]_inst_i_26_n_0
                                                                      f  get_result_OBUF[1]_inst_i_10/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.799 r  get_result_OBUF[1]_inst_i_10/O
                         net (fo=2, unplaced)         0.460    11.259    get_result_OBUF[1]_inst_i_10_n_0
                                                                      r  get_result_OBUF[8]_inst_i_18/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.383 r  get_result_OBUF[8]_inst_i_18/O
                         net (fo=1, unplaced)         0.449    11.832    get_result_OBUF[8]_inst_i_18_n_0
                                                                      r  get_result_OBUF[8]_inst_i_7/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.956 r  get_result_OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    11.956    get_result_OBUF[8]_inst_i_7_n_0
                                                                      r  get_result_OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.469 r  get_result_OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.469    get_result_OBUF[8]_inst_i_2_n_0
                                                                      r  get_result_OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  get_result_OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.586    get_result_OBUF[12]_inst_i_2_n_0
                                                                      r  get_result_OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  get_result_OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.703    get_result_OBUF[16]_inst_i_2_n_0
                                                                      r  get_result_OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  get_result_OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.820    get_result_OBUF[20]_inst_i_2_n_0
                                                                      r  get_result_OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  get_result_OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.937    get_result_OBUF[24]_inst_i_2_n_0
                                                                      r  get_result_OBUF[27]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.268 r  get_result_OBUF[27]_inst_i_4/O[3]
                         net (fo=7, unplaced)         0.483    13.751    _theResult_____5__h43419[23]
                                                                      r  get_result_OBUF[35]_inst_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    14.058 r  get_result_OBUF[35]_inst_i_19/O
                         net (fo=2, unplaced)         0.460    14.518    get_result_OBUF[35]_inst_i_19_n_0
                                                                      r  get_result_OBUF[35]_inst_i_11/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    14.642 r  get_result_OBUF[35]_inst_i_11/O
                         net (fo=2, unplaced)         0.460    15.102    get_result_OBUF[35]_inst_i_11_n_0
                                                                      r  get_result_OBUF[35]_inst_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    15.226 r  get_result_OBUF[35]_inst_i_3/O
                         net (fo=5, unplaced)         0.760    15.986    IF_IF_IF_ff_stage5_first__23_BITS_21_TO_19_53__ETC___d798[7]
                                                                      r  get_result_OBUF[26]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    16.110 f  get_result_OBUF[26]_inst_i_2/O
                         net (fo=22, unplaced)        0.794    16.904    get_result_OBUF[26]_inst_i_2_n_0
                                                                      f  get_result_OBUF[18]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    17.028 r  get_result_OBUF[18]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    17.831    get_result_OBUF[18]
                                                                      r  get_result_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    20.465 r  get_result_OBUF[18]_inst/O
                         net (fo=0)                   0.000    20.465    get_result[18]
                                                                      r  get_result[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage5/data0_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.011ns  (logic 7.443ns (41.325%)  route 10.568ns (58.675%))
  Logic Levels:           24  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=12 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.584     2.454    ff_stage5/CLK
                         FDRE                                         r  ff_stage5/data0_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.932 r  ff_stage5/data0_reg_reg[4]/Q
                         net (fo=23, unplaced)        1.028     3.960    ff_stage5$D_OUT[4]
                                                                      r  get_result_OBUF[1]_inst_i_35/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.255 r  get_result_OBUF[1]_inst_i_35/O
                         net (fo=2, unplaced)         0.460     4.715    get_result_OBUF[1]_inst_i_35_n_0
                                                                      r  get_result_OBUF[1]_inst_i_19/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     4.839 r  get_result_OBUF[1]_inst_i_19/O
                         net (fo=7, unplaced)         0.484     5.323    get_result_OBUF[1]_inst_i_19_n_0
                                                                      r  get_result_OBUF[1]_inst_i_7/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.447 r  get_result_OBUF[1]_inst_i_7/O
                         net (fo=1, unplaced)         0.334     5.781    get_result_OBUF[1]_inst_i_7_n_0
                                                                      r  get_result_OBUF[1]_inst_i_2/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.438     6.219 f  get_result_OBUF[1]_inst_i_2/CO[0]
                         net (fo=90, unplaced)        0.408     6.627    _0_CONCAT_ff_stage5_first__23_BITS_6_TO_0_39_40_ETC___d743
                                                                      f  get_result_OBUF[30]_inst_i_31/I0
                         LUT3 (Prop_lut3_I0_O)        0.367     6.994 r  get_result_OBUF[30]_inst_i_31/O
                         net (fo=71, unplaced)        0.540     7.534    get_result_OBUF[30]_inst_i_31_n_0
                                                                      r  get_result_OBUF[1]_inst_i_190/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     7.658 r  get_result_OBUF[1]_inst_i_190/O
                         net (fo=1, unplaced)         0.449     8.107    get_result_OBUF[1]_inst_i_190_n_0
                                                                      r  get_result_OBUF[1]_inst_i_99/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     8.231 r  get_result_OBUF[1]_inst_i_99/O
                         net (fo=1, unplaced)         0.732     8.963    get_result_OBUF[1]_inst_i_99_n_0
                                                                      r  get_result_OBUF[1]_inst_i_51/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.087 r  get_result_OBUF[1]_inst_i_51/O
                         net (fo=1, unplaced)         0.732     9.819    get_result_OBUF[1]_inst_i_51_n_0
                                                                      r  get_result_OBUF[1]_inst_i_26/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     9.943 f  get_result_OBUF[1]_inst_i_26/O
                         net (fo=1, unplaced)         0.732    10.675    get_result_OBUF[1]_inst_i_26_n_0
                                                                      f  get_result_OBUF[1]_inst_i_10/I3
                         LUT6 (Prop_lut6_I3_O)        0.124    10.799 r  get_result_OBUF[1]_inst_i_10/O
                         net (fo=2, unplaced)         0.460    11.259    get_result_OBUF[1]_inst_i_10_n_0
                                                                      r  get_result_OBUF[8]_inst_i_18/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.383 r  get_result_OBUF[8]_inst_i_18/O
                         net (fo=1, unplaced)         0.449    11.832    get_result_OBUF[8]_inst_i_18_n_0
                                                                      r  get_result_OBUF[8]_inst_i_7/I4
                         LUT6 (Prop_lut6_I4_O)        0.124    11.956 r  get_result_OBUF[8]_inst_i_7/O
                         net (fo=1, unplaced)         0.000    11.956    get_result_OBUF[8]_inst_i_7_n_0
                                                                      r  get_result_OBUF[8]_inst_i_2/S[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.469 r  get_result_OBUF[8]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.469    get_result_OBUF[8]_inst_i_2_n_0
                                                                      r  get_result_OBUF[12]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  get_result_OBUF[12]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.586    get_result_OBUF[12]_inst_i_2_n_0
                                                                      r  get_result_OBUF[16]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.703 r  get_result_OBUF[16]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.703    get_result_OBUF[16]_inst_i_2_n_0
                                                                      r  get_result_OBUF[20]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.820 r  get_result_OBUF[20]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.820    get_result_OBUF[20]_inst_i_2_n_0
                                                                      r  get_result_OBUF[24]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.937 r  get_result_OBUF[24]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    12.937    get_result_OBUF[24]_inst_i_2_n_0
                                                                      r  get_result_OBUF[27]_inst_i_4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.268 r  get_result_OBUF[27]_inst_i_4/O[3]
                         net (fo=7, unplaced)         0.483    13.751    _theResult_____5__h43419[23]
                                                                      r  get_result_OBUF[35]_inst_i_19/I0
                         LUT6 (Prop_lut6_I0_O)        0.307    14.058 r  get_result_OBUF[35]_inst_i_19/O
                         net (fo=2, unplaced)         0.460    14.518    get_result_OBUF[35]_inst_i_19_n_0
                                                                      r  get_result_OBUF[35]_inst_i_11/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    14.642 r  get_result_OBUF[35]_inst_i_11/O
                         net (fo=2, unplaced)         0.460    15.102    get_result_OBUF[35]_inst_i_11_n_0
                                                                      r  get_result_OBUF[35]_inst_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    15.226 r  get_result_OBUF[35]_inst_i_3/O
                         net (fo=5, unplaced)         0.760    15.986    IF_IF_IF_ff_stage5_first__23_BITS_21_TO_19_53__ETC___d798[7]
                                                                      r  get_result_OBUF[26]_inst_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.124    16.110 f  get_result_OBUF[26]_inst_i_2/O
                         net (fo=22, unplaced)        0.794    16.904    get_result_OBUF[26]_inst_i_2_n_0
                                                                      f  get_result_OBUF[19]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124    17.028 r  get_result_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.803    17.831    get_result_OBUF[19]
                                                                      r  get_result_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634    20.465 r  get_result_OBUF[19]_inst/O
                         net (fo=0)                   0.000    20.465    get_result[19]
                                                                      r  get_result[19] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff_input/full_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RDY__start
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.114     0.679    ff_input/CLK
                         FDRE                                         r  ff_input/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_input/full_reg_reg/Q
                         net (fo=6, unplaced)         0.338     1.164    RDY__start_OBUF
                                                                      r  RDY__start_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  RDY__start_OBUF_inst/O
                         net (fo=0)                   0.000     2.369    RDY__start
                                                                      r  RDY__start (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage5/empty_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RDY_get_result
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.114     0.679    ff_stage5/CLK
                         FDRE                                         r  ff_stage5/empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_stage5/empty_reg_reg/Q
                         net (fo=110, unplaced)       0.338     1.164    RDY_get_result_OBUF
                                                                      r  RDY_get_result_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  RDY_get_result_OBUF_inst/O
                         net (fo=0)                   0.000     2.369    RDY_get_result
                                                                      r  RDY_get_result (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage5/data0_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.873ns  (logic 1.399ns (74.684%)  route 0.474ns (25.316%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.114     0.679    ff_stage5/CLK
                         FDRE                                         r  ff_stage5/data0_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  ff_stage5/data0_reg_reg[8]/Q
                         net (fo=2, unplaced)         0.136     0.961    ff_stage5$D_OUT[8]
                                                                      f  get_result_OBUF[4]_inst_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.062 r  get_result_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.401    get_result_OBUF[4]
                                                                      r  get_result_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.552 r  get_result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.552    get_result[4]
                                                                      r  get_result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage5/data0_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.955ns  (logic 1.397ns (71.469%)  route 0.558ns (28.531%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.114     0.679    ff_stage5/CLK
                         FDRE                                         r  ff_stage5/data0_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  ff_stage5/data0_reg_reg[16]/Q
                         net (fo=13, unplaced)        0.219     1.045    ff_stage5$D_OUT[16]
                                                                      f  get_result_OBUF[36]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.099     1.144 r  get_result_OBUF[36]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.482    get_result_OBUF[36]
                                                                      r  get_result_OBUF[36]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.633 r  get_result_OBUF[36]_inst/O
                         net (fo=0)                   0.000     2.633    get_result[36]
                                                                      r  get_result[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage5/data0_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.035ns  (logic 1.396ns (68.612%)  route 0.639ns (31.388%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.114     0.679    ff_stage5/CLK
                         FDRE                                         r  ff_stage5/data0_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 f  ff_stage5/data0_reg_reg[14]/Q
                         net (fo=11, unplaced)        0.300     1.126    ff_stage5$D_OUT[14]
                                                                      f  get_result_OBUF[0]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.224 r  get_result_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.562    get_result_OBUF[0]
                                                                      r  get_result_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.713 r  get_result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.713    get_result[0]
                                                                      r  get_result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage5/data0_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.396ns (68.555%)  route 0.640ns (31.445%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.114     0.679    ff_stage5/CLK
                         FDRE                                         r  ff_stage5/data0_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_stage5/data0_reg_reg[17]/Q
                         net (fo=13, unplaced)        0.302     1.127    ff_stage5$D_OUT[17]
                                                                      r  get_result_OBUF[2]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.225 r  get_result_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.564    get_result_OBUF[2]
                                                                      r  get_result_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.715 r  get_result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.715    get_result[2]
                                                                      r  get_result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage5/data0_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.396ns (68.555%)  route 0.640ns (31.445%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.114     0.679    ff_stage5/CLK
                         FDRE                                         r  ff_stage5/data0_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_stage5/data0_reg_reg[16]/Q
                         net (fo=13, unplaced)        0.302     1.127    ff_stage5$D_OUT[16]
                                                                      r  get_result_OBUF[31]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.225 r  get_result_OBUF[31]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.564    get_result_OBUF[31]
                                                                      r  get_result_OBUF[31]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.715 r  get_result_OBUF[31]_inst/O
                         net (fo=0)                   0.000     2.715    get_result[31]
                                                                      r  get_result[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage5/data0_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.396ns (68.555%)  route 0.640ns (31.445%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.114     0.679    ff_stage5/CLK
                         FDRE                                         r  ff_stage5/data0_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_stage5/data0_reg_reg[16]/Q
                         net (fo=13, unplaced)        0.302     1.127    ff_stage5$D_OUT[16]
                                                                      r  get_result_OBUF[32]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.225 r  get_result_OBUF[32]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.564    get_result_OBUF[32]
                                                                      r  get_result_OBUF[32]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.715 r  get_result_OBUF[32]_inst/O
                         net (fo=0)                   0.000     2.715    get_result[32]
                                                                      r  get_result[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage5/data0_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.396ns (68.555%)  route 0.640ns (31.445%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.114     0.679    ff_stage5/CLK
                         FDRE                                         r  ff_stage5/data0_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_stage5/data0_reg_reg[16]/Q
                         net (fo=13, unplaced)        0.302     1.127    ff_stage5$D_OUT[16]
                                                                      r  get_result_OBUF[33]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.225 r  get_result_OBUF[33]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.564    get_result_OBUF[33]
                                                                      r  get_result_OBUF[33]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.715 r  get_result_OBUF[33]_inst/O
                         net (fo=0)                   0.000     2.715    get_result[33]
                                                                      r  get_result[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff_stage5/data0_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            get_result[34]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.396ns (68.555%)  route 0.640ns (31.445%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                                                                      r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    CLK_IBUF
                                                                      r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.114     0.679    ff_stage5/CLK
                         FDRE                                         r  ff_stage5/data0_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.826 r  ff_stage5/data0_reg_reg[16]/Q
                         net (fo=13, unplaced)        0.302     1.127    ff_stage5$D_OUT[16]
                                                                      r  get_result_OBUF[34]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.225 r  get_result_OBUF[34]_inst_i_1/O
                         net (fo=1, unplaced)         0.338     1.564    get_result_OBUF[34]
                                                                      r  get_result_OBUF[34]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.715 r  get_result_OBUF[34]_inst/O
                         net (fo=0)                   0.000     2.715    get_result[34]
                                                                      r  get_result[34] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay           329 Endpoints
Min Delay           329 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            ff_input/data0_reg_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.182ns  (logic 6.773ns (73.765%)  route 2.409ns (26.235%))
  Logic Levels:           5  (DSP48E1=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_i_1/O
                         net (fo=1, unplaced)         0.803     2.701    A[23]
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886/A[23]
                         DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518     8.255 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886__0/P[23]
                         net (fo=2, unplaced)         0.803     9.058    ff_input/D_IN[100]
                                                                      r  ff_input/data0_reg[100]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.182 r  ff_input/data0_reg[100]_i_1/O
                         net (fo=1, unplaced)         0.000     9.182    ff_input/data0_reg[100]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[100]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            ff_input/data0_reg_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.182ns  (logic 6.773ns (73.765%)  route 2.409ns (26.235%))
  Logic Levels:           5  (DSP48E1=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_i_1/O
                         net (fo=1, unplaced)         0.803     2.701    A[23]
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886/A[23]
                         DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[24])
                                                      1.518     8.255 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886__0/P[24]
                         net (fo=2, unplaced)         0.803     9.058    ff_input/D_IN[101]
                                                                      r  ff_input/data0_reg[101]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.182 r  ff_input/data0_reg[101]_i_1/O
                         net (fo=1, unplaced)         0.000     9.182    ff_input/data0_reg[101]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[101]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            ff_input/data0_reg_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.182ns  (logic 6.773ns (73.765%)  route 2.409ns (26.235%))
  Logic Levels:           5  (DSP48E1=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_i_1/O
                         net (fo=1, unplaced)         0.803     2.701    A[23]
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886/A[23]
                         DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[25])
                                                      1.518     8.255 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886__0/P[25]
                         net (fo=2, unplaced)         0.803     9.058    ff_input/D_IN[102]
                                                                      r  ff_input/data0_reg[102]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.182 r  ff_input/data0_reg[102]_i_1/O
                         net (fo=1, unplaced)         0.000     9.182    ff_input/data0_reg[102]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[102]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            ff_input/data0_reg_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.182ns  (logic 6.773ns (73.765%)  route 2.409ns (26.235%))
  Logic Levels:           5  (DSP48E1=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_i_1/O
                         net (fo=1, unplaced)         0.803     2.701    A[23]
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886/A[23]
                         DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[26])
                                                      1.518     8.255 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886__0/P[26]
                         net (fo=2, unplaced)         0.803     9.058    ff_input/D_IN[103]
                                                                      r  ff_input/data0_reg[103]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.182 r  ff_input/data0_reg[103]_i_1/O
                         net (fo=1, unplaced)         0.000     9.182    ff_input/data0_reg[103]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[103]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            ff_input/data0_reg_reg[104]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.182ns  (logic 6.773ns (73.765%)  route 2.409ns (26.235%))
  Logic Levels:           5  (DSP48E1=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_i_1/O
                         net (fo=1, unplaced)         0.803     2.701    A[23]
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886/A[23]
                         DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[27])
                                                      1.518     8.255 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886__0/P[27]
                         net (fo=2, unplaced)         0.803     9.058    ff_input/D_IN[104]
                                                                      r  ff_input/data0_reg[104]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.182 r  ff_input/data0_reg[104]_i_1/O
                         net (fo=1, unplaced)         0.000     9.182    ff_input/data0_reg[104]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[104]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            ff_input/data0_reg_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.182ns  (logic 6.773ns (73.765%)  route 2.409ns (26.235%))
  Logic Levels:           5  (DSP48E1=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_i_1/O
                         net (fo=1, unplaced)         0.803     2.701    A[23]
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886/A[23]
                         DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[28])
                                                      1.518     8.255 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886__0/P[28]
                         net (fo=2, unplaced)         0.803     9.058    ff_input/D_IN[105]
                                                                      r  ff_input/data0_reg[105]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.182 r  ff_input/data0_reg[105]_i_1/O
                         net (fo=1, unplaced)         0.000     9.182    ff_input/data0_reg[105]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[105]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            ff_input/data0_reg_reg[106]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.182ns  (logic 6.773ns (73.765%)  route 2.409ns (26.235%))
  Logic Levels:           5  (DSP48E1=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_i_1/O
                         net (fo=1, unplaced)         0.803     2.701    A[23]
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886/A[23]
                         DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518     8.255 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886__0/P[29]
                         net (fo=2, unplaced)         0.803     9.058    ff_input/D_IN[106]
                                                                      r  ff_input/data0_reg[106]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.182 r  ff_input/data0_reg[106]_i_1/O
                         net (fo=1, unplaced)         0.000     9.182    ff_input/data0_reg[106]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[106]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[106]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            ff_input/data0_reg_reg[107]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.182ns  (logic 6.773ns (73.765%)  route 2.409ns (26.235%))
  Logic Levels:           5  (DSP48E1=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_i_1/O
                         net (fo=1, unplaced)         0.803     2.701    A[23]
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886/A[23]
                         DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[30])
                                                      1.518     8.255 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886__0/P[30]
                         net (fo=2, unplaced)         0.803     9.058    ff_input/D_IN[107]
                                                                      r  ff_input/data0_reg[107]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.182 r  ff_input/data0_reg[107]_i_1/O
                         net (fo=1, unplaced)         0.000     9.182    ff_input/data0_reg[107]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[107]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[107]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            ff_input/data0_reg_reg[77]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.182ns  (logic 6.773ns (73.765%)  route 2.409ns (26.235%))
  Logic Levels:           5  (DSP48E1=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_i_1/O
                         net (fo=1, unplaced)         0.803     2.701    A[23]
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886/A[23]
                         DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.255 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886__0/P[0]
                         net (fo=2, unplaced)         0.803     9.058    ff_input/D_IN[77]
                                                                      r  ff_input/data0_reg[77]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.182 r  ff_input/data0_reg[77]_i_1/O
                         net (fo=1, unplaced)         0.000     9.182    ff_input/data0_reg[77]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[77]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[77]/C

Slack:                    inf
  Source:                 _start_flags[8]
                            (input port)
  Destination:            ff_input/data0_reg_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.182ns  (logic 6.773ns (73.765%)  route 2.409ns (26.235%))
  Logic Levels:           5  (DSP48E1=2 IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  _start_flags[8] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[8]
                                                                      f  _start_flags_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 f  _start_flags_IBUF[8]_inst/O
                         net (fo=7, unplaced)         0.803     1.774    _start_flags_IBUF[8]
                                                                      f  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     1.898 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_i_1/O
                         net (fo=1, unplaced)         0.803     2.701    A[23]
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886/A[23]
                         DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     6.737 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886/PCOUT[47]
                         net (fo=1, unplaced)         0.000     6.737    _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886_n_106
                                                                      r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     8.255 r  _0_CONCAT_INV_start_flags_BIT_14_72_OR_start_fl_ETC___d886__0/P[1]
                         net (fo=2, unplaced)         0.803     9.058    ff_input/D_IN[78]
                                                                      r  ff_input/data0_reg[78]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     9.182 r  ff_input/data0_reg[78]_i_1/O
                         net (fo=1, unplaced)         0.000     9.182    ff_input/data0_reg[78]_i_1_n_0
                         FDRE                                         r  ff_input/data0_reg_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.763     1.601    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.692 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.439     2.131    ff_input/CLK
                         FDRE                                         r  ff_input/data0_reg_reg[78]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _start_flags[1]
                            (input port)
  Destination:            ff_input/data1_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[1] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[1]
                                                                      r  _start_flags_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[10]
                         FDRE                                         r  ff_input/data1_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[10]/C

Slack:                    inf
  Source:                 _start_flags[2]
                            (input port)
  Destination:            ff_input/data1_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[2] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[2]
                                                                      r  _start_flags_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[11]
                         FDRE                                         r  ff_input/data1_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[11]/C

Slack:                    inf
  Source:                 _start_flags[3]
                            (input port)
  Destination:            ff_input/data1_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[3] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[3]
                                                                      r  _start_flags_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[12]
                         FDRE                                         r  ff_input/data1_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[12]/C

Slack:                    inf
  Source:                 _start_flags[4]
                            (input port)
  Destination:            ff_input/data1_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start_flags[4] (IN)
                         net (fo=0)                   0.000     0.000    _start_flags[4]
                                                                      r  _start_flags_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start_flags_IBUF[4]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[13]
                         FDRE                                         r  ff_input/data1_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[13]/C

Slack:                    inf
  Source:                 _start__operand3[0]
                            (input port)
  Destination:            ff_input/data1_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start__operand3[0] (IN)
                         net (fo=0)                   0.000     0.000    _start__operand3[0]
                                                                      r  _start__operand3_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start__operand3_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[17]
                         FDRE                                         r  ff_input/data1_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[17]/C

Slack:                    inf
  Source:                 _start__operand3[1]
                            (input port)
  Destination:            ff_input/data1_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start__operand3[1] (IN)
                         net (fo=0)                   0.000     0.000    _start__operand3[1]
                                                                      r  _start__operand3_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start__operand3_IBUF[1]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[18]
                         FDRE                                         r  ff_input/data1_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[18]/C

Slack:                    inf
  Source:                 _start__operand3[2]
                            (input port)
  Destination:            ff_input/data1_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start__operand3[2] (IN)
                         net (fo=0)                   0.000     0.000    _start__operand3[2]
                                                                      r  _start__operand3_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start__operand3_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[19]
                         FDRE                                         r  ff_input/data1_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[19]/C

Slack:                    inf
  Source:                 _start__operand3[3]
                            (input port)
  Destination:            ff_input/data1_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start__operand3[3] (IN)
                         net (fo=0)                   0.000     0.000    _start__operand3[3]
                                                                      r  _start__operand3_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start__operand3_IBUF[3]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[20]
                         FDRE                                         r  ff_input/data1_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[20]/C

Slack:                    inf
  Source:                 _start__operand3[4]
                            (input port)
  Destination:            ff_input/data1_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start__operand3[4] (IN)
                         net (fo=0)                   0.000     0.000    _start__operand3[4]
                                                                      r  _start__operand3_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start__operand3_IBUF[4]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[21]
                         FDRE                                         r  ff_input/data1_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[21]/C

Slack:                    inf
  Source:                 _start__operand3[5]
                            (input port)
  Destination:            ff_input/data1_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.200ns (37.155%)  route 0.338ns (62.845%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  _start__operand3[5] (IN)
                         net (fo=0)                   0.000     0.000    _start__operand3[5]
                                                                      r  _start__operand3_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  _start__operand3_IBUF[5]_inst/O
                         net (fo=2, unplaced)         0.338     0.539    ff_input/D_IN[22]
                         FDRE                                         r  ff_input/data1_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
                         IBUF                                         r  CLK_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  CLK_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    CLK_IBUF
                         BUFG                                         r  CLK_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  CLK_IBUF_BUFG_inst/O
                         net (fo=994, unplaced)       0.259     1.033    ff_input/CLK
                         FDRE                                         r  ff_input/data1_reg_reg[22]/C





