m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simulation/modelsim
Esimple_operations_vhd_tst
Z1 w1598727967
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 3
R0
Z4 8C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simulation/modelsim/simple_operations.vht
Z5 FC:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simulation/modelsim/simple_operations.vht
l0
L31 1
VHnF62463Q>9TzTk;eoned1
!s100 PV5YObd3W71W?6fNB?]Ec1
Z6 OV;C;2020.1;71
32
Z7 !s110 1598727975
!i10b 1
Z8 !s108 1598727974.000000
Z9 !s90 -reportprogress|300|-work|work|C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simulation/modelsim/simple_operations.vht|
Z10 !s107 C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simulation/modelsim/simple_operations.vht|
!i113 1
Z11 o-work work
Z12 tExplicit 1 CvgOpt 0
Asimple_operations_arch
R2
R3
Z13 DEx4 work 25 simple_operations_vhd_tst 0 22 HnF62463Q>9TzTk;eoned1
!i122 3
l91
L33 104
V==?@4XEKdORRB`3DImA=Y1
!s100 >]Z_oRdRi^GW86M3mP?ei3
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
