Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jun  8 18:13:03 2019
| Host         : MinuxBox running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: PWM/Writer/clock_counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PWM/Writer/clock_counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PWM/Writer/clock_counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PWM/Writer/clock_counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PWM/Writer/clock_counter_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PWM/Writer/pwm_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.123      -70.794                     96                  647        0.179        0.000                      0                  647        2.000        0.000                       0                   271  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clock_125mhz                   {0.000 4.000}        8.000           125.000         
  clk_out1_System_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clkfbout_System_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_125mhz                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_System_clk_wiz_0_0       -1.123      -70.794                     96                  641        0.179        0.000                      0                  641        4.500        0.000                       0                   267  
  clkfbout_System_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out1_System_clk_wiz_0_0  clk_out1_System_clk_wiz_0_0        7.332        0.000                      0                    6        0.615        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_125mhz
  To Clock:  clock_125mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_125mhz
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock_125mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_System_clk_wiz_0_0
  To Clock:  clk_out1_System_clk_wiz_0_0

Setup :           96  Failing Endpoints,  Worst Slack       -1.123ns,  Total Violation      -70.794ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.123ns  (required time - arrival time)
  Source:                 PWM/Reader/channel_2_dutycycle_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Reader/channel_2_dutycycle_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@10.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.022ns  (logic 4.567ns (41.434%)  route 6.455ns (58.566%))
  Logic Levels:           13  (CARRY4=7 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 8.746 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.750    -0.608    PWM/Reader/clock_100mhz
    SLICE_X40Y34         FDRE                                         r  PWM/Reader/channel_2_dutycycle_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.152 r  PWM/Reader/channel_2_dutycycle_counter_reg[4]/Q
                         net (fo=24, routed)          0.915     0.763    PWM/Reader/channel_2_dutycycle_counter_reg[4]
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.124     0.887 r  PWM/Reader/channel_2_dutycycle_o[1]_i_69/O
                         net (fo=1, routed)           0.474     1.361    PWM/Reader/channel_2_dutycycle_o[1]_i_69_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.746 r  PWM/Reader/channel_2_dutycycle_o_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.746    PWM/Reader/channel_2_dutycycle_o_reg[1]_i_30_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.985 r  PWM/Reader/channel_2_dutycycle_o_reg[1]_i_22/O[2]
                         net (fo=2, routed)           0.786     2.771    PWM/Reader/channel_2_dutycycle_o_reg[1]_i_22_n_5
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.331     3.102 r  PWM/Reader/channel_2_dutycycle_o[1]_i_13/O
                         net (fo=2, routed)           0.679     3.782    PWM/Reader/channel_2_dutycycle_o[1]_i_13_n_0
    SLICE_X38Y36         LUT4 (Prop_lut4_I3_O)        0.331     4.113 r  PWM/Reader/channel_2_dutycycle_o[1]_i_17/O
                         net (fo=1, routed)           0.000     4.113    PWM/Reader/channel_2_dutycycle_o[1]_i_17_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.489 r  PWM/Reader/channel_2_dutycycle_o_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.489    PWM/Reader/channel_2_dutycycle_o_reg[1]_i_3_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.804 r  PWM/Reader/channel_2_dutycycle_o_reg[1]_i_2/O[3]
                         net (fo=10, routed)          1.198     6.002    PWM_n_42
    SLICE_X36Y42         LUT3 (Prop_lut3_I1_O)        0.307     6.309 r  channel_2_dutycycle_o[11]_i_61/O
                         net (fo=1, routed)           0.330     6.639    channel_2_dutycycle_o[11]_i_61_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.165 r  channel_2_dutycycle_o_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.165    channel_2_dutycycle_o_reg[11]_i_33_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.387 r  channel_2_dutycycle_o_reg[11]_i_19/O[0]
                         net (fo=3, routed)           0.880     8.267    PWM/Reader/channel_2_dutycycle_o_reg[11]_i_4_0[0]
    SLICE_X37Y39         LUT4 (Prop_lut4_I1_O)        0.299     8.566 r  PWM/Reader/channel_2_dutycycle_o[11]_i_18/O
                         net (fo=1, routed)           0.000     8.566    PWM/Reader/channel_2_dutycycle_o[11]_i_18_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.098 r  PWM/Reader/channel_2_dutycycle_o_reg[11]_i_4/CO[3]
                         net (fo=12, routed)          1.193    10.290    PWM/Reader/channel_2_dutycycle_o_reg[11]_i_4_n_0
    SLICE_X36Y41         LUT5 (Prop_lut5_I1_O)        0.124    10.414 r  PWM/Reader/channel_2_dutycycle_o[4]_i_1/O
                         net (fo=1, routed)           0.000    10.414    PWM/Reader/channel_2_dutycycle_o[4]_i_1_n_0
    SLICE_X36Y41         FDRE                                         r  PWM/Reader/channel_2_dutycycle_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000    10.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.577     8.746    PWM/Reader/clock_100mhz
    SLICE_X36Y41         FDRE                                         r  PWM/Reader/channel_2_dutycycle_o_reg[4]/C
                         clock pessimism              0.588     9.334    
                         clock uncertainty           -0.072     9.262    
    SLICE_X36Y41         FDRE (Setup_fdre_C_D)        0.029     9.291    PWM/Reader/channel_2_dutycycle_o_reg[4]
  -------------------------------------------------------------------
                         required time                          9.291    
                         arrival time                         -10.414    
  -------------------------------------------------------------------
                         slack                                 -1.123    

Slack (VIOLATED) :        -1.029ns  (required time - arrival time)
  Source:                 PWM/Reader/channel_5_dutycycle_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Reader/channel_5_dutycycle_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@10.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.983ns  (logic 5.030ns (45.798%)  route 5.953ns (54.202%))
  Logic Levels:           16  (CARRY4=10 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.662    -0.696    PWM/Reader/clock_100mhz
    SLICE_X27Y28         FDRE                                         r  PWM/Reader/channel_5_dutycycle_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.240 f  PWM/Reader/channel_5_dutycycle_counter_reg[3]/Q
                         net (fo=20, routed)          0.640     0.400    PWM/Reader/channel_5_dutycycle_counter_reg[3]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.124     0.524 r  PWM/Reader/channel_5_dutycycle_o[1]_i_63/O
                         net (fo=1, routed)           0.631     1.155    PWM/Reader/channel_5_dutycycle_o[1]_i_63_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.681 r  PWM/Reader/channel_5_dutycycle_o_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.681    PWM/Reader/channel_5_dutycycle_o_reg[1]_i_25_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  PWM/Reader/channel_5_dutycycle_o_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.795    PWM/Reader/channel_5_dutycycle_o_reg[1]_i_24_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.909 r  PWM/Reader/channel_5_dutycycle_o_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.909    PWM/Reader/channel_5_dutycycle_o_reg[1]_i_21_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.131 r  PWM/Reader/channel_5_dutycycle_o_reg[5]_i_11/O[0]
                         net (fo=2, routed)           0.878     3.009    PWM/Reader/channel_5_dutycycle_o_reg[5]_i_11_n_7
    SLICE_X25Y34         LUT3 (Prop_lut3_I1_O)        0.328     3.337 r  PWM/Reader/channel_5_dutycycle_o[1]_i_4/O
                         net (fo=2, routed)           0.690     4.027    PWM/Reader/channel_5_dutycycle_o[1]_i_4_n_0
    SLICE_X25Y34         LUT4 (Prop_lut4_I3_O)        0.327     4.354 r  PWM/Reader/channel_5_dutycycle_o[1]_i_8/O
                         net (fo=1, routed)           0.000     4.354    PWM/Reader/channel_5_dutycycle_o[1]_i_8_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.755 r  PWM/Reader/channel_5_dutycycle_o_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.755    PWM/Reader/channel_5_dutycycle_o_reg[1]_i_2_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.068 r  PWM/Reader/channel_5_dutycycle_o_reg[5]_i_2/O[3]
                         net (fo=12, routed)          0.486     5.553    PWM_n_122
    SLICE_X24Y34         LUT3 (Prop_lut3_I2_O)        0.306     5.859 r  channel_5_dutycycle_o[11]_i_73/O
                         net (fo=1, routed)           0.631     6.490    channel_5_dutycycle_o[11]_i_73_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.886 r  channel_5_dutycycle_o_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000     6.886    channel_5_dutycycle_o_reg[11]_i_57_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.209 r  channel_5_dutycycle_o_reg[11]_i_33/O[1]
                         net (fo=3, routed)           1.032     8.242    PWM/Reader/channel_5_dutycycle_o_reg[11]_i_10_0[1]
    SLICE_X24Y32         LUT4 (Prop_lut4_I1_O)        0.306     8.548 r  PWM/Reader/channel_5_dutycycle_o[11]_i_31/O
                         net (fo=1, routed)           0.000     8.548    PWM/Reader/channel_5_dutycycle_o[11]_i_31_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.081 r  PWM/Reader/channel_5_dutycycle_o_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.081    PWM/Reader/channel_5_dutycycle_o_reg[11]_i_10_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.198 r  PWM/Reader/channel_5_dutycycle_o_reg[11]_i_4/CO[3]
                         net (fo=12, routed)          0.965    10.163    PWM/Reader/channel_5_dutycycle_o_reg[11]_i_4_n_0
    SLICE_X24Y34         LUT5 (Prop_lut5_I1_O)        0.124    10.287 r  PWM/Reader/channel_5_dutycycle_o[4]_i_1/O
                         net (fo=1, routed)           0.000    10.287    PWM/Reader/channel_5_dutycycle_o[4]_i_1_n_0
    SLICE_X24Y34         FDRE                                         r  PWM/Reader/channel_5_dutycycle_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000    10.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.492     8.661    PWM/Reader/clock_100mhz
    SLICE_X24Y34         FDRE                                         r  PWM/Reader/channel_5_dutycycle_o_reg[4]/C
                         clock pessimism              0.588     9.249    
                         clock uncertainty           -0.072     9.177    
    SLICE_X24Y34         FDRE (Setup_fdre_C_D)        0.081     9.258    PWM/Reader/channel_5_dutycycle_o_reg[4]
  -------------------------------------------------------------------
                         required time                          9.258    
                         arrival time                         -10.287    
  -------------------------------------------------------------------
                         slack                                 -1.029    

Slack (VIOLATED) :        -0.985ns  (required time - arrival time)
  Source:                 PWM/Reader/channel_8_dutycycle_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Reader/channel_8_dutycycle_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@10.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.889ns  (logic 4.765ns (43.759%)  route 6.124ns (56.241%))
  Logic Levels:           14  (CARRY4=8 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.663 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.662    -0.696    PWM/Reader/clock_100mhz
    SLICE_X21Y28         FDRE                                         r  PWM/Reader/channel_8_dutycycle_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.240 f  PWM/Reader/channel_8_dutycycle_counter_reg[10]/Q
                         net (fo=24, routed)          1.103     0.863    PWM/Reader/channel_8_dutycycle_counter_reg[10]
    SLICE_X21Y25         LUT3 (Prop_lut3_I0_O)        0.124     0.987 r  PWM/Reader/channel_8_dutycycle_o[1]_i_39/O
                         net (fo=1, routed)           0.472     1.459    PWM/Reader/channel_8_dutycycle_o[1]_i_39_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     1.855 r  PWM/Reader/channel_8_dutycycle_o_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000     1.855    PWM/Reader/channel_8_dutycycle_o_reg[1]_i_22_n_0
    SLICE_X20Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.972 r  PWM/Reader/channel_8_dutycycle_o_reg[5]_i_12/CO[3]
                         net (fo=1, routed)           0.000     1.972    PWM/Reader/channel_8_dutycycle_o_reg[5]_i_12_n_0
    SLICE_X20Y29         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.211 r  PWM/Reader/channel_8_dutycycle_o_reg[9]_i_11/O[2]
                         net (fo=2, routed)           0.860     3.071    PWM/Reader/channel_8_dutycycle_o_reg[9]_i_11_n_5
    SLICE_X18Y29         LUT3 (Prop_lut3_I0_O)        0.330     3.401 r  PWM/Reader/channel_8_dutycycle_o[5]_i_3/O
                         net (fo=2, routed)           0.641     4.042    PWM/Reader/channel_8_dutycycle_o[5]_i_3_n_0
    SLICE_X18Y29         LUT4 (Prop_lut4_I3_O)        0.327     4.369 r  PWM/Reader/channel_8_dutycycle_o[5]_i_7/O
                         net (fo=1, routed)           0.000     4.369    PWM/Reader/channel_8_dutycycle_o[5]_i_7_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.770 r  PWM/Reader/channel_8_dutycycle_o_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.770    PWM/Reader/channel_8_dutycycle_o_reg[5]_i_2_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.993 r  PWM/Reader/channel_8_dutycycle_o_reg[9]_i_2/O[0]
                         net (fo=11, routed)          0.741     5.734    PWM_n_207
    SLICE_X15Y31         LUT3 (Prop_lut3_I2_O)        0.299     6.033 r  channel_8_dutycycle_o[11]_i_61/O
                         net (fo=1, routed)           0.560     6.594    channel_8_dutycycle_o[11]_i_61_n_0
    SLICE_X16Y30         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.144 r  channel_8_dutycycle_o_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.144    channel_8_dutycycle_o_reg[11]_i_33_n_0
    SLICE_X16Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.467 r  channel_8_dutycycle_o_reg[11]_i_19/O[1]
                         net (fo=3, routed)           0.653     8.119    PWM/Reader/channel_8_dutycycle_o_reg[11]_i_4_0[1]
    SLICE_X17Y30         LUT4 (Prop_lut4_I1_O)        0.306     8.425 r  PWM/Reader/channel_8_dutycycle_o[11]_i_17/O
                         net (fo=1, routed)           0.000     8.425    PWM/Reader/channel_8_dutycycle_o[11]_i_17_n_0
    SLICE_X17Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.975 r  PWM/Reader/channel_8_dutycycle_o_reg[11]_i_4/CO[3]
                         net (fo=12, routed)          1.094    10.069    PWM/Reader/channel_8_dutycycle_o_reg[11]_i_4_n_0
    SLICE_X15Y31         LUT5 (Prop_lut5_I1_O)        0.124    10.193 r  PWM/Reader/channel_8_dutycycle_o[6]_i_1/O
                         net (fo=1, routed)           0.000    10.193    PWM/Reader/channel_8_dutycycle_o[6]_i_1_n_0
    SLICE_X15Y31         FDRE                                         r  PWM/Reader/channel_8_dutycycle_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000    10.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.494     8.663    PWM/Reader/clock_100mhz
    SLICE_X15Y31         FDRE                                         r  PWM/Reader/channel_8_dutycycle_o_reg[6]/C
                         clock pessimism              0.588     9.251    
                         clock uncertainty           -0.072     9.179    
    SLICE_X15Y31         FDRE (Setup_fdre_C_D)        0.029     9.208    PWM/Reader/channel_8_dutycycle_o_reg[6]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                         -10.193    
  -------------------------------------------------------------------
                         slack                                 -0.985    

Slack (VIOLATED) :        -0.982ns  (required time - arrival time)
  Source:                 PWM/Reader/channel_2_dutycycle_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Reader/channel_2_dutycycle_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@10.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.885ns  (logic 4.567ns (41.957%)  route 6.318ns (58.043%))
  Logic Levels:           13  (CARRY4=7 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 8.746 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.750    -0.608    PWM/Reader/clock_100mhz
    SLICE_X40Y34         FDRE                                         r  PWM/Reader/channel_2_dutycycle_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.152 r  PWM/Reader/channel_2_dutycycle_counter_reg[4]/Q
                         net (fo=24, routed)          0.915     0.763    PWM/Reader/channel_2_dutycycle_counter_reg[4]
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.124     0.887 r  PWM/Reader/channel_2_dutycycle_o[1]_i_69/O
                         net (fo=1, routed)           0.474     1.361    PWM/Reader/channel_2_dutycycle_o[1]_i_69_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.746 r  PWM/Reader/channel_2_dutycycle_o_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.746    PWM/Reader/channel_2_dutycycle_o_reg[1]_i_30_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.985 r  PWM/Reader/channel_2_dutycycle_o_reg[1]_i_22/O[2]
                         net (fo=2, routed)           0.786     2.771    PWM/Reader/channel_2_dutycycle_o_reg[1]_i_22_n_5
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.331     3.102 r  PWM/Reader/channel_2_dutycycle_o[1]_i_13/O
                         net (fo=2, routed)           0.679     3.782    PWM/Reader/channel_2_dutycycle_o[1]_i_13_n_0
    SLICE_X38Y36         LUT4 (Prop_lut4_I3_O)        0.331     4.113 r  PWM/Reader/channel_2_dutycycle_o[1]_i_17/O
                         net (fo=1, routed)           0.000     4.113    PWM/Reader/channel_2_dutycycle_o[1]_i_17_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.489 r  PWM/Reader/channel_2_dutycycle_o_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.489    PWM/Reader/channel_2_dutycycle_o_reg[1]_i_3_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.804 r  PWM/Reader/channel_2_dutycycle_o_reg[1]_i_2/O[3]
                         net (fo=10, routed)          1.198     6.002    PWM_n_42
    SLICE_X36Y42         LUT3 (Prop_lut3_I1_O)        0.307     6.309 r  channel_2_dutycycle_o[11]_i_61/O
                         net (fo=1, routed)           0.330     6.639    channel_2_dutycycle_o[11]_i_61_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.165 r  channel_2_dutycycle_o_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.165    channel_2_dutycycle_o_reg[11]_i_33_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.387 r  channel_2_dutycycle_o_reg[11]_i_19/O[0]
                         net (fo=3, routed)           0.880     8.267    PWM/Reader/channel_2_dutycycle_o_reg[11]_i_4_0[0]
    SLICE_X37Y39         LUT4 (Prop_lut4_I1_O)        0.299     8.566 r  PWM/Reader/channel_2_dutycycle_o[11]_i_18/O
                         net (fo=1, routed)           0.000     8.566    PWM/Reader/channel_2_dutycycle_o[11]_i_18_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.098 r  PWM/Reader/channel_2_dutycycle_o_reg[11]_i_4/CO[3]
                         net (fo=12, routed)          1.055    10.153    PWM/Reader/channel_2_dutycycle_o_reg[11]_i_4_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I1_O)        0.124    10.277 r  PWM/Reader/channel_2_dutycycle_o[7]_i_1/O
                         net (fo=1, routed)           0.000    10.277    PWM/Reader/channel_2_dutycycle_o[7]_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  PWM/Reader/channel_2_dutycycle_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000    10.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.577     8.746    PWM/Reader/clock_100mhz
    SLICE_X36Y42         FDRE                                         r  PWM/Reader/channel_2_dutycycle_o_reg[7]/C
                         clock pessimism              0.588     9.334    
                         clock uncertainty           -0.072     9.262    
    SLICE_X36Y42         FDRE (Setup_fdre_C_D)        0.032     9.294    PWM/Reader/channel_2_dutycycle_o_reg[7]
  -------------------------------------------------------------------
                         required time                          9.294    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                 -0.982    

Slack (VIOLATED) :        -0.980ns  (required time - arrival time)
  Source:                 PWM/Reader/channel_2_dutycycle_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Reader/channel_2_dutycycle_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@10.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.882ns  (logic 4.567ns (41.970%)  route 6.315ns (58.030%))
  Logic Levels:           13  (CARRY4=7 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 8.746 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.750    -0.608    PWM/Reader/clock_100mhz
    SLICE_X40Y34         FDRE                                         r  PWM/Reader/channel_2_dutycycle_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.152 r  PWM/Reader/channel_2_dutycycle_counter_reg[4]/Q
                         net (fo=24, routed)          0.915     0.763    PWM/Reader/channel_2_dutycycle_counter_reg[4]
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.124     0.887 r  PWM/Reader/channel_2_dutycycle_o[1]_i_69/O
                         net (fo=1, routed)           0.474     1.361    PWM/Reader/channel_2_dutycycle_o[1]_i_69_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.746 r  PWM/Reader/channel_2_dutycycle_o_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.746    PWM/Reader/channel_2_dutycycle_o_reg[1]_i_30_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.985 r  PWM/Reader/channel_2_dutycycle_o_reg[1]_i_22/O[2]
                         net (fo=2, routed)           0.786     2.771    PWM/Reader/channel_2_dutycycle_o_reg[1]_i_22_n_5
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.331     3.102 r  PWM/Reader/channel_2_dutycycle_o[1]_i_13/O
                         net (fo=2, routed)           0.679     3.782    PWM/Reader/channel_2_dutycycle_o[1]_i_13_n_0
    SLICE_X38Y36         LUT4 (Prop_lut4_I3_O)        0.331     4.113 r  PWM/Reader/channel_2_dutycycle_o[1]_i_17/O
                         net (fo=1, routed)           0.000     4.113    PWM/Reader/channel_2_dutycycle_o[1]_i_17_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.489 r  PWM/Reader/channel_2_dutycycle_o_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.489    PWM/Reader/channel_2_dutycycle_o_reg[1]_i_3_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.804 r  PWM/Reader/channel_2_dutycycle_o_reg[1]_i_2/O[3]
                         net (fo=10, routed)          1.198     6.002    PWM_n_42
    SLICE_X36Y42         LUT3 (Prop_lut3_I1_O)        0.307     6.309 r  channel_2_dutycycle_o[11]_i_61/O
                         net (fo=1, routed)           0.330     6.639    channel_2_dutycycle_o[11]_i_61_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.165 r  channel_2_dutycycle_o_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.165    channel_2_dutycycle_o_reg[11]_i_33_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.387 r  channel_2_dutycycle_o_reg[11]_i_19/O[0]
                         net (fo=3, routed)           0.880     8.267    PWM/Reader/channel_2_dutycycle_o_reg[11]_i_4_0[0]
    SLICE_X37Y39         LUT4 (Prop_lut4_I1_O)        0.299     8.566 r  PWM/Reader/channel_2_dutycycle_o[11]_i_18/O
                         net (fo=1, routed)           0.000     8.566    PWM/Reader/channel_2_dutycycle_o[11]_i_18_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.098 r  PWM/Reader/channel_2_dutycycle_o_reg[11]_i_4/CO[3]
                         net (fo=12, routed)          1.052    10.149    PWM/Reader/channel_2_dutycycle_o_reg[11]_i_4_n_0
    SLICE_X36Y42         LUT5 (Prop_lut5_I1_O)        0.124    10.273 r  PWM/Reader/channel_2_dutycycle_o[8]_i_1/O
                         net (fo=1, routed)           0.000    10.273    PWM/Reader/channel_2_dutycycle_o[8]_i_1_n_0
    SLICE_X36Y42         FDRE                                         r  PWM/Reader/channel_2_dutycycle_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000    10.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.577     8.746    PWM/Reader/clock_100mhz
    SLICE_X36Y42         FDRE                                         r  PWM/Reader/channel_2_dutycycle_o_reg[8]/C
                         clock pessimism              0.588     9.334    
                         clock uncertainty           -0.072     9.262    
    SLICE_X36Y42         FDRE (Setup_fdre_C_D)        0.031     9.293    PWM/Reader/channel_2_dutycycle_o_reg[8]
  -------------------------------------------------------------------
                         required time                          9.293    
                         arrival time                         -10.273    
  -------------------------------------------------------------------
                         slack                                 -0.980    

Slack (VIOLATED) :        -0.937ns  (required time - arrival time)
  Source:                 PWM/Reader/channel_2_dutycycle_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Reader/channel_2_dutycycle_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@10.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.760ns  (logic 4.567ns (42.442%)  route 6.193ns (57.558%))
  Logic Levels:           13  (CARRY4=7 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.750    -0.608    PWM/Reader/clock_100mhz
    SLICE_X40Y34         FDRE                                         r  PWM/Reader/channel_2_dutycycle_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.152 r  PWM/Reader/channel_2_dutycycle_counter_reg[4]/Q
                         net (fo=24, routed)          0.915     0.763    PWM/Reader/channel_2_dutycycle_counter_reg[4]
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.124     0.887 r  PWM/Reader/channel_2_dutycycle_o[1]_i_69/O
                         net (fo=1, routed)           0.474     1.361    PWM/Reader/channel_2_dutycycle_o[1]_i_69_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.746 r  PWM/Reader/channel_2_dutycycle_o_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.746    PWM/Reader/channel_2_dutycycle_o_reg[1]_i_30_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.985 r  PWM/Reader/channel_2_dutycycle_o_reg[1]_i_22/O[2]
                         net (fo=2, routed)           0.786     2.771    PWM/Reader/channel_2_dutycycle_o_reg[1]_i_22_n_5
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.331     3.102 r  PWM/Reader/channel_2_dutycycle_o[1]_i_13/O
                         net (fo=2, routed)           0.679     3.782    PWM/Reader/channel_2_dutycycle_o[1]_i_13_n_0
    SLICE_X38Y36         LUT4 (Prop_lut4_I3_O)        0.331     4.113 r  PWM/Reader/channel_2_dutycycle_o[1]_i_17/O
                         net (fo=1, routed)           0.000     4.113    PWM/Reader/channel_2_dutycycle_o[1]_i_17_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.489 r  PWM/Reader/channel_2_dutycycle_o_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.489    PWM/Reader/channel_2_dutycycle_o_reg[1]_i_3_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.804 r  PWM/Reader/channel_2_dutycycle_o_reg[1]_i_2/O[3]
                         net (fo=10, routed)          1.198     6.002    PWM_n_42
    SLICE_X36Y42         LUT3 (Prop_lut3_I1_O)        0.307     6.309 r  channel_2_dutycycle_o[11]_i_61/O
                         net (fo=1, routed)           0.330     6.639    channel_2_dutycycle_o[11]_i_61_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.165 r  channel_2_dutycycle_o_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.165    channel_2_dutycycle_o_reg[11]_i_33_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.387 r  channel_2_dutycycle_o_reg[11]_i_19/O[0]
                         net (fo=3, routed)           0.880     8.267    PWM/Reader/channel_2_dutycycle_o_reg[11]_i_4_0[0]
    SLICE_X37Y39         LUT4 (Prop_lut4_I1_O)        0.299     8.566 r  PWM/Reader/channel_2_dutycycle_o[11]_i_18/O
                         net (fo=1, routed)           0.000     8.566    PWM/Reader/channel_2_dutycycle_o[11]_i_18_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.098 r  PWM/Reader/channel_2_dutycycle_o_reg[11]_i_4/CO[3]
                         net (fo=12, routed)          0.931    10.028    PWM/Reader/channel_2_dutycycle_o_reg[11]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I1_O)        0.124    10.152 r  PWM/Reader/channel_2_dutycycle_o[3]_i_1/O
                         net (fo=1, routed)           0.000    10.152    PWM/Reader/channel_2_dutycycle_o[3]_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  PWM/Reader/channel_2_dutycycle_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000    10.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.501     8.670    PWM/Reader/clock_100mhz
    SLICE_X35Y39         FDRE                                         r  PWM/Reader/channel_2_dutycycle_o_reg[3]/C
                         clock pessimism              0.588     9.258    
                         clock uncertainty           -0.072     9.186    
    SLICE_X35Y39         FDRE (Setup_fdre_C_D)        0.029     9.215    PWM/Reader/channel_2_dutycycle_o_reg[3]
  -------------------------------------------------------------------
                         required time                          9.215    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                 -0.937    

Slack (VIOLATED) :        -0.935ns  (required time - arrival time)
  Source:                 PWM/Reader/channel_2_dutycycle_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Reader/channel_2_dutycycle_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@10.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.760ns  (logic 4.567ns (42.443%)  route 6.193ns (57.557%))
  Logic Levels:           13  (CARRY4=7 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.750    -0.608    PWM/Reader/clock_100mhz
    SLICE_X40Y34         FDRE                                         r  PWM/Reader/channel_2_dutycycle_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.152 r  PWM/Reader/channel_2_dutycycle_counter_reg[4]/Q
                         net (fo=24, routed)          0.915     0.763    PWM/Reader/channel_2_dutycycle_counter_reg[4]
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.124     0.887 r  PWM/Reader/channel_2_dutycycle_o[1]_i_69/O
                         net (fo=1, routed)           0.474     1.361    PWM/Reader/channel_2_dutycycle_o[1]_i_69_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.746 r  PWM/Reader/channel_2_dutycycle_o_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.746    PWM/Reader/channel_2_dutycycle_o_reg[1]_i_30_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.985 r  PWM/Reader/channel_2_dutycycle_o_reg[1]_i_22/O[2]
                         net (fo=2, routed)           0.786     2.771    PWM/Reader/channel_2_dutycycle_o_reg[1]_i_22_n_5
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.331     3.102 r  PWM/Reader/channel_2_dutycycle_o[1]_i_13/O
                         net (fo=2, routed)           0.679     3.782    PWM/Reader/channel_2_dutycycle_o[1]_i_13_n_0
    SLICE_X38Y36         LUT4 (Prop_lut4_I3_O)        0.331     4.113 r  PWM/Reader/channel_2_dutycycle_o[1]_i_17/O
                         net (fo=1, routed)           0.000     4.113    PWM/Reader/channel_2_dutycycle_o[1]_i_17_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.489 r  PWM/Reader/channel_2_dutycycle_o_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.489    PWM/Reader/channel_2_dutycycle_o_reg[1]_i_3_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.804 r  PWM/Reader/channel_2_dutycycle_o_reg[1]_i_2/O[3]
                         net (fo=10, routed)          1.198     6.002    PWM_n_42
    SLICE_X36Y42         LUT3 (Prop_lut3_I1_O)        0.307     6.309 r  channel_2_dutycycle_o[11]_i_61/O
                         net (fo=1, routed)           0.330     6.639    channel_2_dutycycle_o[11]_i_61_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.165 r  channel_2_dutycycle_o_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.165    channel_2_dutycycle_o_reg[11]_i_33_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.387 r  channel_2_dutycycle_o_reg[11]_i_19/O[0]
                         net (fo=3, routed)           0.880     8.267    PWM/Reader/channel_2_dutycycle_o_reg[11]_i_4_0[0]
    SLICE_X37Y39         LUT4 (Prop_lut4_I1_O)        0.299     8.566 r  PWM/Reader/channel_2_dutycycle_o[11]_i_18/O
                         net (fo=1, routed)           0.000     8.566    PWM/Reader/channel_2_dutycycle_o[11]_i_18_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.098 r  PWM/Reader/channel_2_dutycycle_o_reg[11]_i_4/CO[3]
                         net (fo=12, routed)          0.930    10.028    PWM/Reader/channel_2_dutycycle_o_reg[11]_i_4_n_0
    SLICE_X35Y40         LUT5 (Prop_lut5_I1_O)        0.124    10.152 r  PWM/Reader/channel_2_dutycycle_o[11]_i_2/O
                         net (fo=1, routed)           0.000    10.152    PWM/Reader/channel_2_dutycycle_o[11]_i_2_n_0
    SLICE_X35Y40         FDRE                                         r  PWM/Reader/channel_2_dutycycle_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000    10.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.501     8.670    PWM/Reader/clock_100mhz
    SLICE_X35Y40         FDRE                                         r  PWM/Reader/channel_2_dutycycle_o_reg[11]/C
                         clock pessimism              0.588     9.258    
                         clock uncertainty           -0.072     9.186    
    SLICE_X35Y40         FDRE (Setup_fdre_C_D)        0.031     9.217    PWM/Reader/channel_2_dutycycle_o_reg[11]
  -------------------------------------------------------------------
                         required time                          9.217    
                         arrival time                         -10.152    
  -------------------------------------------------------------------
                         slack                                 -0.935    

Slack (VIOLATED) :        -0.932ns  (required time - arrival time)
  Source:                 PWM/Reader/channel_5_dutycycle_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Reader/channel_5_dutycycle_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@10.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.835ns  (logic 5.030ns (46.425%)  route 5.805ns (53.575%))
  Logic Levels:           16  (CARRY4=10 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.662    -0.696    PWM/Reader/clock_100mhz
    SLICE_X27Y28         FDRE                                         r  PWM/Reader/channel_5_dutycycle_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.240 f  PWM/Reader/channel_5_dutycycle_counter_reg[3]/Q
                         net (fo=20, routed)          0.640     0.400    PWM/Reader/channel_5_dutycycle_counter_reg[3]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.124     0.524 r  PWM/Reader/channel_5_dutycycle_o[1]_i_63/O
                         net (fo=1, routed)           0.631     1.155    PWM/Reader/channel_5_dutycycle_o[1]_i_63_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.681 r  PWM/Reader/channel_5_dutycycle_o_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.681    PWM/Reader/channel_5_dutycycle_o_reg[1]_i_25_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  PWM/Reader/channel_5_dutycycle_o_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.795    PWM/Reader/channel_5_dutycycle_o_reg[1]_i_24_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.909 r  PWM/Reader/channel_5_dutycycle_o_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.909    PWM/Reader/channel_5_dutycycle_o_reg[1]_i_21_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.131 r  PWM/Reader/channel_5_dutycycle_o_reg[5]_i_11/O[0]
                         net (fo=2, routed)           0.878     3.009    PWM/Reader/channel_5_dutycycle_o_reg[5]_i_11_n_7
    SLICE_X25Y34         LUT3 (Prop_lut3_I1_O)        0.328     3.337 r  PWM/Reader/channel_5_dutycycle_o[1]_i_4/O
                         net (fo=2, routed)           0.690     4.027    PWM/Reader/channel_5_dutycycle_o[1]_i_4_n_0
    SLICE_X25Y34         LUT4 (Prop_lut4_I3_O)        0.327     4.354 r  PWM/Reader/channel_5_dutycycle_o[1]_i_8/O
                         net (fo=1, routed)           0.000     4.354    PWM/Reader/channel_5_dutycycle_o[1]_i_8_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.755 r  PWM/Reader/channel_5_dutycycle_o_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.755    PWM/Reader/channel_5_dutycycle_o_reg[1]_i_2_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.068 r  PWM/Reader/channel_5_dutycycle_o_reg[5]_i_2/O[3]
                         net (fo=12, routed)          0.486     5.553    PWM_n_122
    SLICE_X24Y34         LUT3 (Prop_lut3_I2_O)        0.306     5.859 r  channel_5_dutycycle_o[11]_i_73/O
                         net (fo=1, routed)           0.631     6.490    channel_5_dutycycle_o[11]_i_73_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.886 r  channel_5_dutycycle_o_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000     6.886    channel_5_dutycycle_o_reg[11]_i_57_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.209 r  channel_5_dutycycle_o_reg[11]_i_33/O[1]
                         net (fo=3, routed)           1.032     8.242    PWM/Reader/channel_5_dutycycle_o_reg[11]_i_10_0[1]
    SLICE_X24Y32         LUT4 (Prop_lut4_I1_O)        0.306     8.548 r  PWM/Reader/channel_5_dutycycle_o[11]_i_31/O
                         net (fo=1, routed)           0.000     8.548    PWM/Reader/channel_5_dutycycle_o[11]_i_31_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.081 r  PWM/Reader/channel_5_dutycycle_o_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.081    PWM/Reader/channel_5_dutycycle_o_reg[11]_i_10_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.198 r  PWM/Reader/channel_5_dutycycle_o_reg[11]_i_4/CO[3]
                         net (fo=12, routed)          0.817    10.014    PWM/Reader/channel_5_dutycycle_o_reg[11]_i_4_n_0
    SLICE_X22Y34         LUT5 (Prop_lut5_I1_O)        0.124    10.138 r  PWM/Reader/channel_5_dutycycle_o[3]_i_1/O
                         net (fo=1, routed)           0.000    10.138    PWM/Reader/channel_5_dutycycle_o[3]_i_1_n_0
    SLICE_X22Y34         FDRE                                         r  PWM/Reader/channel_5_dutycycle_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000    10.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.492     8.661    PWM/Reader/clock_100mhz
    SLICE_X22Y34         FDRE                                         r  PWM/Reader/channel_5_dutycycle_o_reg[3]/C
                         clock pessimism              0.588     9.249    
                         clock uncertainty           -0.072     9.177    
    SLICE_X22Y34         FDRE (Setup_fdre_C_D)        0.029     9.206    PWM/Reader/channel_5_dutycycle_o_reg[3]
  -------------------------------------------------------------------
                         required time                          9.206    
                         arrival time                         -10.138    
  -------------------------------------------------------------------
                         slack                                 -0.932    

Slack (VIOLATED) :        -0.932ns  (required time - arrival time)
  Source:                 PWM/Reader/channel_2_dutycycle_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Reader/channel_2_dutycycle_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@10.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.757ns  (logic 4.567ns (42.454%)  route 6.190ns (57.546%))
  Logic Levels:           13  (CARRY4=7 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 8.670 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.750    -0.608    PWM/Reader/clock_100mhz
    SLICE_X40Y34         FDRE                                         r  PWM/Reader/channel_2_dutycycle_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.152 r  PWM/Reader/channel_2_dutycycle_counter_reg[4]/Q
                         net (fo=24, routed)          0.915     0.763    PWM/Reader/channel_2_dutycycle_counter_reg[4]
    SLICE_X37Y34         LUT3 (Prop_lut3_I2_O)        0.124     0.887 r  PWM/Reader/channel_2_dutycycle_o[1]_i_69/O
                         net (fo=1, routed)           0.474     1.361    PWM/Reader/channel_2_dutycycle_o[1]_i_69_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     1.746 r  PWM/Reader/channel_2_dutycycle_o_reg[1]_i_30/CO[3]
                         net (fo=1, routed)           0.000     1.746    PWM/Reader/channel_2_dutycycle_o_reg[1]_i_30_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.985 r  PWM/Reader/channel_2_dutycycle_o_reg[1]_i_22/O[2]
                         net (fo=2, routed)           0.786     2.771    PWM/Reader/channel_2_dutycycle_o_reg[1]_i_22_n_5
    SLICE_X38Y36         LUT3 (Prop_lut3_I0_O)        0.331     3.102 r  PWM/Reader/channel_2_dutycycle_o[1]_i_13/O
                         net (fo=2, routed)           0.679     3.782    PWM/Reader/channel_2_dutycycle_o[1]_i_13_n_0
    SLICE_X38Y36         LUT4 (Prop_lut4_I3_O)        0.331     4.113 r  PWM/Reader/channel_2_dutycycle_o[1]_i_17/O
                         net (fo=1, routed)           0.000     4.113    PWM/Reader/channel_2_dutycycle_o[1]_i_17_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.489 r  PWM/Reader/channel_2_dutycycle_o_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.489    PWM/Reader/channel_2_dutycycle_o_reg[1]_i_3_n_0
    SLICE_X38Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.804 r  PWM/Reader/channel_2_dutycycle_o_reg[1]_i_2/O[3]
                         net (fo=10, routed)          1.198     6.002    PWM_n_42
    SLICE_X36Y42         LUT3 (Prop_lut3_I1_O)        0.307     6.309 r  channel_2_dutycycle_o[11]_i_61/O
                         net (fo=1, routed)           0.330     6.639    channel_2_dutycycle_o[11]_i_61_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.165 r  channel_2_dutycycle_o_reg[11]_i_33/CO[3]
                         net (fo=1, routed)           0.000     7.165    channel_2_dutycycle_o_reg[11]_i_33_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.387 r  channel_2_dutycycle_o_reg[11]_i_19/O[0]
                         net (fo=3, routed)           0.880     8.267    PWM/Reader/channel_2_dutycycle_o_reg[11]_i_4_0[0]
    SLICE_X37Y39         LUT4 (Prop_lut4_I1_O)        0.299     8.566 r  PWM/Reader/channel_2_dutycycle_o[11]_i_18/O
                         net (fo=1, routed)           0.000     8.566    PWM/Reader/channel_2_dutycycle_o[11]_i_18_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.098 r  PWM/Reader/channel_2_dutycycle_o_reg[11]_i_4/CO[3]
                         net (fo=12, routed)          0.928    10.025    PWM/Reader/channel_2_dutycycle_o_reg[11]_i_4_n_0
    SLICE_X35Y39         LUT5 (Prop_lut5_I1_O)        0.124    10.149 r  PWM/Reader/channel_2_dutycycle_o[6]_i_1/O
                         net (fo=1, routed)           0.000    10.149    PWM/Reader/channel_2_dutycycle_o[6]_i_1_n_0
    SLICE_X35Y39         FDRE                                         r  PWM/Reader/channel_2_dutycycle_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000    10.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.501     8.670    PWM/Reader/clock_100mhz
    SLICE_X35Y39         FDRE                                         r  PWM/Reader/channel_2_dutycycle_o_reg[6]/C
                         clock pessimism              0.588     9.258    
                         clock uncertainty           -0.072     9.186    
    SLICE_X35Y39         FDRE (Setup_fdre_C_D)        0.031     9.217    PWM/Reader/channel_2_dutycycle_o_reg[6]
  -------------------------------------------------------------------
                         required time                          9.217    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                 -0.932    

Slack (VIOLATED) :        -0.929ns  (required time - arrival time)
  Source:                 PWM/Reader/channel_5_dutycycle_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Reader/channel_5_dutycycle_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@10.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        10.835ns  (logic 5.030ns (46.425%)  route 5.805ns (53.575%))
  Logic Levels:           16  (CARRY4=10 LUT3=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 8.661 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.662    -0.696    PWM/Reader/clock_100mhz
    SLICE_X27Y28         FDRE                                         r  PWM/Reader/channel_5_dutycycle_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.240 f  PWM/Reader/channel_5_dutycycle_counter_reg[3]/Q
                         net (fo=20, routed)          0.640     0.400    PWM/Reader/channel_5_dutycycle_counter_reg[3]
    SLICE_X27Y27         LUT3 (Prop_lut3_I0_O)        0.124     0.524 r  PWM/Reader/channel_5_dutycycle_o[1]_i_63/O
                         net (fo=1, routed)           0.631     1.155    PWM/Reader/channel_5_dutycycle_o[1]_i_63_n_0
    SLICE_X26Y28         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     1.681 r  PWM/Reader/channel_5_dutycycle_o_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.681    PWM/Reader/channel_5_dutycycle_o_reg[1]_i_25_n_0
    SLICE_X26Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  PWM/Reader/channel_5_dutycycle_o_reg[1]_i_24/CO[3]
                         net (fo=1, routed)           0.000     1.795    PWM/Reader/channel_5_dutycycle_o_reg[1]_i_24_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.909 r  PWM/Reader/channel_5_dutycycle_o_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000     1.909    PWM/Reader/channel_5_dutycycle_o_reg[1]_i_21_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.131 r  PWM/Reader/channel_5_dutycycle_o_reg[5]_i_11/O[0]
                         net (fo=2, routed)           0.878     3.009    PWM/Reader/channel_5_dutycycle_o_reg[5]_i_11_n_7
    SLICE_X25Y34         LUT3 (Prop_lut3_I1_O)        0.328     3.337 r  PWM/Reader/channel_5_dutycycle_o[1]_i_4/O
                         net (fo=2, routed)           0.690     4.027    PWM/Reader/channel_5_dutycycle_o[1]_i_4_n_0
    SLICE_X25Y34         LUT4 (Prop_lut4_I3_O)        0.327     4.354 r  PWM/Reader/channel_5_dutycycle_o[1]_i_8/O
                         net (fo=1, routed)           0.000     4.354    PWM/Reader/channel_5_dutycycle_o[1]_i_8_n_0
    SLICE_X25Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.755 r  PWM/Reader/channel_5_dutycycle_o_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.755    PWM/Reader/channel_5_dutycycle_o_reg[1]_i_2_n_0
    SLICE_X25Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.068 r  PWM/Reader/channel_5_dutycycle_o_reg[5]_i_2/O[3]
                         net (fo=12, routed)          0.486     5.553    PWM_n_122
    SLICE_X24Y34         LUT3 (Prop_lut3_I2_O)        0.306     5.859 r  channel_5_dutycycle_o[11]_i_73/O
                         net (fo=1, routed)           0.631     6.490    channel_5_dutycycle_o[11]_i_73_n_0
    SLICE_X24Y35         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.886 r  channel_5_dutycycle_o_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000     6.886    channel_5_dutycycle_o_reg[11]_i_57_n_0
    SLICE_X24Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.209 r  channel_5_dutycycle_o_reg[11]_i_33/O[1]
                         net (fo=3, routed)           1.032     8.242    PWM/Reader/channel_5_dutycycle_o_reg[11]_i_10_0[1]
    SLICE_X24Y32         LUT4 (Prop_lut4_I1_O)        0.306     8.548 r  PWM/Reader/channel_5_dutycycle_o[11]_i_31/O
                         net (fo=1, routed)           0.000     8.548    PWM/Reader/channel_5_dutycycle_o[11]_i_31_n_0
    SLICE_X24Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.081 r  PWM/Reader/channel_5_dutycycle_o_reg[11]_i_10/CO[3]
                         net (fo=1, routed)           0.000     9.081    PWM/Reader/channel_5_dutycycle_o_reg[11]_i_10_n_0
    SLICE_X24Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.198 r  PWM/Reader/channel_5_dutycycle_o_reg[11]_i_4/CO[3]
                         net (fo=12, routed)          0.817    10.014    PWM/Reader/channel_5_dutycycle_o_reg[11]_i_4_n_0
    SLICE_X22Y34         LUT5 (Prop_lut5_I1_O)        0.124    10.138 r  PWM/Reader/channel_5_dutycycle_o[7]_i_1/O
                         net (fo=1, routed)           0.000    10.138    PWM/Reader/channel_5_dutycycle_o[7]_i_1_n_0
    SLICE_X22Y34         FDRE                                         r  PWM/Reader/channel_5_dutycycle_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000    10.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.492     8.661    PWM/Reader/clock_100mhz
    SLICE_X22Y34         FDRE                                         r  PWM/Reader/channel_5_dutycycle_o_reg[7]/C
                         clock pessimism              0.588     9.249    
                         clock uncertainty           -0.072     9.177    
    SLICE_X22Y34         FDRE (Setup_fdre_C_D)        0.032     9.209    PWM/Reader/channel_5_dutycycle_o_reg[7]
  -------------------------------------------------------------------
                         required time                          9.209    
                         arrival time                         -10.138    
  -------------------------------------------------------------------
                         slack                                 -0.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 PWM/Writer/clock_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Writer/clock_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.663%)  route 0.148ns (44.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.566    -0.494    PWM/Writer/clock_100mhz
    SLICE_X19Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  PWM/Writer/clock_counter_reg[0]/Q
                         net (fo=6, routed)           0.148    -0.205    PWM/Writer/clock_counter_reg_n_0_[0]
    SLICE_X20Y47         LUT6 (Prop_lut6_I2_O)        0.045    -0.160 r  PWM/Writer/clock_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    PWM/Writer/p_0_in[5]
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.833    -0.730    PWM/Writer/clock_100mhz
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[5]/C
                         clock pessimism              0.269    -0.460    
    SLICE_X20Y47         FDCE (Hold_fdce_C_D)         0.121    -0.339    PWM/Writer/clock_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 PWM/Reader/channel_3_stage_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Reader/channel_3_stage_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.336%)  route 0.139ns (49.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.564    -0.496    PWM/Reader/clock_100mhz
    SLICE_X27Y41         FDRE                                         r  PWM/Reader/channel_3_stage_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  PWM/Reader/channel_3_stage_1_reg/Q
                         net (fo=4, routed)           0.139    -0.216    PWM/Reader/channel_3_stage_1
    SLICE_X27Y42         FDRE                                         r  PWM/Reader/channel_3_stage_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.832    -0.731    PWM/Reader/clock_100mhz
    SLICE_X27Y42         FDRE                                         r  PWM/Reader/channel_3_stage_2_reg/C
                         clock pessimism              0.250    -0.480    
    SLICE_X27Y42         FDRE (Hold_fdre_C_D)         0.070    -0.410    PWM/Reader/channel_3_stage_2_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 PWM/Writer/clock_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Writer/clock_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.187ns (44.402%)  route 0.234ns (55.598%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.566    -0.494    PWM/Writer/clock_100mhz
    SLICE_X19Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  PWM/Writer/clock_counter_reg[0]/Q
                         net (fo=6, routed)           0.234    -0.119    PWM/Writer/clock_counter_reg_n_0_[0]
    SLICE_X20Y47         LUT3 (Prop_lut3_I0_O)        0.046    -0.073 r  PWM/Writer/clock_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    PWM/Writer/p_0_in[2]
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.833    -0.730    PWM/Writer/clock_100mhz
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[2]/C
                         clock pessimism              0.269    -0.460    
    SLICE_X20Y47         FDCE (Hold_fdce_C_D)         0.131    -0.329    PWM/Writer/clock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 PWM/Writer/clock_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Writer/clock_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.188ns (44.639%)  route 0.233ns (55.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.566    -0.494    PWM/Writer/clock_100mhz
    SLICE_X19Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  PWM/Writer/clock_counter_reg[0]/Q
                         net (fo=6, routed)           0.233    -0.120    PWM/Writer/clock_counter_reg_n_0_[0]
    SLICE_X20Y47         LUT5 (Prop_lut5_I1_O)        0.047    -0.073 r  PWM/Writer/clock_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    PWM/Writer/p_0_in[4]
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.833    -0.730    PWM/Writer/clock_100mhz
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[4]/C
                         clock pessimism              0.269    -0.460    
    SLICE_X20Y47         FDCE (Hold_fdce_C_D)         0.131    -0.329    PWM/Writer/clock_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 PWM/Writer/clock_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Writer/clock_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.566    -0.494    PWM/Writer/clock_100mhz
    SLICE_X19Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.353 f  PWM/Writer/clock_counter_reg[0]/Q
                         net (fo=6, routed)           0.168    -0.185    PWM/Writer/clock_counter_reg_n_0_[0]
    SLICE_X19Y47         LUT1 (Prop_lut1_I0_O)        0.045    -0.140 r  PWM/Writer/clock_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    PWM/Writer/p_0_in[0]
    SLICE_X19Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.834    -0.729    PWM/Writer/clock_100mhz
    SLICE_X19Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[0]/C
                         clock pessimism              0.234    -0.494    
    SLICE_X19Y47         FDCE (Hold_fdce_C_D)         0.091    -0.403    PWM/Writer/clock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 PWM/Writer/clock_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Writer/clock_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.375%)  route 0.233ns (55.625%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.566    -0.494    PWM/Writer/clock_100mhz
    SLICE_X19Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  PWM/Writer/clock_counter_reg[0]/Q
                         net (fo=6, routed)           0.233    -0.120    PWM/Writer/clock_counter_reg_n_0_[0]
    SLICE_X20Y47         LUT4 (Prop_lut4_I1_O)        0.045    -0.075 r  PWM/Writer/clock_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.075    PWM/Writer/p_0_in[3]
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.833    -0.730    PWM/Writer/clock_100mhz
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[3]/C
                         clock pessimism              0.269    -0.460    
    SLICE_X20Y47         FDCE (Hold_fdce_C_D)         0.121    -0.339    PWM/Writer/clock_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 PWM/Writer/clock_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Writer/clock_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.270%)  route 0.234ns (55.730%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.566    -0.494    PWM/Writer/clock_100mhz
    SLICE_X19Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  PWM/Writer/clock_counter_reg[0]/Q
                         net (fo=6, routed)           0.234    -0.119    PWM/Writer/clock_counter_reg_n_0_[0]
    SLICE_X20Y47         LUT2 (Prop_lut2_I0_O)        0.045    -0.074 r  PWM/Writer/clock_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    PWM/Writer/p_0_in[1]
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.833    -0.730    PWM/Writer/clock_100mhz
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[1]/C
                         clock pessimism              0.269    -0.460    
    SLICE_X20Y47         FDCE (Hold_fdce_C_D)         0.120    -0.340    PWM/Writer/clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 PWM/Reader/channel_4_stage_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Reader/channel_4_stage_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.214%)  route 0.207ns (55.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.553    -0.507    PWM/Reader/clock_100mhz
    SLICE_X34Y26         FDRE                                         r  PWM/Reader/channel_4_stage_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y26         FDRE (Prop_fdre_C_Q)         0.164    -0.343 r  PWM/Reader/channel_4_stage_1_reg/Q
                         net (fo=4, routed)           0.207    -0.136    PWM/Reader/channel_4_stage_1
    SLICE_X33Y26         FDRE                                         r  PWM/Reader/channel_4_stage_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.818    -0.745    PWM/Reader/clock_100mhz
    SLICE_X33Y26         FDRE                                         r  PWM/Reader/channel_4_stage_2_reg/C
                         clock pessimism              0.269    -0.475    
    SLICE_X33Y26         FDRE (Hold_fdre_C_D)         0.070    -0.405    PWM/Reader/channel_4_stage_2_reg
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 PWM/Reader/channel_8_stage_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Reader/channel_8_dutycycle_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.985%)  route 0.317ns (63.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.550    -0.510    PWM/Reader/clock_100mhz
    SLICE_X22Y26         FDRE                                         r  PWM/Reader/channel_8_stage_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  PWM/Reader/channel_8_stage_1_reg/Q
                         net (fo=4, routed)           0.185    -0.184    PWM/Reader/channel_8_stage_1
    SLICE_X22Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.139 r  PWM/Reader/channel_8_dutycycle_counter[0]_i_2/O
                         net (fo=18, routed)          0.132    -0.007    PWM/Reader/channel_8_dutycycle_counter[0]_i_2_n_0
    SLICE_X21Y26         FDSE                                         r  PWM/Reader/channel_8_dutycycle_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.817    -0.746    PWM/Reader/clock_100mhz
    SLICE_X21Y26         FDSE                                         r  PWM/Reader/channel_8_dutycycle_counter_reg[0]/C
                         clock pessimism              0.498    -0.248    
    SLICE_X21Y26         FDSE (Hold_fdse_C_CE)       -0.039    -0.287    PWM/Reader/channel_8_dutycycle_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 PWM/Reader/channel_8_stage_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Reader/channel_8_dutycycle_counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_System_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.985%)  route 0.317ns (63.015%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.550    -0.510    PWM/Reader/clock_100mhz
    SLICE_X22Y26         FDRE                                         r  PWM/Reader/channel_8_stage_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.369 r  PWM/Reader/channel_8_stage_1_reg/Q
                         net (fo=4, routed)           0.185    -0.184    PWM/Reader/channel_8_stage_1
    SLICE_X22Y26         LUT2 (Prop_lut2_I0_O)        0.045    -0.139 r  PWM/Reader/channel_8_dutycycle_counter[0]_i_2/O
                         net (fo=18, routed)          0.132    -0.007    PWM/Reader/channel_8_dutycycle_counter[0]_i_2_n_0
    SLICE_X21Y26         FDRE                                         r  PWM/Reader/channel_8_dutycycle_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.817    -0.746    PWM/Reader/clock_100mhz
    SLICE_X21Y26         FDRE                                         r  PWM/Reader/channel_8_dutycycle_counter_reg[1]/C
                         clock pessimism              0.498    -0.248    
    SLICE_X21Y26         FDRE (Hold_fdre_C_CE)       -0.039    -0.287    PWM/Reader/channel_8_dutycycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_System_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   System/System_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X42Y39     PWM/Reader/channel_1_dutycycle_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y41     PWM/Reader/channel_1_dutycycle_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y41     PWM/Reader/channel_1_dutycycle_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y42     PWM/Reader/channel_1_dutycycle_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y42     PWM/Reader/channel_1_dutycycle_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y42     PWM/Reader/channel_1_dutycycle_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y42     PWM/Reader/channel_1_dutycycle_counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y43     PWM/Reader/channel_1_dutycycle_counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y42     PWM/Reader/channel_6_dutycycle_o_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y31     PWM/Reader/channel_8_dutycycle_o_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y31     PWM/Reader/channel_5_dutycycle_counter_reg[15]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X37Y26     PWM/Reader/channel_7_dutycycle_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y29     PWM/Reader/channel_7_dutycycle_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y29     PWM/Reader/channel_7_dutycycle_counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y29     PWM/Reader/channel_7_dutycycle_counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y29     PWM/Reader/channel_7_dutycycle_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y26     PWM/Reader/channel_8_stage_1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X22Y26     PWM/Reader/channel_8_stage_2_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y41     PWM/Reader/channel_1_dutycycle_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y41     PWM/Reader/channel_1_dutycycle_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y42     PWM/Reader/channel_1_dutycycle_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y42     PWM/Reader/channel_1_dutycycle_counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y42     PWM/Reader/channel_1_dutycycle_counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y42     PWM/Reader/channel_1_dutycycle_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y43     PWM/Reader/channel_1_dutycycle_counter_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y43     PWM/Reader/channel_1_dutycycle_counter_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y37     PWM/Reader/channel_2_stage_1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y37     PWM/Reader/channel_2_stage_2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_System_clk_wiz_0_0
  To Clock:  clkfbout_System_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_System_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   System/System_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_System_clk_wiz_0_0
  To Clock:  clk_out1_System_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.615ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.332ns  (required time - arrival time)
  Source:                 PWM/Writer/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Writer/clock_counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@10.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 0.642ns (30.089%)  route 1.492ns (69.911%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 8.673 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.677    -0.681    PWM/Writer/clock_100mhz
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDCE (Prop_fdce_C_Q)         0.518    -0.163 f  PWM/Writer/clock_counter_reg[3]/Q
                         net (fo=4, routed)           0.901     0.738    PWM/Writer/clock_counter_reg__0[3]
    SLICE_X20Y47         LUT5 (Prop_lut5_I3_O)        0.124     0.862 f  PWM/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.591     1.452    PWM/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X19Y47         FDCE                                         f  PWM/Writer/clock_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000    10.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.504     8.673    PWM/Writer/clock_100mhz
    SLICE_X19Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[0]/C
                         clock pessimism              0.588     9.261    
                         clock uncertainty           -0.072     9.189    
    SLICE_X19Y47         FDCE (Recov_fdce_C_CLR)     -0.405     8.784    PWM/Writer/clock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          8.784    
                         arrival time                          -1.452    
  -------------------------------------------------------------------
                         slack                                  7.332    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 PWM/Writer/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Writer/clock_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@10.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.642ns (30.801%)  route 1.442ns (69.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 8.672 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.677    -0.681    PWM/Writer/clock_100mhz
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDCE (Prop_fdce_C_Q)         0.518    -0.163 f  PWM/Writer/clock_counter_reg[3]/Q
                         net (fo=4, routed)           0.901     0.738    PWM/Writer/clock_counter_reg__0[3]
    SLICE_X20Y47         LUT5 (Prop_lut5_I3_O)        0.124     0.862 f  PWM/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.541     1.403    PWM/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X20Y47         FDCE                                         f  PWM/Writer/clock_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000    10.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.503     8.672    PWM/Writer/clock_100mhz
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[2]/C
                         clock pessimism              0.647     9.319    
                         clock uncertainty           -0.072     9.247    
    SLICE_X20Y47         FDCE (Recov_fdce_C_CLR)     -0.361     8.886    PWM/Writer/clock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.886    
                         arrival time                          -1.403    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 PWM/Writer/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Writer/clock_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@10.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.642ns (30.801%)  route 1.442ns (69.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 8.672 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.677    -0.681    PWM/Writer/clock_100mhz
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDCE (Prop_fdce_C_Q)         0.518    -0.163 f  PWM/Writer/clock_counter_reg[3]/Q
                         net (fo=4, routed)           0.901     0.738    PWM/Writer/clock_counter_reg__0[3]
    SLICE_X20Y47         LUT5 (Prop_lut5_I3_O)        0.124     0.862 f  PWM/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.541     1.403    PWM/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X20Y47         FDCE                                         f  PWM/Writer/clock_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000    10.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.503     8.672    PWM/Writer/clock_100mhz
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[4]/C
                         clock pessimism              0.647     9.319    
                         clock uncertainty           -0.072     9.247    
    SLICE_X20Y47         FDCE (Recov_fdce_C_CLR)     -0.361     8.886    PWM/Writer/clock_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.886    
                         arrival time                          -1.403    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.525ns  (required time - arrival time)
  Source:                 PWM/Writer/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Writer/clock_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@10.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.642ns (30.801%)  route 1.442ns (69.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 8.672 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.677    -0.681    PWM/Writer/clock_100mhz
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDCE (Prop_fdce_C_Q)         0.518    -0.163 f  PWM/Writer/clock_counter_reg[3]/Q
                         net (fo=4, routed)           0.901     0.738    PWM/Writer/clock_counter_reg__0[3]
    SLICE_X20Y47         LUT5 (Prop_lut5_I3_O)        0.124     0.862 f  PWM/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.541     1.403    PWM/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X20Y47         FDCE                                         f  PWM/Writer/clock_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000    10.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.503     8.672    PWM/Writer/clock_100mhz
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[1]/C
                         clock pessimism              0.647     9.319    
                         clock uncertainty           -0.072     9.247    
    SLICE_X20Y47         FDCE (Recov_fdce_C_CLR)     -0.319     8.928    PWM/Writer/clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -1.403    
  -------------------------------------------------------------------
                         slack                                  7.525    

Slack (MET) :             7.525ns  (required time - arrival time)
  Source:                 PWM/Writer/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Writer/clock_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@10.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.642ns (30.801%)  route 1.442ns (69.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 8.672 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.677    -0.681    PWM/Writer/clock_100mhz
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDCE (Prop_fdce_C_Q)         0.518    -0.163 f  PWM/Writer/clock_counter_reg[3]/Q
                         net (fo=4, routed)           0.901     0.738    PWM/Writer/clock_counter_reg__0[3]
    SLICE_X20Y47         LUT5 (Prop_lut5_I3_O)        0.124     0.862 f  PWM/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.541     1.403    PWM/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X20Y47         FDCE                                         f  PWM/Writer/clock_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000    10.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.503     8.672    PWM/Writer/clock_100mhz
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[3]/C
                         clock pessimism              0.647     9.319    
                         clock uncertainty           -0.072     9.247    
    SLICE_X20Y47         FDCE (Recov_fdce_C_CLR)     -0.319     8.928    PWM/Writer/clock_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -1.403    
  -------------------------------------------------------------------
                         slack                                  7.525    

Slack (MET) :             7.525ns  (required time - arrival time)
  Source:                 PWM/Writer/clock_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Writer/clock_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_System_clk_wiz_0_0 rise@10.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.084ns  (logic 0.642ns (30.801%)  route 1.442ns (69.199%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 8.672 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.647ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.677    -0.681    PWM/Writer/clock_100mhz
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDCE (Prop_fdce_C_Q)         0.518    -0.163 f  PWM/Writer/clock_counter_reg[3]/Q
                         net (fo=4, routed)           0.901     0.738    PWM/Writer/clock_counter_reg__0[3]
    SLICE_X20Y47         LUT5 (Prop_lut5_I3_O)        0.124     0.862 f  PWM/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.541     1.403    PWM/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X20Y47         FDCE                                         f  PWM/Writer/clock_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000    10.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    11.421 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.583    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.478 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.077    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.168 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         1.503     8.672    PWM/Writer/clock_100mhz
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[5]/C
                         clock pessimism              0.647     9.319    
                         clock uncertainty           -0.072     9.247    
    SLICE_X20Y47         FDCE (Recov_fdce_C_CLR)     -0.319     8.928    PWM/Writer/clock_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.928    
                         arrival time                          -1.403    
  -------------------------------------------------------------------
                         slack                                  7.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 PWM/Writer/clock_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Writer/clock_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.247ns (45.100%)  route 0.301ns (54.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.563    -0.497    PWM/Writer/clock_100mhz
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDCE (Prop_fdce_C_Q)         0.148    -0.349 f  PWM/Writer/clock_counter_reg[4]/Q
                         net (fo=3, routed)           0.113    -0.236    PWM/Writer/clock_counter_reg__0[4]
    SLICE_X20Y47         LUT5 (Prop_lut5_I0_O)        0.099    -0.137 f  PWM/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.187     0.050    PWM/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X20Y47         FDCE                                         f  PWM/Writer/clock_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.833    -0.730    PWM/Writer/clock_100mhz
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[1]/C
                         clock pessimism              0.232    -0.497    
    SLICE_X20Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.564    PWM/Writer/clock_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 PWM/Writer/clock_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Writer/clock_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.247ns (45.100%)  route 0.301ns (54.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.563    -0.497    PWM/Writer/clock_100mhz
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDCE (Prop_fdce_C_Q)         0.148    -0.349 f  PWM/Writer/clock_counter_reg[4]/Q
                         net (fo=3, routed)           0.113    -0.236    PWM/Writer/clock_counter_reg__0[4]
    SLICE_X20Y47         LUT5 (Prop_lut5_I0_O)        0.099    -0.137 f  PWM/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.187     0.050    PWM/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X20Y47         FDCE                                         f  PWM/Writer/clock_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.833    -0.730    PWM/Writer/clock_100mhz
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[2]/C
                         clock pessimism              0.232    -0.497    
    SLICE_X20Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.564    PWM/Writer/clock_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 PWM/Writer/clock_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Writer/clock_counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.247ns (45.100%)  route 0.301ns (54.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.563    -0.497    PWM/Writer/clock_100mhz
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDCE (Prop_fdce_C_Q)         0.148    -0.349 f  PWM/Writer/clock_counter_reg[4]/Q
                         net (fo=3, routed)           0.113    -0.236    PWM/Writer/clock_counter_reg__0[4]
    SLICE_X20Y47         LUT5 (Prop_lut5_I0_O)        0.099    -0.137 f  PWM/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.187     0.050    PWM/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X20Y47         FDCE                                         f  PWM/Writer/clock_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.833    -0.730    PWM/Writer/clock_100mhz
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[3]/C
                         clock pessimism              0.232    -0.497    
    SLICE_X20Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.564    PWM/Writer/clock_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 PWM/Writer/clock_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Writer/clock_counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.247ns (45.100%)  route 0.301ns (54.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.563    -0.497    PWM/Writer/clock_100mhz
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDCE (Prop_fdce_C_Q)         0.148    -0.349 f  PWM/Writer/clock_counter_reg[4]/Q
                         net (fo=3, routed)           0.113    -0.236    PWM/Writer/clock_counter_reg__0[4]
    SLICE_X20Y47         LUT5 (Prop_lut5_I0_O)        0.099    -0.137 f  PWM/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.187     0.050    PWM/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X20Y47         FDCE                                         f  PWM/Writer/clock_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.833    -0.730    PWM/Writer/clock_100mhz
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[4]/C
                         clock pessimism              0.232    -0.497    
    SLICE_X20Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.564    PWM/Writer/clock_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 PWM/Writer/clock_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Writer/clock_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.247ns (45.100%)  route 0.301ns (54.900%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.563    -0.497    PWM/Writer/clock_100mhz
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDCE (Prop_fdce_C_Q)         0.148    -0.349 f  PWM/Writer/clock_counter_reg[4]/Q
                         net (fo=3, routed)           0.113    -0.236    PWM/Writer/clock_counter_reg__0[4]
    SLICE_X20Y47         LUT5 (Prop_lut5_I0_O)        0.099    -0.137 f  PWM/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.187     0.050    PWM/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X20Y47         FDCE                                         f  PWM/Writer/clock_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.833    -0.730    PWM/Writer/clock_100mhz
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[5]/C
                         clock pessimism              0.232    -0.497    
    SLICE_X20Y47         FDCE (Remov_fdce_C_CLR)     -0.067    -0.564    PWM/Writer/clock_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.564    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 PWM/Writer/clock_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM/Writer/clock_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_System_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_System_clk_wiz_0_0 rise@0.000ns - clk_out1_System_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.247ns (42.078%)  route 0.340ns (57.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.563    -0.497    PWM/Writer/clock_100mhz
    SLICE_X20Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y47         FDCE (Prop_fdce_C_Q)         0.148    -0.349 f  PWM/Writer/clock_counter_reg[4]/Q
                         net (fo=3, routed)           0.113    -0.236    PWM/Writer/clock_counter_reg__0[4]
    SLICE_X20Y47         LUT5 (Prop_lut5_I0_O)        0.099    -0.137 f  PWM/Writer/clock_counter0_inferred__0/i_/O
                         net (fo=7, routed)           0.227     0.090    PWM/Writer/clock_counter0_inferred__0/i__n_0
    SLICE_X19Y47         FDCE                                         f  PWM/Writer/clock_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_System_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_125mhz (IN)
                         net (fo=0)                   0.000     0.000    System/System_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  System/System_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    System/System_i/clk_wiz_0/inst/clk_in1_System_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  System/System_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    System/System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  System/System_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=266, routed)         0.834    -0.729    PWM/Writer/clock_100mhz
    SLICE_X19Y47         FDCE                                         r  PWM/Writer/clock_counter_reg[0]/C
                         clock pessimism              0.269    -0.459    
    SLICE_X19Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.551    PWM/Writer/clock_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           0.090    
  -------------------------------------------------------------------
                         slack                                  0.641    





