[2021-09-09 09:53:39,167]mapper_test.py:79:[INFO]: run case "square"
[2021-09-09 09:53:39,167]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:54:43,649]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; ".

Peak memory: 25825280 bytes

[2021-09-09 09:54:43,650]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:54:44,411]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.07 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.06 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.06 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.06 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.11 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.11 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.48 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38252544 bytes

[2021-09-09 09:54:44,444]mapper_test.py:156:[INFO]: area: 5563 level: 83
[2021-09-09 09:54:44,444]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:54:46,884]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :11037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :11037
score:100
	Report mapping result:
		klut_size()     :11103
		klut.num_gates():11037
		max delay       :83
		max area        :11037
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1244
		LUT fanins:3	 numbers :95
		LUT fanins:4	 numbers :9698
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 71598080 bytes

[2021-09-09 09:54:46,884]mapper_test.py:220:[INFO]: area: 11037 level: 83
[2021-09-09 11:49:19,354]mapper_test.py:79:[INFO]: run case "square"
[2021-09-09 11:49:19,354]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:50:21,865]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; ".

Peak memory: 26099712 bytes

[2021-09-09 11:50:21,865]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:50:22,574]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.06 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.06 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.06 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.06 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.47 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38400000 bytes

[2021-09-09 11:50:22,605]mapper_test.py:156:[INFO]: area: 5563 level: 83
[2021-09-09 11:50:22,606]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:50:38,405]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:164
	current map manager:
		current min nodes:16757
		current min depth:164
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :11037
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:56
area :13150
score:100
	Report mapping result:
		klut_size()     :13189
		klut.num_gates():13123
		max delay       :56
		max area        :13150
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1323
		LUT fanins:3	 numbers :106
		LUT fanins:4	 numbers :11694
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 223125504 bytes

[2021-09-09 11:50:38,406]mapper_test.py:220:[INFO]: area: 13123 level: 56
[2021-09-09 13:19:34,844]mapper_test.py:79:[INFO]: run case "square"
[2021-09-09 13:19:34,845]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:20:36,426]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; ".

Peak memory: 25849856 bytes

[2021-09-09 13:20:36,426]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:20:37,133]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.06 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.06 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.06 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.06 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.47 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38408192 bytes

[2021-09-09 13:20:37,165]mapper_test.py:156:[INFO]: area: 5563 level: 83
[2021-09-09 13:20:37,165]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:20:51,894]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:164
	current map manager:
		current min nodes:16757
		current min depth:164
process set_nodes_refs()
process derive_final_mapping()
delay:87
area :9957
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:60
area :11937
score:100
	Report mapping result:
		klut_size()     :11982
		klut.num_gates():11916
		max delay       :60
		max area        :11937
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1165
		LUT fanins:3	 numbers :173
		LUT fanins:4	 numbers :10578
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 222969856 bytes

[2021-09-09 13:20:51,895]mapper_test.py:220:[INFO]: area: 11916 level: 60
[2021-09-09 15:02:48,183]mapper_test.py:79:[INFO]: run case "square"
[2021-09-09 15:02:48,183]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:02:48,183]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:02:48,962]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.06 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.06 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.06 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.06 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.11 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.11 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.52 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38555648 bytes

[2021-09-09 15:02:48,996]mapper_test.py:156:[INFO]: area: 5563 level: 83
[2021-09-09 15:02:48,996]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:03:05,772]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:164
	current map manager:
		current min nodes:16757
		current min depth:164
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8049
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:56
area :8650
score:100
	Report mapping result:
		klut_size()     :8690
		klut.num_gates():8624
		max delay       :56
		max area        :8650
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2015
		LUT fanins:3	 numbers :2533
		LUT fanins:4	 numbers :4076
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 222908416 bytes

[2021-09-09 15:03:05,773]mapper_test.py:220:[INFO]: area: 8624 level: 56
[2021-09-09 15:31:52,995]mapper_test.py:79:[INFO]: run case "square"
[2021-09-09 15:31:52,995]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:31:52,996]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:31:53,809]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.07 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.06 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.06 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.06 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.11 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.11 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.52 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38539264 bytes

[2021-09-09 15:31:53,844]mapper_test.py:156:[INFO]: area: 5563 level: 83
[2021-09-09 15:31:53,844]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:32:10,422]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:164
	current map manager:
		current min nodes:16757
		current min depth:164
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8049
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:56
area :8650
score:100
	Report mapping result:
		klut_size()     :8690
		klut.num_gates():8624
		max delay       :56
		max area        :8650
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2015
		LUT fanins:3	 numbers :2533
		LUT fanins:4	 numbers :4076
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 222978048 bytes

[2021-09-09 15:32:10,423]mapper_test.py:220:[INFO]: area: 8624 level: 56
[2021-09-09 16:09:55,251]mapper_test.py:79:[INFO]: run case "square"
[2021-09-09 16:09:55,252]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:09:55,252]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:09:56,034]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.06 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.06 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.06 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.06 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.11 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.12 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.52 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38440960 bytes

[2021-09-09 16:09:56,066]mapper_test.py:156:[INFO]: area: 5563 level: 83
[2021-09-09 16:09:56,066]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:10:12,985]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:164
	current map manager:
		current min nodes:16757
		current min depth:164
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8109
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:56
area :8666
score:100
	Report mapping result:
		klut_size()     :8705
		klut.num_gates():8639
		max delay       :56
		max area        :8666
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2036
		LUT fanins:3	 numbers :2532
		LUT fanins:4	 numbers :4071
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 222908416 bytes

[2021-09-09 16:10:12,985]mapper_test.py:220:[INFO]: area: 8639 level: 56
[2021-09-09 16:44:37,576]mapper_test.py:79:[INFO]: run case "square"
[2021-09-09 16:44:37,577]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:44:37,577]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:44:38,337]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.06 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.06 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.06 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.06 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.11 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.11 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.50 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38461440 bytes

[2021-09-09 16:44:38,367]mapper_test.py:156:[INFO]: area: 5563 level: 83
[2021-09-09 16:44:38,367]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:44:55,341]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:164
	current map manager:
		current min nodes:16757
		current min depth:164
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8135
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:56
area :8672
score:100
	Report mapping result:
		klut_size()     :8711
		klut.num_gates():8645
		max delay       :56
		max area        :8672
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2042
		LUT fanins:3	 numbers :2532
		LUT fanins:4	 numbers :4071
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 223027200 bytes

[2021-09-09 16:44:55,342]mapper_test.py:220:[INFO]: area: 8645 level: 56
[2021-09-09 17:21:01,555]mapper_test.py:79:[INFO]: run case "square"
[2021-09-09 17:21:01,555]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:21:01,556]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:21:02,336]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.06 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.06 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.06 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.06 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.11 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.12 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.52 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38346752 bytes

[2021-09-09 17:21:02,373]mapper_test.py:156:[INFO]: area: 5563 level: 83
[2021-09-09 17:21:02,373]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:21:18,723]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:164
	current map manager:
		current min nodes:16757
		current min depth:164
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8038
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:56
area :8680
score:100
	Report mapping result:
		klut_size()     :8719
		klut.num_gates():8653
		max delay       :56
		max area        :8680
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2017
		LUT fanins:3	 numbers :2531
		LUT fanins:4	 numbers :4105
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 223051776 bytes

[2021-09-09 17:21:18,724]mapper_test.py:220:[INFO]: area: 8653 level: 56
[2021-09-13 23:26:52,804]mapper_test.py:79:[INFO]: run case "square"
[2021-09-13 23:26:52,804]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:26:52,805]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:26:53,504]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.06 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.06 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.06 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.06 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.46 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38494208 bytes

[2021-09-13 23:26:53,539]mapper_test.py:156:[INFO]: area: 5563 level: 83
[2021-09-13 23:26:53,539]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:27:05,227]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:92
	current map manager:
		current min nodes:16757
		current min depth:92
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8038
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:32
area :8696
score:100
	Report mapping result:
		klut_size()     :8687
		klut.num_gates():8621
		max delay       :32
		max area        :8696
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2054
		LUT fanins:3	 numbers :2666
		LUT fanins:4	 numbers :3901
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 142712832 bytes

[2021-09-13 23:27:05,228]mapper_test.py:220:[INFO]: area: 8621 level: 32
[2021-09-13 23:41:44,251]mapper_test.py:79:[INFO]: run case "square"
[2021-09-13 23:41:44,252]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:44,252]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:44,943]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.06 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.06 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.06 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.45 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38084608 bytes

[2021-09-13 23:41:44,976]mapper_test.py:156:[INFO]: area: 5563 level: 83
[2021-09-13 23:41:44,976]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:46,795]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8038
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8038
score:100
	Report mapping result:
		klut_size()     :8104
		klut.num_gates():8038
		max delay       :83
		max area        :8038
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1962
		LUT fanins:3	 numbers :2136
		LUT fanins:4	 numbers :3940
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 69427200 bytes

[2021-09-13 23:41:46,796]mapper_test.py:220:[INFO]: area: 8038 level: 83
[2021-09-14 08:56:23,276]mapper_test.py:79:[INFO]: run case "square"
[2021-09-14 08:56:23,276]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:56:23,277]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:56:24,017]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.07 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.06 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.06 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.06 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.47 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38141952 bytes

[2021-09-14 08:56:24,050]mapper_test.py:156:[INFO]: area: 5563 level: 83
[2021-09-14 08:56:24,050]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:56:38,304]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:164
	current map manager:
		current min nodes:16757
		current min depth:164
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8038
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:56
area :8680
score:100
	Report mapping result:
		klut_size()     :8719
		klut.num_gates():8653
		max delay       :56
		max area        :8680
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2017
		LUT fanins:3	 numbers :2531
		LUT fanins:4	 numbers :4105
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 223084544 bytes

[2021-09-14 08:56:38,305]mapper_test.py:220:[INFO]: area: 8653 level: 56
[2021-09-14 09:20:42,374]mapper_test.py:79:[INFO]: run case "square"
[2021-09-14 09:20:42,374]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:20:42,374]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:20:43,113]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.06 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.06 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.06 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.46 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38420480 bytes

[2021-09-14 09:20:43,147]mapper_test.py:156:[INFO]: area: 5563 level: 83
[2021-09-14 09:20:43,148]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:20:44,985]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8038
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8038
score:100
	Report mapping result:
		klut_size()     :8104
		klut.num_gates():8038
		max delay       :83
		max area        :8038
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1962
		LUT fanins:3	 numbers :2136
		LUT fanins:4	 numbers :3940
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 70586368 bytes

[2021-09-14 09:20:44,986]mapper_test.py:220:[INFO]: area: 8038 level: 83
[2021-09-15 15:30:31,725]mapper_test.py:79:[INFO]: run case "square"
[2021-09-15 15:30:31,726]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:30:31,726]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:30:32,363]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38117376 bytes

[2021-09-15 15:30:32,399]mapper_test.py:156:[INFO]: area: 5563 level: 83
[2021-09-15 15:30:32,399]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:30:42,023]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:130
	current map manager:
		current min nodes:16757
		current min depth:130
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8038
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:44
area :8601
score:100
	Report mapping result:
		klut_size()     :8659
		klut.num_gates():8593
		max delay       :44
		max area        :8601
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1968
		LUT fanins:3	 numbers :2534
		LUT fanins:4	 numbers :4091
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 158625792 bytes

[2021-09-15 15:30:42,024]mapper_test.py:220:[INFO]: area: 8593 level: 44
[2021-09-15 15:54:08,632]mapper_test.py:79:[INFO]: run case "square"
[2021-09-15 15:54:08,632]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:08,632]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:09,258]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38068224 bytes

[2021-09-15 15:54:09,290]mapper_test.py:156:[INFO]: area: 5563 level: 83
[2021-09-15 15:54:09,290]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:10,921]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8038
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8038
score:100
	Report mapping result:
		klut_size()     :8104
		klut.num_gates():8038
		max delay       :83
		max area        :8038
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1962
		LUT fanins:3	 numbers :2136
		LUT fanins:4	 numbers :3940
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 26365952 bytes

[2021-09-15 15:54:10,921]mapper_test.py:220:[INFO]: area: 8038 level: 83
[2021-09-18 14:01:00,640]mapper_test.py:79:[INFO]: run case "square"
[2021-09-18 14:01:00,640]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:01:00,641]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:01:01,330]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.06 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.43 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38133760 bytes

[2021-09-18 14:01:01,362]mapper_test.py:156:[INFO]: area: 5563 level: 83
[2021-09-18 14:01:01,362]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:01:12,101]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:163
	current map manager:
		current min nodes:16757
		current min depth:163
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8038
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :8700
score:100
	Report mapping result:
		klut_size()     :8742
		klut.num_gates():8676
		max delay       :55
		max area        :8700
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2034
		LUT fanins:3	 numbers :2526
		LUT fanins:4	 numbers :4116
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 130449408 bytes

[2021-09-18 14:01:12,102]mapper_test.py:220:[INFO]: area: 8676 level: 55
[2021-09-18 16:25:39,197]mapper_test.py:79:[INFO]: run case "square"
[2021-09-18 16:25:39,198]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:25:39,198]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:25:39,833]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.42 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38014976 bytes

[2021-09-18 16:25:39,865]mapper_test.py:156:[INFO]: area: 5563 level: 83
[2021-09-18 16:25:39,865]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:25:49,189]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:163
	current map manager:
		current min nodes:16757
		current min depth:163
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8038
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:55
area :8619
score:100
	Report mapping result:
		klut_size()     :8662
		klut.num_gates():8596
		max delay       :55
		max area        :8619
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1991
		LUT fanins:3	 numbers :2507
		LUT fanins:4	 numbers :4098
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 97775616 bytes

[2021-09-18 16:25:49,189]mapper_test.py:220:[INFO]: area: 8596 level: 55
[2021-09-22 08:57:15,813]mapper_test.py:79:[INFO]: run case "square"
[2021-09-22 08:57:15,814]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:57:15,814]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:57:16,452]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.42 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38141952 bytes

[2021-09-22 08:57:16,486]mapper_test.py:156:[INFO]: area: 5563 level: 83
[2021-09-22 08:57:16,487]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:57:21,952]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:168
	Report mapping result:
		klut_size()     :8129
		klut.num_gates():8063
		max delay       :58
		max area        :8070
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1948
		LUT fanins:3	 numbers :2484
		LUT fanins:4	 numbers :3631
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 74031104 bytes

[2021-09-22 08:57:21,953]mapper_test.py:220:[INFO]: area: 8063 level: 58
[2021-09-22 11:24:23,459]mapper_test.py:79:[INFO]: run case "square"
[2021-09-22 11:24:23,459]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:24:23,459]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:24:24,107]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.42 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38191104 bytes

[2021-09-22 11:24:24,142]mapper_test.py:156:[INFO]: area: 5563 level: 83
[2021-09-22 11:24:24,142]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:24:33,398]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:108
	current map manager:
		current min nodes:16757
		current min depth:108
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8119
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:38
area :8665
score:100
	Report mapping result:
		klut_size()     :8722
		klut.num_gates():8656
		max delay       :38
		max area        :8665
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1984
		LUT fanins:3	 numbers :2587
		LUT fanins:4	 numbers :4085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 79675392 bytes

[2021-09-22 11:24:33,399]mapper_test.py:220:[INFO]: area: 8656 level: 38
[2021-09-23 16:43:08,723]mapper_test.py:79:[INFO]: run case "square"
[2021-09-23 16:43:08,723]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:43:08,723]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:43:09,358]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38252544 bytes

[2021-09-23 16:43:09,392]mapper_test.py:156:[INFO]: area: 5563 level: 83
[2021-09-23 16:43:09,392]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:43:19,722]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
balancing!
	current map manager:
		current min nodes:16757
		current min depth:168
rewriting!
	current map manager:
		current min nodes:16757
		current min depth:168
balancing!
	current map manager:
		current min nodes:16757
		current min depth:108
rewriting!
	current map manager:
		current min nodes:16757
		current min depth:108
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8119
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:38
area :8665
score:100
	Report mapping result:
		klut_size()     :8722
		klut.num_gates():8656
		max delay       :38
		max area        :8665
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1984
		LUT fanins:3	 numbers :2587
		LUT fanins:4	 numbers :4085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 74608640 bytes

[2021-09-23 16:43:19,723]mapper_test.py:220:[INFO]: area: 8656 level: 38
[2021-09-23 17:06:23,627]mapper_test.py:79:[INFO]: run case "square"
[2021-09-23 17:06:23,628]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:06:23,628]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:06:24,336]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.06 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.44 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 37933056 bytes

[2021-09-23 17:06:24,371]mapper_test.py:156:[INFO]: area: 5563 level: 83
[2021-09-23 17:06:24,371]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:06:33,788]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
balancing!
	current map manager:
		current min nodes:16757
		current min depth:168
rewriting!
	current map manager:
		current min nodes:16757
		current min depth:168
balancing!
	current map manager:
		current min nodes:16757
		current min depth:108
rewriting!
	current map manager:
		current min nodes:16757
		current min depth:108
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8119
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:38
area :8665
score:100
	Report mapping result:
		klut_size()     :8722
		klut.num_gates():8656
		max delay       :38
		max area        :8665
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1984
		LUT fanins:3	 numbers :2587
		LUT fanins:4	 numbers :4085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 79691776 bytes

[2021-09-23 17:06:33,789]mapper_test.py:220:[INFO]: area: 8656 level: 38
[2021-09-23 18:07:46,881]mapper_test.py:79:[INFO]: run case "square"
[2021-09-23 18:07:46,881]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:07:46,881]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:07:47,525]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.43 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38305792 bytes

[2021-09-23 18:07:47,560]mapper_test.py:156:[INFO]: area: 5563 level: 83
[2021-09-23 18:07:47,560]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:07:57,873]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
balancing!
	current map manager:
		current min nodes:16757
		current min depth:168
rewriting!
	current map manager:
		current min nodes:16757
		current min depth:168
balancing!
	current map manager:
		current min nodes:16757
		current min depth:108
rewriting!
	current map manager:
		current min nodes:16757
		current min depth:108
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8119
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:38
area :8665
score:100
	Report mapping result:
		klut_size()     :8722
		klut.num_gates():8656
		max delay       :38
		max area        :8665
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1984
		LUT fanins:3	 numbers :2587
		LUT fanins:4	 numbers :4085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 74756096 bytes

[2021-09-23 18:07:57,874]mapper_test.py:220:[INFO]: area: 8656 level: 38
[2021-09-27 16:34:56,860]mapper_test.py:79:[INFO]: run case "square"
[2021-09-27 16:34:56,861]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:34:56,861]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:34:57,593]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.07 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.11 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.45 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38195200 bytes

[2021-09-27 16:34:57,623]mapper_test.py:156:[INFO]: area: 5563 level: 83
[2021-09-27 16:34:57,623]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:35:07,539]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
balancing!
	current map manager:
		current min nodes:16757
		current min depth:168
rewriting!
	current map manager:
		current min nodes:16757
		current min depth:168
balancing!
	current map manager:
		current min nodes:16757
		current min depth:108
rewriting!
	current map manager:
		current min nodes:16757
		current min depth:108
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8119
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:38
area :8665
score:100
	Report mapping result:
		klut_size()     :8722
		klut.num_gates():8656
		max delay       :38
		max area        :8665
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1984
		LUT fanins:3	 numbers :2587
		LUT fanins:4	 numbers :4085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 74452992 bytes

[2021-09-27 16:35:07,539]mapper_test.py:220:[INFO]: area: 8656 level: 38
[2021-09-27 17:41:43,327]mapper_test.py:79:[INFO]: run case "square"
[2021-09-27 17:41:43,327]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:41:43,327]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:41:43,955]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 37994496 bytes

[2021-09-27 17:41:43,988]mapper_test.py:156:[INFO]: area: 5563 level: 83
[2021-09-27 17:41:43,988]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:41:53,782]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
balancing!
	current map manager:
		current min nodes:16757
		current min depth:168
rewriting!
	current map manager:
		current min nodes:16757
		current min depth:168
balancing!
	current map manager:
		current min nodes:16757
		current min depth:107
rewriting!
	current map manager:
		current min nodes:16757
		current min depth:107
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8118
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:37
area :8686
score:100
	Report mapping result:
		klut_size()     :8744
		klut.num_gates():8678
		max delay       :37
		max area        :8686
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1998
		LUT fanins:3	 numbers :2585
		LUT fanins:4	 numbers :4095
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 74465280 bytes

[2021-09-27 17:41:53,782]mapper_test.py:220:[INFO]: area: 8678 level: 37
[2021-09-28 02:07:58,953]mapper_test.py:79:[INFO]: run case "square"
[2021-09-28 02:07:58,953]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:07:58,953]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:07:59,589]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38014976 bytes

[2021-09-28 02:07:59,626]mapper_test.py:156:[INFO]: area: 5563 level: 83
[2021-09-28 02:07:59,626]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:08:09,575]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:108
	current map manager:
		current min nodes:16757
		current min depth:108
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8119
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:38
area :8665
score:100
	Report mapping result:
		klut_size()     :8722
		klut.num_gates():8656
		max delay       :38
		max area        :8665
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1984
		LUT fanins:3	 numbers :2587
		LUT fanins:4	 numbers :4085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 75411456 bytes

[2021-09-28 02:08:09,575]mapper_test.py:220:[INFO]: area: 8656 level: 38
[2021-09-28 16:47:32,096]mapper_test.py:79:[INFO]: run case "square"
[2021-09-28 16:47:32,097]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:47:32,097]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:47:32,740]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.42 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38129664 bytes

[2021-09-28 16:47:32,774]mapper_test.py:156:[INFO]: area: 5563 level: 83
[2021-09-28 16:47:32,775]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:47:41,972]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:108
	current map manager:
		current min nodes:16757
		current min depth:108
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8119
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:38
area :8665
score:100
	Report mapping result:
		klut_size()     :8722
		klut.num_gates():8656
		max delay       :38
		max area        :8665
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1984
		LUT fanins:3	 numbers :2587
		LUT fanins:4	 numbers :4085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 79495168 bytes

[2021-09-28 16:47:41,973]mapper_test.py:220:[INFO]: area: 8656 level: 38
[2021-09-28 17:26:32,944]mapper_test.py:79:[INFO]: run case "square"
[2021-09-28 17:26:32,944]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:26:32,944]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:26:33,582]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.42 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38076416 bytes

[2021-09-28 17:26:33,616]mapper_test.py:156:[INFO]: area: 5563 level: 83
[2021-09-28 17:26:33,616]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:26:42,867]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:108
	current map manager:
		current min nodes:16757
		current min depth:108
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8119
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:38
area :8665
score:100
	Report mapping result:
		klut_size()     :8722
		klut.num_gates():8656
		max delay       :38
		max area        :8665
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1984
		LUT fanins:3	 numbers :2587
		LUT fanins:4	 numbers :4085
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 104779776 bytes

[2021-09-28 17:26:42,868]mapper_test.py:220:[INFO]: area: 8656 level: 38
[2021-10-09 10:41:13,055]mapper_test.py:79:[INFO]: run case "square"
[2021-10-09 10:41:13,055]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:41:13,056]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:41:13,683]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.41 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38150144 bytes

[2021-10-09 10:41:13,716]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-10-09 10:41:13,716]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:41:19,069]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:92
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8119
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:32
area :8668
score:100
	Report mapping result:
		klut_size()     :8726
		klut.num_gates():8660
		max delay       :32
		max area        :8668
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1986
		LUT fanins:3	 numbers :2605
		LUT fanins:4	 numbers :4069
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 36073472 bytes

[2021-10-09 10:41:19,070]mapper_test.py:224:[INFO]: area: 8660 level: 32
[2021-10-09 11:23:48,122]mapper_test.py:79:[INFO]: run case "square"
[2021-10-09 11:23:48,123]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:23:48,123]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:23:48,770]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.42 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38076416 bytes

[2021-10-09 11:23:48,803]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-10-09 11:23:48,803]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:23:54,098]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:92
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8119
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:32
area :8669
score:100
	Report mapping result:
		klut_size()     :8727
		klut.num_gates():8661
		max delay       :32
		max area        :8669
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1985
		LUT fanins:3	 numbers :2607
		LUT fanins:4	 numbers :4069
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 54448128 bytes

[2021-10-09 11:23:54,099]mapper_test.py:224:[INFO]: area: 8661 level: 32
[2021-10-09 16:31:36,766]mapper_test.py:79:[INFO]: run case "square"
[2021-10-09 16:31:36,768]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:31:36,768]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:31:37,426]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.43 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38060032 bytes

[2021-10-09 16:31:37,460]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-10-09 16:31:37,460]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:31:41,054]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:247
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8119
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8119
score:100
	Report mapping result:
		klut_size()     :8185
		klut.num_gates():8119
		max delay       :83
		max area        :8119
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2039
		LUT fanins:3	 numbers :2142
		LUT fanins:4	 numbers :3938
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 31268864 bytes

[2021-10-09 16:31:41,055]mapper_test.py:224:[INFO]: area: 8119 level: 83
[2021-10-09 16:48:45,140]mapper_test.py:79:[INFO]: run case "square"
[2021-10-09 16:48:45,141]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:48:45,141]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:48:45,784]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.42 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38203392 bytes

[2021-10-09 16:48:45,819]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-10-09 16:48:45,819]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:48:49,201]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:247
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8119
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8119
score:100
	Report mapping result:
		klut_size()     :8185
		klut.num_gates():8119
		max delay       :83
		max area        :8119
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2039
		LUT fanins:3	 numbers :2142
		LUT fanins:4	 numbers :3938
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 31350784 bytes

[2021-10-09 16:48:49,202]mapper_test.py:224:[INFO]: area: 8119 level: 83
[2021-10-12 10:57:41,436]mapper_test.py:79:[INFO]: run case "square"
[2021-10-12 10:57:41,437]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:57:41,438]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:57:42,112]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.44 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38256640 bytes

[2021-10-12 10:57:42,150]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-10-12 10:57:42,150]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:57:51,902]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:109
	current map manager:
		current min nodes:16757
		current min depth:109
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8119
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:38
area :8649
score:100
	Report mapping result:
		klut_size()     :8706
		klut.num_gates():8640
		max delay       :38
		max area        :8649
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1978
		LUT fanins:3	 numbers :2590
		LUT fanins:4	 numbers :4072
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 39403520 bytes

[2021-10-12 10:57:51,903]mapper_test.py:224:[INFO]: area: 8640 level: 38
[2021-10-12 11:17:57,736]mapper_test.py:79:[INFO]: run case "square"
[2021-10-12 11:17:57,737]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:17:57,737]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:17:58,406]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.44 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38277120 bytes

[2021-10-12 11:17:58,437]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-10-12 11:17:58,438]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:18:04,074]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:92
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8119
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:32
area :8668
score:100
	Report mapping result:
		klut_size()     :8726
		klut.num_gates():8660
		max delay       :32
		max area        :8668
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1986
		LUT fanins:3	 numbers :2605
		LUT fanins:4	 numbers :4069
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 35885056 bytes

[2021-10-12 11:18:04,075]mapper_test.py:224:[INFO]: area: 8660 level: 32
[2021-10-12 13:33:09,377]mapper_test.py:79:[INFO]: run case "square"
[2021-10-12 13:33:09,378]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:33:09,378]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:33:10,050]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.44 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38121472 bytes

[2021-10-12 13:33:10,073]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-10-12 13:33:10,073]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:33:19,837]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:109
	current map manager:
		current min nodes:16757
		current min depth:109
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8119
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:38
area :8649
score:100
	Report mapping result:
		klut_size()     :8706
		klut.num_gates():8640
		max delay       :38
		max area        :8649
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1978
		LUT fanins:3	 numbers :2590
		LUT fanins:4	 numbers :4072
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 39223296 bytes

[2021-10-12 13:33:19,838]mapper_test.py:224:[INFO]: area: 8640 level: 38
[2021-10-12 15:03:49,513]mapper_test.py:79:[INFO]: run case "square"
[2021-10-12 15:03:49,513]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:03:49,514]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:03:50,192]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.44 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38039552 bytes

[2021-10-12 15:03:50,226]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-10-12 15:03:50,226]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:04:00,022]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:109
	current map manager:
		current min nodes:16757
		current min depth:109
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8119
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:38
area :8649
score:100
	Report mapping result:
		klut_size()     :8706
		klut.num_gates():8640
		max delay       :38
		max area        :8649
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1978
		LUT fanins:3	 numbers :2590
		LUT fanins:4	 numbers :4072
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 38678528 bytes

[2021-10-12 15:04:00,023]mapper_test.py:224:[INFO]: area: 8640 level: 38
[2021-10-12 18:48:41,573]mapper_test.py:79:[INFO]: run case "square"
[2021-10-12 18:48:41,574]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:48:41,574]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:48:42,253]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.06 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.45 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 37928960 bytes

[2021-10-12 18:48:42,284]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-10-12 18:48:42,285]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:48:52,657]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:108
	current map manager:
		current min nodes:16757
		current min depth:108
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8119
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:38
area :8683
score:100
	Report mapping result:
		klut_size()     :8740
		klut.num_gates():8674
		max delay       :38
		max area        :8683
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1980
		LUT fanins:3	 numbers :2602
		LUT fanins:4	 numbers :4092
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 38285312 bytes

[2021-10-12 18:48:52,658]mapper_test.py:224:[INFO]: area: 8674 level: 38
[2021-10-18 11:42:10,173]mapper_test.py:79:[INFO]: run case "square"
[2021-10-18 11:42:10,174]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:42:10,174]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:42:10,907]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.07 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.45 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38359040 bytes

[2021-10-18 11:42:10,938]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-10-18 11:42:10,938]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:42:21,355]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:108
	current map manager:
		current min nodes:16757
		current min depth:108
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8119
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:38
area :8683
score:100
	Report mapping result:
		klut_size()     :8740
		klut.num_gates():8674
		max delay       :38
		max area        :8683
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1980
		LUT fanins:3	 numbers :2602
		LUT fanins:4	 numbers :4092
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 38457344 bytes

[2021-10-18 11:42:21,356]mapper_test.py:224:[INFO]: area: 8674 level: 38
[2021-10-18 12:03:49,202]mapper_test.py:79:[INFO]: run case "square"
[2021-10-18 12:03:49,202]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:49,203]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:49,871]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.44 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38051840 bytes

[2021-10-18 12:03:49,905]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-10-18 12:03:49,905]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:50,868]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8119
score:100
	Report mapping result:
		klut_size()     :8185
		klut.num_gates():8119
		max delay       :83
		max area        :8119
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2039
		LUT fanins:3	 numbers :2142
		LUT fanins:4	 numbers :3938
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 24555520 bytes

[2021-10-18 12:03:50,869]mapper_test.py:224:[INFO]: area: 8119 level: 83
[2021-10-19 14:11:46,350]mapper_test.py:79:[INFO]: run case "square"
[2021-10-19 14:11:46,350]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:46,350]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:47,018]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.43 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38395904 bytes

[2021-10-19 14:11:47,050]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-10-19 14:11:47,050]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:48,012]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8119
score:100
	Report mapping result:
		klut_size()     :8185
		klut.num_gates():8119
		max delay       :83
		max area        :8119
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2039
		LUT fanins:3	 numbers :2142
		LUT fanins:4	 numbers :3938
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 24707072 bytes

[2021-10-19 14:11:48,013]mapper_test.py:224:[INFO]: area: 8119 level: 83
[2021-10-22 13:32:57,308]mapper_test.py:79:[INFO]: run case "square"
[2021-10-22 13:32:57,308]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:32:57,308]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:32:58,019]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.07 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.45 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38277120 bytes

[2021-10-22 13:32:58,048]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-10-22 13:32:58,048]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:33:01,899]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8119
score:100
	Report mapping result:
		klut_size()     :8185
		klut.num_gates():8119
		max delay       :83
		max area        :8119
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2039
		LUT fanins:3	 numbers :2142
		LUT fanins:4	 numbers :3938
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 27582464 bytes

[2021-10-22 13:33:01,900]mapper_test.py:224:[INFO]: area: 8119 level: 83
[2021-10-22 13:53:50,405]mapper_test.py:79:[INFO]: run case "square"
[2021-10-22 13:53:50,405]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:53:50,406]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:53:51,066]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.43 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38273024 bytes

[2021-10-22 13:53:51,100]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-10-22 13:53:51,101]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:53:54,948]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8119
score:100
	Report mapping result:
		klut_size()     :8185
		klut.num_gates():8119
		max delay       :83
		max area        :8119
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2039
		LUT fanins:3	 numbers :2142
		LUT fanins:4	 numbers :3938
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 27648000 bytes

[2021-10-22 13:53:54,948]mapper_test.py:224:[INFO]: area: 8119 level: 83
[2021-10-22 14:02:07,090]mapper_test.py:79:[INFO]: run case "square"
[2021-10-22 14:02:07,090]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:07,090]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:07,760]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.43 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38125568 bytes

[2021-10-22 14:02:07,794]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-10-22 14:02:07,794]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:08,760]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8119
score:100
	Report mapping result:
		klut_size()     :8185
		klut.num_gates():8119
		max delay       :83
		max area        :8119
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2039
		LUT fanins:3	 numbers :2142
		LUT fanins:4	 numbers :3938
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 24793088 bytes

[2021-10-22 14:02:08,760]mapper_test.py:224:[INFO]: area: 8119 level: 83
[2021-10-22 14:05:28,095]mapper_test.py:79:[INFO]: run case "square"
[2021-10-22 14:05:28,095]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:28,096]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:28,809]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.07 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.45 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38158336 bytes

[2021-10-22 14:05:28,842]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-10-22 14:05:28,842]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:29,804]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8119
score:100
	Report mapping result:
		klut_size()     :8185
		klut.num_gates():8119
		max delay       :83
		max area        :8119
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2039
		LUT fanins:3	 numbers :2142
		LUT fanins:4	 numbers :3938
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 24797184 bytes

[2021-10-22 14:05:29,804]mapper_test.py:224:[INFO]: area: 8119 level: 83
[2021-10-23 13:31:50,617]mapper_test.py:79:[INFO]: run case "square"
[2021-10-23 13:31:50,617]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:31:50,618]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:31:51,333]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.06 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.45 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38268928 bytes

[2021-10-23 13:31:51,366]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-10-23 13:31:51,366]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:32:00,887]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:108
	current map manager:
		current min nodes:16757
		current min depth:108
process set_nodes_refs()
process derive_final_mapping()
delay:60
area :8437
score:100
	Report mapping result:
		klut_size()     :8498
		klut.num_gates():8432
		max delay       :60
		max area        :8437
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1953
		LUT fanins:3	 numbers :2526
		LUT fanins:4	 numbers :3953
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 38465536 bytes

[2021-10-23 13:32:00,888]mapper_test.py:224:[INFO]: area: 8432 level: 60
[2021-10-24 17:43:22,376]mapper_test.py:79:[INFO]: run case "square"
[2021-10-24 17:43:22,377]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:43:22,377]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:43:23,043]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.44 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38322176 bytes

[2021-10-24 17:43:23,075]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-10-24 17:43:23,075]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:43:33,287]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:108
	current map manager:
		current min nodes:16757
		current min depth:108
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8119
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:60
area :8437
score:100
	Report mapping result:
		klut_size()     :8498
		klut.num_gates():8432
		max delay       :60
		max area        :8437
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1953
		LUT fanins:3	 numbers :2526
		LUT fanins:4	 numbers :3953
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 38379520 bytes

[2021-10-24 17:43:33,288]mapper_test.py:224:[INFO]: area: 8432 level: 60
[2021-10-24 18:03:49,457]mapper_test.py:79:[INFO]: run case "square"
[2021-10-24 18:03:49,458]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:03:49,458]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:03:50,174]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.06 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.45 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38080512 bytes

[2021-10-24 18:03:50,206]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-10-24 18:03:50,207]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:04:00,403]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:168
	current map manager:
		current min nodes:16757
		current min depth:108
	current map manager:
		current min nodes:16757
		current min depth:108
process set_nodes_refs()
process derive_final_mapping()
delay:83
area :8119
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:38
area :8683
score:100
	Report mapping result:
		klut_size()     :8740
		klut.num_gates():8674
		max delay       :38
		max area        :8683
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1980
		LUT fanins:3	 numbers :2602
		LUT fanins:4	 numbers :4092
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 38604800 bytes

[2021-10-24 18:04:00,404]mapper_test.py:224:[INFO]: area: 8674 level: 38
[2021-10-26 10:25:19,053]mapper_test.py:79:[INFO]: run case "square"
[2021-10-26 10:25:19,054]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:19,054]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:19,723]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.43 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38223872 bytes

[2021-10-26 10:25:19,757]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-10-26 10:25:19,757]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:21,047]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	current map manager:
		current min nodes:16757
		current min depth:247
	Report mapping result:
		klut_size()     :9139
		klut.num_gates():9073
		max delay       :83
		max area        :8119
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1560
		LUT fanins:3	 numbers :4346
		LUT fanins:4	 numbers :3167
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 24973312 bytes

[2021-10-26 10:25:21,048]mapper_test.py:224:[INFO]: area: 9073 level: 83
[2021-10-26 11:01:32,313]mapper_test.py:79:[INFO]: run case "square"
[2021-10-26 11:01:32,314]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:01:32,314]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:01:33,018]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.06 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.09 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.44 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38453248 bytes

[2021-10-26 11:01:33,053]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-10-26 11:01:33,053]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:01:44,065]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	Report mapping result:
		klut_size()     :10915
		klut.num_gates():10849
		max delay       :38
		max area        :8683
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1558
		LUT fanins:3	 numbers :4958
		LUT fanins:4	 numbers :4333
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 38199296 bytes

[2021-10-26 11:01:44,066]mapper_test.py:224:[INFO]: area: 10849 level: 38
[2021-10-26 11:22:29,964]mapper_test.py:79:[INFO]: run case "square"
[2021-10-26 11:22:29,964]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:22:29,964]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:22:30,628]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.44 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 37998592 bytes

[2021-10-26 11:22:30,662]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-10-26 11:22:30,662]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:22:40,508]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	Report mapping result:
		klut_size()     :10331
		klut.num_gates():10265
		max delay       :60
		max area        :8437
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1567
		LUT fanins:3	 numbers :4662
		LUT fanins:4	 numbers :4036
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 38219776 bytes

[2021-10-26 11:22:40,508]mapper_test.py:224:[INFO]: area: 10265 level: 60
[2021-10-26 12:20:34,797]mapper_test.py:79:[INFO]: run case "square"
[2021-10-26 12:20:34,797]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:20:34,797]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:20:35,477]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.06 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.06 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.06 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.45 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38035456 bytes

[2021-10-26 12:20:35,512]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-10-26 12:20:35,512]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:20:45,629]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	Report mapping result:
		klut_size()     :8740
		klut.num_gates():8674
		max delay       :38
		max area        :8683
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1980
		LUT fanins:3	 numbers :2602
		LUT fanins:4	 numbers :4092
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 38240256 bytes

[2021-10-26 12:20:45,629]mapper_test.py:224:[INFO]: area: 8674 level: 38
[2021-10-26 14:12:50,435]mapper_test.py:79:[INFO]: run case "square"
[2021-10-26 14:12:50,435]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:50,436]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:51,153]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.07 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.45 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38002688 bytes

[2021-10-26 14:12:51,186]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-10-26 14:12:51,186]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:52,325]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	Report mapping result:
		klut_size()     :9139
		klut.num_gates():9073
		max delay       :83
		max area        :8119
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1560
		LUT fanins:3	 numbers :4346
		LUT fanins:4	 numbers :3167
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 24793088 bytes

[2021-10-26 14:12:52,326]mapper_test.py:224:[INFO]: area: 9073 level: 83
[2021-10-29 16:09:55,346]mapper_test.py:79:[INFO]: run case "square"
[2021-10-29 16:09:55,346]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:55,347]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:56,013]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.44 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38191104 bytes

[2021-10-29 16:09:56,046]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-10-29 16:09:56,046]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:57,264]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	Report mapping result:
		klut_size()     :13759
		klut.num_gates():13693
		max delay       :84
		max area        :13693
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2018
		LUT fanins:3	 numbers :7341
		LUT fanins:4	 numbers :4334
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
Peak memory: 24743936 bytes

[2021-10-29 16:09:57,265]mapper_test.py:224:[INFO]: area: 13693 level: 84
[2021-11-03 09:51:32,212]mapper_test.py:79:[INFO]: run case "square"
[2021-11-03 09:51:32,212]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:32,212]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:32,891]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.06 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.06 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.45 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38096896 bytes

[2021-11-03 09:51:32,925]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-11-03 09:51:32,925]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:35,207]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	Report mapping result:
		klut_size()     :13759
		klut.num_gates():13693
		max delay       :83
		max area        :8119
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2018
		LUT fanins:3	 numbers :7341
		LUT fanins:4	 numbers :4334
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig_output.v
	Peak memory: 27811840 bytes

[2021-11-03 09:51:35,208]mapper_test.py:226:[INFO]: area: 13693 level: 83
[2021-11-03 10:03:40,351]mapper_test.py:79:[INFO]: run case "square"
[2021-11-03 10:03:40,351]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:40,352]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:41,075]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.06 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.45 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38199296 bytes

[2021-11-03 10:03:41,107]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-11-03 10:03:41,107]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:43,647]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	Report mapping result:
		klut_size()     :13622
		klut.num_gates():13556
		max delay       :83
		max area        :8122
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2028
		LUT fanins:3	 numbers :5457
		LUT fanins:4	 numbers :6071
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig_output.v
	Peak memory: 28061696 bytes

[2021-11-03 10:03:43,648]mapper_test.py:226:[INFO]: area: 13556 level: 83
[2021-11-03 13:43:39,801]mapper_test.py:79:[INFO]: run case "square"
[2021-11-03 13:43:39,802]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:39,802]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:40,530]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.06 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.06 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.06 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.06 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.46 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38158336 bytes

[2021-11-03 13:43:40,565]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-11-03 13:43:40,565]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:43,096]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	Report mapping result:
		klut_size()     :13622
		klut.num_gates():13556
		max delay       :83
		max area        :8122
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2028
		LUT fanins:3	 numbers :5457
		LUT fanins:4	 numbers :6071
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig_output.v
	Peak memory: 27975680 bytes

[2021-11-03 13:43:43,096]mapper_test.py:226:[INFO]: area: 13556 level: 83
[2021-11-03 13:49:55,621]mapper_test.py:79:[INFO]: run case "square"
[2021-11-03 13:49:55,621]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:55,621]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:56,296]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.06 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.45 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38051840 bytes

[2021-11-03 13:49:56,332]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-11-03 13:49:56,332]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:58,859]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	Report mapping result:
		klut_size()     :13622
		klut.num_gates():13556
		max delay       :83
		max area        :8122
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2028
		LUT fanins:3	 numbers :5457
		LUT fanins:4	 numbers :6071
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig_output.v
	Peak memory: 28045312 bytes

[2021-11-03 13:49:58,860]mapper_test.py:226:[INFO]: area: 13556 level: 83
[2021-11-04 15:56:49,587]mapper_test.py:79:[INFO]: run case "square"
[2021-11-04 15:56:49,588]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:49,588]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:50,302]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.06 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.06 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.06 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.45 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38150144 bytes

[2021-11-04 15:56:50,335]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-11-04 15:56:50,335]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:52,913]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
	Report mapping result:
		klut_size()     :9891
		klut.num_gates():9825
		max delay       :83
		max area        :8122
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1589
		LUT fanins:3	 numbers :4011
		LUT fanins:4	 numbers :4225
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig_output.v
	Peak memory: 27029504 bytes

[2021-11-04 15:56:52,914]mapper_test.py:226:[INFO]: area: 9825 level: 83
[2021-11-16 12:27:58,938]mapper_test.py:79:[INFO]: run case "square"
[2021-11-16 12:27:58,938]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:58,939]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:59,610]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.44 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38182912 bytes

[2021-11-16 12:27:59,645]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-11-16 12:27:59,645]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:00,933]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
Mapping time: 0.362438 secs
	Report mapping result:
		klut_size()     :9891
		klut.num_gates():9825
		max delay       :83
		max area        :8122
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1589
		LUT fanins:3	 numbers :4011
		LUT fanins:4	 numbers :4225
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
	Peak memory: 24907776 bytes

[2021-11-16 12:28:00,934]mapper_test.py:228:[INFO]: area: 9825 level: 83
[2021-11-16 14:16:55,488]mapper_test.py:79:[INFO]: run case "square"
[2021-11-16 14:16:55,489]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:55,489]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:56,165]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.44 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38395904 bytes

[2021-11-16 14:16:56,201]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-11-16 14:16:56,201]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:57,515]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
Mapping time: 0.372158 secs
	Report mapping result:
		klut_size()     :9891
		klut.num_gates():9825
		max delay       :83
		max area        :8122
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1589
		LUT fanins:3	 numbers :4011
		LUT fanins:4	 numbers :4225
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
	Peak memory: 25063424 bytes

[2021-11-16 14:16:57,515]mapper_test.py:228:[INFO]: area: 9825 level: 83
[2021-11-16 14:23:15,619]mapper_test.py:79:[INFO]: run case "square"
[2021-11-16 14:23:15,619]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:15,619]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:16,348]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.07 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.46 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38195200 bytes

[2021-11-16 14:23:16,379]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-11-16 14:23:16,379]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:17,742]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
Mapping time: 0.366554 secs
	Report mapping result:
		klut_size()     :9891
		klut.num_gates():9825
		max delay       :83
		max area        :8122
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1589
		LUT fanins:3	 numbers :4011
		LUT fanins:4	 numbers :4225
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
	Peak memory: 24903680 bytes

[2021-11-16 14:23:17,743]mapper_test.py:228:[INFO]: area: 9825 level: 83
[2021-11-17 16:35:55,682]mapper_test.py:79:[INFO]: run case "square"
[2021-11-17 16:35:55,683]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:55,683]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:56,352]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.44 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38076416 bytes

[2021-11-17 16:35:56,386]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-11-17 16:35:56,386]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:57,652]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
Mapping time: 0.35847 secs
	Report mapping result:
		klut_size()     :8188
		klut.num_gates():8122
		max delay       :83
		max area        :8122
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2040
		LUT fanins:3	 numbers :2142
		LUT fanins:4	 numbers :3940
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
	Peak memory: 25444352 bytes

[2021-11-17 16:35:57,653]mapper_test.py:228:[INFO]: area: 8122 level: 83
[2021-11-18 10:18:27,522]mapper_test.py:79:[INFO]: run case "square"
[2021-11-18 10:18:27,522]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:27,522]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:28,197]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.44 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38457344 bytes

[2021-11-18 10:18:28,230]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-11-18 10:18:28,230]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:29,797]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
Mapping time: 0.647839 secs
	Report mapping result:
		klut_size()     :8188
		klut.num_gates():8122
		max delay       :83
		max area        :8122
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2040
		LUT fanins:3	 numbers :2142
		LUT fanins:4	 numbers :3940
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
	Peak memory: 28360704 bytes

[2021-11-18 10:18:29,798]mapper_test.py:228:[INFO]: area: 8122 level: 83
[2021-11-23 16:11:18,158]mapper_test.py:79:[INFO]: run case "square"
[2021-11-23 16:11:18,159]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:18,159]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:18,835]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.44 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38150144 bytes

[2021-11-23 16:11:18,869]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-11-23 16:11:18,870]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:20,418]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
Mapping time: 0.633246 secs
	Report mapping result:
		klut_size()     :8188
		klut.num_gates():8122
		max delay       :83
		max area        :8122
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2040
		LUT fanins:3	 numbers :2142
		LUT fanins:4	 numbers :3940
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
	Peak memory: 28573696 bytes

[2021-11-23 16:11:20,418]mapper_test.py:228:[INFO]: area: 8122 level: 83
[2021-11-23 16:42:16,319]mapper_test.py:79:[INFO]: run case "square"
[2021-11-23 16:42:16,320]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:16,320]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:16,993]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.44 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38068224 bytes

[2021-11-23 16:42:17,029]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-11-23 16:42:17,029]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:18,597]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
Mapping time: 0.640354 secs
	Report mapping result:
		klut_size()     :8188
		klut.num_gates():8122
		max delay       :83
		max area        :8122
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2040
		LUT fanins:3	 numbers :2142
		LUT fanins:4	 numbers :3940
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
	Peak memory: 28200960 bytes

[2021-11-23 16:42:18,598]mapper_test.py:228:[INFO]: area: 8122 level: 83
[2021-11-24 11:38:41,043]mapper_test.py:79:[INFO]: run case "square"
[2021-11-24 11:38:41,043]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:41,043]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:41,718]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.06 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.44 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38043648 bytes

[2021-11-24 11:38:41,751]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-11-24 11:38:41,751]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:42,689]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
Mapping time: 0.015807 secs
	Report mapping result:
		klut_size()     :8188
		klut.num_gates():8122
		max delay       :83
		max area        :8122
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2040
		LUT fanins:3	 numbers :2142
		LUT fanins:4	 numbers :3940
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
	Peak memory: 24473600 bytes

[2021-11-24 11:38:42,689]mapper_test.py:228:[INFO]: area: 8122 level: 83
[2021-11-24 12:01:55,409]mapper_test.py:79:[INFO]: run case "square"
[2021-11-24 12:01:55,409]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:55,409]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:56,075]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.44 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38039552 bytes

[2021-11-24 12:01:56,109]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-11-24 12:01:56,109]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:57,030]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
Mapping time: 0.015329 secs
	Report mapping result:
		klut_size()     :8188
		klut.num_gates():8122
		max delay       :83
		max area        :8122
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2040
		LUT fanins:3	 numbers :2142
		LUT fanins:4	 numbers :3940
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
	Peak memory: 24653824 bytes

[2021-11-24 12:01:57,031]mapper_test.py:228:[INFO]: area: 8122 level: 83
[2021-11-24 12:05:35,601]mapper_test.py:79:[INFO]: run case "square"
[2021-11-24 12:05:35,601]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:35,601]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:36,266]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.44 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38129664 bytes

[2021-11-24 12:05:36,301]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-11-24 12:05:36,301]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:37,565]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
Mapping time: 0.357439 secs
	Report mapping result:
		klut_size()     :8188
		klut.num_gates():8122
		max delay       :83
		max area        :8122
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2040
		LUT fanins:3	 numbers :2142
		LUT fanins:4	 numbers :3940
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
	Peak memory: 25468928 bytes

[2021-11-24 12:05:37,565]mapper_test.py:228:[INFO]: area: 8122 level: 83
[2021-11-24 12:11:16,670]mapper_test.py:79:[INFO]: run case "square"
[2021-11-24 12:11:16,670]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:16,670]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:17,335]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.44 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38391808 bytes

[2021-11-24 12:11:17,367]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-11-24 12:11:17,367]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:18,317]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
[i] total time =  0.12 secs
Mapping time: 0.12079 secs
	Report mapping result:
		klut_size()     :5726
		klut.num_gates():5660
		max delay       :123
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :532
		LUT fanins:3	 numbers :2382
		LUT fanins:4	 numbers :2746
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
	Peak memory: 60325888 bytes

[2021-11-24 12:11:18,318]mapper_test.py:228:[INFO]: area: 5660 level: 123
[2021-11-24 12:57:34,080]mapper_test.py:79:[INFO]: run case "square"
[2021-11-24 12:57:34,080]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:34,080]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:34,792]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.07 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.45 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38133760 bytes

[2021-11-24 12:57:34,826]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-11-24 12:57:34,826]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:36,087]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
Mapping time: 0.356612 secs
	Report mapping result:
		klut_size()     :8188
		klut.num_gates():8122
		max delay       :83
		max area        :8122
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :2040
		LUT fanins:3	 numbers :2142
		LUT fanins:4	 numbers :3940
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
	Peak memory: 25513984 bytes

[2021-11-24 12:57:36,087]mapper_test.py:228:[INFO]: area: 8122 level: 83
[2021-11-24 13:08:44,834]mapper_test.py:79:[INFO]: run case "square"
[2021-11-24 13:08:44,834]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:08:44,835]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:08:45,551]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.07 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.45 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38375424 bytes

[2021-11-24 13:08:45,585]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-11-24 13:08:45,585]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:08:56,265]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
Mapping time: 0.35758 secs
Mapping time: 0.426081 secs
	Report mapping result:
		klut_size()     :8626
		klut.num_gates():8560
		max delay       :37
		max area        :8571
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1988
		LUT fanins:3	 numbers :2508
		LUT fanins:4	 numbers :4064
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
	Peak memory: 38023168 bytes

[2021-11-24 13:08:56,266]mapper_test.py:228:[INFO]: area: 8560 level: 37
[2021-11-24 13:31:49,337]mapper_test.py:79:[INFO]: run case "square"
[2021-11-24 13:31:49,337]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:31:49,338]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:31:50,004]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   16692.  Ch =     0.  Total mem =    2.32 MB. Peak cut mem =    0.07 MB.
P:  Del =   83.00.  Ar =    7224.0.  Edge =    22223.  Cut =   174207.  T =     0.05 sec
P:  Del =   83.00.  Ar =    6900.0.  Edge =    23121.  Cut =   157033.  T =     0.05 sec
P:  Del =   83.00.  Ar =    8680.0.  Edge =    24451.  Cut =   161107.  T =     0.05 sec
E:  Del =   83.00.  Ar =    7030.0.  Edge =    22355.  Cut =   161107.  T =     0.01 sec
F:  Del =   83.00.  Ar =    6642.0.  Edge =    20825.  Cut =   158787.  T =     0.05 sec
E:  Del =   83.00.  Ar =    6360.0.  Edge =    20005.  Cut =   158787.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5607.0.  Edge =    18732.  Cut =   171493.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18686.  Cut =   171493.  T =     0.01 sec
A:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.10 sec
E:  Del =   83.00.  Ar =    5563.0.  Edge =    18646.  Cut =   175862.  T =     0.01 sec
Total time =     0.44 sec
Duplicated 1 gates to decouple the CO drivers.
Const        =        1      0.02 %
Buffer       =        1      0.02 %
Inverter     =        0      0.00 %
And          =      951     17.09 %
Or           =        0      0.00 %
Other        =     4612     82.88 %
TOTAL        =     5565    100.00 %
Level =    0.  COs =    1.     0.8 %
Level =    1.  COs =    4.     3.9 %
Level =    2.  COs =    1.     4.7 %
Level =    3.  COs =    1.     5.5 %
Level =    4.  COs =    2.     7.0 %
Level =    5.  COs =    1.     7.8 %
Level =    6.  COs =    2.     9.4 %
Level =    7.  COs =    1.    10.2 %
Level =    8.  COs =    2.    11.7 %
Level =    9.  COs =    1.    12.5 %
Level =   10.  COs =    2.    14.1 %
Level =   11.  COs =    1.    14.8 %
Level =   12.  COs =    2.    16.4 %
Level =   13.  COs =    1.    17.2 %
Level =   14.  COs =    2.    18.8 %
Level =   15.  COs =    1.    19.5 %
Level =   16.  COs =    2.    21.1 %
Level =   17.  COs =    1.    21.9 %
Level =   18.  COs =    2.    23.4 %
Level =   19.  COs =    1.    24.2 %
Level =   20.  COs =    2.    25.8 %
Level =   21.  COs =    1.    26.6 %
Level =   22.  COs =    2.    28.1 %
Level =   23.  COs =    1.    28.9 %
Level =   24.  COs =    2.    30.5 %
Level =   25.  COs =    1.    31.2 %
Level =   26.  COs =    2.    32.8 %
Level =   27.  COs =    1.    33.6 %
Level =   28.  COs =    2.    35.2 %
Level =   29.  COs =    1.    35.9 %
Level =   30.  COs =    2.    37.5 %
Level =   31.  COs =    1.    38.3 %
Level =   32.  COs =    2.    39.8 %
Level =   33.  COs =    1.    40.6 %
Level =   34.  COs =    2.    42.2 %
Level =   35.  COs =    1.    43.0 %
Level =   36.  COs =    2.    44.5 %
Level =   37.  COs =    1.    45.3 %
Level =   38.  COs =    2.    46.9 %
Level =   39.  COs =    1.    47.7 %
Level =   40.  COs =    2.    49.2 %
Level =   41.  COs =    1.    50.0 %
Level =   42.  COs =    2.    51.6 %
Level =   43.  COs =    1.    52.3 %
Level =   44.  COs =    2.    53.9 %
Level =   45.  COs =    1.    54.7 %
Level =   46.  COs =    2.    56.2 %
Level =   47.  COs =    1.    57.0 %
Level =   48.  COs =    2.    58.6 %
Level =   49.  COs =    1.    59.4 %
Level =   50.  COs =    2.    60.9 %
Level =   51.  COs =    1.    61.7 %
Level =   52.  COs =    2.    63.3 %
Level =   53.  COs =    1.    64.1 %
Level =   54.  COs =    2.    65.6 %
Level =   55.  COs =    1.    66.4 %
Level =   56.  COs =    2.    68.0 %
Level =   57.  COs =    1.    68.8 %
Level =   58.  COs =    2.    70.3 %
Level =   59.  COs =    1.    71.1 %
Level =   60.  COs =    2.    72.7 %
Level =   61.  COs =    1.    73.4 %
Level =   62.  COs =    2.    75.0 %
Level =   63.  COs =    1.    75.8 %
Level =   64.  COs =    2.    77.3 %
Level =   65.  COs =    1.    78.1 %
Level =   66.  COs =    2.    79.7 %
Level =   67.  COs =    1.    80.5 %
Level =   68.  COs =    2.    82.0 %
Level =   69.  COs =    1.    82.8 %
Level =   70.  COs =    2.    84.4 %
Level =   71.  COs =    1.    85.2 %
Level =   72.  COs =    2.    86.7 %
Level =   73.  COs =    1.    87.5 %
Level =   74.  COs =    2.    89.1 %
Level =   75.  COs =    1.    89.8 %
Level =   76.  COs =    2.    91.4 %
Level =   77.  COs =    1.    92.2 %
Level =   78.  COs =    2.    93.8 %
Level =   79.  COs =    1.    94.5 %
Level =   80.  COs =    2.    96.1 %
Level =   81.  COs =    1.    96.9 %
Level =   82.  COs =    2.    98.4 %
Level =   83.  COs =    2.   100.0 %
Peak memory: 38109184 bytes

[2021-11-24 13:31:50,036]mapper_test.py:160:[INFO]: area: 5563 level: 83
[2021-11-24 13:31:50,036]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:31:59,889]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.opt.aig
Mapping time: 0.015453 secs
Mapping time: 0.016644 secs
	Report mapping result:
		klut_size()     :8626
		klut.num_gates():8560
		max delay       :37
		max area        :8571
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1988
		LUT fanins:3	 numbers :2508
		LUT fanins:4	 numbers :4064
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/square/square.ifpga.v
	Peak memory: 38260736 bytes

[2021-11-24 13:31:59,890]mapper_test.py:228:[INFO]: area: 8560 level: 37
