# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do Lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/leesam/Desktop/Lab5 {C:/Users/leesam/Desktop/Lab5/Lab5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:41 on May 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leesam/Desktop/Lab5" C:/Users/leesam/Desktop/Lab5/Lab5.v 
# -- Compiling module Lab5
# 
# Top level modules:
# 	Lab5
# End time: 17:21:41 on May 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/leesam/Desktop/Lab5 {C:/Users/leesam/Desktop/Lab5/Lab5TB.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:41 on May 10,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/leesam/Desktop/Lab5" C:/Users/leesam/Desktop/Lab5/Lab5TB.v 
# -- Compiling module Lab5TB
# 
# Top level modules:
# 	Lab5TB
# End time: 17:21:41 on May 10,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  Lab5TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" Lab5TB 
# Start time: 17:21:42 on May 10,2018
# Loading work.Lab5TB
# Loading work.Lab5
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/leesam/Desktop/Lab5/Lab5TB.v(24)
#    Time: 1010 ns  Iteration: 0  Instance: /Lab5TB
# Break in Module Lab5TB at C:/Users/leesam/Desktop/Lab5/Lab5TB.v line 24
# End time: 17:25:16 on May 10,2018, Elapsed time: 0:03:34
# Errors: 0, Warnings: 0
