#! /nix/store/3yb27x678adgxjpa367g0cn2dn2myqrc-iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/nix/store/3yb27x678adgxjpa367g0cn2dn2myqrc-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/3yb27x678adgxjpa367g0cn2dn2myqrc-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/3yb27x678adgxjpa367g0cn2dn2myqrc-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/3yb27x678adgxjpa367g0cn2dn2myqrc-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/3yb27x678adgxjpa367g0cn2dn2myqrc-iverilog-12.0/lib/ivl/va_math.vpi";
:vpi_module "/nix/store/3yb27x678adgxjpa367g0cn2dn2myqrc-iverilog-12.0/lib/ivl/v2009.vpi";
S_0x133e8f60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x133e90f0 .scope module, "buff_gate" "buff_gate" 3 78;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "buff_a";
    .port_info 1 /OUTPUT 1 "buff_out";
o0x7fb7d9287018 .functor BUFZ 1, C4<z>; HiZ drive
L_0x134027f0 .functor BUFZ 1, o0x7fb7d9287018, C4<0>, C4<0>, C4<0>;
v0x133e4790_0 .net "buff_a", 0 0, o0x7fb7d9287018;  0 drivers
v0x133e95a0_0 .net "buff_out", 0 0, L_0x134027f0;  1 drivers
S_0x133e4d70 .scope module, "nand_gate" "nand_gate" 3 34;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "nand_a";
    .port_info 1 /INPUT 1 "nand_b";
    .port_info 2 /OUTPUT 1 "nand_out";
o0x7fb7d9287108 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fb7d9287138 .functor BUFZ 1, C4<z>; HiZ drive
L_0x13402890 .functor AND 1, o0x7fb7d9287108, o0x7fb7d9287138, C4<1>, C4<1>;
v0x134007a0_0 .net *"_ivl_1", 0 0, L_0x13402890;  1 drivers
v0x13400860_0 .net "nand_a", 0 0, o0x7fb7d9287108;  0 drivers
v0x13400920_0 .net "nand_b", 0 0, o0x7fb7d9287138;  0 drivers
v0x134009c0_0 .net "nand_out", 0 0, L_0x13402990;  1 drivers
L_0x13402990 .reduce/nor L_0x13402890;
S_0x133e4f50 .scope module, "nor_gate" "nor_gate" 3 45;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "nor_a";
    .port_info 1 /INPUT 1 "nor_b";
    .port_info 2 /OUTPUT 1 "nor_out";
o0x7fb7d9287258 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fb7d9287288 .functor BUFZ 1, C4<z>; HiZ drive
L_0x13402ab0 .functor OR 1, o0x7fb7d9287258, o0x7fb7d9287288, C4<0>, C4<0>;
v0x13400b00_0 .net *"_ivl_1", 0 0, L_0x13402ab0;  1 drivers
v0x13400bc0_0 .net "nor_a", 0 0, o0x7fb7d9287258;  0 drivers
v0x13400c80_0 .net "nor_b", 0 0, o0x7fb7d9287288;  0 drivers
v0x13400d20_0 .net "nor_out", 0 0, L_0x13402b80;  1 drivers
L_0x13402b80 .reduce/nor L_0x13402ab0;
S_0x133e5d20 .scope module, "not_gate" "not_gate" 3 24;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "not_a";
    .port_info 1 /OUTPUT 1 "not_out";
o0x7fb7d9287378 .functor BUFZ 1, C4<z>; HiZ drive
v0x13400e60_0 .net "not_a", 0 0, o0x7fb7d9287378;  0 drivers
v0x13400f20_0 .net "not_out", 0 0, L_0x13402ca0;  1 drivers
L_0x13402ca0 .reduce/nor o0x7fb7d9287378;
S_0x133e5eb0 .scope module, "tb" "tb" 4 3;
 .timescale 0 0;
v0x134019c0_0 .net "and_gate_out", 0 0, L_0x13402d70;  1 drivers
v0x13401a60_0 .var "gate_a", 0 0;
v0x13401b50_0 .var "gate_b", 0 0;
v0x13401c40_0 .net "or_gate_out", 0 0, L_0x13402e30;  1 drivers
S_0x13401040 .scope module, "u_and_gate" "and_gate" 4 9, 3 2 0, S_0x133e5eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "and_a";
    .port_info 1 /INPUT 1 "and_b";
    .port_info 2 /OUTPUT 1 "and_out";
L_0x13402d70 .functor AND 1, v0x13401a60_0, v0x13401b50_0, C4<1>, C4<1>;
v0x13401290_0 .net "and_a", 0 0, v0x13401a60_0;  1 drivers
v0x13401370_0 .net "and_b", 0 0, v0x13401b50_0;  1 drivers
v0x13401430_0 .net "and_out", 0 0, L_0x13402d70;  alias, 1 drivers
S_0x13401550 .scope module, "u_or_gate" "or_gate" 4 17, 3 13 0, S_0x133e5eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "or_a";
    .port_info 1 /INPUT 1 "or_b";
    .port_info 2 /OUTPUT 1 "or_out";
L_0x13402e30 .functor OR 1, v0x13401a60_0, v0x13401b50_0, C4<0>, C4<0>;
v0x13401780_0 .net "or_a", 0 0, v0x13401a60_0;  alias, 1 drivers
v0x13401840_0 .net "or_b", 0 0, v0x13401b50_0;  alias, 1 drivers
v0x134018e0_0 .net "or_out", 0 0, L_0x13402e30;  alias, 1 drivers
S_0x133e4150 .scope module, "xnor_gate" "xnor_gate" 3 67;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "xnor_a";
    .port_info 1 /INPUT 1 "xnor_b";
    .port_info 2 /OUTPUT 1 "xnor_out";
o0x7fb7d92876d8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fb7d9287708 .functor BUFZ 1, C4<z>; HiZ drive
L_0x13403010 .functor OR 1, o0x7fb7d92876d8, o0x7fb7d9287708, C4<0>, C4<0>;
L_0x134030d0 .functor AND 1, o0x7fb7d92876d8, o0x7fb7d9287708, C4<1>, C4<1>;
L_0x13403260 .functor AND 1, L_0x13403010, L_0x13403170, C4<1>, C4<1>;
v0x13401ce0_0 .net *"_ivl_1", 0 0, L_0x13403010;  1 drivers
v0x13401d80_0 .net *"_ivl_3", 0 0, L_0x134030d0;  1 drivers
v0x13401e20_0 .net *"_ivl_5", 0 0, L_0x13403170;  1 drivers
v0x13401ef0_0 .net *"_ivl_7", 0 0, L_0x13403260;  1 drivers
v0x13401fb0_0 .net "xnor_a", 0 0, o0x7fb7d92876d8;  0 drivers
v0x134020c0_0 .net "xnor_b", 0 0, o0x7fb7d9287708;  0 drivers
v0x13402180_0 .net "xnor_out", 0 0, L_0x13403370;  1 drivers
L_0x13403170 .reduce/nor L_0x134030d0;
L_0x13403370 .reduce/nor L_0x13403260;
S_0x133e4330 .scope module, "xor_gate" "xor_gate" 3 56;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "xor_a";
    .port_info 1 /INPUT 1 "xor_b";
    .port_info 2 /OUTPUT 1 "xor_out";
o0x7fb7d9287888 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fb7d92878b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x13403460 .functor OR 1, o0x7fb7d9287888, o0x7fb7d92878b8, C4<0>, C4<0>;
L_0x134034d0 .functor AND 1, o0x7fb7d9287888, o0x7fb7d92878b8, C4<1>, C4<1>;
L_0x13403700 .functor AND 1, L_0x13403460, L_0x13403610, C4<1>, C4<1>;
v0x134022c0_0 .net *"_ivl_1", 0 0, L_0x13403460;  1 drivers
v0x13402380_0 .net *"_ivl_3", 0 0, L_0x134034d0;  1 drivers
v0x13402440_0 .net *"_ivl_5", 0 0, L_0x13403610;  1 drivers
v0x134024e0_0 .net "xor_a", 0 0, o0x7fb7d9287888;  0 drivers
v0x134025a0_0 .net "xor_b", 0 0, o0x7fb7d92878b8;  0 drivers
v0x134026b0_0 .net "xor_out", 0 0, L_0x13403700;  1 drivers
L_0x13403610 .reduce/nor L_0x134034d0;
    .scope S_0x133e5eb0;
T_0 ;
    %vpi_call/w 4 24 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 4 25 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13401a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13401b50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13401a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13401b50_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13401a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13401b50_0, 0, 1;
    %delay 2, 0;
    %vpi_call/w 4 39 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "8_gates.sv";
    "8_gates_testbench.sv";
