// Seed: 1581860491
module module_0;
  assign id_1 = 1;
  assign id_1 = id_1;
  always begin
    begin
      id_1 <= id_1;
      id_1 <= id_1;
      id_1 <= 1'b0;
      id_1 <= 1;
    end
  end
  reg id_2;
  assign {1, 1, id_1, id_2, id_1, id_1} = 1'b0;
  wor id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always begin
    if (1'b0) disable id_7;
    else if (id_4 ? id_7 : id_6) id_5 <= 1;
  end
  module_0();
endmodule
