Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Oct 29 03:30:06 2024
| Host         : Miles-G14 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RO_PUF_timing_summary_routed.rpt -pb RO_PUF_timing_summary_routed.pb -rpx RO_PUF_timing_summary_routed.rpx -warn_on_violation
| Design       : RO_PUF
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  2           
TIMING-23  Warning           Combinational loop found     9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (18)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: display_driver/my_clk/tmp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (18)
----------------------
 There are 18 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.330        0.000                      0                   82        0.127        0.000                      0                   82        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.330        0.000                      0                   82        0.127        0.000                      0                   82        4.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 display_driver/my_clk/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/my_div.div_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.828ns (19.795%)  route 3.355ns (80.205%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    display_driver/my_clk/tmp_clk_reg_0
    SLICE_X63Y19         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  display_driver/my_clk/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.013     6.616    display_driver/my_clk/div_cnt[0]
    SLICE_X63Y19         LUT4 (Prop_lut4_I3_O)        0.124     6.740 f  display_driver/my_clk/my_div.div_cnt[31]_i_7/O
                         net (fo=1, routed)           0.264     7.004    display_driver/my_clk/my_div.div_cnt[31]_i_7_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.128 r  display_driver/my_clk/my_div.div_cnt[31]_i_3/O
                         net (fo=2, routed)           0.965     8.093    display_driver/my_clk/my_div.div_cnt[31]_i_3_n_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.217 r  display_driver/my_clk/my_div.div_cnt[31]_i_1/O
                         net (fo=32, routed)          1.113     9.330    display_driver/my_clk/tmp_clk
    SLICE_X62Y18         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.509    14.850    display_driver/my_clk/tmp_clk_reg_0
    SLICE_X62Y18         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[1]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.429    14.660    display_driver/my_clk/my_div.div_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 display_driver/my_clk/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/my_div.div_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.828ns (19.795%)  route 3.355ns (80.205%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    display_driver/my_clk/tmp_clk_reg_0
    SLICE_X63Y19         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  display_driver/my_clk/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.013     6.616    display_driver/my_clk/div_cnt[0]
    SLICE_X63Y19         LUT4 (Prop_lut4_I3_O)        0.124     6.740 f  display_driver/my_clk/my_div.div_cnt[31]_i_7/O
                         net (fo=1, routed)           0.264     7.004    display_driver/my_clk/my_div.div_cnt[31]_i_7_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.128 r  display_driver/my_clk/my_div.div_cnt[31]_i_3/O
                         net (fo=2, routed)           0.965     8.093    display_driver/my_clk/my_div.div_cnt[31]_i_3_n_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.217 r  display_driver/my_clk/my_div.div_cnt[31]_i_1/O
                         net (fo=32, routed)          1.113     9.330    display_driver/my_clk/tmp_clk
    SLICE_X62Y18         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.509    14.850    display_driver/my_clk/tmp_clk_reg_0
    SLICE_X62Y18         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[2]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.429    14.660    display_driver/my_clk/my_div.div_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 display_driver/my_clk/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/my_div.div_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.828ns (19.795%)  route 3.355ns (80.205%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    display_driver/my_clk/tmp_clk_reg_0
    SLICE_X63Y19         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  display_driver/my_clk/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.013     6.616    display_driver/my_clk/div_cnt[0]
    SLICE_X63Y19         LUT4 (Prop_lut4_I3_O)        0.124     6.740 f  display_driver/my_clk/my_div.div_cnt[31]_i_7/O
                         net (fo=1, routed)           0.264     7.004    display_driver/my_clk/my_div.div_cnt[31]_i_7_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.128 r  display_driver/my_clk/my_div.div_cnt[31]_i_3/O
                         net (fo=2, routed)           0.965     8.093    display_driver/my_clk/my_div.div_cnt[31]_i_3_n_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.217 r  display_driver/my_clk/my_div.div_cnt[31]_i_1/O
                         net (fo=32, routed)          1.113     9.330    display_driver/my_clk/tmp_clk
    SLICE_X62Y18         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.509    14.850    display_driver/my_clk/tmp_clk_reg_0
    SLICE_X62Y18         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[3]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.429    14.660    display_driver/my_clk/my_div.div_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 display_driver/my_clk/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/my_div.div_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.828ns (19.795%)  route 3.355ns (80.205%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    display_driver/my_clk/tmp_clk_reg_0
    SLICE_X63Y19         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  display_driver/my_clk/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.013     6.616    display_driver/my_clk/div_cnt[0]
    SLICE_X63Y19         LUT4 (Prop_lut4_I3_O)        0.124     6.740 f  display_driver/my_clk/my_div.div_cnt[31]_i_7/O
                         net (fo=1, routed)           0.264     7.004    display_driver/my_clk/my_div.div_cnt[31]_i_7_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.128 r  display_driver/my_clk/my_div.div_cnt[31]_i_3/O
                         net (fo=2, routed)           0.965     8.093    display_driver/my_clk/my_div.div_cnt[31]_i_3_n_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.217 r  display_driver/my_clk/my_div.div_cnt[31]_i_1/O
                         net (fo=32, routed)          1.113     9.330    display_driver/my_clk/tmp_clk
    SLICE_X62Y18         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.509    14.850    display_driver/my_clk/tmp_clk_reg_0
    SLICE_X62Y18         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[4]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X62Y18         FDRE (Setup_fdre_C_R)       -0.429    14.660    display_driver/my_clk/my_div.div_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 display_driver/my_clk/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/my_div.div_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.828ns (19.994%)  route 3.313ns (80.006%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    display_driver/my_clk/tmp_clk_reg_0
    SLICE_X63Y19         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  display_driver/my_clk/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.013     6.616    display_driver/my_clk/div_cnt[0]
    SLICE_X63Y19         LUT4 (Prop_lut4_I3_O)        0.124     6.740 f  display_driver/my_clk/my_div.div_cnt[31]_i_7/O
                         net (fo=1, routed)           0.264     7.004    display_driver/my_clk/my_div.div_cnt[31]_i_7_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.128 r  display_driver/my_clk/my_div.div_cnt[31]_i_3/O
                         net (fo=2, routed)           0.965     8.093    display_driver/my_clk/my_div.div_cnt[31]_i_3_n_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.217 r  display_driver/my_clk/my_div.div_cnt[31]_i_1/O
                         net (fo=32, routed)          1.072     9.289    display_driver/my_clk/tmp_clk
    SLICE_X62Y19         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    display_driver/my_clk/tmp_clk_reg_0
    SLICE_X62Y19         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[5]/C
                         clock pessimism              0.276    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X62Y19         FDRE (Setup_fdre_C_R)       -0.429    14.661    display_driver/my_clk/my_div.div_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 display_driver/my_clk/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/my_div.div_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.828ns (19.994%)  route 3.313ns (80.006%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    display_driver/my_clk/tmp_clk_reg_0
    SLICE_X63Y19         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  display_driver/my_clk/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.013     6.616    display_driver/my_clk/div_cnt[0]
    SLICE_X63Y19         LUT4 (Prop_lut4_I3_O)        0.124     6.740 f  display_driver/my_clk/my_div.div_cnt[31]_i_7/O
                         net (fo=1, routed)           0.264     7.004    display_driver/my_clk/my_div.div_cnt[31]_i_7_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.128 r  display_driver/my_clk/my_div.div_cnt[31]_i_3/O
                         net (fo=2, routed)           0.965     8.093    display_driver/my_clk/my_div.div_cnt[31]_i_3_n_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.217 r  display_driver/my_clk/my_div.div_cnt[31]_i_1/O
                         net (fo=32, routed)          1.072     9.289    display_driver/my_clk/tmp_clk
    SLICE_X62Y19         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    display_driver/my_clk/tmp_clk_reg_0
    SLICE_X62Y19         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[6]/C
                         clock pessimism              0.276    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X62Y19         FDRE (Setup_fdre_C_R)       -0.429    14.661    display_driver/my_clk/my_div.div_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 display_driver/my_clk/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/my_div.div_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.828ns (19.994%)  route 3.313ns (80.006%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    display_driver/my_clk/tmp_clk_reg_0
    SLICE_X63Y19         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  display_driver/my_clk/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.013     6.616    display_driver/my_clk/div_cnt[0]
    SLICE_X63Y19         LUT4 (Prop_lut4_I3_O)        0.124     6.740 f  display_driver/my_clk/my_div.div_cnt[31]_i_7/O
                         net (fo=1, routed)           0.264     7.004    display_driver/my_clk/my_div.div_cnt[31]_i_7_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.128 r  display_driver/my_clk/my_div.div_cnt[31]_i_3/O
                         net (fo=2, routed)           0.965     8.093    display_driver/my_clk/my_div.div_cnt[31]_i_3_n_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.217 r  display_driver/my_clk/my_div.div_cnt[31]_i_1/O
                         net (fo=32, routed)          1.072     9.289    display_driver/my_clk/tmp_clk
    SLICE_X62Y19         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    display_driver/my_clk/tmp_clk_reg_0
    SLICE_X62Y19         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[7]/C
                         clock pessimism              0.276    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X62Y19         FDRE (Setup_fdre_C_R)       -0.429    14.661    display_driver/my_clk/my_div.div_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 display_driver/my_clk/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/my_div.div_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.828ns (19.994%)  route 3.313ns (80.006%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    display_driver/my_clk/tmp_clk_reg_0
    SLICE_X63Y19         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  display_driver/my_clk/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.013     6.616    display_driver/my_clk/div_cnt[0]
    SLICE_X63Y19         LUT4 (Prop_lut4_I3_O)        0.124     6.740 f  display_driver/my_clk/my_div.div_cnt[31]_i_7/O
                         net (fo=1, routed)           0.264     7.004    display_driver/my_clk/my_div.div_cnt[31]_i_7_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.128 r  display_driver/my_clk/my_div.div_cnt[31]_i_3/O
                         net (fo=2, routed)           0.965     8.093    display_driver/my_clk/my_div.div_cnt[31]_i_3_n_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.217 r  display_driver/my_clk/my_div.div_cnt[31]_i_1/O
                         net (fo=32, routed)          1.072     9.289    display_driver/my_clk/tmp_clk
    SLICE_X62Y19         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    display_driver/my_clk/tmp_clk_reg_0
    SLICE_X62Y19         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[8]/C
                         clock pessimism              0.276    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X62Y19         FDRE (Setup_fdre_C_R)       -0.429    14.661    display_driver/my_clk/my_div.div_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.399ns  (required time - arrival time)
  Source:                 display_driver/my_clk/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/my_div.div_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 0.828ns (20.015%)  route 3.309ns (79.985%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    display_driver/my_clk/tmp_clk_reg_0
    SLICE_X63Y19         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  display_driver/my_clk/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.013     6.616    display_driver/my_clk/div_cnt[0]
    SLICE_X63Y19         LUT4 (Prop_lut4_I3_O)        0.124     6.740 f  display_driver/my_clk/my_div.div_cnt[31]_i_7/O
                         net (fo=1, routed)           0.264     7.004    display_driver/my_clk/my_div.div_cnt[31]_i_7_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.128 r  display_driver/my_clk/my_div.div_cnt[31]_i_3/O
                         net (fo=2, routed)           0.965     8.093    display_driver/my_clk/my_div.div_cnt[31]_i_3_n_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.217 r  display_driver/my_clk/my_div.div_cnt[31]_i_1/O
                         net (fo=32, routed)          1.067     9.284    display_driver/my_clk/tmp_clk
    SLICE_X63Y19         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    display_driver/my_clk/tmp_clk_reg_0
    SLICE_X63Y19         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[0]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X63Y19         FDRE (Setup_fdre_C_R)       -0.429    14.683    display_driver/my_clk/my_div.div_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -9.284    
  -------------------------------------------------------------------
                         slack                                  5.399    

Slack (MET) :             5.479ns  (required time - arrival time)
  Source:                 display_driver/my_clk/my_div.div_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/my_div.div_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.828ns (20.532%)  route 3.205ns (79.468%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    display_driver/my_clk/tmp_clk_reg_0
    SLICE_X63Y19         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 f  display_driver/my_clk/my_div.div_cnt_reg[0]/Q
                         net (fo=3, routed)           1.013     6.616    display_driver/my_clk/div_cnt[0]
    SLICE_X63Y19         LUT4 (Prop_lut4_I3_O)        0.124     6.740 f  display_driver/my_clk/my_div.div_cnt[31]_i_7/O
                         net (fo=1, routed)           0.264     7.004    display_driver/my_clk/my_div.div_cnt[31]_i_7_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I5_O)        0.124     7.128 r  display_driver/my_clk/my_div.div_cnt[31]_i_3/O
                         net (fo=2, routed)           0.965     8.093    display_driver/my_clk/my_div.div_cnt[31]_i_3_n_0
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124     8.217 r  display_driver/my_clk/my_div.div_cnt[31]_i_1/O
                         net (fo=32, routed)          0.963     9.180    display_driver/my_clk/tmp_clk
    SLICE_X62Y20         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    display_driver/my_clk/tmp_clk_reg_0
    SLICE_X62Y20         FDRE                                         r  display_driver/my_clk/my_div.div_cnt_reg[10]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y20         FDRE (Setup_fdre_C_R)       -0.429    14.659    display_driver/my_clk/my_div.div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  5.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 ro_enable_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_enable_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.595     1.478    clk_50MHz_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  ro_enable_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ro_enable_reg[1]/Q
                         net (fo=2, routed)           0.056     1.675    ro_enable[1]
    SLICE_X63Y45         FDRE                                         r  ro_enable_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.866     1.993    clk_50MHz_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  ro_enable_reg[1]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y45         FDRE (Hold_fdre_C_D)         0.070     1.548    ro_enable_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ro_enable_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_enable_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.595     1.478    clk_50MHz_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  ro_enable_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ro_enable_reg[5]/Q
                         net (fo=2, routed)           0.056     1.675    ro_enable[5]
    SLICE_X63Y46         FDRE                                         r  ro_enable_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.866     1.993    clk_50MHz_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  ro_enable_reg[5]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.066     1.544    ro_enable_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ro_enable_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_enable_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.595     1.478    clk_50MHz_IBUF_BUFG
    SLICE_X62Y46         FDRE                                         r  ro_enable_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ro_enable_reg[3]/Q
                         net (fo=2, routed)           0.058     1.677    ro_enable[3]
    SLICE_X62Y46         FDRE                                         r  ro_enable_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.866     1.993    clk_50MHz_IBUF_BUFG
    SLICE_X62Y46         FDRE                                         r  ro_enable_reg[3]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X62Y46         FDRE (Hold_fdre_C_D)         0.066     1.544    ro_enable_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 ro_enable_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_enable_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.595     1.478    clk_50MHz_IBUF_BUFG
    SLICE_X62Y46         FDRE                                         r  ro_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ro_enable_reg[2]/Q
                         net (fo=2, routed)           0.065     1.684    ro_enable[2]
    SLICE_X62Y46         FDRE                                         r  ro_enable_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.866     1.993    clk_50MHz_IBUF_BUFG
    SLICE_X62Y46         FDRE                                         r  ro_enable_reg[2]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X62Y46         FDRE (Hold_fdre_C_D)         0.070     1.548    ro_enable_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ro_enable_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_enable_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.595     1.478    clk_50MHz_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  ro_enable_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ro_enable_reg[4]/Q
                         net (fo=2, routed)           0.068     1.687    ro_enable[4]
    SLICE_X63Y46         FDRE                                         r  ro_enable_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.866     1.993    clk_50MHz_IBUF_BUFG
    SLICE_X63Y46         FDRE                                         r  ro_enable_reg[4]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.070     1.548    ro_enable_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 ro_enable_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_enable_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.595     1.478    clk_50MHz_IBUF_BUFG
    SLICE_X62Y45         FDRE                                         r  ro_enable_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ro_enable_reg[8]/Q
                         net (fo=2, routed)           0.076     1.696    ro_enable[8]
    SLICE_X62Y45         FDRE                                         r  ro_enable_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.866     1.993    clk_50MHz_IBUF_BUFG
    SLICE_X62Y45         FDRE                                         r  ro_enable_reg[8]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X62Y45         FDRE (Hold_fdre_C_D)         0.070     1.548    ro_enable_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 ro_enable_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_enable_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.595     1.478    clk_50MHz_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  ro_enable_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  ro_enable_reg[6]/Q
                         net (fo=2, routed)           0.056     1.698    ro_enable[6]
    SLICE_X64Y46         FDRE                                         r  ro_enable_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.866     1.993    clk_50MHz_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  ro_enable_reg[6]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X64Y46         FDRE (Hold_fdre_C_D)         0.059     1.537    ro_enable_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ro_enable_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_enable_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.595     1.478    clk_50MHz_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  ro_enable_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  ro_enable_reg[7]/Q
                         net (fo=2, routed)           0.056     1.698    ro_enable[7]
    SLICE_X64Y46         FDRE                                         r  ro_enable_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.866     1.993    clk_50MHz_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  ro_enable_reg[7]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X64Y46         FDRE (Hold_fdre_C_D)         0.052     1.530    ro_enable_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 counting_active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ro_enable_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.595     1.478    clk_50MHz_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  counting_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.148     1.626 f  counting_active_reg/Q
                         net (fo=2, routed)           0.074     1.700    counting_active
    SLICE_X64Y45         LUT2 (Prop_lut2_I1_O)        0.098     1.798 r  ro_enable[0]_i_1/O
                         net (fo=1, routed)           0.000     1.798    p_0_in__0[0]
    SLICE_X64Y45         FDRE                                         r  ro_enable_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.866     1.993    clk_50MHz_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  ro_enable_reg[0]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X64Y45         FDRE (Hold_fdre_C_D)         0.120     1.598    ro_enable_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display_driver/my_clk/tmp_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/my_clk/tmp_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.583     1.466    display_driver/my_clk/tmp_clk_reg_0
    SLICE_X63Y23         FDRE                                         r  display_driver/my_clk/tmp_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  display_driver/my_clk/tmp_clk_reg/Q
                         net (fo=3, routed)           0.168     1.775    display_driver/my_clk/CLK
    SLICE_X63Y23         LUT4 (Prop_lut4_I3_O)        0.045     1.820 r  display_driver/my_clk/tmp_clk_i_1/O
                         net (fo=1, routed)           0.000     1.820    display_driver/my_clk/tmp_clk_i_1_n_0
    SLICE_X63Y23         FDRE                                         r  display_driver/my_clk/tmp_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_50MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_50MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_50MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_50MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_50MHz_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.851     1.978    display_driver/my_clk/tmp_clk_reg_0
    SLICE_X63Y23         FDRE                                         r  display_driver/my_clk/tmp_clk_reg/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y23         FDRE (Hold_fdre_C_D)         0.091     1.557    display_driver/my_clk/tmp_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_50MHz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_50MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y45   counting_active_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y45   ro_enable_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y45   ro_enable_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y46   ro_enable_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y46   ro_enable_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y46   ro_enable_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y46   ro_enable_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y46   ro_enable_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y46   ro_enable_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   counting_active_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   counting_active_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   ro_enable_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   ro_enable_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y45   ro_enable_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y45   ro_enable_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y46   ro_enable_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y46   ro_enable_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y46   ro_enable_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y46   ro_enable_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   counting_active_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   counting_active_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   ro_enable_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y45   ro_enable_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y45   ro_enable_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y45   ro_enable_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y46   ro_enable_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y46   ro_enable_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y46   ro_enable_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y46   ro_enable_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.226ns  (logic 4.381ns (60.623%)  route 2.846ns (39.377%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.931     1.449    display_driver/cnt_dig[0]
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.153     1.602 r  display_driver/DISP_EN[0]_INST_0/O
                         net (fo=1, routed)           1.915     3.517    DISP_EN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.710     7.226 r  DISP_EN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.226    DISP_EN[0]
    U2                                                                r  DISP_EN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.923ns  (logic 4.391ns (63.422%)  route 2.532ns (36.578%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.695     1.213    display_driver/cnt_dig[1]
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.146     1.359 r  display_driver/DISP_EN[2]_INST_0/O
                         net (fo=1, routed)           1.837     3.196    DISP_EN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.727     6.923 r  DISP_EN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.923    DISP_EN[2]
    V4                                                                r  DISP_EN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.794ns  (logic 4.404ns (64.830%)  route 2.389ns (35.170%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.687     1.205    display_driver/cnt_dig[1]
    SLICE_X64Y24         LUT2 (Prop_lut2_I0_O)        0.152     1.357 r  display_driver/DISP_EN[3]_INST_0/O
                         net (fo=1, routed)           1.702     3.059    DISP_EN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734     6.794 r  DISP_EN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.794    DISP_EN[3]
    W4                                                                r  DISP_EN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.734ns  (logic 4.141ns (61.496%)  route 2.593ns (38.504%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.695     1.213    display_driver/cnt_dig[1]
    SLICE_X64Y24         LUT2 (Prop_lut2_I0_O)        0.124     1.337 r  display_driver/DISP_EN[1]_INST_0/O
                         net (fo=1, routed)           1.898     3.235    DISP_EN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     6.734 r  DISP_EN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.734    DISP_EN[1]
    U4                                                                r  DISP_EN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/cnt_dig_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.952ns  (logic 0.642ns (32.897%)  route 1.310ns (67.103%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.931     1.449    display_driver/cnt_dig[0]
    SLICE_X64Y24         LUT2 (Prop_lut2_I0_O)        0.124     1.573 r  display_driver/cnt_dig[1]_i_1/O
                         net (fo=1, routed)           0.379     1.952    display_driver/plusOp[1]
    SLICE_X64Y24         FDRE                                         r  display_driver/cnt_dig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/cnt_dig_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.588ns  (logic 0.642ns (40.436%)  route 0.946ns (59.564%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.567     1.085    display_driver/cnt_dig[0]
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.124     1.209 r  display_driver/cnt_dig[0]_i_1/O
                         net (fo=1, routed)           0.379     1.588    display_driver/plusOp[0]
    SLICE_X64Y24         FDRE                                         r  display_driver/cnt_dig_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/cnt_dig_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.209ns (39.015%)  route 0.327ns (60.985%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.211     0.375    display_driver/cnt_dig[0]
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.420 r  display_driver/cnt_dig[0]_i_1/O
                         net (fo=1, routed)           0.116     0.536    display_driver/plusOp[0]
    SLICE_X64Y24         FDRE                                         r  display_driver/cnt_dig_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_driver/cnt_dig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.645ns  (logic 0.209ns (32.419%)  route 0.436ns (67.581%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.320     0.484    display_driver/cnt_dig[1]
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.045     0.529 r  display_driver/cnt_dig[1]_i_1/O
                         net (fo=1, routed)           0.116     0.645    display_driver/plusOp[1]
    SLICE_X64Y24         FDRE                                         r  display_driver/cnt_dig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.409ns (68.064%)  route 0.661ns (31.936%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.211     0.375    display_driver/cnt_dig[0]
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.045     0.420 r  display_driver/DISP_EN[1]_INST_0/O
                         net (fo=1, routed)           0.451     0.870    DISP_EN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     2.071 r  DISP_EN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.071    DISP_EN[1]
    U4                                                                r  DISP_EN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.072ns  (logic 1.491ns (71.975%)  route 0.581ns (28.025%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.211     0.375    display_driver/cnt_dig[0]
    SLICE_X64Y24         LUT2 (Prop_lut2_I1_O)        0.043     0.418 r  display_driver/DISP_EN[3]_INST_0/O
                         net (fo=1, routed)           0.370     0.788    DISP_EN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     2.072 r  DISP_EN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.072    DISP_EN[3]
    W4                                                                r  DISP_EN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.136ns  (logic 1.497ns (70.089%)  route 0.639ns (29.911%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[0]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[0]/Q
                         net (fo=10, routed)          0.211     0.375    display_driver/cnt_dig[0]
    SLICE_X64Y24         LUT2 (Prop_lut2_I0_O)        0.043     0.418 r  display_driver/DISP_EN[2]_INST_0/O
                         net (fo=1, routed)           0.428     0.846    DISP_EN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.290     2.136 r  DISP_EN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.136    DISP_EN[2]
    V4                                                                r  DISP_EN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_driver/cnt_dig_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DISP_EN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.480ns (65.613%)  route 0.776ns (34.387%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE                         0.000     0.000 r  display_driver/cnt_dig_reg[1]/C
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display_driver/cnt_dig_reg[1]/Q
                         net (fo=9, routed)           0.320     0.484    display_driver/cnt_dig[1]
    SLICE_X64Y24         LUT2 (Prop_lut2_I0_O)        0.044     0.528 r  display_driver/DISP_EN[0]_INST_0/O
                         net (fo=1, routed)           0.456     0.984    DISP_EN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.272     2.256 r  DISP_EN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.256    DISP_EN[0]
    U2                                                                r  DISP_EN[0] (OUT)
  -------------------------------------------------------------------    -------------------





