<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>memcmpeq-avx2.S source code [codebrowser/sysdeps/x86_64/multiarch/memcmpeq-avx2.S] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'codebrowser/sysdeps/x86_64/multiarch/memcmpeq-avx2.S'; var root_path = '../../../..'; var data_path = '../../../../../data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>codebrowser</a>/<a href='../..'>sysdeps</a>/<a href='..'>x86_64</a>/<a href='./'>multiarch</a>/<a href='memcmpeq-avx2.S.html'>memcmpeq-avx2.S</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* __memcmpeq optimized with AVX2.</i></td></tr>
<tr><th id="2">2</th><td><i>   Copyright (C) 2017-2022 Free Software Foundation, Inc.</i></td></tr>
<tr><th id="3">3</th><td><i>   This file is part of the GNU C Library.</i></td></tr>
<tr><th id="4">4</th><td><i></i></td></tr>
<tr><th id="5">5</th><td><i>   The GNU C Library is free software; you can redistribute it and/or</i></td></tr>
<tr><th id="6">6</th><td><i>   modify it under the terms of the GNU Lesser General Public</i></td></tr>
<tr><th id="7">7</th><td><i>   License as published by the Free Software Foundation; either</i></td></tr>
<tr><th id="8">8</th><td><i>   version 2.1 of the License, or (at your option) any later version.</i></td></tr>
<tr><th id="9">9</th><td><i></i></td></tr>
<tr><th id="10">10</th><td><i>   The GNU C Library is distributed in the hope that it will be useful,</i></td></tr>
<tr><th id="11">11</th><td><i>   but WITHOUT ANY WARRANTY; without even the implied warranty of</i></td></tr>
<tr><th id="12">12</th><td><i>   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU</i></td></tr>
<tr><th id="13">13</th><td><i>   Lesser General Public License for more details.</i></td></tr>
<tr><th id="14">14</th><td><i></i></td></tr>
<tr><th id="15">15</th><td><i>   You should have received a copy of the GNU Lesser General Public</i></td></tr>
<tr><th id="16">16</th><td><i>   License along with the GNU C Library; if not, see</i></td></tr>
<tr><th id="17">17</th><td><i>   &lt;<a href="https://www.gnu.org/licenses/">https://www.gnu.org/licenses/</a>&gt;.  */</i></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#<span data-ppcond="19">if</span> <a class="macro" href="../../../include/libc-symbols.h.html#35" title="(20 == 20)" data-ref="_M/IS_IN">IS_IN</a> (libc)</u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><i>/* __memcmpeq is implemented as:</i></td></tr>
<tr><th id="22">22</th><td><i>   1. Use ymm vector compares when possible. The only case where</i></td></tr>
<tr><th id="23">23</th><td><i>      vector compares is not possible for when size &lt; VEC_SIZE</i></td></tr>
<tr><th id="24">24</th><td><i>      and loading from either s1 or s2 would cause a page cross.</i></td></tr>
<tr><th id="25">25</th><td><i>   2. Use xmm vector compare when size &gt;= 8 bytes.</i></td></tr>
<tr><th id="26">26</th><td><i>   3. Optimistically compare up to first 4 * VEC_SIZE one at a</i></td></tr>
<tr><th id="27">27</th><td><i>      to check for early mismatches. Only do this if its guranteed the</i></td></tr>
<tr><th id="28">28</th><td><i>      work is not wasted.</i></td></tr>
<tr><th id="29">29</th><td><i>   4. If size is 8 * VEC_SIZE or less, unroll the loop.</i></td></tr>
<tr><th id="30">30</th><td><i>   5. Compare 4 * VEC_SIZE at a time with the aligned first memory</i></td></tr>
<tr><th id="31">31</th><td><i>      area.</i></td></tr>
<tr><th id="32">32</th><td><i>   6. Use 2 vector compares when size is 2 * VEC_SIZE or less.</i></td></tr>
<tr><th id="33">33</th><td><i>   7. Use 4 vector compares when size is 4 * VEC_SIZE or less.</i></td></tr>
<tr><th id="34">34</th><td><i>   8. Use 8 vector compares when size is 8 * VEC_SIZE or less.  */</i></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u># include <a href="../../unix/sysv/linux/x86_64/sysdep.h.html">&lt;sysdep.h&gt;</a></u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u># <span data-ppcond="38">ifndef</span> <a class="macro" href="memcmpeq-avx2-rtm.S.html#2" data-ref="_M/MEMCMPEQ">MEMCMPEQ</a></u></td></tr>
<tr><th id="39">39</th><td><u>#  define MEMCMPEQ	__memcmpeq_avx2</u></td></tr>
<tr><th id="40">40</th><td><u># <span data-ppcond="38">endif</span></u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u># define <dfn class="macro" id="_M/VPCMPEQ" data-ref="_M/VPCMPEQ">VPCMPEQ</dfn>	vpcmpeqb</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><u># <span data-ppcond="44">ifndef</span> <span class="macro" data-ref="_M/VZEROUPPER">VZEROUPPER</span></u></td></tr>
<tr><th id="45">45</th><td><u>#  define <dfn class="macro" id="_M/VZEROUPPER" data-ref="_M/VZEROUPPER">VZEROUPPER</dfn>	vzeroupper</u></td></tr>
<tr><th id="46">46</th><td><u># <span data-ppcond="44">endif</span></u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u># <span data-ppcond="48">ifndef</span> <a class="macro" href="memcmpeq-avx2-rtm.S.html#10" data-ref="_M/SECTION">SECTION</a></u></td></tr>
<tr><th id="49">49</th><td><u>#  define SECTION(p)	p##.avx</u></td></tr>
<tr><th id="50">50</th><td><u># <span data-ppcond="48">endif</span></u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><u># define <dfn class="macro" id="_M/VEC_SIZE" data-ref="_M/VEC_SIZE">VEC_SIZE</dfn> 32</u></td></tr>
<tr><th id="53">53</th><td><u># define <dfn class="macro" id="_M/PAGE_SIZE" data-ref="_M/PAGE_SIZE">PAGE_SIZE</dfn>	4096</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>	.section <a class="macro" href="memcmpeq-avx2-rtm.S.html#10" title=".text.avx.rtm" data-ref="_M/SECTION">SECTION</a>(.text), <q>"ax"</q>, @progbits</td></tr>
<tr><th id="56">56</th><td><a class="macro" href="../../x86/sysdep.h.html#81" title=".globl __memcmpeq_avx2_rtm; .type __memcmpeq_avx2_rtm,@function; .align 1&lt;&lt;6; __memcmpeq_avx2_rtm: .cfi_startproc; endbr64;" data-ref="_M/ENTRY_P2ALIGN">ENTRY_P2ALIGN</a> (<a class="macro" href="memcmpeq-avx2-rtm.S.html#2" title="__memcmpeq_avx2_rtm" data-ref="_M/MEMCMPEQ">MEMCMPEQ</a>, <var>6</var>)</td></tr>
<tr><th id="57">57</th><td><u># <span data-ppcond="57">ifdef</span> <span class="macro" data-ref="_M/__ILP32__">__ILP32__</span></u></td></tr>
<tr><th id="58">58</th><td>	<i>/* Clear the upper 32 bits.  */</i></td></tr>
<tr><th id="59">59</th><td>	movl	%edx, %edx</td></tr>
<tr><th id="60">60</th><td><u># <span data-ppcond="57">endif</span></u></td></tr>
<tr><th id="61">61</th><td>	<span class='error' title="unknown type name &apos;cmp&apos;">cmp</span>	<span class='error' title="expected identifier or &apos;(&apos;">$</span><a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>, %<a class="macro" href="../sysdep.h.html#86" title="rdx" data-ref="_M/RDX_LP">RDX_LP</a></td></tr>
<tr><th id="62">62</th><td>	jb	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lless_vec" data-ref="_M/L">L</a>(less_vec)</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>	<i>/* From VEC to 2 * VEC.  No branch when size == VEC_SIZE.  */</i></td></tr>
<tr><th id="65">65</th><td>	vmovdqu	(%rsi), %ymm1</td></tr>
<tr><th id="66">66</th><td>	<a class="macro" href="#42" title="vpcmpeqb" data-ref="_M/VPCMPEQ">VPCMPEQ</a>	(%rdi), %ymm1, %ymm1</td></tr>
<tr><th id="67">67</th><td>	vpmovmskb %ymm1, %eax</td></tr>
<tr><th id="68">68</th><td>	incl	%eax</td></tr>
<tr><th id="69">69</th><td>	jnz	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lreturn_neq0" data-ref="_M/L">L</a>(return_neq0)</td></tr>
<tr><th id="70">70</th><td>	cmpq	$(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>), %rdx</td></tr>
<tr><th id="71">71</th><td>	jbe	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Llast_1x_vec" data-ref="_M/L">L</a>(last_1x_vec)</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td>	<i>/* Check second VEC no matter what.  */</i></td></tr>
<tr><th id="74">74</th><td>	vmovdqu	<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rsi), %ymm2</td></tr>
<tr><th id="75">75</th><td>	<a class="macro" href="#42" title="vpcmpeqb" data-ref="_M/VPCMPEQ">VPCMPEQ</a>	<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rdi), %ymm2, %ymm2</td></tr>
<tr><th id="76">76</th><td>	vpmovmskb %ymm2, %eax</td></tr>
<tr><th id="77">77</th><td>	<i>/* If all 4 VEC where equal eax will be all 1s so incl will overflow</i></td></tr>
<tr><th id="78">78</th><td><i>	   and set zero flag.  */</i></td></tr>
<tr><th id="79">79</th><td>	incl	%eax</td></tr>
<tr><th id="80">80</th><td>	jnz	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lreturn_neq0" data-ref="_M/L">L</a>(return_neq0)</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>	<i>/* Less than 4 * VEC.  */</i></td></tr>
<tr><th id="83">83</th><td>	cmpq	$(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>4</var>), %rdx</td></tr>
<tr><th id="84">84</th><td>	jbe	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Llast_2x_vec" data-ref="_M/L">L</a>(last_2x_vec)</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>	<i>/* Check third and fourth VEC no matter what.  */</i></td></tr>
<tr><th id="87">87</th><td>	vmovdqu	(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rsi), %ymm3</td></tr>
<tr><th id="88">88</th><td>	<a class="macro" href="#42" title="vpcmpeqb" data-ref="_M/VPCMPEQ">VPCMPEQ</a>	(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rdi), %ymm3, %ymm3</td></tr>
<tr><th id="89">89</th><td>	vpmovmskb %ymm3, %eax</td></tr>
<tr><th id="90">90</th><td>	incl	%eax</td></tr>
<tr><th id="91">91</th><td>	jnz	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lreturn_neq0" data-ref="_M/L">L</a>(return_neq0)</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>	vmovdqu	(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>3</var>)(%rsi), %ymm4</td></tr>
<tr><th id="94">94</th><td>	<a class="macro" href="#42" title="vpcmpeqb" data-ref="_M/VPCMPEQ">VPCMPEQ</a>	(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>3</var>)(%rdi), %ymm4, %ymm4</td></tr>
<tr><th id="95">95</th><td>	vpmovmskb %ymm4, %eax</td></tr>
<tr><th id="96">96</th><td>	incl	%eax</td></tr>
<tr><th id="97">97</th><td>	jnz	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lreturn_neq0" data-ref="_M/L">L</a>(return_neq0)</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>	<i>/* Go to 4x VEC loop.  */</i></td></tr>
<tr><th id="100">100</th><td>	cmpq	$(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>8</var>), %rdx</td></tr>
<tr><th id="101">101</th><td>	ja	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lmore_8x_vec" data-ref="_M/L">L</a>(more_8x_vec)</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>	<i>/* Handle remainder of size = 4 * VEC + 1 to 8 * VEC without any</i></td></tr>
<tr><th id="104">104</th><td><i>	   branches.  */</i></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>	<i>/* Adjust rsi and rdi to avoid indexed address mode. This end up</i></td></tr>
<tr><th id="107">107</th><td><i>	   saving a 16 bytes of code, prevents unlamination, and bottlenecks in</i></td></tr>
<tr><th id="108">108</th><td><i>	   the AGU.  */</i></td></tr>
<tr><th id="109">109</th><td>	addq	%rdx, %rsi</td></tr>
<tr><th id="110">110</th><td>	vmovdqu	-(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>4</var>)(%rsi), %ymm1</td></tr>
<tr><th id="111">111</th><td>	vmovdqu	-(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>3</var>)(%rsi), %ymm2</td></tr>
<tr><th id="112">112</th><td>	addq	%rdx, %rdi</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>	<a class="macro" href="#42" title="vpcmpeqb" data-ref="_M/VPCMPEQ">VPCMPEQ</a>	-(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>4</var>)(%rdi), %ymm1, %ymm1</td></tr>
<tr><th id="115">115</th><td>	<a class="macro" href="#42" title="vpcmpeqb" data-ref="_M/VPCMPEQ">VPCMPEQ</a>	-(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>3</var>)(%rdi), %ymm2, %ymm2</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>	vmovdqu	-(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rsi), %ymm3</td></tr>
<tr><th id="118">118</th><td>	<a class="macro" href="#42" title="vpcmpeqb" data-ref="_M/VPCMPEQ">VPCMPEQ</a>	-(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rdi), %ymm3, %ymm3</td></tr>
<tr><th id="119">119</th><td>	vmovdqu	-<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rsi), %ymm4</td></tr>
<tr><th id="120">120</th><td>	<a class="macro" href="#42" title="vpcmpeqb" data-ref="_M/VPCMPEQ">VPCMPEQ</a>	-<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rdi), %ymm4, %ymm4</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>	<i>/* Reduce VEC0 - VEC4.  */</i></td></tr>
<tr><th id="123">123</th><td>	vpand	%ymm1, %ymm2, %ymm2</td></tr>
<tr><th id="124">124</th><td>	vpand	%ymm3, %ymm4, %ymm4</td></tr>
<tr><th id="125">125</th><td>	vpand	%ymm2, %ymm4, %ymm4</td></tr>
<tr><th id="126">126</th><td>	vpmovmskb %ymm4, %eax</td></tr>
<tr><th id="127">127</th><td>	incl	%eax</td></tr>
<tr><th id="128">128</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lreturn_neq0" data-ref="_M/L">L</a>(return_neq0):</td></tr>
<tr><th id="129">129</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lreturn_vzeroupper" data-ref="_M/L">L</a>(return_vzeroupper):</td></tr>
<tr><th id="130">130</th><td>	<a class="macro" href="memcmpeq-avx2-rtm.S.html#5" title="xtest; jz 1f; vzeroall; ret; 1: vzeroupper; ret" data-ref="_M/ZERO_UPPER_VEC_REGISTERS_RETURN">ZERO_UPPER_VEC_REGISTERS_RETURN</a></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>	<i>/* NB: p2align 5 here will ensure the L(loop_4x_vec) is also 32 byte</i></td></tr>
<tr><th id="133">133</th><td><i>	   aligned.  */</i></td></tr>
<tr><th id="134">134</th><td>	<span class='error' title="expected identifier or &apos;(&apos;">.</span>p2align <var>5</var></td></tr>
<tr><th id="135">135</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lless_vec" data-ref="_M/L">L</a>(less_vec):</td></tr>
<tr><th id="136">136</th><td>	<i>/* Check if one or less char. This is necessary for size = 0 but is</i></td></tr>
<tr><th id="137">137</th><td><i>	   also faster for size = 1.  */</i></td></tr>
<tr><th id="138">138</th><td>	cmpl	$<var>1</var>, %edx</td></tr>
<tr><th id="139">139</th><td>	jbe	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lone_or_less" data-ref="_M/L">L</a>(one_or_less)</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>	<i>/* Check if loading one VEC from either s1 or s2 could cause a page</i></td></tr>
<tr><th id="142">142</th><td><i>	   cross. This can have false positives but is by far the fastest</i></td></tr>
<tr><th id="143">143</th><td><i>	   method.  */</i></td></tr>
<tr><th id="144">144</th><td>	movl	%edi, %eax</td></tr>
<tr><th id="145">145</th><td>	orl	%esi, %eax</td></tr>
<tr><th id="146">146</th><td>	andl	$(<a class="macro" href="#53" title="4096" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a> - <var>1</var>), %eax</td></tr>
<tr><th id="147">147</th><td>	cmpl	$(<a class="macro" href="#53" title="4096" data-ref="_M/PAGE_SIZE">PAGE_SIZE</a> - <a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>), %eax</td></tr>
<tr><th id="148">148</th><td>	jg	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lpage_cross_less_vec" data-ref="_M/L">L</a>(page_cross_less_vec)</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>	<i>/* No page cross possible.  */</i></td></tr>
<tr><th id="151">151</th><td>	vmovdqu	(%rsi), %ymm2</td></tr>
<tr><th id="152">152</th><td>	<a class="macro" href="#42" title="vpcmpeqb" data-ref="_M/VPCMPEQ">VPCMPEQ</a>	(%rdi), %ymm2, %ymm2</td></tr>
<tr><th id="153">153</th><td>	vpmovmskb %ymm2, %eax</td></tr>
<tr><th id="154">154</th><td>	incl	%eax</td></tr>
<tr><th id="155">155</th><td>	<i>/* Result will be zero if s1 and s2 match. Otherwise first set bit</i></td></tr>
<tr><th id="156">156</th><td><i>	   will be first mismatch.  */</i></td></tr>
<tr><th id="157">157</th><td>	bzhil	%edx, %eax, %eax</td></tr>
<tr><th id="158">158</th><td>	<a class="macro" href="memcmpeq-avx2-rtm.S.html#8" title="jmp .Lreturn_vzeroupper" data-ref="_M/VZEROUPPER_RETURN">VZEROUPPER_RETURN</a></td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>	<i>/* Relatively cold but placing close to L(less_vec) for 2 byte jump</i></td></tr>
<tr><th id="161">161</th><td><i>	   encoding.  */</i></td></tr>
<tr><th id="162">162</th><td>	.p2align <var>4</var></td></tr>
<tr><th id="163">163</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lone_or_less" data-ref="_M/L">L</a>(one_or_less):</td></tr>
<tr><th id="164">164</th><td>	jb	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lzero" data-ref="_M/L">L</a>(zero)</td></tr>
<tr><th id="165">165</th><td>	movzbl	(%rsi), %ecx</td></tr>
<tr><th id="166">166</th><td>	movzbl	(%rdi), %eax</td></tr>
<tr><th id="167">167</th><td>	subl	%ecx, %eax</td></tr>
<tr><th id="168">168</th><td>	<i>/* No ymm register was touched.  */</i></td></tr>
<tr><th id="169">169</th><td>	ret</td></tr>
<tr><th id="170">170</th><td>	<i>/* Within the same 16 byte block is L(one_or_less).  */</i></td></tr>
<tr><th id="171">171</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lzero" data-ref="_M/L">L</a>(zero):</td></tr>
<tr><th id="172">172</th><td>	xorl	%eax, %eax</td></tr>
<tr><th id="173">173</th><td>	ret</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>	.p2align <var>4</var></td></tr>
<tr><th id="176">176</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Llast_1x_vec" data-ref="_M/L">L</a>(last_1x_vec):</td></tr>
<tr><th id="177">177</th><td>	vmovdqu	-(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>1</var>)(%rsi, %rdx), %ymm1</td></tr>
<tr><th id="178">178</th><td>	<a class="macro" href="#42" title="vpcmpeqb" data-ref="_M/VPCMPEQ">VPCMPEQ</a>	-(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>1</var>)(%rdi, %rdx), %ymm1, %ymm1</td></tr>
<tr><th id="179">179</th><td>	vpmovmskb %ymm1, %eax</td></tr>
<tr><th id="180">180</th><td>	incl	%eax</td></tr>
<tr><th id="181">181</th><td>	<a class="macro" href="memcmpeq-avx2-rtm.S.html#8" title="jmp .Lreturn_vzeroupper" data-ref="_M/VZEROUPPER_RETURN">VZEROUPPER_RETURN</a></td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>	.p2align <var>4</var></td></tr>
<tr><th id="184">184</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Llast_2x_vec" data-ref="_M/L">L</a>(last_2x_vec):</td></tr>
<tr><th id="185">185</th><td>	vmovdqu	-(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rsi, %rdx), %ymm1</td></tr>
<tr><th id="186">186</th><td>	<a class="macro" href="#42" title="vpcmpeqb" data-ref="_M/VPCMPEQ">VPCMPEQ</a>	-(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rdi, %rdx), %ymm1, %ymm1</td></tr>
<tr><th id="187">187</th><td>	vmovdqu	-(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>1</var>)(%rsi, %rdx), %ymm2</td></tr>
<tr><th id="188">188</th><td>	<a class="macro" href="#42" title="vpcmpeqb" data-ref="_M/VPCMPEQ">VPCMPEQ</a>	-(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>1</var>)(%rdi, %rdx), %ymm2, %ymm2</td></tr>
<tr><th id="189">189</th><td>	vpand	%ymm1, %ymm2, %ymm2</td></tr>
<tr><th id="190">190</th><td>	vpmovmskb %ymm2, %eax</td></tr>
<tr><th id="191">191</th><td>	incl	%eax</td></tr>
<tr><th id="192">192</th><td>	<a class="macro" href="memcmpeq-avx2-rtm.S.html#8" title="jmp .Lreturn_vzeroupper" data-ref="_M/VZEROUPPER_RETURN">VZEROUPPER_RETURN</a></td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>	.p2align <var>4</var></td></tr>
<tr><th id="195">195</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lmore_8x_vec" data-ref="_M/L">L</a>(more_8x_vec):</td></tr>
<tr><th id="196">196</th><td>	<i>/* Set end of s1 in rdx.  */</i></td></tr>
<tr><th id="197">197</th><td>	leaq	-(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>4</var>)(%rdi, %rdx), %rdx</td></tr>
<tr><th id="198">198</th><td>	<i>/* rsi stores s2 - s1. This allows loop to only update one pointer.</i></td></tr>
<tr><th id="199">199</th><td><i>	 */</i></td></tr>
<tr><th id="200">200</th><td>	subq	%rdi, %rsi</td></tr>
<tr><th id="201">201</th><td>	<i>/* Align s1 pointer.  */</i></td></tr>
<tr><th id="202">202</th><td>	andq	$-<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>, %rdi</td></tr>
<tr><th id="203">203</th><td>	<i>/* Adjust because first 4x vec where check already.  */</i></td></tr>
<tr><th id="204">204</th><td>	subq	$-(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>4</var>), %rdi</td></tr>
<tr><th id="205">205</th><td>	.p2align <var>4</var></td></tr>
<tr><th id="206">206</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lloop_4x_vec" data-ref="_M/L">L</a>(loop_4x_vec):</td></tr>
<tr><th id="207">207</th><td>	<i>/* rsi has s2 - s1 so get correct address by adding s1 (in rdi).  */</i></td></tr>
<tr><th id="208">208</th><td>	vmovdqu	(%rsi, %rdi), %ymm1</td></tr>
<tr><th id="209">209</th><td>	<a class="macro" href="#42" title="vpcmpeqb" data-ref="_M/VPCMPEQ">VPCMPEQ</a>	(%rdi), %ymm1, %ymm1</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>	vmovdqu	<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rsi, %rdi), %ymm2</td></tr>
<tr><th id="212">212</th><td>	<a class="macro" href="#42" title="vpcmpeqb" data-ref="_M/VPCMPEQ">VPCMPEQ</a>	<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rdi), %ymm2, %ymm2</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>	vmovdqu	(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rsi, %rdi), %ymm3</td></tr>
<tr><th id="215">215</th><td>	<a class="macro" href="#42" title="vpcmpeqb" data-ref="_M/VPCMPEQ">VPCMPEQ</a>	(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rdi), %ymm3, %ymm3</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>	vmovdqu	(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>3</var>)(%rsi, %rdi), %ymm4</td></tr>
<tr><th id="218">218</th><td>	<a class="macro" href="#42" title="vpcmpeqb" data-ref="_M/VPCMPEQ">VPCMPEQ</a>	(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>3</var>)(%rdi), %ymm4, %ymm4</td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td>	vpand	%ymm1, %ymm2, %ymm2</td></tr>
<tr><th id="221">221</th><td>	vpand	%ymm3, %ymm4, %ymm4</td></tr>
<tr><th id="222">222</th><td>	vpand	%ymm2, %ymm4, %ymm4</td></tr>
<tr><th id="223">223</th><td>	vpmovmskb %ymm4, %eax</td></tr>
<tr><th id="224">224</th><td>	incl	%eax</td></tr>
<tr><th id="225">225</th><td>	jnz	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lreturn_neq1" data-ref="_M/L">L</a>(return_neq1)</td></tr>
<tr><th id="226">226</th><td>	subq	$-(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>4</var>), %rdi</td></tr>
<tr><th id="227">227</th><td>	<i>/* Check if s1 pointer at end.  */</i></td></tr>
<tr><th id="228">228</th><td>	cmpq	%rdx, %rdi</td></tr>
<tr><th id="229">229</th><td>	jb	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lloop_4x_vec" data-ref="_M/L">L</a>(loop_4x_vec)</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td>	vmovdqu	(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>3</var>)(%rsi, %rdx), %ymm4</td></tr>
<tr><th id="232">232</th><td>	<a class="macro" href="#42" title="vpcmpeqb" data-ref="_M/VPCMPEQ">VPCMPEQ</a>	(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>3</var>)(%rdx), %ymm4, %ymm4</td></tr>
<tr><th id="233">233</th><td>	subq	%rdx, %rdi</td></tr>
<tr><th id="234">234</th><td>	<i>/* rdi has 4 * VEC_SIZE - remaining length.  */</i></td></tr>
<tr><th id="235">235</th><td>	cmpl	$(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>3</var>), %edi</td></tr>
<tr><th id="236">236</th><td>	jae	<a class="macro" href="../../x86/sysdep.h.html#114" title=".L8x_last_1x_vec" data-ref="_M/L">L</a>(<var>8x_last_1x_vec</var>)</td></tr>
<tr><th id="237">237</th><td>	<i>/* Load regardless of branch.  */</i></td></tr>
<tr><th id="238">238</th><td>	vmovdqu	(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rsi, %rdx), %ymm3</td></tr>
<tr><th id="239">239</th><td>	<a class="macro" href="#42" title="vpcmpeqb" data-ref="_M/VPCMPEQ">VPCMPEQ</a>	(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>)(%rdx), %ymm3, %ymm3</td></tr>
<tr><th id="240">240</th><td>	cmpl	$(<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a> * <var>2</var>), %edi</td></tr>
<tr><th id="241">241</th><td>	jae	<a class="macro" href="../../x86/sysdep.h.html#114" title=".L8x_last_2x_vec" data-ref="_M/L">L</a>(<var>8x_last_2x_vec</var>)</td></tr>
<tr><th id="242">242</th><td>	<i>/* Check last 4 VEC.  */</i></td></tr>
<tr><th id="243">243</th><td>	vmovdqu	<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rsi, %rdx), %ymm1</td></tr>
<tr><th id="244">244</th><td>	<a class="macro" href="#42" title="vpcmpeqb" data-ref="_M/VPCMPEQ">VPCMPEQ</a>	<a class="macro" href="#52" title="32" data-ref="_M/VEC_SIZE">VEC_SIZE</a>(%rdx), %ymm1, %ymm1</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>	vmovdqu	(%rsi, %rdx), %ymm2</td></tr>
<tr><th id="247">247</th><td>	<a class="macro" href="#42" title="vpcmpeqb" data-ref="_M/VPCMPEQ">VPCMPEQ</a>	(%rdx), %ymm2, %ymm2</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>	vpand	%ymm3, %ymm4, %ymm4</td></tr>
<tr><th id="250">250</th><td>	vpand	%ymm1, %ymm2, %ymm3</td></tr>
<tr><th id="251">251</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".L8x_last_2x_vec" data-ref="_M/L">L</a>(<var>8x_last_2x_vec</var>):</td></tr>
<tr><th id="252">252</th><td>	vpand	%ymm3, %ymm4, %ymm4</td></tr>
<tr><th id="253">253</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".L8x_last_1x_vec" data-ref="_M/L">L</a>(<var>8x_last_1x_vec</var>):</td></tr>
<tr><th id="254">254</th><td>	vpmovmskb %ymm4, %eax</td></tr>
<tr><th id="255">255</th><td>	<i>/* Restore s1 pointer to rdi.  */</i></td></tr>
<tr><th id="256">256</th><td>	incl	%eax</td></tr>
<tr><th id="257">257</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lreturn_neq1" data-ref="_M/L">L</a>(return_neq1):</td></tr>
<tr><th id="258">258</th><td>	<a class="macro" href="memcmpeq-avx2-rtm.S.html#8" title="jmp .Lreturn_vzeroupper" data-ref="_M/VZEROUPPER_RETURN">VZEROUPPER_RETURN</a></td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>	<i>/* Relatively cold case as page cross are unexpected.  */</i></td></tr>
<tr><th id="261">261</th><td>	.p2align <var>4</var></td></tr>
<tr><th id="262">262</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lpage_cross_less_vec" data-ref="_M/L">L</a>(page_cross_less_vec):</td></tr>
<tr><th id="263">263</th><td>	cmpl	$<var>16</var>, %edx</td></tr>
<tr><th id="264">264</th><td>	jae	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lbetween_16_31" data-ref="_M/L">L</a>(between_16_31)</td></tr>
<tr><th id="265">265</th><td>	cmpl	$<var>8</var>, %edx</td></tr>
<tr><th id="266">266</th><td>	ja	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lbetween_9_15" data-ref="_M/L">L</a>(between_9_15)</td></tr>
<tr><th id="267">267</th><td>	cmpl	$<var>4</var>, %edx</td></tr>
<tr><th id="268">268</th><td>	jb	<a class="macro" href="../../x86/sysdep.h.html#114" title=".Lbetween_2_3" data-ref="_M/L">L</a>(between_2_3)</td></tr>
<tr><th id="269">269</th><td>	<i>/* From 4 to 8 bytes.  No branch when size == 4.  */</i></td></tr>
<tr><th id="270">270</th><td>	movl	(%rdi), %eax</td></tr>
<tr><th id="271">271</th><td>	subl	(%rsi), %eax</td></tr>
<tr><th id="272">272</th><td>	movl	-<var>4</var>(%rdi, %rdx), %ecx</td></tr>
<tr><th id="273">273</th><td>	movl	-<var>4</var>(%rsi, %rdx), %edi</td></tr>
<tr><th id="274">274</th><td>	subl	%edi, %ecx</td></tr>
<tr><th id="275">275</th><td>	orl	%ecx, %eax</td></tr>
<tr><th id="276">276</th><td>	ret</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td>	.p2align <var>4</var>,, <var>8</var></td></tr>
<tr><th id="279">279</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lbetween_16_31" data-ref="_M/L">L</a>(between_16_31):</td></tr>
<tr><th id="280">280</th><td>	<i>/* From 16 to 31 bytes.  No branch when size == 16.  */</i></td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td>	<i>/* Safe to use xmm[0, 15] as no vzeroupper is needed so RTM safe.</i></td></tr>
<tr><th id="283">283</th><td><i>	 */</i></td></tr>
<tr><th id="284">284</th><td>	vmovdqu	(%rsi), %xmm1</td></tr>
<tr><th id="285">285</th><td>	vpcmpeqb (%rdi), %xmm1, %xmm1</td></tr>
<tr><th id="286">286</th><td>	vmovdqu	-<var>16</var>(%rsi, %rdx), %xmm2</td></tr>
<tr><th id="287">287</th><td>	vpcmpeqb -<var>16</var>(%rdi, %rdx), %xmm2, %xmm2</td></tr>
<tr><th id="288">288</th><td>	vpand	%xmm1, %xmm2, %xmm2</td></tr>
<tr><th id="289">289</th><td>	vpmovmskb %xmm2, %eax</td></tr>
<tr><th id="290">290</th><td>	notw	%ax</td></tr>
<tr><th id="291">291</th><td>	<i>/* No ymm register was touched.  */</i></td></tr>
<tr><th id="292">292</th><td>	ret</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>	.p2align <var>4</var>,, <var>8</var></td></tr>
<tr><th id="295">295</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lbetween_9_15" data-ref="_M/L">L</a>(between_9_15):</td></tr>
<tr><th id="296">296</th><td>	<i>/* From 9 to 15 bytes.  */</i></td></tr>
<tr><th id="297">297</th><td>	movq	(%rdi), %rax</td></tr>
<tr><th id="298">298</th><td>	subq	(%rsi), %rax</td></tr>
<tr><th id="299">299</th><td>	movq	-<var>8</var>(%rdi, %rdx), %rcx</td></tr>
<tr><th id="300">300</th><td>	movq	-<var>8</var>(%rsi, %rdx), %rdi</td></tr>
<tr><th id="301">301</th><td>	subq	%rdi, %rcx</td></tr>
<tr><th id="302">302</th><td>	orq	%rcx, %rax</td></tr>
<tr><th id="303">303</th><td>	<i>/* edx is guranteed to be a non-zero int.  */</i></td></tr>
<tr><th id="304">304</th><td>	cmovnz	%edx, %eax</td></tr>
<tr><th id="305">305</th><td>	ret</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td>	<i>/* Don't align. This is cold and aligning here will cause code</i></td></tr>
<tr><th id="308">308</th><td><i>	   to spill into next cache line.  */</i></td></tr>
<tr><th id="309">309</th><td><a class="macro" href="../../x86/sysdep.h.html#114" title=".Lbetween_2_3" data-ref="_M/L">L</a>(between_2_3):</td></tr>
<tr><th id="310">310</th><td>	<i>/* From 2 to 3 bytes.  No branch when size == 2.  */</i></td></tr>
<tr><th id="311">311</th><td>	movzwl	(%rdi), %eax</td></tr>
<tr><th id="312">312</th><td>	movzwl	(%rsi), %ecx</td></tr>
<tr><th id="313">313</th><td>	subl	%ecx, %eax</td></tr>
<tr><th id="314">314</th><td>	movzbl	-<var>1</var>(%rdi, %rdx), %ecx</td></tr>
<tr><th id="315">315</th><td>	<i>/* All machines that support evex will insert a "merging uop"</i></td></tr>
<tr><th id="316">316</th><td><i>	   avoiding any serious partial register stalls.  */</i></td></tr>
<tr><th id="317">317</th><td>	subb	-<var>1</var>(%rsi, %rdx), %cl</td></tr>
<tr><th id="318">318</th><td>	orl	%ecx, %eax</td></tr>
<tr><th id="319">319</th><td>	<i>/* No ymm register was touched.  */</i></td></tr>
<tr><th id="320">320</th><td>	ret</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>    <i>/* 2 Bytes from next cache line. */</i></td></tr>
<tr><th id="323">323</th><td><a class="macro" href="../../x86/sysdep.h.html#94" title=".cfi_endproc; .size __memcmpeq_avx2_rtm,.-__memcmpeq_avx2_rtm;" data-ref="_M/END">END</a> (<a class="macro" href="memcmpeq-avx2-rtm.S.html#2" title="__memcmpeq_avx2_rtm" data-ref="_M/MEMCMPEQ">MEMCMPEQ</a>)</td></tr>
<tr><th id="324">324</th><td><u>#<span data-ppcond="19">endif</span></u></td></tr>
<tr><th id="325">325</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='memcmpeq-avx2-rtm.S.html'>codebrowser/sysdeps/x86_64/multiarch/memcmpeq-avx2-rtm.S</a><br/>Generated on <em>2022-Aug-27</em> from project codebrowser revision <em>2.35</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
