// Seed: 1262552876
module module_0 (
    output uwire id_0,
    input uwire id_1,
    input supply0 id_2
    , id_8,
    output wire id_3,
    input wand id_4,
    input tri0 id_5
    , id_9,
    output wor id_6
);
  assign id_8 = (-1) <-> id_8;
endmodule
module module_1 #(
    parameter id_4 = 32'd9
) (
    input uwire id_0,
    output tri1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input wor _id_4,
    input tri id_5,
    output tri1 id_6,
    output supply0 id_7,
    input supply1 id_8
);
  wire [id_4 : -1] id_10;
  logic id_11;
  or primCall (id_6, id_10, id_0, id_11, id_8, id_2, id_5, id_3);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_3,
      id_1,
      id_3,
      id_5,
      id_6
  );
  assign modCall_1.id_4 = 0;
  wire id_12;
endmodule
