Enable the clock for the PDB0 module
    SIM_SCGC6 = SIM_SCGC6_PDB_MASK;
    SIM_SCGC5 |= SIM_SCGC5_PORTC_MASK;

Enable the PDB0 IRQ, use NVICEnableIRQ macro
    NVIC_EnableIRQ(PDB0_IRQn);

Enable the clock for the FTM0 module
	SIM_SCGC6 |= SIM_SCGC6_FTM0_MASK;

Enable the FTM0 IRQ, use NVICEnableIRQ macro
	NVIC_EnableIRQ(ADC1_IRQn);

Configure SW3 to be interrupted on the rising edge
	PORTA_PCR4 |= PORT_PCR_IRQC(0x9);

Configure SW2 to be interrupted on both rising and falling edge
	PORTC_PCR6 |= PORT_PCR_IRQC(0xB);

Enable the clock for ADC1 module
    SIM_SCGC3 |= SIM_SCGC3_ADC1_MASK;

Enable the ADC1 IRQ, use NVICEnableIRQ macro
    NVIC_EnableIRQ(ADC1_IRQn);

Read result from ADC1(hint: fill in the blank)
    unsigned short i = ADC1_RA >> 4;
    
Set DAC output value (12 bits) to variable i above
    DAC0_DAT0H = i >> 8;
    DAC0_DAT0L = i;