#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8738c473f0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x7f8738c6d2a0_0 .var "Clk", 0 0;
v0x7f8738c6d330_0 .var "Reset", 0 0;
v0x7f8738c6d400_0 .var "Start", 0 0;
v0x7f8738c6d4d0_0 .var/i "counter", 31 0;
v0x7f8738c6d560_0 .var/i "i", 31 0;
v0x7f8738c6d630_0 .var/i "outfile", 31 0;
S_0x7f8738c4d280 .scope module, "CPU" "CPU" 2 12, 3 1 0, S_0x7f8738c473f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
v0x7f8738c6b1c0_0 .net "ALUout", 31 0, v0x7f8738c624e0_0;  1 drivers
v0x7f8738c6b2a0_0 .net "ALUrsdata", 31 0, L_0x7f8738c6f2c0;  1 drivers
v0x7f8738c6b380_0 .net "ALUrtdata", 31 0, L_0x7f8738c6f720;  1 drivers
v0x7f8738c6b450_0 .net "ALUsrc", 31 0, L_0x7f8738c6fa60;  1 drivers
v0x7f8738c6b520_0 .net "ALUzero", 0 0, v0x7f8738c622d0_0;  1 drivers
v0x7f8738c6b5f0_0 .net "EXMEMaluout", 31 0, v0x7f8738c639c0_0;  1 drivers
v0x7f8738c6b700_0 .net "EXMEMregdst", 4 0, v0x7f8738c63bc0_0;  1 drivers
v0x7f8738c6b790_0 .net "EXMEMregwrite", 0 0, v0x7f8738c63d50_0;  1 drivers
v0x7f8738c6b820_0 .net "IDEXaluop", 2 0, v0x7f8738c64d30_0;  1 drivers
v0x7f8738c6b930_0 .net "IDEXalusrc", 0 0, v0x7f8738c64e70_0;  1 drivers
v0x7f8738c6b9c0_0 .net "IDEXfunc", 5 0, v0x7f8738c65060_0;  1 drivers
v0x7f8738c6ba90_0 .net "IDEXimmediate", 31 0, v0x7f8738c651b0_0;  1 drivers
v0x7f8738c6bb60_0 .net "IDEXrdaddr", 4 0, v0x7f8738c65390_0;  1 drivers
v0x7f8738c6bc30_0 .net "IDEXregdst", 0 0, v0x7f8738c654f0_0;  1 drivers
v0x7f8738c6bd00_0 .net "IDEXregwrite", 0 0, v0x7f8738c65610_0;  1 drivers
v0x7f8738c6bdd0_0 .net "IDEXrsaddr", 4 0, v0x7f8738c65730_0;  1 drivers
v0x7f8738c6bea0_0 .net "IDEXrsdata", 31 0, v0x7f8738c65980_0;  1 drivers
v0x7f8738c6c070_0 .net "IDEXrtaddr", 4 0, v0x7f8738c65aa0_0;  1 drivers
v0x7f8738c6c100_0 .net "IDEXrtdata", 31 0, v0x7f8738c65bd0_0;  1 drivers
v0x7f8738c6c190_0 .net "IFIDinst", 31 0, v0x7f8738c661f0_0;  1 drivers
v0x7f8738c6c220_0 .net "IFIDpc", 31 0, v0x7f8738c66340_0;  1 drivers
v0x7f8738c6c2b0_0 .net "MEMWBaluout", 31 0, v0x7f8738c66f20_0;  1 drivers
v0x7f8738c6c3c0_0 .net "MEMWBregdst", 4 0, v0x7f8738c67140_0;  1 drivers
v0x7f8738c6c450_0 .net "MEMWBregwrite", 0 0, v0x7f8738c672e0_0;  1 drivers
v0x7f8738c6c4e0_0 .net "aluctrl", 2 0, v0x7f8738c62880_0;  1 drivers
v0x7f8738c6c570_0 .net "aluop_ctrl", 2 0, v0x7f8738c63230_0;  1 drivers
v0x7f8738c6c600_0 .net "alusrc_ctrl", 0 0, v0x7f8738c632f0_0;  1 drivers
v0x7f8738c6c6d0_0 .net "clk_i", 0 0, v0x7f8738c6d2a0_0;  1 drivers
v0x7f8738c6c760_0 .net "dst_o", 4 0, L_0x7f8738c6eea0;  1 drivers
v0x7f8738c6c830_0 .net "extended", 31 0, L_0x7f8738c6e580;  1 drivers
v0x7f8738c6c900_0 .net "forwardA", 1 0, v0x7f8738c645c0_0;  1 drivers
v0x7f8738c6c9d0_0 .net "forwardB", 1 0, v0x7f8738c64670_0;  1 drivers
v0x7f8738c6caa0_0 .net "inst", 31 0, L_0x7f8738c6da60;  1 drivers
v0x7f8738c6bf70_0 .net "inst_addr", 31 0, v0x7f8738c68860_0;  1 drivers
v0x7f8738c6cdb0_0 .net "pc_i", 31 0, L_0x7f8738c6d6c0;  1 drivers
v0x7f8738c6ce40_0 .net "regdst_ctrl", 0 0, v0x7f8738c63430_0;  1 drivers
v0x7f8738c6cf10_0 .net "regwrite_ctrl", 0 0, v0x7f8738c634d0_0;  1 drivers
v0x7f8738c6cfe0_0 .net "rsdata", 31 0, L_0x7f8738c6ddb0;  1 drivers
v0x7f8738c6d0b0_0 .net "rst_i", 0 0, v0x7f8738c6d330_0;  1 drivers
v0x7f8738c6d140_0 .net "rtdata", 31 0, L_0x7f8738c6e040;  1 drivers
v0x7f8738c6d210_0 .net "start_i", 0 0, v0x7f8738c6d400_0;  1 drivers
L_0x7f8738c6db10 .part v0x7f8738c661f0_0, 26, 6;
L_0x7f8738c6e0f0 .part v0x7f8738c661f0_0, 21, 5;
L_0x7f8738c6e1d0 .part v0x7f8738c661f0_0, 16, 5;
L_0x7f8738c6e880 .part v0x7f8738c661f0_0, 0, 16;
L_0x7f8738c6e920 .part v0x7f8738c661f0_0, 21, 5;
L_0x7f8738c6e9c0 .part v0x7f8738c661f0_0, 16, 5;
L_0x7f8738c6ea60 .part v0x7f8738c661f0_0, 11, 5;
L_0x7f8738c6ec00 .part v0x7f8738c661f0_0, 0, 6;
S_0x7f8738c4bc20 .scope module, "ALU" "ALU" 3 171, 4 1 0, S_0x7f8738c4d280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
v0x7f8738c526d0_0 .net "ALUCtrl_i", 2 0, v0x7f8738c62880_0;  alias, 1 drivers
v0x7f8738c622d0_0 .var "Zero_o", 0 0;
v0x7f8738c62370_0 .net "data1_i", 31 0, L_0x7f8738c6f2c0;  alias, 1 drivers
v0x7f8738c62430_0 .net "data2_i", 31 0, L_0x7f8738c6fa60;  alias, 1 drivers
v0x7f8738c624e0_0 .var "data_o", 31 0;
E_0x7f8738c52190 .event edge, v0x7f8738c526d0_0, v0x7f8738c62370_0, v0x7f8738c62430_0, v0x7f8738c624e0_0;
S_0x7f8738c62650 .scope module, "ALU_Control" "ALU_Control" 3 164, 5 1 0, S_0x7f8738c4d280;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 3 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
v0x7f8738c62880_0 .var "ALUCtrl_o", 2 0;
v0x7f8738c62940_0 .net "ALUOp_i", 2 0, v0x7f8738c64d30_0;  alias, 1 drivers
v0x7f8738c629e0_0 .net "funct_i", 5 0, v0x7f8738c65060_0;  alias, 1 drivers
E_0x7f8738c62850 .event edge, v0x7f8738c62940_0, v0x7f8738c629e0_0;
S_0x7f8738c62af0 .scope module, "Add_PC" "Adder" 3 46, 6 1 0, S_0x7f8738c4d280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7f8738c62d10_0 .net "data1_in", 31 0, v0x7f8738c68860_0;  alias, 1 drivers
L_0x10c93b008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f8738c62dc0_0 .net "data2_in", 31 0, L_0x10c93b008;  1 drivers
v0x7f8738c62e70_0 .net "data_o", 31 0, L_0x7f8738c6d6c0;  alias, 1 drivers
L_0x7f8738c6d6c0 .arith/sum 32, v0x7f8738c68860_0, L_0x10c93b008;
S_0x7f8738c62f80 .scope module, "Control" "Control" 3 76, 7 1 0, S_0x7f8738c4d280;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op_i"
    .port_info 1 /OUTPUT 1 "RegDst_o"
    .port_info 2 /OUTPUT 3 "ALUOp_o"
    .port_info 3 /OUTPUT 1 "ALUSrc_o"
    .port_info 4 /OUTPUT 1 "RegWrite_o"
v0x7f8738c63230_0 .var "ALUOp_o", 2 0;
v0x7f8738c632f0_0 .var "ALUSrc_o", 0 0;
v0x7f8738c63390_0 .net "Op_i", 5 0, L_0x7f8738c6db10;  1 drivers
v0x7f8738c63430_0 .var "RegDst_o", 0 0;
v0x7f8738c634d0_0 .var "RegWrite_o", 0 0;
E_0x7f8738c631e0 .event edge, v0x7f8738c63390_0;
S_0x7f8738c63630 .scope module, "EXMEMregister" "EXMEMregister" 3 180, 8 92 0, S_0x7f8738c4d280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "regwrite_i"
    .port_info 2 /INPUT 32 "ALUout_i"
    .port_info 3 /INPUT 5 "regdst_i"
    .port_info 4 /OUTPUT 1 "regwrite_o"
    .port_info 5 /OUTPUT 32 "ALUout_o"
    .port_info 6 /OUTPUT 5 "regdst_o"
v0x7f8738c63910_0 .net "ALUout_i", 31 0, v0x7f8738c624e0_0;  alias, 1 drivers
v0x7f8738c639c0_0 .var "ALUout_o", 31 0;
v0x7f8738c63a60_0 .net "clk_i", 0 0, v0x7f8738c6d2a0_0;  alias, 1 drivers
v0x7f8738c63b10_0 .net "regdst_i", 4 0, L_0x7f8738c6eea0;  alias, 1 drivers
v0x7f8738c63bc0_0 .var "regdst_o", 4 0;
v0x7f8738c63cb0_0 .net "regwrite_i", 0 0, v0x7f8738c65610_0;  alias, 1 drivers
v0x7f8738c63d50_0 .var "regwrite_o", 0 0;
E_0x7f8738c63130 .event posedge, v0x7f8738c63a60_0;
S_0x7f8738c63ea0 .scope module, "ForwardingUnit" "ForwardingUnit" 3 190, 9 1 0, S_0x7f8738c4d280;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "IDEXrsaddr"
    .port_info 1 /INPUT 5 "IDEXrtaddr"
    .port_info 2 /INPUT 1 "EXMEMregwrite"
    .port_info 3 /INPUT 5 "EXMEMregdst"
    .port_info 4 /INPUT 1 "MEMWBregwrite"
    .port_info 5 /INPUT 5 "MEMWBregdst"
    .port_info 6 /OUTPUT 2 "forwardA"
    .port_info 7 /OUTPUT 2 "forwardB"
v0x7f8738c64170_0 .net "EXMEMregdst", 4 0, v0x7f8738c63bc0_0;  alias, 1 drivers
v0x7f8738c64230_0 .net "EXMEMregwrite", 0 0, v0x7f8738c63d50_0;  alias, 1 drivers
v0x7f8738c642e0_0 .net "IDEXrsaddr", 4 0, v0x7f8738c65730_0;  alias, 1 drivers
v0x7f8738c64390_0 .net "IDEXrtaddr", 4 0, v0x7f8738c65aa0_0;  alias, 1 drivers
v0x7f8738c64430_0 .net "MEMWBregdst", 4 0, v0x7f8738c67140_0;  alias, 1 drivers
v0x7f8738c64520_0 .net "MEMWBregwrite", 0 0, v0x7f8738c672e0_0;  alias, 1 drivers
v0x7f8738c645c0_0 .var "forwardA", 1 0;
v0x7f8738c64670_0 .var "forwardB", 1 0;
E_0x7f8738c64110/0 .event edge, v0x7f8738c64520_0, v0x7f8738c64430_0, v0x7f8738c642e0_0, v0x7f8738c64390_0;
E_0x7f8738c64110/1 .event edge, v0x7f8738c63d50_0, v0x7f8738c63bc0_0;
E_0x7f8738c64110 .event/or E_0x7f8738c64110/0, E_0x7f8738c64110/1;
S_0x7f8738c647e0 .scope module, "IDEXRegister" "IDEXRegister" 3 104, 8 23 0, S_0x7f8738c4d280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "regdst_ctrl"
    .port_info 2 /INPUT 3 "aluop_ctrl"
    .port_info 3 /INPUT 1 "alusrc_ctrl"
    .port_info 4 /INPUT 1 "regwrite_ctrl"
    .port_info 5 /INPUT 32 "rsdata_i"
    .port_info 6 /INPUT 32 "rtdata_i"
    .port_info 7 /INPUT 32 "immediate_i"
    .port_info 8 /INPUT 5 "rsaddr_i"
    .port_info 9 /INPUT 5 "rtaddr_i"
    .port_info 10 /INPUT 5 "rdaddr_i"
    .port_info 11 /INPUT 6 "func_i"
    .port_info 12 /OUTPUT 1 "regdst_o"
    .port_info 13 /OUTPUT 3 "aluop_o"
    .port_info 14 /OUTPUT 1 "alusrc_o"
    .port_info 15 /OUTPUT 1 "regwrite_o"
    .port_info 16 /OUTPUT 32 "rsdata_o"
    .port_info 17 /OUTPUT 32 "rtdata_o"
    .port_info 18 /OUTPUT 32 "immediate_o"
    .port_info 19 /OUTPUT 5 "rsaddr_o"
    .port_info 20 /OUTPUT 5 "rtaddr_o"
    .port_info 21 /OUTPUT 5 "rdaddr_o"
    .port_info 22 /OUTPUT 6 "func_o"
v0x7f8738c64c80_0 .net "aluop_ctrl", 2 0, v0x7f8738c63230_0;  alias, 1 drivers
v0x7f8738c64d30_0 .var "aluop_o", 2 0;
v0x7f8738c64dc0_0 .net "alusrc_ctrl", 0 0, v0x7f8738c632f0_0;  alias, 1 drivers
v0x7f8738c64e70_0 .var "alusrc_o", 0 0;
v0x7f8738c64f00_0 .net "clk_i", 0 0, v0x7f8738c6d2a0_0;  alias, 1 drivers
v0x7f8738c64fd0_0 .net "func_i", 5 0, L_0x7f8738c6ec00;  1 drivers
v0x7f8738c65060_0 .var "func_o", 5 0;
v0x7f8738c65110_0 .net "immediate_i", 31 0, L_0x7f8738c6e580;  alias, 1 drivers
v0x7f8738c651b0_0 .var "immediate_o", 31 0;
v0x7f8738c652e0_0 .net "rdaddr_i", 4 0, L_0x7f8738c6ea60;  1 drivers
v0x7f8738c65390_0 .var "rdaddr_o", 4 0;
v0x7f8738c65440_0 .net "regdst_ctrl", 0 0, v0x7f8738c63430_0;  alias, 1 drivers
v0x7f8738c654f0_0 .var "regdst_o", 0 0;
v0x7f8738c65580_0 .net "regwrite_ctrl", 0 0, v0x7f8738c634d0_0;  alias, 1 drivers
v0x7f8738c65610_0 .var "regwrite_o", 0 0;
v0x7f8738c656a0_0 .net "rsaddr_i", 4 0, L_0x7f8738c6e920;  1 drivers
v0x7f8738c65730_0 .var "rsaddr_o", 4 0;
v0x7f8738c658f0_0 .net "rsdata_i", 31 0, L_0x7f8738c6ddb0;  alias, 1 drivers
v0x7f8738c65980_0 .var "rsdata_o", 31 0;
v0x7f8738c65a10_0 .net "rtaddr_i", 4 0, L_0x7f8738c6e9c0;  1 drivers
v0x7f8738c65aa0_0 .var "rtaddr_o", 4 0;
v0x7f8738c65b30_0 .net "rtdata_i", 31 0, L_0x7f8738c6e040;  alias, 1 drivers
v0x7f8738c65bd0_0 .var "rtdata_o", 31 0;
S_0x7f8738c65eb0 .scope module, "IFIDRegister" "IFIDRegister" 3 67, 8 1 0, S_0x7f8738c4d280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "pc_i"
    .port_info 2 /INPUT 32 "inst_i"
    .port_info 3 /OUTPUT 32 "pc_o"
    .port_info 4 /OUTPUT 32 "inst_o"
v0x7f8738c66110_0 .net "clk_i", 0 0, v0x7f8738c6d2a0_0;  alias, 1 drivers
v0x7f8738c64990_0 .net "inst_i", 31 0, L_0x7f8738c6da60;  alias, 1 drivers
v0x7f8738c661f0_0 .var "inst_o", 31 0;
v0x7f8738c66280_0 .net "pc_i", 31 0, v0x7f8738c68860_0;  alias, 1 drivers
v0x7f8738c66340_0 .var "pc_o", 31 0;
S_0x7f8738c664a0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 61, 10 1 0, S_0x7f8738c4d280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7f8738c6da60 .functor BUFZ 32, L_0x7f8738c6d7c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8738c666d0_0 .net *"_s0", 31 0, L_0x7f8738c6d7c0;  1 drivers
v0x7f8738c66780_0 .net *"_s2", 31 0, L_0x7f8738c6d900;  1 drivers
v0x7f8738c66820_0 .net *"_s4", 29 0, L_0x7f8738c6d860;  1 drivers
L_0x10c93b050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8738c668b0_0 .net *"_s6", 1 0, L_0x10c93b050;  1 drivers
v0x7f8738c66960_0 .net "addr_i", 31 0, v0x7f8738c68860_0;  alias, 1 drivers
v0x7f8738c66a80_0 .net "instr_o", 31 0, L_0x7f8738c6da60;  alias, 1 drivers
v0x7f8738c66b10 .array "memory", 255 0, 31 0;
L_0x7f8738c6d7c0 .array/port v0x7f8738c66b10, L_0x7f8738c6d900;
L_0x7f8738c6d860 .part v0x7f8738c68860_0, 2, 30;
L_0x7f8738c6d900 .concat [ 30 2 0 0], L_0x7f8738c6d860, L_0x10c93b050;
S_0x7f8738c66bc0 .scope module, "MEMWBregister" "MEMWBregister" 3 202, 8 119 0, S_0x7f8738c4d280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "regwrite_i"
    .port_info 2 /INPUT 32 "ALUout_i"
    .port_info 3 /INPUT 5 "regdst_i"
    .port_info 4 /OUTPUT 1 "regwrite_o"
    .port_info 5 /OUTPUT 32 "ALUout_o"
    .port_info 6 /OUTPUT 5 "regdst_o"
v0x7f8738c66e60_0 .net "ALUout_i", 31 0, v0x7f8738c639c0_0;  alias, 1 drivers
v0x7f8738c66f20_0 .var "ALUout_o", 31 0;
v0x7f8738c66fc0_0 .net "clk_i", 0 0, v0x7f8738c6d2a0_0;  alias, 1 drivers
v0x7f8738c67070_0 .net "regdst_i", 4 0, v0x7f8738c63bc0_0;  alias, 1 drivers
v0x7f8738c67140_0 .var "regdst_o", 4 0;
v0x7f8738c67210_0 .net "regwrite_i", 0 0, v0x7f8738c63d50_0;  alias, 1 drivers
v0x7f8738c672e0_0 .var "regwrite_o", 0 0;
S_0x7f8738c673f0 .scope module, "MUX_ALUSrc" "MUX32" 3 157, 11 1 0, S_0x7f8738c4d280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7f8738c67620_0 .net *"_s0", 31 0, L_0x7f8738c6f840;  1 drivers
L_0x10c93b2d8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8738c676e0_0 .net *"_s3", 30 0, L_0x10c93b2d8;  1 drivers
L_0x10c93b320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8738c67780_0 .net/2u *"_s4", 31 0, L_0x10c93b320;  1 drivers
v0x7f8738c67810_0 .net *"_s6", 0 0, L_0x7f8738c6f920;  1 drivers
v0x7f8738c678b0_0 .net "data1_i", 31 0, L_0x7f8738c6f720;  alias, 1 drivers
v0x7f8738c679a0_0 .net "data2_i", 31 0, v0x7f8738c651b0_0;  alias, 1 drivers
v0x7f8738c67a40_0 .net "data_o", 31 0, L_0x7f8738c6fa60;  alias, 1 drivers
v0x7f8738c67af0_0 .net "select_i", 0 0, v0x7f8738c64e70_0;  alias, 1 drivers
L_0x7f8738c6f840 .concat [ 1 31 0 0], v0x7f8738c64e70_0, L_0x10c93b2d8;
L_0x7f8738c6f920 .cmp/eq 32, L_0x7f8738c6f840, L_0x10c93b320;
L_0x7f8738c6fa60 .functor MUXZ 32, v0x7f8738c651b0_0, L_0x7f8738c6f720, L_0x7f8738c6f920, C4<>;
S_0x7f8738c67be0 .scope module, "MUX_RegDst" "MUX5" 3 132, 12 1 0, S_0x7f8738c4d280;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
v0x7f8738c67df0_0 .net *"_s0", 31 0, L_0x7f8738c6eca0;  1 drivers
L_0x10c93b128 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8738c67eb0_0 .net *"_s3", 30 0, L_0x10c93b128;  1 drivers
L_0x10c93b170 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f8738c67f60_0 .net/2u *"_s4", 31 0, L_0x10c93b170;  1 drivers
v0x7f8738c68020_0 .net *"_s6", 0 0, L_0x7f8738c6ed80;  1 drivers
v0x7f8738c680c0_0 .net "data1_i", 4 0, v0x7f8738c65aa0_0;  alias, 1 drivers
v0x7f8738c681e0_0 .net "data2_i", 4 0, v0x7f8738c65390_0;  alias, 1 drivers
v0x7f8738c68270_0 .net "data_o", 4 0, L_0x7f8738c6eea0;  alias, 1 drivers
v0x7f8738c68320_0 .net "select_i", 0 0, v0x7f8738c654f0_0;  alias, 1 drivers
L_0x7f8738c6eca0 .concat [ 1 31 0 0], v0x7f8738c654f0_0, L_0x10c93b128;
L_0x7f8738c6ed80 .cmp/eq 32, L_0x7f8738c6eca0, L_0x10c93b170;
L_0x7f8738c6eea0 .functor MUXZ 5, v0x7f8738c65390_0, v0x7f8738c65aa0_0, L_0x7f8738c6ed80, C4<>;
S_0x7f8738c68400 .scope module, "PC" "PC" 3 53, 13 1 0, S_0x7f8738c4d280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x7f8738c686b0_0 .net "clk_i", 0 0, v0x7f8738c6d2a0_0;  alias, 1 drivers
v0x7f8738c687d0_0 .net "pc_i", 31 0, L_0x7f8738c6d6c0;  alias, 1 drivers
v0x7f8738c68860_0 .var "pc_o", 31 0;
v0x7f8738c688f0_0 .net "rst_i", 0 0, v0x7f8738c6d330_0;  alias, 1 drivers
v0x7f8738c68980_0 .net "start_i", 0 0, v0x7f8738c6d400_0;  alias, 1 drivers
E_0x7f8738c68660/0 .event negedge, v0x7f8738c688f0_0;
E_0x7f8738c68660/1 .event posedge, v0x7f8738c63a60_0;
E_0x7f8738c68660 .event/or E_0x7f8738c68660/0, E_0x7f8738c68660/1;
S_0x7f8738c68ad0 .scope module, "Registers" "Registers" 3 86, 14 1 0, S_0x7f8738c4d280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0x7f8738c6ddb0 .functor BUFZ 32, L_0x7f8738c6dbf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f8738c6e040 .functor BUFZ 32, L_0x7f8738c6de60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f8738c68d80_0 .net "RDaddr_i", 4 0, v0x7f8738c67140_0;  alias, 1 drivers
v0x7f8738c68e50_0 .net "RDdata_i", 31 0, v0x7f8738c66f20_0;  alias, 1 drivers
v0x7f8738c68ee0_0 .net "RSaddr_i", 4 0, L_0x7f8738c6e0f0;  1 drivers
v0x7f8738c68f70_0 .net "RSdata_o", 31 0, L_0x7f8738c6ddb0;  alias, 1 drivers
v0x7f8738c69030_0 .net "RTaddr_i", 4 0, L_0x7f8738c6e1d0;  1 drivers
v0x7f8738c69110_0 .net "RTdata_o", 31 0, L_0x7f8738c6e040;  alias, 1 drivers
v0x7f8738c691b0_0 .net "RegWrite_i", 0 0, v0x7f8738c672e0_0;  alias, 1 drivers
v0x7f8738c69280_0 .net *"_s0", 31 0, L_0x7f8738c6dbf0;  1 drivers
v0x7f8738c69320_0 .net *"_s10", 6 0, L_0x7f8738c6df00;  1 drivers
L_0x10c93b0e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8738c69430_0 .net *"_s13", 1 0, L_0x10c93b0e0;  1 drivers
v0x7f8738c694e0_0 .net *"_s2", 6 0, L_0x7f8738c6dc90;  1 drivers
L_0x10c93b098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8738c69590_0 .net *"_s5", 1 0, L_0x10c93b098;  1 drivers
v0x7f8738c69640_0 .net *"_s8", 31 0, L_0x7f8738c6de60;  1 drivers
v0x7f8738c696f0_0 .net "clk_i", 0 0, v0x7f8738c6d2a0_0;  alias, 1 drivers
v0x7f8738c69780 .array "register", 31 0, 31 0;
L_0x7f8738c6dbf0 .array/port v0x7f8738c69780, L_0x7f8738c6dc90;
L_0x7f8738c6dc90 .concat [ 5 2 0 0], L_0x7f8738c6e0f0, L_0x10c93b098;
L_0x7f8738c6de60 .array/port v0x7f8738c69780, L_0x7f8738c6df00;
L_0x7f8738c6df00 .concat [ 5 2 0 0], L_0x7f8738c6e1d0, L_0x10c93b0e0;
S_0x7f8738c698a0 .scope module, "RsForward" "MUX32_3way" 3 140, 15 1 0, S_0x7f8738c4d280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
L_0x10c93b1b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8738c69b00_0 .net/2u *"_s0", 1 0, L_0x10c93b1b8;  1 drivers
v0x7f8738c69bc0_0 .net *"_s2", 0 0, L_0x7f8738c6f000;  1 drivers
L_0x10c93b200 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f8738c69c60_0 .net/2u *"_s4", 1 0, L_0x10c93b200;  1 drivers
v0x7f8738c69cf0_0 .net *"_s6", 0 0, L_0x7f8738c6f0a0;  1 drivers
v0x7f8738c69d80_0 .net *"_s8", 31 0, L_0x7f8738c6f1e0;  1 drivers
v0x7f8738c69e70_0 .net "data1_i", 31 0, v0x7f8738c65980_0;  alias, 1 drivers
v0x7f8738c69f10_0 .net "data2_i", 31 0, v0x7f8738c66f20_0;  alias, 1 drivers
v0x7f8738c69fe0_0 .net "data3_i", 31 0, v0x7f8738c639c0_0;  alias, 1 drivers
v0x7f8738c6a0c0_0 .net "data_o", 31 0, L_0x7f8738c6f2c0;  alias, 1 drivers
v0x7f8738c6a1d0_0 .net "select_i", 1 0, v0x7f8738c645c0_0;  alias, 1 drivers
L_0x7f8738c6f000 .cmp/eq 2, v0x7f8738c645c0_0, L_0x10c93b1b8;
L_0x7f8738c6f0a0 .cmp/eq 2, v0x7f8738c645c0_0, L_0x10c93b200;
L_0x7f8738c6f1e0 .functor MUXZ 32, v0x7f8738c639c0_0, v0x7f8738c66f20_0, L_0x7f8738c6f0a0, C4<>;
L_0x7f8738c6f2c0 .functor MUXZ 32, L_0x7f8738c6f1e0, v0x7f8738c65980_0, L_0x7f8738c6f000, C4<>;
S_0x7f8738c6a2a0 .scope module, "RtForward" "MUX32_3way" 3 148, 15 1 0, S_0x7f8738c4d280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 32 "data3_i"
    .port_info 3 /INPUT 2 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
L_0x10c93b248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f8738c6a4d0_0 .net/2u *"_s0", 1 0, L_0x10c93b248;  1 drivers
v0x7f8738c6a590_0 .net *"_s2", 0 0, L_0x7f8738c6f460;  1 drivers
L_0x10c93b290 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7f8738c6a630_0 .net/2u *"_s4", 1 0, L_0x10c93b290;  1 drivers
v0x7f8738c6a6f0_0 .net *"_s6", 0 0, L_0x7f8738c6f500;  1 drivers
v0x7f8738c6a790_0 .net *"_s8", 31 0, L_0x7f8738c6f620;  1 drivers
v0x7f8738c6a880_0 .net "data1_i", 31 0, v0x7f8738c65bd0_0;  alias, 1 drivers
v0x7f8738c6a920_0 .net "data2_i", 31 0, v0x7f8738c66f20_0;  alias, 1 drivers
v0x7f8738c6a9b0_0 .net "data3_i", 31 0, v0x7f8738c639c0_0;  alias, 1 drivers
v0x7f8738c6aa50_0 .net "data_o", 31 0, L_0x7f8738c6f720;  alias, 1 drivers
v0x7f8738c6ab90_0 .net "select_i", 1 0, v0x7f8738c64670_0;  alias, 1 drivers
L_0x7f8738c6f460 .cmp/eq 2, v0x7f8738c64670_0, L_0x10c93b248;
L_0x7f8738c6f500 .cmp/eq 2, v0x7f8738c64670_0, L_0x10c93b290;
L_0x7f8738c6f620 .functor MUXZ 32, v0x7f8738c639c0_0, v0x7f8738c66f20_0, L_0x7f8738c6f500, C4<>;
L_0x7f8738c6f720 .functor MUXZ 32, L_0x7f8738c6f620, v0x7f8738c65bd0_0, L_0x7f8738c6f460, C4<>;
S_0x7f8738c6ac70 .scope module, "Sign_Extend" "Sign_Extend" 3 98, 16 1 0, S_0x7f8738c4d280;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7f8738c6af50_0 .net *"_s1", 0 0, L_0x7f8738c6e330;  1 drivers
v0x7f8738c6aff0_0 .net *"_s2", 15 0, L_0x7f8738c6e3d0;  1 drivers
v0x7f8738c6b090_0 .net "data_i", 15 0, L_0x7f8738c6e880;  1 drivers
v0x7f8738c6b120_0 .net "data_o", 31 0, L_0x7f8738c6e580;  alias, 1 drivers
L_0x7f8738c6e330 .part L_0x7f8738c6e880, 15, 1;
LS_0x7f8738c6e3d0_0_0 .concat [ 1 1 1 1], L_0x7f8738c6e330, L_0x7f8738c6e330, L_0x7f8738c6e330, L_0x7f8738c6e330;
LS_0x7f8738c6e3d0_0_4 .concat [ 1 1 1 1], L_0x7f8738c6e330, L_0x7f8738c6e330, L_0x7f8738c6e330, L_0x7f8738c6e330;
LS_0x7f8738c6e3d0_0_8 .concat [ 1 1 1 1], L_0x7f8738c6e330, L_0x7f8738c6e330, L_0x7f8738c6e330, L_0x7f8738c6e330;
LS_0x7f8738c6e3d0_0_12 .concat [ 1 1 1 1], L_0x7f8738c6e330, L_0x7f8738c6e330, L_0x7f8738c6e330, L_0x7f8738c6e330;
L_0x7f8738c6e3d0 .concat [ 4 4 4 4], LS_0x7f8738c6e3d0_0_0, LS_0x7f8738c6e3d0_0_4, LS_0x7f8738c6e3d0_0_8, LS_0x7f8738c6e3d0_0_12;
L_0x7f8738c6e580 .concat [ 16 16 0 0], L_0x7f8738c6e880, L_0x7f8738c6e3d0;
    .scope S_0x7f8738c68400;
T_0 ;
    %wait E_0x7f8738c68660;
    %load/vec4 v0x7f8738c688f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8738c68860_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f8738c68980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7f8738c687d0_0;
    %assign/vec4 v0x7f8738c68860_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7f8738c68860_0;
    %assign/vec4 v0x7f8738c68860_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f8738c65eb0;
T_1 ;
    %wait E_0x7f8738c63130;
    %load/vec4 v0x7f8738c66280_0;
    %assign/vec4 v0x7f8738c66340_0, 0;
    %load/vec4 v0x7f8738c64990_0;
    %assign/vec4 v0x7f8738c661f0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8738c62f80;
T_2 ;
    %wait E_0x7f8738c631e0;
    %load/vec4 v0x7f8738c63390_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8738c63430_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7f8738c63230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8738c632f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8738c634d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f8738c63430_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f8738c63230_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8738c632f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f8738c634d0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f8738c68ad0;
T_3 ;
    %wait E_0x7f8738c63130;
    %load/vec4 v0x7f8738c691b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7f8738c68e50_0;
    %load/vec4 v0x7f8738c68d80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f8738c69780, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7f8738c647e0;
T_4 ;
    %wait E_0x7f8738c63130;
    %load/vec4 v0x7f8738c65440_0;
    %assign/vec4 v0x7f8738c654f0_0, 0;
    %load/vec4 v0x7f8738c64c80_0;
    %assign/vec4 v0x7f8738c64d30_0, 0;
    %load/vec4 v0x7f8738c64dc0_0;
    %assign/vec4 v0x7f8738c64e70_0, 0;
    %load/vec4 v0x7f8738c65580_0;
    %assign/vec4 v0x7f8738c65610_0, 0;
    %load/vec4 v0x7f8738c658f0_0;
    %assign/vec4 v0x7f8738c65980_0, 0;
    %load/vec4 v0x7f8738c65b30_0;
    %assign/vec4 v0x7f8738c65bd0_0, 0;
    %load/vec4 v0x7f8738c65110_0;
    %assign/vec4 v0x7f8738c651b0_0, 0;
    %load/vec4 v0x7f8738c656a0_0;
    %assign/vec4 v0x7f8738c65730_0, 0;
    %load/vec4 v0x7f8738c65a10_0;
    %assign/vec4 v0x7f8738c65aa0_0, 0;
    %load/vec4 v0x7f8738c652e0_0;
    %assign/vec4 v0x7f8738c65390_0, 0;
    %load/vec4 v0x7f8738c64fd0_0;
    %assign/vec4 v0x7f8738c65060_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f8738c62650;
T_5 ;
    %wait E_0x7f8738c62850;
    %load/vec4 v0x7f8738c62940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %load/vec4 v0x7f8738c629e0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %jmp T_5.9;
T_5.3 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f8738c62880_0, 0;
    %jmp T_5.9;
T_5.4 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f8738c62880_0, 0;
    %jmp T_5.9;
T_5.5 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f8738c62880_0, 0;
    %jmp T_5.9;
T_5.6 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f8738c62880_0, 0;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f8738c62880_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7f8738c62880_0, 0;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5.2;
T_5.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f8738c62880_0, 0;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f8738c4bc20;
T_6 ;
    %wait E_0x7f8738c52190;
    %load/vec4 v0x7f8738c526d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x7f8738c62370_0;
    %load/vec4 v0x7f8738c62430_0;
    %add;
    %store/vec4 v0x7f8738c624e0_0, 0, 32;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x7f8738c62370_0;
    %load/vec4 v0x7f8738c62430_0;
    %sub;
    %store/vec4 v0x7f8738c624e0_0, 0, 32;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x7f8738c62370_0;
    %load/vec4 v0x7f8738c62430_0;
    %and;
    %store/vec4 v0x7f8738c624e0_0, 0, 32;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x7f8738c62370_0;
    %load/vec4 v0x7f8738c62430_0;
    %or;
    %store/vec4 v0x7f8738c624e0_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x7f8738c62370_0;
    %load/vec4 v0x7f8738c62430_0;
    %mul;
    %store/vec4 v0x7f8738c624e0_0, 0, 32;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %load/vec4 v0x7f8738c624e0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
    %pad/s 1;
    %store/vec4 v0x7f8738c622d0_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f8738c63630;
T_7 ;
    %wait E_0x7f8738c63130;
    %load/vec4 v0x7f8738c63cb0_0;
    %assign/vec4 v0x7f8738c63d50_0, 0;
    %load/vec4 v0x7f8738c63910_0;
    %assign/vec4 v0x7f8738c639c0_0, 0;
    %load/vec4 v0x7f8738c63b10_0;
    %assign/vec4 v0x7f8738c63bc0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f8738c63ea0;
T_8 ;
    %wait E_0x7f8738c64110;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f8738c645c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f8738c64670_0, 0;
    %load/vec4 v0x7f8738c64520_0;
    %load/vec4 v0x7f8738c64430_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7f8738c64430_0;
    %load/vec4 v0x7f8738c642e0_0;
    %cmp/e;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f8738c645c0_0, 0;
T_8.2 ;
    %load/vec4 v0x7f8738c64430_0;
    %load/vec4 v0x7f8738c64390_0;
    %cmp/e;
    %jmp/0xz  T_8.4, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f8738c64670_0, 0;
T_8.4 ;
T_8.0 ;
    %load/vec4 v0x7f8738c64230_0;
    %load/vec4 v0x7f8738c64170_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x7f8738c64170_0;
    %load/vec4 v0x7f8738c642e0_0;
    %cmp/e;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f8738c645c0_0, 0;
T_8.8 ;
    %load/vec4 v0x7f8738c64170_0;
    %load/vec4 v0x7f8738c64390_0;
    %cmp/e;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f8738c64670_0, 0;
T_8.10 ;
T_8.6 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f8738c66bc0;
T_9 ;
    %wait E_0x7f8738c63130;
    %load/vec4 v0x7f8738c67210_0;
    %assign/vec4 v0x7f8738c672e0_0, 0;
    %load/vec4 v0x7f8738c66e60_0;
    %assign/vec4 v0x7f8738c66f20_0, 0;
    %load/vec4 v0x7f8738c67070_0;
    %assign/vec4 v0x7f8738c67140_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f8738c473f0;
T_10 ;
    %delay 25, 0;
    %load/vec4 v0x7f8738c6d2a0_0;
    %inv;
    %store/vec4 v0x7f8738c6d2a0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7f8738c473f0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8738c6d4d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8738c6d560_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x7f8738c6d560_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f8738c6d560_0;
    %store/vec4a v0x7f8738c66b10, 4, 0;
    %load/vec4 v0x7f8738c6d560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8738c6d560_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f8738c6d560_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x7f8738c6d560_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f8738c6d560_0;
    %store/vec4a v0x7f8738c69780, 4, 0;
    %load/vec4 v0x7f8738c6d560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8738c6d560_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %vpi_call 2 33 "$readmemb", "test.txt", v0x7f8738c66b10 {0 0 0};
    %vpi_func 2 36 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7f8738c6d630_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8738c6d2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8738c6d330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8738c6d400_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8738c6d330_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8738c6d400_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0x7f8738c473f0;
T_12 ;
    %wait E_0x7f8738c63130;
    %load/vec4 v0x7f8738c6d4d0_0;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %vpi_call 2 51 "$stop" {0 0 0};
T_12.0 ;
    %vpi_call 2 54 "$fdisplay", v0x7f8738c6d630_0, "PC = %d", v0x7f8738c68860_0 {0 0 0};
    %vpi_call 2 57 "$fdisplay", v0x7f8738c6d630_0, "Registers" {0 0 0};
    %vpi_call 2 58 "$fdisplay", v0x7f8738c6d630_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x7f8738c69780, 0>, &A<v0x7f8738c69780, 8>, &A<v0x7f8738c69780, 16>, &A<v0x7f8738c69780, 24> {0 0 0};
    %vpi_call 2 59 "$fdisplay", v0x7f8738c6d630_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x7f8738c69780, 1>, &A<v0x7f8738c69780, 9>, &A<v0x7f8738c69780, 17>, &A<v0x7f8738c69780, 25> {0 0 0};
    %vpi_call 2 60 "$fdisplay", v0x7f8738c6d630_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x7f8738c69780, 2>, &A<v0x7f8738c69780, 10>, &A<v0x7f8738c69780, 18>, &A<v0x7f8738c69780, 26> {0 0 0};
    %vpi_call 2 61 "$fdisplay", v0x7f8738c6d630_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x7f8738c69780, 3>, &A<v0x7f8738c69780, 11>, &A<v0x7f8738c69780, 19>, &A<v0x7f8738c69780, 27> {0 0 0};
    %vpi_call 2 62 "$fdisplay", v0x7f8738c6d630_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x7f8738c69780, 4>, &A<v0x7f8738c69780, 12>, &A<v0x7f8738c69780, 20>, &A<v0x7f8738c69780, 28> {0 0 0};
    %vpi_call 2 63 "$fdisplay", v0x7f8738c6d630_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x7f8738c69780, 5>, &A<v0x7f8738c69780, 13>, &A<v0x7f8738c69780, 21>, &A<v0x7f8738c69780, 29> {0 0 0};
    %vpi_call 2 64 "$fdisplay", v0x7f8738c6d630_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x7f8738c69780, 6>, &A<v0x7f8738c69780, 14>, &A<v0x7f8738c69780, 22>, &A<v0x7f8738c69780, 30> {0 0 0};
    %vpi_call 2 65 "$fdisplay", v0x7f8738c6d630_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x7f8738c69780, 7>, &A<v0x7f8738c69780, 15>, &A<v0x7f8738c69780, 23>, &A<v0x7f8738c69780, 31> {0 0 0};
    %vpi_call 2 67 "$fdisplay", v0x7f8738c6d630_0, "\012" {0 0 0};
    %load/vec4 v0x7f8738c6d4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f8738c6d4d0_0, 0, 32;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "PipelineReg.v";
    "ForwardUnit.v";
    "Instruction_Memory.v";
    "MUX32.v";
    "MUX5.v";
    "PC.v";
    "Registers.v";
    "MUX32_3way.v";
    "Sign_Extend.v";
