-- generated by newgenasym Wed May 19 17:50:17 2010

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity lpc32x0 is
    port (    
	ADIN0:     IN     STD_LOGIC_VECTOR (0 DOWNTO 0);    
	ADIN1:     IN     STD_LOGIC_VECTOR (0 DOWNTO 0);    
	ADIN2:     IN     STD_LOGIC_VECTOR (0 DOWNTO 0);    
	DBGEN:     IN     STD_LOGIC;    
	\emc_a00/p1.0\: INOUT  STD_LOGIC;    
	\emc_a01/p1.1\: INOUT  STD_LOGIC;    
	\emc_a02/p1.2\: INOUT  STD_LOGIC;    
	\emc_a03/p1.3\: INOUT  STD_LOGIC;    
	\emc_a04/p1.4\: INOUT  STD_LOGIC;    
	\emc_a05/p1.5\: INOUT  STD_LOGIC;    
	\emc_a06/p1.6\: INOUT  STD_LOGIC;    
	\emc_a07/p1.7\: INOUT  STD_LOGIC;    
	\emc_a08/p1.8\: INOUT  STD_LOGIC;    
	\emc_a09/p1.9\: INOUT  STD_LOGIC;    
	\emc_a10/p1.10\: INOUT  STD_LOGIC;    
	\emc_a11/p1.11\: INOUT  STD_LOGIC;    
	\emc_a12/p1.12\: INOUT  STD_LOGIC;    
	\emc_a13/p1.13\: INOUT  STD_LOGIC;    
	\emc_a14/p1.14\: INOUT  STD_LOGIC;    
	\emc_a15/p1.15\: INOUT  STD_LOGIC;    
	\emc_a16/p1.16\: INOUT  STD_LOGIC;    
	\emc_a17/p1.17\: INOUT  STD_LOGIC;    
	\emc_a18/p1.18\: INOUT  STD_LOGIC;    
	\emc_a19/p1.19\: INOUT  STD_LOGIC;    
	\emc_a20/p1.20\: INOUT  STD_LOGIC;    
	\emc_a21/p1.21\: INOUT  STD_LOGIC;    
	\emc_a22/p1.22\: INOUT  STD_LOGIC;    
	\emc_a23/p1.23\: INOUT  STD_LOGIC;    
	EMC_BLS0:  OUT    STD_LOGIC;    
	EMC_BLS1:  OUT    STD_LOGIC;    
	EMC_BLS2:  OUT    STD_LOGIC;    
	EMC_BLS3:  OUT    STD_LOGIC;    
	\emc_cas#\: OUT    STD_LOGIC;    
	EMC_CKE0:  OUT    STD_LOGIC;    
	EMC_CKE1:  OUT    STD_LOGIC;    
	EMC_CLK:   OUT    STD_LOGIC;    
	EMC_CLKIN: IN     STD_LOGIC;    
	\emc_cs0#\: OUT    STD_LOGIC;    
	\emc_cs1#\: OUT    STD_LOGIC;    
	\emc_cs2#\: OUT    STD_LOGIC;    
	\emc_cs3#\: OUT    STD_LOGIC;    
	EMC_D00:   INOUT  STD_LOGIC;    
	EMC_D01:   INOUT  STD_LOGIC;    
	EMC_D02:   INOUT  STD_LOGIC;    
	EMC_D03:   INOUT  STD_LOGIC;    
	EMC_D04:   INOUT  STD_LOGIC;    
	EMC_D05:   INOUT  STD_LOGIC;    
	EMC_D06:   INOUT  STD_LOGIC;    
	EMC_D07:   INOUT  STD_LOGIC;    
	EMC_D08:   INOUT  STD_LOGIC;    
	EMC_D09:   INOUT  STD_LOGIC;    
	EMC_D10:   INOUT  STD_LOGIC;    
	EMC_D11:   INOUT  STD_LOGIC;    
	EMC_D12:   INOUT  STD_LOGIC;    
	EMC_D13:   INOUT  STD_LOGIC;    
	EMC_D14:   INOUT  STD_LOGIC;    
	EMC_D15:   INOUT  STD_LOGIC;    
	\emc_d16/ddr_dqs0\: INOUT  STD_LOGIC;    
	\emc_d17/ddr_dqs1\: INOUT  STD_LOGIC;    
	\emc_d18/ddr_nclk\: INOUT  STD_LOGIC;    
	\emc_d19/p2.0\: INOUT  STD_LOGIC;    
	\emc_d20/p2.1\: INOUT  STD_LOGIC;    
	\emc_d21/p2.2\: INOUT  STD_LOGIC;    
	\emc_d22/p2.3\: INOUT  STD_LOGIC;    
	\emc_d23/p2.4\: INOUT  STD_LOGIC;    
	\emc_d24/p2.5\: INOUT  STD_LOGIC;    
	\emc_d25/p2.6\: INOUT  STD_LOGIC;    
	\emc_d26/p2.7\: INOUT  STD_LOGIC;    
	\emc_d27/p2.8\: INOUT  STD_LOGIC;    
	\emc_d28/p2.9\: INOUT  STD_LOGIC;    
	\emc_d29/p2.10\: INOUT  STD_LOGIC;    
	\emc_d30/p2.11\: INOUT  STD_LOGIC;    
	\emc_d31/p2.12\: INOUT  STD_LOGIC;    
	EMC_DQM0:  OUT    STD_LOGIC;    
	EMC_DQM1:  OUT    STD_LOGIC;    
	EMC_DQM2:  OUT    STD_LOGIC;    
	EMC_DQM3:  INOUT  STD_LOGIC;    
	\emc_dycs0#\: OUT    STD_LOGIC;    
	\emc_dycs1#\: OUT    STD_LOGIC;    
	\emc_oe#\: OUT    STD_LOGIC;    
	\emc_ras#\: OUT    STD_LOGIC;    
	\emc_wr#\: OUT    STD_LOGIC;    
	FLASH_ALE: OUT    STD_LOGIC;    
	\flash_ce#\: OUT    STD_LOGIC;    
	FLASH_CLE: OUT    STD_LOGIC;    
	FLASH_IO00: INOUT  STD_LOGIC;    
	FLASH_IO01: INOUT  STD_LOGIC;    
	FLASH_IO02: INOUT  STD_LOGIC;    
	FLASH_IO03: INOUT  STD_LOGIC;    
	FLASH_IO04: INOUT  STD_LOGIC;    
	FLASH_IO05: INOUT  STD_LOGIC;    
	FLASH_IO06: INOUT  STD_LOGIC;    
	FLASH_IO07: INOUT  STD_LOGIC;    
	\flash_rd#\: OUT    STD_LOGIC;    
	FLASH_RDY: IN     STD_LOGIC;    
	\flash_wr#\: OUT    STD_LOGIC;    
	\gpi_00/i2s1rx_sda\: IN     STD_LOGIC;    
	\gpi_01/service#\: IN     STD_LOGIC;    
	\gpi_02/cap2.0/enet_rxd3\: IN     STD_LOGIC;    
	GPI_03:    IN     STD_LOGIC;    
	\gpi_04/spi_busy\: IN     STD_LOGIC;    
	\gpi_05/u3_dcd\: IN     STD_LOGIC;    
	\gpi_06/hstim_cap/enet_rxd2\: IN     STD_LOGIC;    
	\gpi_07/cap4.0\: IN     STD_LOGIC;    
	\gpi_08/key_col6/spi2_busy/enet_rx_dv\: IN     STD_LOGIC;    
	\gpi_09/key_col7/enet_col\: IN     STD_LOGIC;    
	\gpi_19/u4_rx\: IN     STD_LOGIC;    
	\gpi_28/u3_ri\: IN     STD_LOGIC;    
	GPIO_00:   INOUT  STD_LOGIC;    
	GPIO_01:   INOUT  STD_LOGIC;    
	\gpio_02/key_row6/enet_mdc\: INOUT  STD_LOGIC;    
	\gpio_03/key_row7/enet_mdio\: INOUT  STD_LOGIC;    
	\gpio_04/ssel1/lcdvd22\: INOUT  STD_LOGIC;    
	\gpio_05/ssel0\: INOUT  STD_LOGIC;    
	\gpo_00/tst_clk1\: OUT    STD_LOGIC;    
	GPO_01:    OUT    STD_LOGIC;    
	\gpo_02/mat1.0/lcdvd0\: OUT    STD_LOGIC;    
	\gpo_03/lcdvd1\: OUT    STD_LOGIC;    
	GPO_04:    OUT    STD_LOGIC;    
	GPO_05:    OUT    STD_LOGIC;    
	\gpo_06/pwm4.3/lcdvd18\: OUT    STD_LOGIC;    
	\gpo_07/lcdvd2\: OUT    STD_LOGIC;    
	\gpo_08/pwm4.2/lcdvd8\: OUT    STD_LOGIC;    
	\gpo_09/pwm4.1/lcdvd9\: OUT    STD_LOGIC;    
	\gpo_10/pwm3.6/lcdpwr\: OUT    STD_LOGIC;    
	GPO_11:    OUT    STD_LOGIC;    
	\gpo_12/pwm3.5/lcdle\: OUT    STD_LOGIC;    
	\gpo_13/pwm3.4/lcddclk\: OUT    STD_LOGIC;    
	GPO_14:    OUT    STD_LOGIC;    
	\gpo_15/pwm3.3/lcdfp\: OUT    STD_LOGIC;    
	\gpo_16/pwm3.2/lcdm/lcdenab\: OUT    STD_LOGIC;    
	GPO_17:    OUT    STD_LOGIC;    
	\gpo_18/pwm3.1/lcdlp\: OUT    STD_LOGIC;    
	GPO_19:    OUT    STD_LOGIC;    
	GPO_20:    OUT    STD_LOGIC;    
	\gpo_21/u4_tx/lcdvd3\: OUT    STD_LOGIC;    
	\gpo_22/u7_hrts/lcdvd14\: OUT    STD_LOGIC;    
	\gpo_23/u2_hrts/u3_rts\: OUT    STD_LOGIC;    
	\highcore/lcdvd17\: OUT    STD_LOGIC;    
	I2C1_SCL:  INOUT  STD_LOGIC;    
	I2C1_SDA:  INOUT  STD_LOGIC;    
	I2C2_SCL:  INOUT  STD_LOGIC;    
	I2C2_SDA:  INOUT  STD_LOGIC;    
	\i2s1tx_clk/mat3.0\: INOUT  STD_LOGIC;    
	\i2s1tx_sda/mat3.1\: INOUT  STD_LOGIC;    
	\i2s1tx_ws/cap3.0\: INOUT  STD_LOGIC;    
	JTAG_NTRST: IN     STD_LOGIC;    
	JTAG_RTCK: OUT    STD_LOGIC;    
	JTAG_TCK:  IN     STD_LOGIC;    
	JTAG_TDI:  IN     STD_LOGIC;    
	JTAG_TDO:  OUT    STD_LOGIC;    
	JTAG_TMS:  IN     STD_LOGIC;    
	\key_col0/enet_tx_clk\: IN     STD_LOGIC;    
	\key_col1/enet_rx_clk/enet_ref_clk\: IN     STD_LOGIC;    
	\key_col2/enet_rx_er\: IN     STD_LOGIC;    
	\key_col3/enet_crs\: IN     STD_LOGIC;    
	\key_col4/enet_rxd0\: IN     STD_LOGIC;    
	\key_col5/enet_rxd1\: IN     STD_LOGIC;    
	\key_row0/enet_tx_er\: INOUT  STD_LOGIC;    
	\key_row1/enet_txd2\: INOUT  STD_LOGIC;    
	\key_row2/enet_txd3\: INOUT  STD_LOGIC;    
	\key_row3/enet_tx_en\: INOUT  STD_LOGIC;    
	\key_row4/enet_txd0\: INOUT  STD_LOGIC;    
	\key_row5/enet_txd1\: INOUT  STD_LOGIC;    
	\ms_bs/mat2.1/pwm3.6\: INOUT  STD_LOGIC;    
	\ms_dio0/mat0.0/pwm3.1\: INOUT  STD_LOGIC;    
	\ms_dio1/mat0.1/pwm3.2\: INOUT  STD_LOGIC;    
	\ms_dio2/mat0.2/pwm3.3\: INOUT  STD_LOGIC;    
	\ms_dio3/mat0.3/pwm3.4\: INOUT  STD_LOGIC;    
	\ms_sclk/mat2.0/pwm3.5\: INOUT  STD_LOGIC;    
	\n/c1\:    INOUT  STD_LOGIC;    
	\n/c2\:    INOUT  STD_LOGIC;    
	\n/c3\:    INOUT  STD_LOGIC;    
	ONSW:      INOUT  STD_LOGIC;    
	\p0.0/i2s1rx_clk\: INOUT  STD_LOGIC;    
	\p0.1/i2s1rx_ws\: INOUT  STD_LOGIC;    
	\p0.2/i2s0rx_sda/lcdvd4\: INOUT  STD_LOGIC;    
	\p0.3/i2s0rx_clk/lcdvd5\: INOUT  STD_LOGIC;    
	\p0.4/i2s0rx_ws/lcdvd6\: INOUT  STD_LOGIC;    
	\p0.5/i2s0tx_sda/lcdvd7\: INOUT  STD_LOGIC;    
	\p0.6/i2s0tx_clk/lcdvd12\: INOUT  STD_LOGIC;    
	\p0.7/i2s0tx_ws/lcdvd13\: INOUT  STD_LOGIC;    
	PLL397_LOOP: INOUT  STD_LOGIC;    
	\pwm_out1/lcdvd16\: OUT    STD_LOGIC;    
	\pwm_out2/lcdvd19\: OUT    STD_LOGIC;    
	\reset#\:  IN     STD_LOGIC;    
	\resout#\: OUT    STD_LOGIC;    
	RTCX_IN:   IN     STD_LOGIC;    
	RTCX_OUT:  OUT    STD_LOGIC;    
	\spi1_clk/sck0\: OUT    STD_LOGIC;    
	\spi1_datin/miso0/gpi_25\: INOUT  STD_LOGIC;    
	\spi1_datio/mosi0\: INOUT  STD_LOGIC;    
	\spi2_clk/sck1/lcdvd23\: INOUT  STD_LOGIC;    
	\spi2_datin/miso1/gpi_27/lcdvd21\: INOUT  STD_LOGIC;    
	\spi2_datio/mosi1/lcdvd20\: INOUT  STD_LOGIC;    
	\sysclken/lcdvd15\: INOUT  STD_LOGIC;    
	SYSX_IN:   IN     STD_LOGIC;    
	SYSX_OUT:  OUT    STD_LOGIC;    
	TS_XP:     INOUT  STD_LOGIC;    
	TS_YP:     INOUT  STD_LOGIC;    
	TST_CLK2:  OUT    STD_LOGIC;    
	\u1_rx/cap1.0/gpi_15\: INOUT  STD_LOGIC;    
	U1_TX:     OUT    STD_LOGIC;    
	\u2_hcts/u3_cts/gpi_16\: INOUT  STD_LOGIC;    
	\u2_rx/u3_dsr/gpi_17\: INOUT  STD_LOGIC;    
	\u2_tx/u3_dtr\: INOUT  STD_LOGIC;    
	\u3_rx/gpi_18\: INOUT  STD_LOGIC;    
	U3_TX:     INOUT  STD_LOGIC;    
	\u5_rx/gpi_20\: INOUT  STD_LOGIC;    
	U5_TX:     OUT    STD_LOGIC;    
	\u6_irrx/gpi_21\: INOUT  STD_LOGIC;    
	U6_IRTX:   OUT    STD_LOGIC;    
	\u7_hcts/cap0.1/gpi_22/lcdclkin\: IN     STD_LOGIC;    
	\u7_rx/cap0.0/gpi23/lcdvd10\: INOUT  STD_LOGIC;    
	\u7_tx/mat1.1/lcdvd11\: INOUT  STD_LOGIC;    
	\usb_atx_int#\: IN     STD_LOGIC;    
	\usb_dat_vp/u5_rx\: INOUT  STD_LOGIC;    
	USB_I2C_SCL: INOUT  STD_LOGIC;    
	USB_I2C_SDA: INOUT  STD_LOGIC;    
	\usb_oe_tp#\: INOUT  STD_LOGIC;    
	\usb_se0_vm/u5_tx\: INOUT  STD_LOGIC;    
	VDD_AD:    IN     STD_LOGIC_VECTOR (1 DOWNTO 0);    
	VDD_CORE:  IN     STD_LOGIC_VECTOR (6 DOWNTO 0);    
	VDD_COREFXD: IN     STD_LOGIC_VECTOR (1 DOWNTO 0);    
	VDD_EMC:   IN     STD_LOGIC_VECTOR (10 DOWNTO 0);    
	VDD_FUSE:  IN     STD_LOGIC;    
	VDD_IOA:   IN     STD_LOGIC_VECTOR (1 DOWNTO 0);    
	VDD_IOB:   IN     STD_LOGIC;    
	VDD_IOC:   IN     STD_LOGIC_VECTOR (3 DOWNTO 0);    
	VDD_IOD:   IN     STD_LOGIC_VECTOR (1 DOWNTO 0);    
	VDD_OSC:   IN     STD_LOGIC;    
	VDD_PLL397: IN     STD_LOGIC;    
	VDD_PLLHCLK: IN     STD_LOGIC;    
	VDD_PLLUSB: IN     STD_LOGIC;    
	VDD_RTC:   IN     STD_LOGIC;    
	VDD_RTCCORE: IN     STD_LOGIC;    
	VDD_RTCOSC: IN     STD_LOGIC;    
	VSS_AD:    IN     STD_LOGIC;    
	VSS_CORE:  IN     STD_LOGIC_VECTOR (8 DOWNTO 0);    
	VSS_EMC:   IN     STD_LOGIC_VECTOR (10 DOWNTO 0);    
	VSS_IOA:   IN     STD_LOGIC;    
	VSS_IOB:   IN     STD_LOGIC;    
	VSS_IOC:   IN     STD_LOGIC_VECTOR (2 DOWNTO 0);    
	VSS_IOD:   IN     STD_LOGIC_VECTOR (3 DOWNTO 0);    
	VSS_OSC:   IN     STD_LOGIC;    
	VSS_PLL397: IN     STD_LOGIC;    
	VSS_PLLHCLK: IN     STD_LOGIC;    
	VSS_PLLUSB: IN     STD_LOGIC;    
	VSS_RTCCORE: IN     STD_LOGIC;    
	VSS_RTCOSC: IN     STD_LOGIC);
end lpc32x0;
