# 32-bit-Brent-Kung-Adder
This is 32-bit Brent Kung Adder implemented in Verilog and simulated in ModelSim. And also worst case delay of this adder is calculated by adding registers at input and output side of the design
