
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//sulogin_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402408 <.init>:
  402408:	stp	x29, x30, [sp, #-16]!
  40240c:	mov	x29, sp
  402410:	bl	402c20 <ferror@plt+0x60>
  402414:	ldp	x29, x30, [sp], #16
  402418:	ret

Disassembly of section .plt:

0000000000402420 <memcpy@plt-0x20>:
  402420:	stp	x16, x30, [sp, #-16]!
  402424:	adrp	x16, 41c000 <ferror@plt+0x19440>
  402428:	ldr	x17, [x16, #4088]
  40242c:	add	x16, x16, #0xff8
  402430:	br	x17
  402434:	nop
  402438:	nop
  40243c:	nop

0000000000402440 <memcpy@plt>:
  402440:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402444:	ldr	x17, [x16]
  402448:	add	x16, x16, #0x0
  40244c:	br	x17

0000000000402450 <tcflush@plt>:
  402450:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402454:	ldr	x17, [x16, #8]
  402458:	add	x16, x16, #0x8
  40245c:	br	x17

0000000000402460 <_exit@plt>:
  402460:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402464:	ldr	x17, [x16, #16]
  402468:	add	x16, x16, #0x10
  40246c:	br	x17

0000000000402470 <getcwd@plt>:
  402470:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402474:	ldr	x17, [x16, #24]
  402478:	add	x16, x16, #0x18
  40247c:	br	x17

0000000000402480 <strtoul@plt>:
  402480:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402484:	ldr	x17, [x16, #32]
  402488:	add	x16, x16, #0x20
  40248c:	br	x17

0000000000402490 <strlen@plt>:
  402490:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402494:	ldr	x17, [x16, #40]
  402498:	add	x16, x16, #0x28
  40249c:	br	x17

00000000004024a0 <getsid@plt>:
  4024a0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4024a4:	ldr	x17, [x16, #48]
  4024a8:	add	x16, x16, #0x30
  4024ac:	br	x17

00000000004024b0 <fputs@plt>:
  4024b0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4024b4:	ldr	x17, [x16, #56]
  4024b8:	add	x16, x16, #0x38
  4024bc:	br	x17

00000000004024c0 <exit@plt>:
  4024c0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4024c4:	ldr	x17, [x16, #64]
  4024c8:	add	x16, x16, #0x40
  4024cc:	br	x17

00000000004024d0 <dup@plt>:
  4024d0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4024d4:	ldr	x17, [x16, #72]
  4024d8:	add	x16, x16, #0x48
  4024dc:	br	x17

00000000004024e0 <tcsetpgrp@plt>:
  4024e0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4024e4:	ldr	x17, [x16, #80]
  4024e8:	add	x16, x16, #0x50
  4024ec:	br	x17

00000000004024f0 <execl@plt>:
  4024f0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4024f4:	ldr	x17, [x16, #88]
  4024f8:	add	x16, x16, #0x58
  4024fc:	br	x17

0000000000402500 <strtoimax@plt>:
  402500:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402504:	ldr	x17, [x16, #96]
  402508:	add	x16, x16, #0x60
  40250c:	br	x17

0000000000402510 <getpgid@plt>:
  402510:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402514:	ldr	x17, [x16, #104]
  402518:	add	x16, x16, #0x68
  40251c:	br	x17

0000000000402520 <strtod@plt>:
  402520:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402524:	ldr	x17, [x16, #112]
  402528:	add	x16, x16, #0x70
  40252c:	br	x17

0000000000402530 <cfgetospeed@plt>:
  402530:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402534:	ldr	x17, [x16, #120]
  402538:	add	x16, x16, #0x78
  40253c:	br	x17

0000000000402540 <geteuid@plt>:
  402540:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402544:	ldr	x17, [x16, #128]
  402548:	add	x16, x16, #0x80
  40254c:	br	x17

0000000000402550 <ttyname@plt>:
  402550:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402554:	ldr	x17, [x16, #136]
  402558:	add	x16, x16, #0x88
  40255c:	br	x17

0000000000402560 <sigtimedwait@plt>:
  402560:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402564:	ldr	x17, [x16, #144]
  402568:	add	x16, x16, #0x90
  40256c:	br	x17

0000000000402570 <setenv@plt>:
  402570:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402574:	ldr	x17, [x16, #152]
  402578:	add	x16, x16, #0x98
  40257c:	br	x17

0000000000402580 <opendir@plt>:
  402580:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402584:	ldr	x17, [x16, #160]
  402588:	add	x16, x16, #0xa0
  40258c:	br	x17

0000000000402590 <__cxa_atexit@plt>:
  402590:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402594:	ldr	x17, [x16, #168]
  402598:	add	x16, x16, #0xa8
  40259c:	br	x17

00000000004025a0 <fputc@plt>:
  4025a0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4025a4:	ldr	x17, [x16, #176]
  4025a8:	add	x16, x16, #0xb0
  4025ac:	br	x17

00000000004025b0 <kill@plt>:
  4025b0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4025b4:	ldr	x17, [x16, #184]
  4025b8:	add	x16, x16, #0xb8
  4025bc:	br	x17

00000000004025c0 <asprintf@plt>:
  4025c0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4025c4:	ldr	x17, [x16, #192]
  4025c8:	add	x16, x16, #0xc0
  4025cc:	br	x17

00000000004025d0 <fork@plt>:
  4025d0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4025d4:	ldr	x17, [x16, #200]
  4025d8:	add	x16, x16, #0xc8
  4025dc:	br	x17

00000000004025e0 <snprintf@plt>:
  4025e0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4025e4:	ldr	x17, [x16, #208]
  4025e8:	add	x16, x16, #0xd0
  4025ec:	br	x17

00000000004025f0 <cfsetospeed@plt>:
  4025f0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4025f4:	ldr	x17, [x16, #216]
  4025f8:	add	x16, x16, #0xd8
  4025fc:	br	x17

0000000000402600 <gnu_dev_makedev@plt>:
  402600:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402604:	ldr	x17, [x16, #224]
  402608:	add	x16, x16, #0xe0
  40260c:	br	x17

0000000000402610 <localeconv@plt>:
  402610:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402614:	ldr	x17, [x16, #232]
  402618:	add	x16, x16, #0xe8
  40261c:	br	x17

0000000000402620 <tcgetattr@plt>:
  402620:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402624:	ldr	x17, [x16, #240]
  402628:	add	x16, x16, #0xf0
  40262c:	br	x17

0000000000402630 <fileno@plt>:
  402630:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402634:	ldr	x17, [x16, #248]
  402638:	add	x16, x16, #0xf8
  40263c:	br	x17

0000000000402640 <fclose@plt>:
  402640:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402644:	ldr	x17, [x16, #256]
  402648:	add	x16, x16, #0x100
  40264c:	br	x17

0000000000402650 <getpid@plt>:
  402650:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402654:	ldr	x17, [x16, #264]
  402658:	add	x16, x16, #0x108
  40265c:	br	x17

0000000000402660 <fopen@plt>:
  402660:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402664:	ldr	x17, [x16, #272]
  402668:	add	x16, x16, #0x110
  40266c:	br	x17

0000000000402670 <malloc@plt>:
  402670:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402674:	ldr	x17, [x16, #280]
  402678:	add	x16, x16, #0x118
  40267c:	br	x17

0000000000402680 <setsockopt@plt>:
  402680:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402684:	ldr	x17, [x16, #288]
  402688:	add	x16, x16, #0x120
  40268c:	br	x17

0000000000402690 <open@plt>:
  402690:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402694:	ldr	x17, [x16, #296]
  402698:	add	x16, x16, #0x128
  40269c:	br	x17

00000000004026a0 <poll@plt>:
  4026a0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4026a4:	ldr	x17, [x16, #304]
  4026a8:	add	x16, x16, #0x130
  4026ac:	br	x17

00000000004026b0 <__isoc99_fscanf@plt>:
  4026b0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4026b4:	ldr	x17, [x16, #312]
  4026b8:	add	x16, x16, #0x138
  4026bc:	br	x17

00000000004026c0 <getppid@plt>:
  4026c0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4026c4:	ldr	x17, [x16, #320]
  4026c8:	add	x16, x16, #0x140
  4026cc:	br	x17

00000000004026d0 <sigemptyset@plt>:
  4026d0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4026d4:	ldr	x17, [x16, #328]
  4026d8:	add	x16, x16, #0x148
  4026dc:	br	x17

00000000004026e0 <strncmp@plt>:
  4026e0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4026e4:	ldr	x17, [x16, #336]
  4026e8:	add	x16, x16, #0x150
  4026ec:	br	x17

00000000004026f0 <bindtextdomain@plt>:
  4026f0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4026f4:	ldr	x17, [x16, #344]
  4026f8:	add	x16, x16, #0x158
  4026fc:	br	x17

0000000000402700 <__libc_start_main@plt>:
  402700:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402704:	ldr	x17, [x16, #352]
  402708:	add	x16, x16, #0x160
  40270c:	br	x17

0000000000402710 <fgetc@plt>:
  402710:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402714:	ldr	x17, [x16, #360]
  402718:	add	x16, x16, #0x168
  40271c:	br	x17

0000000000402720 <memset@plt>:
  402720:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402724:	ldr	x17, [x16, #368]
  402728:	add	x16, x16, #0x170
  40272c:	br	x17

0000000000402730 <fdopen@plt>:
  402730:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402734:	ldr	x17, [x16, #376]
  402738:	add	x16, x16, #0x178
  40273c:	br	x17

0000000000402740 <getpwnam@plt>:
  402740:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402744:	ldr	x17, [x16, #384]
  402748:	add	x16, x16, #0x180
  40274c:	br	x17

0000000000402750 <sleep@plt>:
  402750:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402754:	ldr	x17, [x16, #392]
  402758:	add	x16, x16, #0x188
  40275c:	br	x17

0000000000402760 <posix_memalign@plt>:
  402760:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402764:	ldr	x17, [x16, #400]
  402768:	add	x16, x16, #0x190
  40276c:	br	x17

0000000000402770 <getspnam@plt>:
  402770:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402774:	ldr	x17, [x16, #408]
  402778:	add	x16, x16, #0x198
  40277c:	br	x17

0000000000402780 <waitid@plt>:
  402780:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402784:	ldr	x17, [x16, #416]
  402788:	add	x16, x16, #0x1a0
  40278c:	br	x17

0000000000402790 <readdir@plt>:
  402790:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402794:	ldr	x17, [x16, #424]
  402798:	add	x16, x16, #0x1a8
  40279c:	br	x17

00000000004027a0 <strdup@plt>:
  4027a0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4027a4:	ldr	x17, [x16, #432]
  4027a8:	add	x16, x16, #0x1b0
  4027ac:	br	x17

00000000004027b0 <closedir@plt>:
  4027b0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4027b4:	ldr	x17, [x16, #440]
  4027b8:	add	x16, x16, #0x1b8
  4027bc:	br	x17

00000000004027c0 <close@plt>:
  4027c0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4027c4:	ldr	x17, [x16, #448]
  4027c8:	add	x16, x16, #0x1c0
  4027cc:	br	x17

00000000004027d0 <sigaction@plt>:
  4027d0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4027d4:	ldr	x17, [x16, #456]
  4027d8:	add	x16, x16, #0x1c8
  4027dc:	br	x17

00000000004027e0 <strrchr@plt>:
  4027e0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4027e4:	ldr	x17, [x16, #464]
  4027e8:	add	x16, x16, #0x1d0
  4027ec:	br	x17

00000000004027f0 <tcgetpgrp@plt>:
  4027f0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4027f4:	ldr	x17, [x16, #472]
  4027f8:	add	x16, x16, #0x1d8
  4027fc:	br	x17

0000000000402800 <__gmon_start__@plt>:
  402800:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402804:	ldr	x17, [x16, #480]
  402808:	add	x16, x16, #0x1e0
  40280c:	br	x17

0000000000402810 <write@plt>:
  402810:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402814:	ldr	x17, [x16, #488]
  402818:	add	x16, x16, #0x1e8
  40281c:	br	x17

0000000000402820 <strtoumax@plt>:
  402820:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402824:	ldr	x17, [x16, #496]
  402828:	add	x16, x16, #0x1f0
  40282c:	br	x17

0000000000402830 <abort@plt>:
  402830:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402834:	ldr	x17, [x16, #504]
  402838:	add	x16, x16, #0x1f8
  40283c:	br	x17

0000000000402840 <gnu_dev_major@plt>:
  402840:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402844:	ldr	x17, [x16, #512]
  402848:	add	x16, x16, #0x200
  40284c:	br	x17

0000000000402850 <puts@plt>:
  402850:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402854:	ldr	x17, [x16, #520]
  402858:	add	x16, x16, #0x208
  40285c:	br	x17

0000000000402860 <textdomain@plt>:
  402860:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402864:	ldr	x17, [x16, #528]
  402868:	add	x16, x16, #0x210
  40286c:	br	x17

0000000000402870 <strsep@plt>:
  402870:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402874:	ldr	x17, [x16, #536]
  402878:	add	x16, x16, #0x218
  40287c:	br	x17

0000000000402880 <getopt_long@plt>:
  402880:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402884:	ldr	x17, [x16, #544]
  402888:	add	x16, x16, #0x220
  40288c:	br	x17

0000000000402890 <strcmp@plt>:
  402890:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402894:	ldr	x17, [x16, #552]
  402898:	add	x16, x16, #0x228
  40289c:	br	x17

00000000004028a0 <warn@plt>:
  4028a0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4028a4:	ldr	x17, [x16, #560]
  4028a8:	add	x16, x16, #0x230
  4028ac:	br	x17

00000000004028b0 <__ctype_b_loc@plt>:
  4028b0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4028b4:	ldr	x17, [x16, #568]
  4028b8:	add	x16, x16, #0x238
  4028bc:	br	x17

00000000004028c0 <rewinddir@plt>:
  4028c0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4028c4:	ldr	x17, [x16, #576]
  4028c8:	add	x16, x16, #0x240
  4028cc:	br	x17

00000000004028d0 <strtol@plt>:
  4028d0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4028d4:	ldr	x17, [x16, #584]
  4028d8:	add	x16, x16, #0x248
  4028dc:	br	x17

00000000004028e0 <setpgid@plt>:
  4028e0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4028e4:	ldr	x17, [x16, #592]
  4028e8:	add	x16, x16, #0x250
  4028ec:	br	x17

00000000004028f0 <getline@plt>:
  4028f0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4028f4:	ldr	x17, [x16, #600]
  4028f8:	add	x16, x16, #0x258
  4028fc:	br	x17

0000000000402900 <chdir@plt>:
  402900:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402904:	ldr	x17, [x16, #608]
  402908:	add	x16, x16, #0x260
  40290c:	br	x17

0000000000402910 <free@plt>:
  402910:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402914:	ldr	x17, [x16, #616]
  402918:	add	x16, x16, #0x268
  40291c:	br	x17

0000000000402920 <nanosleep@plt>:
  402920:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402924:	ldr	x17, [x16, #624]
  402928:	add	x16, x16, #0x270
  40292c:	br	x17

0000000000402930 <vasprintf@plt>:
  402930:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402934:	ldr	x17, [x16, #632]
  402938:	add	x16, x16, #0x278
  40293c:	br	x17

0000000000402940 <connect@plt>:
  402940:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402944:	ldr	x17, [x16, #640]
  402948:	add	x16, x16, #0x280
  40294c:	br	x17

0000000000402950 <strndup@plt>:
  402950:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402954:	ldr	x17, [x16, #648]
  402958:	add	x16, x16, #0x288
  40295c:	br	x17

0000000000402960 <strspn@plt>:
  402960:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402964:	ldr	x17, [x16, #656]
  402968:	add	x16, x16, #0x290
  40296c:	br	x17

0000000000402970 <strchr@plt>:
  402970:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402974:	ldr	x17, [x16, #664]
  402978:	add	x16, x16, #0x298
  40297c:	br	x17

0000000000402980 <fwrite@plt>:
  402980:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402984:	ldr	x17, [x16, #672]
  402988:	add	x16, x16, #0x2a0
  40298c:	br	x17

0000000000402990 <fcntl@plt>:
  402990:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402994:	ldr	x17, [x16, #680]
  402998:	add	x16, x16, #0x2a8
  40299c:	br	x17

00000000004029a0 <socket@plt>:
  4029a0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4029a4:	ldr	x17, [x16, #688]
  4029a8:	add	x16, x16, #0x2b0
  4029ac:	br	x17

00000000004029b0 <fflush@plt>:
  4029b0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4029b4:	ldr	x17, [x16, #696]
  4029b8:	add	x16, x16, #0x2b8
  4029bc:	br	x17

00000000004029c0 <gnu_dev_minor@plt>:
  4029c0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4029c4:	ldr	x17, [x16, #704]
  4029c8:	add	x16, x16, #0x2c0
  4029cc:	br	x17

00000000004029d0 <strcpy@plt>:
  4029d0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4029d4:	ldr	x17, [x16, #712]
  4029d8:	add	x16, x16, #0x2c8
  4029dc:	br	x17

00000000004029e0 <dirfd@plt>:
  4029e0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4029e4:	ldr	x17, [x16, #720]
  4029e8:	add	x16, x16, #0x2d0
  4029ec:	br	x17

00000000004029f0 <crypt@plt>:
  4029f0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  4029f4:	ldr	x17, [x16, #728]
  4029f8:	add	x16, x16, #0x2d8
  4029fc:	br	x17

0000000000402a00 <warnx@plt>:
  402a00:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402a04:	ldr	x17, [x16, #736]
  402a08:	add	x16, x16, #0x2e0
  402a0c:	br	x17

0000000000402a10 <read@plt>:
  402a10:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402a14:	ldr	x17, [x16, #744]
  402a18:	add	x16, x16, #0x2e8
  402a1c:	br	x17

0000000000402a20 <tcsetattr@plt>:
  402a20:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402a24:	ldr	x17, [x16, #752]
  402a28:	add	x16, x16, #0x2f0
  402a2c:	br	x17

0000000000402a30 <isatty@plt>:
  402a30:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402a34:	ldr	x17, [x16, #760]
  402a38:	add	x16, x16, #0x2f8
  402a3c:	br	x17

0000000000402a40 <cfgetispeed@plt>:
  402a40:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402a44:	ldr	x17, [x16, #768]
  402a48:	add	x16, x16, #0x300
  402a4c:	br	x17

0000000000402a50 <__fxstat@plt>:
  402a50:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402a54:	ldr	x17, [x16, #776]
  402a58:	add	x16, x16, #0x308
  402a5c:	br	x17

0000000000402a60 <setsid@plt>:
  402a60:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402a64:	ldr	x17, [x16, #784]
  402a68:	add	x16, x16, #0x310
  402a6c:	br	x17

0000000000402a70 <realpath@plt>:
  402a70:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402a74:	ldr	x17, [x16, #792]
  402a78:	add	x16, x16, #0x318
  402a7c:	br	x17

0000000000402a80 <__isoc99_sscanf@plt>:
  402a80:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402a84:	ldr	x17, [x16, #800]
  402a88:	add	x16, x16, #0x320
  402a8c:	br	x17

0000000000402a90 <cfsetispeed@plt>:
  402a90:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402a94:	ldr	x17, [x16, #808]
  402a98:	add	x16, x16, #0x328
  402a9c:	br	x17

0000000000402aa0 <dup2@plt>:
  402aa0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402aa4:	ldr	x17, [x16, #816]
  402aa8:	add	x16, x16, #0x330
  402aac:	br	x17

0000000000402ab0 <strncpy@plt>:
  402ab0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402ab4:	ldr	x17, [x16, #824]
  402ab8:	add	x16, x16, #0x338
  402abc:	br	x17

0000000000402ac0 <errx@plt>:
  402ac0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402ac4:	ldr	x17, [x16, #832]
  402ac8:	add	x16, x16, #0x340
  402acc:	br	x17

0000000000402ad0 <sigaddset@plt>:
  402ad0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402ad4:	ldr	x17, [x16, #840]
  402ad8:	add	x16, x16, #0x348
  402adc:	br	x17

0000000000402ae0 <strcspn@plt>:
  402ae0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402ae4:	ldr	x17, [x16, #848]
  402ae8:	add	x16, x16, #0x350
  402aec:	br	x17

0000000000402af0 <vfprintf@plt>:
  402af0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402af4:	ldr	x17, [x16, #856]
  402af8:	add	x16, x16, #0x358
  402afc:	br	x17

0000000000402b00 <printf@plt>:
  402b00:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402b04:	ldr	x17, [x16, #864]
  402b08:	add	x16, x16, #0x360
  402b0c:	br	x17

0000000000402b10 <__assert_fail@plt>:
  402b10:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402b14:	ldr	x17, [x16, #872]
  402b18:	add	x16, x16, #0x368
  402b1c:	br	x17

0000000000402b20 <__errno_location@plt>:
  402b20:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402b24:	ldr	x17, [x16, #880]
  402b28:	add	x16, x16, #0x370
  402b2c:	br	x17

0000000000402b30 <getenv@plt>:
  402b30:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402b34:	ldr	x17, [x16, #888]
  402b38:	add	x16, x16, #0x378
  402b3c:	br	x17

0000000000402b40 <alarm@plt>:
  402b40:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402b44:	ldr	x17, [x16, #896]
  402b48:	add	x16, x16, #0x380
  402b4c:	br	x17

0000000000402b50 <gettext@plt>:
  402b50:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402b54:	ldr	x17, [x16, #904]
  402b58:	add	x16, x16, #0x388
  402b5c:	br	x17

0000000000402b60 <fprintf@plt>:
  402b60:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402b64:	ldr	x17, [x16, #912]
  402b68:	add	x16, x16, #0x390
  402b6c:	br	x17

0000000000402b70 <fgets@plt>:
  402b70:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402b74:	ldr	x17, [x16, #920]
  402b78:	add	x16, x16, #0x398
  402b7c:	br	x17

0000000000402b80 <err@plt>:
  402b80:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402b84:	ldr	x17, [x16, #928]
  402b88:	add	x16, x16, #0x3a0
  402b8c:	br	x17

0000000000402b90 <ioctl@plt>:
  402b90:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402b94:	ldr	x17, [x16, #936]
  402b98:	add	x16, x16, #0x3a8
  402b9c:	br	x17

0000000000402ba0 <setlocale@plt>:
  402ba0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402ba4:	ldr	x17, [x16, #944]
  402ba8:	add	x16, x16, #0x3b0
  402bac:	br	x17

0000000000402bb0 <__fxstatat@plt>:
  402bb0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402bb4:	ldr	x17, [x16, #952]
  402bb8:	add	x16, x16, #0x3b8
  402bbc:	br	x17

0000000000402bc0 <ferror@plt>:
  402bc0:	adrp	x16, 41d000 <ferror@plt+0x1a440>
  402bc4:	ldr	x17, [x16, #960]
  402bc8:	add	x16, x16, #0x3c0
  402bcc:	br	x17

Disassembly of section .text:

0000000000402bd0 <.text>:
  402bd0:	mov	x29, #0x0                   	// #0
  402bd4:	mov	x30, #0x0                   	// #0
  402bd8:	mov	x5, x0
  402bdc:	ldr	x1, [sp]
  402be0:	add	x2, sp, #0x8
  402be4:	mov	x6, sp
  402be8:	movz	x0, #0x0, lsl #48
  402bec:	movk	x0, #0x0, lsl #32
  402bf0:	movk	x0, #0x40, lsl #16
  402bf4:	movk	x0, #0x4ea8
  402bf8:	movz	x3, #0x0, lsl #48
  402bfc:	movk	x3, #0x0, lsl #32
  402c00:	movk	x3, #0x40, lsl #16
  402c04:	movk	x3, #0xa2b0
  402c08:	movz	x4, #0x0, lsl #48
  402c0c:	movk	x4, #0x0, lsl #32
  402c10:	movk	x4, #0x40, lsl #16
  402c14:	movk	x4, #0xa330
  402c18:	bl	402700 <__libc_start_main@plt>
  402c1c:	bl	402830 <abort@plt>
  402c20:	adrp	x0, 41c000 <ferror@plt+0x19440>
  402c24:	ldr	x0, [x0, #4064]
  402c28:	cbz	x0, 402c30 <ferror@plt+0x70>
  402c2c:	b	402800 <__gmon_start__@plt>
  402c30:	ret
  402c34:	stp	x29, x30, [sp, #-32]!
  402c38:	mov	x29, sp
  402c3c:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  402c40:	add	x0, x0, #0x3f0
  402c44:	str	x0, [sp, #24]
  402c48:	ldr	x0, [sp, #24]
  402c4c:	str	x0, [sp, #24]
  402c50:	ldr	x1, [sp, #24]
  402c54:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  402c58:	add	x0, x0, #0x3f0
  402c5c:	cmp	x1, x0
  402c60:	b.eq	402c9c <ferror@plt+0xdc>  // b.none
  402c64:	adrp	x0, 40a000 <ferror@plt+0x7440>
  402c68:	add	x0, x0, #0x390
  402c6c:	ldr	x0, [x0]
  402c70:	str	x0, [sp, #16]
  402c74:	ldr	x0, [sp, #16]
  402c78:	str	x0, [sp, #16]
  402c7c:	ldr	x0, [sp, #16]
  402c80:	cmp	x0, #0x0
  402c84:	b.eq	402ca0 <ferror@plt+0xe0>  // b.none
  402c88:	ldr	x1, [sp, #16]
  402c8c:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  402c90:	add	x0, x0, #0x3f0
  402c94:	blr	x1
  402c98:	b	402ca0 <ferror@plt+0xe0>
  402c9c:	nop
  402ca0:	ldp	x29, x30, [sp], #32
  402ca4:	ret
  402ca8:	stp	x29, x30, [sp, #-48]!
  402cac:	mov	x29, sp
  402cb0:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  402cb4:	add	x0, x0, #0x3f0
  402cb8:	str	x0, [sp, #40]
  402cbc:	ldr	x0, [sp, #40]
  402cc0:	str	x0, [sp, #40]
  402cc4:	ldr	x1, [sp, #40]
  402cc8:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  402ccc:	add	x0, x0, #0x3f0
  402cd0:	sub	x0, x1, x0
  402cd4:	asr	x0, x0, #3
  402cd8:	lsr	x1, x0, #63
  402cdc:	add	x0, x1, x0
  402ce0:	asr	x0, x0, #1
  402ce4:	str	x0, [sp, #32]
  402ce8:	ldr	x0, [sp, #32]
  402cec:	cmp	x0, #0x0
  402cf0:	b.eq	402d30 <ferror@plt+0x170>  // b.none
  402cf4:	adrp	x0, 40a000 <ferror@plt+0x7440>
  402cf8:	add	x0, x0, #0x398
  402cfc:	ldr	x0, [x0]
  402d00:	str	x0, [sp, #24]
  402d04:	ldr	x0, [sp, #24]
  402d08:	str	x0, [sp, #24]
  402d0c:	ldr	x0, [sp, #24]
  402d10:	cmp	x0, #0x0
  402d14:	b.eq	402d34 <ferror@plt+0x174>  // b.none
  402d18:	ldr	x2, [sp, #24]
  402d1c:	ldr	x1, [sp, #32]
  402d20:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  402d24:	add	x0, x0, #0x3f0
  402d28:	blr	x2
  402d2c:	b	402d34 <ferror@plt+0x174>
  402d30:	nop
  402d34:	ldp	x29, x30, [sp], #48
  402d38:	ret
  402d3c:	stp	x29, x30, [sp, #-16]!
  402d40:	mov	x29, sp
  402d44:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  402d48:	add	x0, x0, #0x418
  402d4c:	ldrb	w0, [x0]
  402d50:	and	x0, x0, #0xff
  402d54:	cmp	x0, #0x0
  402d58:	b.ne	402d74 <ferror@plt+0x1b4>  // b.any
  402d5c:	bl	402c34 <ferror@plt+0x74>
  402d60:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  402d64:	add	x0, x0, #0x418
  402d68:	mov	w1, #0x1                   	// #1
  402d6c:	strb	w1, [x0]
  402d70:	b	402d78 <ferror@plt+0x1b8>
  402d74:	nop
  402d78:	ldp	x29, x30, [sp], #16
  402d7c:	ret
  402d80:	stp	x29, x30, [sp, #-16]!
  402d84:	mov	x29, sp
  402d88:	bl	402ca8 <ferror@plt+0xe8>
  402d8c:	nop
  402d90:	ldp	x29, x30, [sp], #16
  402d94:	ret
  402d98:	stp	x29, x30, [sp, #-48]!
  402d9c:	mov	x29, sp
  402da0:	str	w0, [sp, #28]
  402da4:	ldr	w1, [sp, #28]
  402da8:	mov	w0, #0xde83                	// #56963
  402dac:	movk	w0, #0x431b, lsl #16
  402db0:	umull	x0, w1, w0
  402db4:	lsr	x0, x0, #32
  402db8:	lsr	w0, w0, #18
  402dbc:	mov	w0, w0
  402dc0:	str	x0, [sp, #32]
  402dc4:	ldr	w1, [sp, #28]
  402dc8:	mov	w0, #0xde83                	// #56963
  402dcc:	movk	w0, #0x431b, lsl #16
  402dd0:	umull	x0, w1, w0
  402dd4:	lsr	x0, x0, #32
  402dd8:	lsr	w0, w0, #18
  402ddc:	mov	w2, #0x4240                	// #16960
  402de0:	movk	w2, #0xf, lsl #16
  402de4:	mul	w0, w0, w2
  402de8:	sub	w0, w1, w0
  402dec:	mov	w1, w0
  402df0:	mov	x0, x1
  402df4:	lsl	x0, x0, #5
  402df8:	sub	x0, x0, x1
  402dfc:	lsl	x0, x0, #2
  402e00:	add	x0, x0, x1
  402e04:	lsl	x0, x0, #3
  402e08:	str	x0, [sp, #40]
  402e0c:	add	x0, sp, #0x20
  402e10:	mov	x1, #0x0                   	// #0
  402e14:	bl	402920 <nanosleep@plt>
  402e18:	ldp	x29, x30, [sp], #48
  402e1c:	ret
  402e20:	stp	x29, x30, [sp, #-48]!
  402e24:	mov	x29, sp
  402e28:	str	x0, [sp, #24]
  402e2c:	bl	402b20 <__errno_location@plt>
  402e30:	str	wzr, [x0]
  402e34:	ldr	x0, [sp, #24]
  402e38:	bl	402bc0 <ferror@plt>
  402e3c:	cmp	w0, #0x0
  402e40:	b.ne	402e9c <ferror@plt+0x2dc>  // b.any
  402e44:	ldr	x0, [sp, #24]
  402e48:	bl	4029b0 <fflush@plt>
  402e4c:	cmp	w0, #0x0
  402e50:	b.ne	402e9c <ferror@plt+0x2dc>  // b.any
  402e54:	ldr	x0, [sp, #24]
  402e58:	bl	402630 <fileno@plt>
  402e5c:	str	w0, [sp, #44]
  402e60:	ldr	w0, [sp, #44]
  402e64:	cmp	w0, #0x0
  402e68:	b.lt	402ea4 <ferror@plt+0x2e4>  // b.tstop
  402e6c:	ldr	w0, [sp, #44]
  402e70:	bl	4024d0 <dup@plt>
  402e74:	str	w0, [sp, #44]
  402e78:	ldr	w0, [sp, #44]
  402e7c:	cmp	w0, #0x0
  402e80:	b.lt	402ea4 <ferror@plt+0x2e4>  // b.tstop
  402e84:	ldr	w0, [sp, #44]
  402e88:	bl	4027c0 <close@plt>
  402e8c:	cmp	w0, #0x0
  402e90:	b.ne	402ea4 <ferror@plt+0x2e4>  // b.any
  402e94:	mov	w0, #0x0                   	// #0
  402e98:	b	402ec4 <ferror@plt+0x304>
  402e9c:	nop
  402ea0:	b	402ea8 <ferror@plt+0x2e8>
  402ea4:	nop
  402ea8:	bl	402b20 <__errno_location@plt>
  402eac:	ldr	w0, [x0]
  402eb0:	cmp	w0, #0x9
  402eb4:	b.ne	402ec0 <ferror@plt+0x300>  // b.any
  402eb8:	mov	w0, #0x0                   	// #0
  402ebc:	b	402ec4 <ferror@plt+0x304>
  402ec0:	mov	w0, #0xffffffff            	// #-1
  402ec4:	ldp	x29, x30, [sp], #48
  402ec8:	ret
  402ecc:	stp	x29, x30, [sp, #-16]!
  402ed0:	mov	x29, sp
  402ed4:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  402ed8:	add	x0, x0, #0x408
  402edc:	ldr	x0, [x0]
  402ee0:	bl	402e20 <ferror@plt+0x260>
  402ee4:	cmp	w0, #0x0
  402ee8:	b.eq	402f38 <ferror@plt+0x378>  // b.none
  402eec:	bl	402b20 <__errno_location@plt>
  402ef0:	ldr	w0, [x0]
  402ef4:	cmp	w0, #0x20
  402ef8:	b.eq	402f38 <ferror@plt+0x378>  // b.none
  402efc:	bl	402b20 <__errno_location@plt>
  402f00:	ldr	w0, [x0]
  402f04:	cmp	w0, #0x0
  402f08:	b.eq	402f20 <ferror@plt+0x360>  // b.none
  402f0c:	adrp	x0, 40a000 <ferror@plt+0x7440>
  402f10:	add	x0, x0, #0x3a0
  402f14:	bl	402b50 <gettext@plt>
  402f18:	bl	4028a0 <warn@plt>
  402f1c:	b	402f30 <ferror@plt+0x370>
  402f20:	adrp	x0, 40a000 <ferror@plt+0x7440>
  402f24:	add	x0, x0, #0x3a0
  402f28:	bl	402b50 <gettext@plt>
  402f2c:	bl	402a00 <warnx@plt>
  402f30:	mov	w0, #0x1                   	// #1
  402f34:	bl	402460 <_exit@plt>
  402f38:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  402f3c:	add	x0, x0, #0x3f0
  402f40:	ldr	x0, [x0]
  402f44:	bl	402e20 <ferror@plt+0x260>
  402f48:	cmp	w0, #0x0
  402f4c:	b.eq	402f58 <ferror@plt+0x398>  // b.none
  402f50:	mov	w0, #0x1                   	// #1
  402f54:	bl	402460 <_exit@plt>
  402f58:	nop
  402f5c:	ldp	x29, x30, [sp], #16
  402f60:	ret
  402f64:	stp	x29, x30, [sp, #-16]!
  402f68:	mov	x29, sp
  402f6c:	adrp	x0, 402000 <memcpy@plt-0x440>
  402f70:	add	x0, x0, #0xecc
  402f74:	bl	40a338 <ferror@plt+0x7778>
  402f78:	nop
  402f7c:	ldp	x29, x30, [sp], #16
  402f80:	ret
  402f84:	stp	x29, x30, [sp, #-48]!
  402f88:	mov	x29, sp
  402f8c:	str	x0, [sp, #40]
  402f90:	str	x1, [sp, #32]
  402f94:	str	w2, [sp, #28]
  402f98:	ldr	w2, [sp, #28]
  402f9c:	ldr	x1, [sp, #32]
  402fa0:	ldr	x0, [sp, #40]
  402fa4:	bl	402570 <setenv@plt>
  402fa8:	cmp	w0, #0x0
  402fac:	b.eq	402fcc <ferror@plt+0x40c>  // b.none
  402fb0:	adrp	x0, 40a000 <ferror@plt+0x7440>
  402fb4:	add	x0, x0, #0x3b0
  402fb8:	bl	402b50 <gettext@plt>
  402fbc:	ldr	x2, [sp, #40]
  402fc0:	mov	x1, x0
  402fc4:	mov	w0, #0x1                   	// #1
  402fc8:	bl	402b80 <err@plt>
  402fcc:	nop
  402fd0:	ldp	x29, x30, [sp], #48
  402fd4:	ret
  402fd8:	sub	sp, sp, #0x10
  402fdc:	str	x0, [sp, #8]
  402fe0:	str	w1, [sp, #4]
  402fe4:	ldr	x0, [sp, #8]
  402fe8:	ldr	w1, [x0]
  402fec:	mov	w0, #0x2d22                	// #11554
  402ff0:	orr	w1, w1, w0
  402ff4:	ldr	x0, [sp, #8]
  402ff8:	str	w1, [x0]
  402ffc:	ldr	x0, [sp, #8]
  403000:	ldr	w1, [x0, #4]
  403004:	mov	w0, #0x1805                	// #6149
  403008:	orr	w1, w1, w0
  40300c:	ldr	x0, [sp, #8]
  403010:	str	w1, [x0, #4]
  403014:	ldr	x0, [sp, #8]
  403018:	ldr	w1, [x0, #12]
  40301c:	mov	w0, #0x8a1b                	// #35355
  403020:	orr	w1, w1, w0
  403024:	ldr	x0, [sp, #8]
  403028:	str	w1, [x0, #12]
  40302c:	ldr	w0, [sp, #4]
  403030:	and	w0, w0, #0x2
  403034:	cmp	w0, #0x0
  403038:	b.ne	40306c <ferror@plt+0x4ac>  // b.any
  40303c:	ldr	x0, [sp, #8]
  403040:	ldr	w1, [x0, #12]
  403044:	mov	w0, #0xffffeff0            	// #-4112
  403048:	and	w1, w1, w0
  40304c:	ldr	x0, [sp, #8]
  403050:	str	w1, [x0, #12]
  403054:	ldr	x0, [sp, #8]
  403058:	ldr	w1, [x0, #8]
  40305c:	mov	w0, #0x5af                 	// #1455
  403060:	orr	w1, w1, w0
  403064:	ldr	x0, [sp, #8]
  403068:	str	w1, [x0, #8]
  40306c:	ldr	x0, [sp, #8]
  403070:	ldr	w1, [x0]
  403074:	mov	w0, #0x2102                	// #8450
  403078:	orr	w1, w1, w0
  40307c:	ldr	x0, [sp, #8]
  403080:	str	w1, [x0]
  403084:	ldr	x0, [sp, #8]
  403088:	ldr	w1, [x0]
  40308c:	mov	w0, #0xffffe51e            	// #-6882
  403090:	and	w1, w1, w0
  403094:	ldr	x0, [sp, #8]
  403098:	str	w1, [x0]
  40309c:	ldr	x0, [sp, #8]
  4030a0:	ldr	w1, [x0, #4]
  4030a4:	mov	w0, #0x5                   	// #5
  4030a8:	orr	w1, w1, w0
  4030ac:	ldr	x0, [sp, #8]
  4030b0:	str	w1, [x0, #4]
  4030b4:	ldr	x0, [sp, #8]
  4030b8:	ldr	w1, [x0, #4]
  4030bc:	mov	w0, #0xffff0085            	// #-65403
  4030c0:	and	w1, w1, w0
  4030c4:	ldr	x0, [sp, #8]
  4030c8:	str	w1, [x0, #4]
  4030cc:	ldr	x0, [sp, #8]
  4030d0:	ldr	w1, [x0, #12]
  4030d4:	mov	w0, #0x8a3b                	// #35387
  4030d8:	orr	w1, w1, w0
  4030dc:	ldr	x0, [sp, #8]
  4030e0:	str	w1, [x0, #12]
  4030e4:	ldr	x0, [sp, #8]
  4030e8:	ldr	w1, [x0, #12]
  4030ec:	mov	w0, #0xfffffa3f            	// #-1473
  4030f0:	and	w1, w1, w0
  4030f4:	ldr	x0, [sp, #8]
  4030f8:	str	w1, [x0, #12]
  4030fc:	ldr	w0, [sp, #4]
  403100:	and	w0, w0, #0x2
  403104:	cmp	w0, #0x0
  403108:	b.ne	403138 <ferror@plt+0x578>  // b.any
  40310c:	ldr	x0, [sp, #8]
  403110:	ldr	w1, [x0, #8]
  403114:	mov	w0, #0x4b0                 	// #1200
  403118:	orr	w1, w1, w0
  40311c:	ldr	x0, [sp, #8]
  403120:	str	w1, [x0, #8]
  403124:	ldr	x0, [sp, #8]
  403128:	ldr	w0, [x0, #8]
  40312c:	and	w1, w0, #0xfffffcff
  403130:	ldr	x0, [sp, #8]
  403134:	str	w1, [x0, #8]
  403138:	ldr	x0, [sp, #8]
  40313c:	ldr	w0, [x0, #4]
  403140:	and	w1, w0, #0xffffff7f
  403144:	ldr	x0, [sp, #8]
  403148:	str	w1, [x0, #4]
  40314c:	ldr	x0, [sp, #8]
  403150:	ldr	w0, [x0, #12]
  403154:	and	w1, w0, #0xfffffffb
  403158:	ldr	x0, [sp, #8]
  40315c:	str	w1, [x0, #12]
  403160:	ldr	w0, [sp, #4]
  403164:	and	w0, w0, #0x4
  403168:	cmp	w0, #0x0
  40316c:	b.eq	403188 <ferror@plt+0x5c8>  // b.none
  403170:	ldr	x0, [sp, #8]
  403174:	ldr	w0, [x0]
  403178:	orr	w1, w0, #0x4000
  40317c:	ldr	x0, [sp, #8]
  403180:	str	w1, [x0]
  403184:	b	40319c <ferror@plt+0x5dc>
  403188:	ldr	x0, [sp, #8]
  40318c:	ldr	w0, [x0]
  403190:	and	w1, w0, #0xffffbfff
  403194:	ldr	x0, [sp, #8]
  403198:	str	w1, [x0]
  40319c:	ldr	x0, [sp, #8]
  4031a0:	strb	wzr, [x0, #22]
  4031a4:	ldr	x0, [sp, #8]
  4031a8:	mov	w1, #0x1                   	// #1
  4031ac:	strb	w1, [x0, #23]
  4031b0:	ldr	x0, [sp, #8]
  4031b4:	mov	w1, #0x3                   	// #3
  4031b8:	strb	w1, [x0, #17]
  4031bc:	ldr	x0, [sp, #8]
  4031c0:	mov	w1, #0x1c                  	// #28
  4031c4:	strb	w1, [x0, #18]
  4031c8:	ldr	x0, [sp, #8]
  4031cc:	mov	w1, #0x7f                  	// #127
  4031d0:	strb	w1, [x0, #19]
  4031d4:	ldr	x0, [sp, #8]
  4031d8:	mov	w1, #0x15                  	// #21
  4031dc:	strb	w1, [x0, #20]
  4031e0:	ldr	x0, [sp, #8]
  4031e4:	mov	w1, #0x4                   	// #4
  4031e8:	strb	w1, [x0, #21]
  4031ec:	ldr	x0, [sp, #8]
  4031f0:	strb	wzr, [x0, #24]
  4031f4:	ldr	x0, [sp, #8]
  4031f8:	mov	w1, #0x11                  	// #17
  4031fc:	strb	w1, [x0, #25]
  403200:	ldr	x0, [sp, #8]
  403204:	mov	w1, #0x13                  	// #19
  403208:	strb	w1, [x0, #26]
  40320c:	ldr	x0, [sp, #8]
  403210:	mov	w1, #0x1a                  	// #26
  403214:	strb	w1, [x0, #27]
  403218:	ldr	x0, [sp, #8]
  40321c:	strb	wzr, [x0, #28]
  403220:	ldr	x0, [sp, #8]
  403224:	mov	w1, #0x12                  	// #18
  403228:	strb	w1, [x0, #29]
  40322c:	ldr	x0, [sp, #8]
  403230:	mov	w1, #0xf                   	// #15
  403234:	strb	w1, [x0, #30]
  403238:	ldr	x0, [sp, #8]
  40323c:	mov	w1, #0x17                  	// #23
  403240:	strb	w1, [x0, #31]
  403244:	ldr	x0, [sp, #8]
  403248:	mov	w1, #0x16                  	// #22
  40324c:	strb	w1, [x0, #32]
  403250:	ldr	x0, [sp, #8]
  403254:	strb	wzr, [x0, #33]
  403258:	nop
  40325c:	add	sp, sp, #0x10
  403260:	ret
  403264:	sub	sp, sp, #0x10
  403268:	str	x0, [sp, #8]
  40326c:	ldr	x0, [sp, #8]
  403270:	ldr	x0, [x0]
  403274:	ldr	x1, [sp, #8]
  403278:	cmp	x1, x0
  40327c:	cset	w0, eq  // eq = none
  403280:	and	w0, w0, #0xff
  403284:	add	sp, sp, #0x10
  403288:	ret
  40328c:	sub	sp, sp, #0x10
  403290:	str	x0, [sp, #8]
  403294:	ldr	x0, [sp, #8]
  403298:	cmp	x0, #0x0
  40329c:	b.eq	4032c8 <ferror@plt+0x708>  // b.none
  4032a0:	ldr	x0, [sp, #8]
  4032a4:	ldrsb	w0, [x0]
  4032a8:	cmp	w0, #0x2a
  4032ac:	b.eq	4032c0 <ferror@plt+0x700>  // b.none
  4032b0:	ldr	x0, [sp, #8]
  4032b4:	ldrsb	w0, [x0]
  4032b8:	cmp	w0, #0x21
  4032bc:	b.ne	4032c8 <ferror@plt+0x708>  // b.any
  4032c0:	mov	w0, #0x1                   	// #1
  4032c4:	b	4032cc <ferror@plt+0x70c>
  4032c8:	mov	w0, #0x0                   	// #0
  4032cc:	add	sp, sp, #0x10
  4032d0:	ret
  4032d4:	stp	x29, x30, [sp, #-160]!
  4032d8:	mov	x29, sp
  4032dc:	str	x0, [sp, #24]
  4032e0:	str	wzr, [sp, #156]
  4032e4:	str	wzr, [sp, #112]
  4032e8:	ldr	x0, [sp, #24]
  4032ec:	add	x0, x0, #0x44
  4032f0:	str	x0, [sp, #128]
  4032f4:	ldr	x0, [sp, #24]
  4032f8:	ldr	w0, [x0, #36]
  4032fc:	str	w0, [sp, #124]
  403300:	mov	w0, #0x50                  	// #80
  403304:	bl	40a0d8 <ferror@plt+0x7518>
  403308:	cmp	w0, #0x0
  40330c:	b.eq	403318 <ferror@plt+0x758>  // b.none
  403310:	mov	w0, #0x1e                  	// #30
  403314:	b	40331c <ferror@plt+0x75c>
  403318:	mov	w0, #0x0                   	// #0
  40331c:	str	w0, [sp, #152]
  403320:	ldr	w0, [sp, #152]
  403324:	cmp	w0, #0x0
  403328:	b.eq	40339c <ferror@plt+0x7dc>  // b.none
  40332c:	mov	w0, #0x51                  	// #81
  403330:	bl	40a0d8 <ferror@plt+0x7518>
  403334:	b	40339c <ferror@plt+0x7dc>
  403338:	add	x0, sp, #0x30
  40333c:	mov	x2, #0x3c                  	// #60
  403340:	mov	w1, #0x0                   	// #0
  403344:	bl	402720 <memset@plt>
  403348:	add	x0, sp, #0x30
  40334c:	mov	x2, x0
  403350:	mov	x1, #0x5456                	// #21590
  403354:	ldr	w0, [sp, #124]
  403358:	bl	402b90 <ioctl@plt>
  40335c:	cmp	w0, #0x0
  403360:	b.lt	4033b4 <ferror@plt+0x7f4>  // b.tstop
  403364:	ldr	w0, [sp, #48]
  403368:	cmp	w0, #0x0
  40336c:	b.ne	403394 <ferror@plt+0x7d4>  // b.any
  403370:	ldr	w0, [sp, #52]
  403374:	cmp	w0, #0x0
  403378:	b.ne	403394 <ferror@plt+0x7d4>  // b.any
  40337c:	ldr	w0, [sp, #56]
  403380:	cmp	w0, #0x0
  403384:	b.ne	403394 <ferror@plt+0x7d4>  // b.any
  403388:	ldr	w0, [sp, #60]
  40338c:	cmp	w0, #0x0
  403390:	b.eq	4033bc <ferror@plt+0x7fc>  // b.none
  403394:	mov	w0, #0x1                   	// #1
  403398:	bl	402750 <sleep@plt>
  40339c:	ldr	w0, [sp, #152]
  4033a0:	sub	w1, w0, #0x1
  4033a4:	str	w1, [sp, #152]
  4033a8:	cmp	w0, #0x0
  4033ac:	b.gt	403338 <ferror@plt+0x778>
  4033b0:	b	4033c0 <ferror@plt+0x800>
  4033b4:	nop
  4033b8:	b	4033c0 <ferror@plt+0x800>
  4033bc:	nop
  4033c0:	add	x0, sp, #0x30
  4033c4:	mov	x2, #0x3c                  	// #60
  4033c8:	mov	w1, #0x0                   	// #0
  4033cc:	bl	402720 <memset@plt>
  4033d0:	add	x0, sp, #0x30
  4033d4:	mov	x2, x0
  4033d8:	mov	x1, #0x5457                	// #21591
  4033dc:	ldr	w0, [sp, #124]
  4033e0:	bl	402b90 <ioctl@plt>
  4033e4:	bl	402b20 <__errno_location@plt>
  4033e8:	str	wzr, [x0]
  4033ec:	ldr	x1, [sp, #128]
  4033f0:	ldr	w0, [sp, #124]
  4033f4:	bl	402620 <tcgetattr@plt>
  4033f8:	cmp	w0, #0x0
  4033fc:	b.ge	403428 <ferror@plt+0x868>  // b.tcont
  403400:	adrp	x0, 40a000 <ferror@plt+0x7440>
  403404:	add	x0, x0, #0x3e0
  403408:	bl	402b50 <gettext@plt>
  40340c:	bl	4028a0 <warn@plt>
  403410:	ldr	x0, [sp, #24]
  403414:	ldr	w0, [x0, #32]
  403418:	orr	w1, w0, #0x2
  40341c:	ldr	x0, [sp, #24]
  403420:	str	w1, [x0, #32]
  403424:	b	40366c <ferror@plt+0xaac>
  403428:	add	x0, sp, #0x70
  40342c:	mov	x2, x0
  403430:	mov	x1, #0x4b44                	// #19268
  403434:	ldr	w0, [sp, #124]
  403438:	bl	402b90 <ioctl@plt>
  40343c:	cmp	w0, #0x0
  403440:	b.ge	4035bc <ferror@plt+0x9fc>  // b.tcont
  403444:	bl	402b20 <__errno_location@plt>
  403448:	str	wzr, [x0]
  40344c:	ldr	x0, [sp, #24]
  403450:	ldr	w0, [x0, #32]
  403454:	orr	w1, w0, #0x1
  403458:	ldr	x0, [sp, #24]
  40345c:	str	w1, [x0, #32]
  403460:	mov	w1, #0x2                   	// #2
  403464:	ldr	w0, [sp, #124]
  403468:	bl	402450 <tcflush@plt>
  40346c:	ldr	x0, [sp, #128]
  403470:	bl	402a40 <cfgetispeed@plt>
  403474:	str	w0, [sp, #148]
  403478:	ldr	x0, [sp, #128]
  40347c:	bl	402530 <cfgetospeed@plt>
  403480:	str	w0, [sp, #144]
  403484:	ldr	w0, [sp, #148]
  403488:	cmp	w0, #0x0
  40348c:	b.ne	403498 <ferror@plt+0x8d8>  // b.any
  403490:	mov	w0, #0xd                   	// #13
  403494:	str	w0, [sp, #148]
  403498:	ldr	w0, [sp, #144]
  40349c:	cmp	w0, #0x0
  4034a0:	b.ne	4034ac <ferror@plt+0x8ec>  // b.any
  4034a4:	mov	w0, #0xd                   	// #13
  4034a8:	str	w0, [sp, #144]
  4034ac:	ldr	x0, [sp, #128]
  4034b0:	ldr	w0, [x0, #8]
  4034b4:	and	w1, w0, #0x800
  4034b8:	mov	w0, #0x4b0                 	// #1200
  4034bc:	orr	w1, w1, w0
  4034c0:	ldr	x0, [sp, #128]
  4034c4:	str	w1, [x0, #8]
  4034c8:	ldr	x0, [sp, #128]
  4034cc:	str	wzr, [x0]
  4034d0:	ldr	x0, [sp, #128]
  4034d4:	str	wzr, [x0, #12]
  4034d8:	ldr	x0, [sp, #128]
  4034dc:	ldr	w1, [x0, #4]
  4034e0:	mov	w0, #0x5                   	// #5
  4034e4:	and	w1, w1, w0
  4034e8:	ldr	x0, [sp, #128]
  4034ec:	str	w1, [x0, #4]
  4034f0:	ldr	w1, [sp, #148]
  4034f4:	ldr	x0, [sp, #128]
  4034f8:	bl	402a90 <cfsetispeed@plt>
  4034fc:	ldr	w1, [sp, #144]
  403500:	ldr	x0, [sp, #128]
  403504:	bl	4025f0 <cfsetospeed@plt>
  403508:	ldr	x0, [sp, #128]
  40350c:	strb	wzr, [x0, #16]
  403510:	ldr	x0, [sp, #128]
  403514:	strb	wzr, [x0, #22]
  403518:	ldr	x0, [sp, #128]
  40351c:	mov	w1, #0x1                   	// #1
  403520:	strb	w1, [x0, #23]
  403524:	add	x0, sp, #0x28
  403528:	mov	x2, x0
  40352c:	mov	x1, #0x5413                	// #21523
  403530:	ldr	w0, [sp, #124]
  403534:	bl	402b90 <ioctl@plt>
  403538:	cmp	w0, #0x0
  40353c:	b.ne	4035a8 <ferror@plt+0x9e8>  // b.any
  403540:	str	wzr, [sp, #140]
  403544:	ldrh	w0, [sp, #40]
  403548:	cmp	w0, #0x0
  40354c:	b.ne	403564 <ferror@plt+0x9a4>  // b.any
  403550:	mov	w0, #0x18                  	// #24
  403554:	strh	w0, [sp, #40]
  403558:	ldr	w0, [sp, #140]
  40355c:	add	w0, w0, #0x1
  403560:	str	w0, [sp, #140]
  403564:	ldrh	w0, [sp, #42]
  403568:	cmp	w0, #0x0
  40356c:	b.ne	403584 <ferror@plt+0x9c4>  // b.any
  403570:	mov	w0, #0x50                  	// #80
  403574:	strh	w0, [sp, #42]
  403578:	ldr	w0, [sp, #140]
  40357c:	add	w0, w0, #0x1
  403580:	str	w0, [sp, #140]
  403584:	ldr	w0, [sp, #140]
  403588:	cmp	w0, #0x0
  40358c:	b.eq	4035a8 <ferror@plt+0x9e8>  // b.none
  403590:	add	x0, sp, #0x28
  403594:	mov	x2, x0
  403598:	mov	x1, #0x5414                	// #21524
  40359c:	ldr	w0, [sp, #124]
  4035a0:	bl	402b90 <ioctl@plt>
  4035a4:	str	w0, [sp, #120]
  4035a8:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4035ac:	add	x1, x0, #0x3f8
  4035b0:	mov	w0, #0x0                   	// #0
  4035b4:	bl	402ba0 <setlocale@plt>
  4035b8:	b	403608 <ferror@plt+0xa48>
  4035bc:	ldr	w0, [sp, #112]
  4035c0:	cmp	w0, #0x3
  4035c4:	b.ne	4035e8 <ferror@plt+0xa28>  // b.any
  4035c8:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4035cc:	add	x1, x0, #0x400
  4035d0:	mov	w0, #0x0                   	// #0
  4035d4:	bl	402ba0 <setlocale@plt>
  4035d8:	ldr	w0, [sp, #156]
  4035dc:	orr	w0, w0, #0x4
  4035e0:	str	w0, [sp, #156]
  4035e4:	b	4035fc <ferror@plt+0xa3c>
  4035e8:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4035ec:	add	x1, x0, #0x3f8
  4035f0:	mov	w0, #0x0                   	// #0
  4035f4:	bl	402ba0 <setlocale@plt>
  4035f8:	nop
  4035fc:	ldr	w1, [sp, #156]
  403600:	ldr	x0, [sp, #128]
  403604:	bl	402fd8 <ferror@plt+0x418>
  403608:	ldr	x2, [sp, #128]
  40360c:	mov	w1, #0x0                   	// #0
  403610:	ldr	w0, [sp, #124]
  403614:	bl	402a20 <tcsetattr@plt>
  403618:	cmp	w0, #0x0
  40361c:	b.eq	403630 <ferror@plt+0xa70>  // b.none
  403620:	adrp	x0, 40a000 <ferror@plt+0x7440>
  403624:	add	x0, x0, #0x408
  403628:	bl	402b50 <gettext@plt>
  40362c:	bl	4028a0 <warn@plt>
  403630:	mov	w2, #0x0                   	// #0
  403634:	mov	w1, #0x3                   	// #3
  403638:	ldr	w0, [sp, #124]
  40363c:	bl	402990 <fcntl@plt>
  403640:	str	w0, [sp, #156]
  403644:	ldr	w0, [sp, #156]
  403648:	cmn	w0, #0x1
  40364c:	b.eq	40366c <ferror@plt+0xaac>  // b.none
  403650:	ldr	w0, [sp, #156]
  403654:	and	w0, w0, #0xfffff7ff
  403658:	mov	w2, w0
  40365c:	mov	w1, #0x4                   	// #4
  403660:	ldr	w0, [sp, #124]
  403664:	bl	402990 <fcntl@plt>
  403668:	str	w0, [sp, #116]
  40366c:	ldp	x29, x30, [sp], #160
  403670:	ret
  403674:	stp	x29, x30, [sp, #-48]!
  403678:	mov	x29, sp
  40367c:	str	x0, [sp, #24]
  403680:	ldr	x0, [sp, #24]
  403684:	add	x0, x0, #0x44
  403688:	str	x0, [sp, #40]
  40368c:	ldr	x0, [sp, #24]
  403690:	ldr	w0, [x0, #36]
  403694:	str	w0, [sp, #36]
  403698:	ldr	x0, [sp, #24]
  40369c:	ldr	w0, [x0, #32]
  4036a0:	and	w0, w0, #0x1
  4036a4:	cmp	w0, #0x0
  4036a8:	b.ne	4036c8 <ferror@plt+0xb08>  // b.any
  4036ac:	mov	w2, #0x1                   	// #1
  4036b0:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4036b4:	add	x1, x0, #0x420
  4036b8:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4036bc:	add	x0, x0, #0x428
  4036c0:	bl	402f84 <ferror@plt+0x3c4>
  4036c4:	b	403904 <ferror@plt+0xd44>
  4036c8:	ldr	x0, [sp, #24]
  4036cc:	ldr	w0, [x0, #32]
  4036d0:	and	w0, w0, #0x2
  4036d4:	cmp	w0, #0x0
  4036d8:	b.eq	4036f8 <ferror@plt+0xb38>  // b.none
  4036dc:	mov	w2, #0x1                   	// #1
  4036e0:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4036e4:	add	x1, x0, #0x430
  4036e8:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4036ec:	add	x0, x0, #0x428
  4036f0:	bl	402f84 <ferror@plt+0x3c4>
  4036f4:	b	403904 <ferror@plt+0xd44>
  4036f8:	mov	w2, #0x1                   	// #1
  4036fc:	adrp	x0, 40a000 <ferror@plt+0x7440>
  403700:	add	x1, x0, #0x438
  403704:	adrp	x0, 40a000 <ferror@plt+0x7440>
  403708:	add	x0, x0, #0x428
  40370c:	bl	402f84 <ferror@plt+0x3c4>
  403710:	ldr	x0, [sp, #40]
  403714:	ldr	w1, [x0]
  403718:	mov	w0, #0x1400                	// #5120
  40371c:	orr	w1, w1, w0
  403720:	ldr	x0, [sp, #40]
  403724:	str	w1, [x0]
  403728:	ldr	x0, [sp, #40]
  40372c:	ldr	w1, [x0, #12]
  403730:	mov	w0, #0x83b                 	// #2107
  403734:	orr	w1, w1, w0
  403738:	ldr	x0, [sp, #40]
  40373c:	str	w1, [x0, #12]
  403740:	ldr	x0, [sp, #40]
  403744:	ldr	w0, [x0, #4]
  403748:	orr	w1, w0, #0x1
  40374c:	ldr	x0, [sp, #40]
  403750:	str	w1, [x0, #4]
  403754:	ldr	x0, [sp, #40]
  403758:	mov	w1, #0x3                   	// #3
  40375c:	strb	w1, [x0, #17]
  403760:	ldr	x0, [sp, #40]
  403764:	mov	w1, #0x1c                  	// #28
  403768:	strb	w1, [x0, #18]
  40376c:	ldr	x0, [sp, #24]
  403770:	ldr	w0, [x0, #48]
  403774:	and	w1, w0, #0xff
  403778:	ldr	x0, [sp, #40]
  40377c:	strb	w1, [x0, #19]
  403780:	ldr	x0, [sp, #24]
  403784:	ldr	w0, [x0, #52]
  403788:	and	w1, w0, #0xff
  40378c:	ldr	x0, [sp, #40]
  403790:	strb	w1, [x0, #20]
  403794:	ldr	x0, [sp, #40]
  403798:	mov	w1, #0x4                   	// #4
  40379c:	strb	w1, [x0, #21]
  4037a0:	ldr	x0, [sp, #40]
  4037a4:	strb	wzr, [x0, #24]
  4037a8:	ldr	x0, [sp, #40]
  4037ac:	mov	w1, #0x11                  	// #17
  4037b0:	strb	w1, [x0, #25]
  4037b4:	ldr	x0, [sp, #40]
  4037b8:	mov	w1, #0x13                  	// #19
  4037bc:	strb	w1, [x0, #26]
  4037c0:	ldr	x0, [sp, #40]
  4037c4:	mov	w1, #0x1a                  	// #26
  4037c8:	strb	w1, [x0, #27]
  4037cc:	ldr	x0, [sp, #40]
  4037d0:	strb	wzr, [x0, #28]
  4037d4:	ldr	x0, [sp, #24]
  4037d8:	ldr	w0, [x0, #56]
  4037dc:	cmp	w0, #0xd
  4037e0:	b.ne	403838 <ferror@plt+0xc78>  // b.any
  4037e4:	ldr	x0, [sp, #40]
  4037e8:	ldr	w0, [x0]
  4037ec:	orr	w1, w0, #0x100
  4037f0:	ldr	x0, [sp, #40]
  4037f4:	str	w1, [x0]
  4037f8:	ldr	x0, [sp, #40]
  4037fc:	ldr	w0, [x0]
  403800:	and	w1, w0, #0xffffff3f
  403804:	ldr	x0, [sp, #40]
  403808:	str	w1, [x0]
  40380c:	ldr	x0, [sp, #40]
  403810:	ldr	w0, [x0, #4]
  403814:	orr	w1, w0, #0x4
  403818:	ldr	x0, [sp, #40]
  40381c:	str	w1, [x0, #4]
  403820:	ldr	x0, [sp, #40]
  403824:	ldr	w1, [x0, #4]
  403828:	mov	w0, #0xffffffd7            	// #-41
  40382c:	and	w1, w1, w0
  403830:	ldr	x0, [sp, #40]
  403834:	str	w1, [x0, #4]
  403838:	ldr	x0, [sp, #24]
  40383c:	ldr	w0, [x0, #60]
  403840:	cmp	w0, #0x3
  403844:	b.eq	4038c8 <ferror@plt+0xd08>  // b.none
  403848:	cmp	w0, #0x3
  40384c:	b.gt	403860 <ferror@plt+0xca0>
  403850:	cmp	w0, #0x1
  403854:	b.eq	40388c <ferror@plt+0xccc>  // b.none
  403858:	cmp	w0, #0x2
  40385c:	b.eq	4038a0 <ferror@plt+0xce0>  // b.none
  403860:	ldr	x0, [sp, #40]
  403864:	ldr	w0, [x0, #8]
  403868:	and	w1, w0, #0xfffffcff
  40386c:	ldr	x0, [sp, #40]
  403870:	str	w1, [x0, #8]
  403874:	ldr	x0, [sp, #40]
  403878:	ldr	w0, [x0]
  40387c:	and	w1, w0, #0xffffffcf
  403880:	ldr	x0, [sp, #40]
  403884:	str	w1, [x0]
  403888:	b	4038f4 <ferror@plt+0xd34>
  40388c:	ldr	x0, [sp, #40]
  403890:	ldr	w0, [x0, #8]
  403894:	orr	w1, w0, #0x200
  403898:	ldr	x0, [sp, #40]
  40389c:	str	w1, [x0, #8]
  4038a0:	ldr	x0, [sp, #40]
  4038a4:	ldr	w0, [x0, #8]
  4038a8:	orr	w1, w0, #0x100
  4038ac:	ldr	x0, [sp, #40]
  4038b0:	str	w1, [x0, #8]
  4038b4:	ldr	x0, [sp, #40]
  4038b8:	ldr	w0, [x0]
  4038bc:	orr	w1, w0, #0x30
  4038c0:	ldr	x0, [sp, #40]
  4038c4:	str	w1, [x0]
  4038c8:	ldr	x0, [sp, #40]
  4038cc:	ldr	w0, [x0, #8]
  4038d0:	and	w1, w0, #0xffffffcf
  4038d4:	ldr	x0, [sp, #40]
  4038d8:	str	w1, [x0, #8]
  4038dc:	ldr	x0, [sp, #40]
  4038e0:	ldr	w0, [x0, #8]
  4038e4:	orr	w1, w0, #0x20
  4038e8:	ldr	x0, [sp, #40]
  4038ec:	str	w1, [x0, #8]
  4038f0:	nop
  4038f4:	ldr	x2, [sp, #40]
  4038f8:	mov	w1, #0x0                   	// #0
  4038fc:	ldr	w0, [sp, #36]
  403900:	bl	402a20 <tcsetattr@plt>
  403904:	ldp	x29, x30, [sp], #48
  403908:	ret
  40390c:	sub	sp, sp, #0x10
  403910:	str	w0, [sp, #12]
  403914:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  403918:	add	x0, x0, #0x728
  40391c:	ldr	w0, [x0]
  403920:	add	w1, w0, #0x1
  403924:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  403928:	add	x0, x0, #0x728
  40392c:	str	w1, [x0]
  403930:	nop
  403934:	add	sp, sp, #0x10
  403938:	ret
  40393c:	sub	sp, sp, #0x10
  403940:	str	w0, [sp, #12]
  403944:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  403948:	add	x0, x0, #0x72c
  40394c:	ldr	w0, [x0]
  403950:	add	w1, w0, #0x1
  403954:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  403958:	add	x0, x0, #0x72c
  40395c:	str	w1, [x0]
  403960:	nop
  403964:	add	sp, sp, #0x10
  403968:	ret
  40396c:	stp	x29, x30, [sp, #-208]!
  403970:	mov	x29, sp
  403974:	str	w0, [sp, #44]
  403978:	str	x1, [sp, #32]
  40397c:	str	x2, [sp, #24]
  403980:	ldr	x0, [sp, #32]
  403984:	str	x0, [sp, #56]
  403988:	add	x0, sp, #0x38
  40398c:	add	x0, x0, #0x8
  403990:	bl	4026d0 <sigemptyset@plt>
  403994:	str	wzr, [sp, #192]
  403998:	add	x0, sp, #0x38
  40399c:	ldr	x2, [sp, #24]
  4039a0:	mov	x1, x0
  4039a4:	ldr	w0, [sp, #44]
  4039a8:	bl	4027d0 <sigaction@plt>
  4039ac:	nop
  4039b0:	ldp	x29, x30, [sp], #208
  4039b4:	ret
  4039b8:	stp	x29, x30, [sp, #-32]!
  4039bc:	mov	x29, sp
  4039c0:	str	w0, [sp, #28]
  4039c4:	str	x1, [sp, #16]
  4039c8:	mov	x2, #0x0                   	// #0
  4039cc:	ldr	x1, [sp, #16]
  4039d0:	ldr	w0, [sp, #28]
  4039d4:	bl	4027d0 <sigaction@plt>
  4039d8:	nop
  4039dc:	ldp	x29, x30, [sp], #32
  4039e0:	ret
  4039e4:	stp	x29, x30, [sp, #-64]!
  4039e8:	mov	x29, sp
  4039ec:	str	x0, [sp, #24]
  4039f0:	ldr	x0, [sp, #24]
  4039f4:	ldrsb	w0, [x0]
  4039f8:	cmp	w0, #0x0
  4039fc:	b.ne	403a08 <ferror@plt+0xe48>  // b.any
  403a00:	mov	w0, #0x1                   	// #1
  403a04:	b	403ccc <ferror@plt+0x110c>
  403a08:	ldr	x0, [sp, #24]
  403a0c:	ldrsb	w0, [x0]
  403a10:	cmp	w0, #0x24
  403a14:	b.ne	403bfc <ferror@plt+0x103c>  // b.any
  403a18:	ldr	x0, [sp, #24]
  403a1c:	add	x0, x0, #0x1
  403a20:	str	x0, [sp, #56]
  403a24:	b	403a34 <ferror@plt+0xe74>
  403a28:	ldr	x0, [sp, #56]
  403a2c:	add	x0, x0, #0x1
  403a30:	str	x0, [sp, #56]
  403a34:	ldr	x0, [sp, #56]
  403a38:	ldrsb	w0, [x0]
  403a3c:	cmp	w0, #0x0
  403a40:	b.eq	403a54 <ferror@plt+0xe94>  // b.none
  403a44:	ldr	x0, [sp, #56]
  403a48:	ldrsb	w0, [x0]
  403a4c:	cmp	w0, #0x24
  403a50:	b.ne	403a28 <ferror@plt+0xe68>  // b.any
  403a54:	ldr	x0, [sp, #56]
  403a58:	add	x1, x0, #0x1
  403a5c:	str	x1, [sp, #56]
  403a60:	ldrsb	w0, [x0]
  403a64:	cmp	w0, #0x24
  403a68:	b.eq	403a74 <ferror@plt+0xeb4>  // b.none
  403a6c:	mov	w0, #0x0                   	// #0
  403a70:	b	403ccc <ferror@plt+0x110c>
  403a74:	ldr	x1, [sp, #56]
  403a78:	ldr	x0, [sp, #24]
  403a7c:	sub	x0, x1, x0
  403a80:	str	x0, [sp, #48]
  403a84:	ldr	x0, [sp, #48]
  403a88:	cmp	x0, #0x4
  403a8c:	b.gt	403a9c <ferror@plt+0xedc>
  403a90:	ldr	x0, [sp, #48]
  403a94:	cmp	x0, #0x2
  403a98:	b.gt	403aa4 <ferror@plt+0xee4>
  403a9c:	mov	w0, #0x0                   	// #0
  403aa0:	b	403ccc <ferror@plt+0x110c>
  403aa4:	add	x0, sp, #0x20
  403aa8:	mov	x2, #0x5                   	// #5
  403aac:	mov	w1, #0x0                   	// #0
  403ab0:	bl	402720 <memset@plt>
  403ab4:	ldr	x1, [sp, #48]
  403ab8:	add	x0, sp, #0x20
  403abc:	mov	x2, x1
  403ac0:	ldr	x1, [sp, #24]
  403ac4:	bl	402ab0 <strncpy@plt>
  403ac8:	b	403ad8 <ferror@plt+0xf18>
  403acc:	ldr	x0, [sp, #56]
  403ad0:	add	x0, x0, #0x1
  403ad4:	str	x0, [sp, #56]
  403ad8:	ldr	x0, [sp, #56]
  403adc:	ldrsb	w0, [x0]
  403ae0:	cmp	w0, #0x0
  403ae4:	b.eq	403af8 <ferror@plt+0xf38>  // b.none
  403ae8:	ldr	x0, [sp, #56]
  403aec:	ldrsb	w0, [x0]
  403af0:	cmp	w0, #0x24
  403af4:	b.ne	403acc <ferror@plt+0xf0c>  // b.any
  403af8:	ldr	x0, [sp, #56]
  403afc:	add	x1, x0, #0x1
  403b00:	str	x1, [sp, #56]
  403b04:	ldrsb	w0, [x0]
  403b08:	cmp	w0, #0x24
  403b0c:	b.eq	403b18 <ferror@plt+0xf58>  // b.none
  403b10:	mov	w0, #0x0                   	// #0
  403b14:	b	403ccc <ferror@plt+0x110c>
  403b18:	ldr	x1, [sp, #56]
  403b1c:	ldr	x0, [sp, #24]
  403b20:	sub	x0, x1, x0
  403b24:	cmp	x0, #0x10
  403b28:	b.le	403b34 <ferror@plt+0xf74>
  403b2c:	mov	w0, #0x0                   	// #0
  403b30:	b	403ccc <ferror@plt+0x110c>
  403b34:	ldr	x0, [sp, #56]
  403b38:	bl	402490 <strlen@plt>
  403b3c:	str	x0, [sp, #40]
  403b40:	add	x2, sp, #0x20
  403b44:	adrp	x0, 40a000 <ferror@plt+0x7440>
  403b48:	add	x1, x0, #0x440
  403b4c:	mov	x0, x2
  403b50:	bl	402890 <strcmp@plt>
  403b54:	cmp	w0, #0x0
  403b58:	b.ne	403b7c <ferror@plt+0xfbc>  // b.any
  403b5c:	ldr	x0, [sp, #40]
  403b60:	cmp	x0, #0x15
  403b64:	b.ls	403b74 <ferror@plt+0xfb4>  // b.plast
  403b68:	ldr	x0, [sp, #40]
  403b6c:	cmp	x0, #0x18
  403b70:	b.ls	403b7c <ferror@plt+0xfbc>  // b.plast
  403b74:	mov	w0, #0x0                   	// #0
  403b78:	b	403ccc <ferror@plt+0x110c>
  403b7c:	add	x2, sp, #0x20
  403b80:	adrp	x0, 40a000 <ferror@plt+0x7440>
  403b84:	add	x1, x0, #0x448
  403b88:	mov	x0, x2
  403b8c:	bl	402890 <strcmp@plt>
  403b90:	cmp	w0, #0x0
  403b94:	b.ne	403bb8 <ferror@plt+0xff8>  // b.any
  403b98:	ldr	x0, [sp, #40]
  403b9c:	cmp	x0, #0x29
  403ba0:	b.ls	403bb0 <ferror@plt+0xff0>  // b.plast
  403ba4:	ldr	x0, [sp, #40]
  403ba8:	cmp	x0, #0x2c
  403bac:	b.ls	403bb8 <ferror@plt+0xff8>  // b.plast
  403bb0:	mov	w0, #0x0                   	// #0
  403bb4:	b	403ccc <ferror@plt+0x110c>
  403bb8:	add	x2, sp, #0x20
  403bbc:	adrp	x0, 40a000 <ferror@plt+0x7440>
  403bc0:	add	x1, x0, #0x450
  403bc4:	mov	x0, x2
  403bc8:	bl	402890 <strcmp@plt>
  403bcc:	cmp	w0, #0x0
  403bd0:	b.ne	403bf4 <ferror@plt+0x1034>  // b.any
  403bd4:	ldr	x0, [sp, #40]
  403bd8:	cmp	x0, #0x54
  403bdc:	b.ls	403bec <ferror@plt+0x102c>  // b.plast
  403be0:	ldr	x0, [sp, #40]
  403be4:	cmp	x0, #0x57
  403be8:	b.ls	403bf4 <ferror@plt+0x1034>  // b.plast
  403bec:	mov	w0, #0x0                   	// #0
  403bf0:	b	403ccc <ferror@plt+0x110c>
  403bf4:	mov	w0, #0x1                   	// #1
  403bf8:	b	403ccc <ferror@plt+0x110c>
  403bfc:	nop
  403c00:	ldr	x0, [sp, #24]
  403c04:	bl	402490 <strlen@plt>
  403c08:	cmp	x0, #0xd
  403c0c:	b.eq	403c18 <ferror@plt+0x1058>  // b.none
  403c10:	mov	w0, #0x0                   	// #0
  403c14:	b	403ccc <ferror@plt+0x110c>
  403c18:	ldr	x0, [sp, #24]
  403c1c:	str	x0, [sp, #56]
  403c20:	b	403cb8 <ferror@plt+0x10f8>
  403c24:	ldr	x0, [sp, #56]
  403c28:	ldrsb	w0, [x0]
  403c2c:	cmp	w0, #0x2f
  403c30:	b.le	403c44 <ferror@plt+0x1084>
  403c34:	ldr	x0, [sp, #56]
  403c38:	ldrsb	w0, [x0]
  403c3c:	cmp	w0, #0x39
  403c40:	b.le	403cac <ferror@plt+0x10ec>
  403c44:	ldr	x0, [sp, #56]
  403c48:	ldrsb	w0, [x0]
  403c4c:	cmp	w0, #0x60
  403c50:	b.le	403c64 <ferror@plt+0x10a4>
  403c54:	ldr	x0, [sp, #56]
  403c58:	ldrsb	w0, [x0]
  403c5c:	cmp	w0, #0x7a
  403c60:	b.le	403cac <ferror@plt+0x10ec>
  403c64:	ldr	x0, [sp, #56]
  403c68:	ldrsb	w0, [x0]
  403c6c:	cmp	w0, #0x40
  403c70:	b.le	403c84 <ferror@plt+0x10c4>
  403c74:	ldr	x0, [sp, #56]
  403c78:	ldrsb	w0, [x0]
  403c7c:	cmp	w0, #0x5a
  403c80:	b.le	403cac <ferror@plt+0x10ec>
  403c84:	ldr	x0, [sp, #56]
  403c88:	ldrsb	w0, [x0]
  403c8c:	cmp	w0, #0x2e
  403c90:	b.eq	403cac <ferror@plt+0x10ec>  // b.none
  403c94:	ldr	x0, [sp, #56]
  403c98:	ldrsb	w0, [x0]
  403c9c:	cmp	w0, #0x2f
  403ca0:	b.eq	403cac <ferror@plt+0x10ec>  // b.none
  403ca4:	mov	w0, #0x0                   	// #0
  403ca8:	b	403ccc <ferror@plt+0x110c>
  403cac:	ldr	x0, [sp, #56]
  403cb0:	add	x0, x0, #0x1
  403cb4:	str	x0, [sp, #56]
  403cb8:	ldr	x0, [sp, #56]
  403cbc:	ldrsb	w0, [x0]
  403cc0:	cmp	w0, #0x0
  403cc4:	b.ne	403c24 <ferror@plt+0x1064>  // b.any
  403cc8:	mov	w0, #0x1                   	// #1
  403ccc:	ldp	x29, x30, [sp], #64
  403cd0:	ret
  403cd4:	sub	sp, sp, #0x10
  403cd8:	str	x0, [sp, #8]
  403cdc:	str	x1, [sp]
  403ce0:	ldr	x0, [sp]
  403ce4:	cmp	x0, #0x0
  403ce8:	b.eq	403cf8 <ferror@plt+0x1138>  // b.none
  403cec:	ldr	x0, [sp, #8]
  403cf0:	ldr	x1, [sp]
  403cf4:	str	x1, [x0]
  403cf8:	nop
  403cfc:	add	sp, sp, #0x10
  403d00:	ret
  403d04:	stp	x29, x30, [sp, #-64]!
  403d08:	mov	x29, sp
  403d0c:	str	w0, [sp, #28]
  403d10:	adrp	x0, 40a000 <ferror@plt+0x7440>
  403d14:	add	x0, x0, #0x458
  403d18:	bl	402740 <getpwnam@plt>
  403d1c:	str	x0, [sp, #56]
  403d20:	ldr	x0, [sp, #56]
  403d24:	cmp	x0, #0x0
  403d28:	b.eq	403d78 <ferror@plt+0x11b8>  // b.none
  403d2c:	ldr	x0, [sp, #56]
  403d30:	ldr	x2, [x0, #8]
  403d34:	adrp	x0, 40a000 <ferror@plt+0x7440>
  403d38:	add	x1, x0, #0x460
  403d3c:	mov	x0, x2
  403d40:	bl	402890 <strcmp@plt>
  403d44:	cmp	w0, #0x0
  403d48:	b.ne	403d78 <ferror@plt+0x11b8>  // b.any
  403d4c:	adrp	x0, 40a000 <ferror@plt+0x7440>
  403d50:	add	x0, x0, #0x458
  403d54:	bl	402770 <getspnam@plt>
  403d58:	str	x0, [sp, #48]
  403d5c:	ldr	x0, [sp, #48]
  403d60:	cmp	x0, #0x0
  403d64:	b.eq	403d78 <ferror@plt+0x11b8>  // b.none
  403d68:	ldr	x0, [sp, #48]
  403d6c:	ldr	x1, [x0, #8]
  403d70:	ldr	x0, [sp, #56]
  403d74:	str	x1, [x0, #8]
  403d78:	ldr	x0, [sp, #56]
  403d7c:	cmp	x0, #0x0
  403d80:	b.ne	403d90 <ferror@plt+0x11d0>  // b.any
  403d84:	ldr	w0, [sp, #28]
  403d88:	cmp	w0, #0x0
  403d8c:	b.ne	403d98 <ferror@plt+0x11d8>  // b.any
  403d90:	ldr	x0, [sp, #56]
  403d94:	b	40416c <ferror@plt+0x15ac>
  403d98:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  403d9c:	add	x0, x0, #0x738
  403da0:	adrp	x1, 40a000 <ferror@plt+0x7440>
  403da4:	add	x1, x1, #0x458
  403da8:	str	x1, [x0]
  403dac:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  403db0:	add	x0, x0, #0x738
  403db4:	adrp	x1, 40a000 <ferror@plt+0x7440>
  403db8:	add	x1, x1, #0x468
  403dbc:	str	x1, [x0, #8]
  403dc0:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  403dc4:	add	x0, x0, #0x738
  403dc8:	adrp	x1, 40a000 <ferror@plt+0x7440>
  403dcc:	add	x1, x1, #0x470
  403dd0:	str	x1, [x0, #24]
  403dd4:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  403dd8:	add	x0, x0, #0x738
  403ddc:	adrp	x1, 40a000 <ferror@plt+0x7440>
  403de0:	add	x1, x1, #0x480
  403de4:	str	x1, [x0, #32]
  403de8:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  403dec:	add	x0, x0, #0x738
  403df0:	adrp	x1, 40a000 <ferror@plt+0x7440>
  403df4:	add	x1, x1, #0x468
  403df8:	str	x1, [x0, #40]
  403dfc:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  403e00:	add	x0, x0, #0x738
  403e04:	str	wzr, [x0, #16]
  403e08:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  403e0c:	add	x0, x0, #0x738
  403e10:	str	wzr, [x0, #20]
  403e14:	adrp	x0, 40a000 <ferror@plt+0x7440>
  403e18:	add	x1, x0, #0x488
  403e1c:	adrp	x0, 40a000 <ferror@plt+0x7440>
  403e20:	add	x0, x0, #0x490
  403e24:	bl	402660 <fopen@plt>
  403e28:	str	x0, [sp, #40]
  403e2c:	ldr	x0, [sp, #40]
  403e30:	cmp	x0, #0x0
  403e34:	b.ne	403f5c <ferror@plt+0x139c>  // b.any
  403e38:	adrp	x0, 40a000 <ferror@plt+0x7440>
  403e3c:	add	x0, x0, #0x4a0
  403e40:	bl	402b50 <gettext@plt>
  403e44:	mov	x2, x0
  403e48:	adrp	x0, 40a000 <ferror@plt+0x7440>
  403e4c:	add	x1, x0, #0x490
  403e50:	mov	x0, x2
  403e54:	bl	4028a0 <warn@plt>
  403e58:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  403e5c:	add	x0, x0, #0x738
  403e60:	b	40416c <ferror@plt+0x15ac>
  403e64:	mov	x2, #0x5                   	// #5
  403e68:	adrp	x0, 40a000 <ferror@plt+0x7440>
  403e6c:	add	x1, x0, #0x4b0
  403e70:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  403e74:	add	x0, x0, #0x768
  403e78:	bl	4026e0 <strncmp@plt>
  403e7c:	cmp	w0, #0x0
  403e80:	b.eq	403e88 <ferror@plt+0x12c8>  // b.none
  403e84:	b	403f5c <ferror@plt+0x139c>
  403e88:	ldr	x0, [sp, #32]
  403e8c:	add	x0, x0, #0x5
  403e90:	str	x0, [sp, #32]
  403e94:	add	x2, sp, #0x20
  403e98:	adrp	x0, 40a000 <ferror@plt+0x7440>
  403e9c:	add	x1, x0, #0x4b8
  403ea0:	mov	x0, x2
  403ea4:	bl	402870 <strsep@plt>
  403ea8:	mov	x1, x0
  403eac:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  403eb0:	add	x0, x0, #0x740
  403eb4:	bl	403cd4 <ferror@plt+0x1114>
  403eb8:	add	x2, sp, #0x20
  403ebc:	adrp	x0, 40a000 <ferror@plt+0x7440>
  403ec0:	add	x1, x0, #0x4b8
  403ec4:	mov	x0, x2
  403ec8:	bl	402870 <strsep@plt>
  403ecc:	add	x2, sp, #0x20
  403ed0:	adrp	x0, 40a000 <ferror@plt+0x7440>
  403ed4:	add	x1, x0, #0x4b8
  403ed8:	mov	x0, x2
  403edc:	bl	402870 <strsep@plt>
  403ee0:	add	x2, sp, #0x20
  403ee4:	adrp	x0, 40a000 <ferror@plt+0x7440>
  403ee8:	add	x1, x0, #0x4b8
  403eec:	mov	x0, x2
  403ef0:	bl	402870 <strsep@plt>
  403ef4:	mov	x1, x0
  403ef8:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  403efc:	add	x0, x0, #0x750
  403f00:	bl	403cd4 <ferror@plt+0x1114>
  403f04:	add	x2, sp, #0x20
  403f08:	adrp	x0, 40a000 <ferror@plt+0x7440>
  403f0c:	add	x1, x0, #0x4b8
  403f10:	mov	x0, x2
  403f14:	bl	402870 <strsep@plt>
  403f18:	mov	x1, x0
  403f1c:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  403f20:	add	x0, x0, #0x758
  403f24:	bl	403cd4 <ferror@plt+0x1114>
  403f28:	add	x2, sp, #0x20
  403f2c:	adrp	x0, 40a000 <ferror@plt+0x7440>
  403f30:	add	x1, x0, #0x4c0
  403f34:	mov	x0, x2
  403f38:	bl	402870 <strsep@plt>
  403f3c:	mov	x1, x0
  403f40:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  403f44:	add	x0, x0, #0x760
  403f48:	bl	403cd4 <ferror@plt+0x1114>
  403f4c:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  403f50:	add	x0, x0, #0x768
  403f54:	str	x0, [sp, #32]
  403f58:	b	403f80 <ferror@plt+0x13c0>
  403f5c:	ldr	x2, [sp, #40]
  403f60:	mov	w1, #0x4000                	// #16384
  403f64:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  403f68:	add	x0, x0, #0x768
  403f6c:	bl	402b70 <fgets@plt>
  403f70:	str	x0, [sp, #32]
  403f74:	ldr	x0, [sp, #32]
  403f78:	cmp	x0, #0x0
  403f7c:	b.ne	403e64 <ferror@plt+0x12a4>  // b.any
  403f80:	ldr	x0, [sp, #40]
  403f84:	bl	402640 <fclose@plt>
  403f88:	ldr	x0, [sp, #32]
  403f8c:	cmp	x0, #0x0
  403f90:	b.ne	403fc0 <ferror@plt+0x1400>  // b.any
  403f94:	adrp	x0, 40a000 <ferror@plt+0x7440>
  403f98:	add	x0, x0, #0x4c8
  403f9c:	bl	402b50 <gettext@plt>
  403fa0:	mov	x2, x0
  403fa4:	adrp	x0, 40a000 <ferror@plt+0x7440>
  403fa8:	add	x1, x0, #0x490
  403fac:	mov	x0, x2
  403fb0:	bl	402a00 <warnx@plt>
  403fb4:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  403fb8:	add	x0, x0, #0x738
  403fbc:	b	40416c <ferror@plt+0x15ac>
  403fc0:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  403fc4:	add	x0, x0, #0x738
  403fc8:	ldr	x0, [x0, #8]
  403fcc:	bl	4039e4 <ferror@plt+0xe24>
  403fd0:	cmp	w0, #0x0
  403fd4:	b.eq	403fe4 <ferror@plt+0x1424>  // b.none
  403fd8:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  403fdc:	add	x0, x0, #0x738
  403fe0:	b	40416c <ferror@plt+0x15ac>
  403fe4:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  403fe8:	add	x0, x0, #0x738
  403fec:	ldr	x0, [x0, #8]
  403ff0:	strb	wzr, [x0]
  403ff4:	adrp	x0, 40a000 <ferror@plt+0x7440>
  403ff8:	add	x1, x0, #0x488
  403ffc:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404000:	add	x0, x0, #0x4e0
  404004:	bl	402660 <fopen@plt>
  404008:	str	x0, [sp, #40]
  40400c:	ldr	x0, [sp, #40]
  404010:	cmp	x0, #0x0
  404014:	b.ne	40409c <ferror@plt+0x14dc>  // b.any
  404018:	adrp	x0, 40a000 <ferror@plt+0x7440>
  40401c:	add	x0, x0, #0x4a0
  404020:	bl	402b50 <gettext@plt>
  404024:	mov	x2, x0
  404028:	adrp	x0, 40a000 <ferror@plt+0x7440>
  40402c:	add	x1, x0, #0x490
  404030:	mov	x0, x2
  404034:	bl	4028a0 <warn@plt>
  404038:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  40403c:	add	x0, x0, #0x738
  404040:	b	40416c <ferror@plt+0x15ac>
  404044:	mov	x2, #0x5                   	// #5
  404048:	adrp	x0, 40a000 <ferror@plt+0x7440>
  40404c:	add	x1, x0, #0x4b0
  404050:	adrp	x0, 421000 <__progname@@GLIBC_2.17+0x3bf0>
  404054:	add	x0, x0, #0x768
  404058:	bl	4026e0 <strncmp@plt>
  40405c:	cmp	w0, #0x0
  404060:	b.eq	404068 <ferror@plt+0x14a8>  // b.none
  404064:	b	40409c <ferror@plt+0x14dc>
  404068:	ldr	x0, [sp, #32]
  40406c:	add	x0, x0, #0x5
  404070:	str	x0, [sp, #32]
  404074:	add	x2, sp, #0x20
  404078:	adrp	x0, 40a000 <ferror@plt+0x7440>
  40407c:	add	x1, x0, #0x4b8
  404080:	mov	x0, x2
  404084:	bl	402870 <strsep@plt>
  404088:	mov	x1, x0
  40408c:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  404090:	add	x0, x0, #0x740
  404094:	bl	403cd4 <ferror@plt+0x1114>
  404098:	b	4040c0 <ferror@plt+0x1500>
  40409c:	ldr	x2, [sp, #40]
  4040a0:	mov	w1, #0x4000                	// #16384
  4040a4:	adrp	x0, 421000 <__progname@@GLIBC_2.17+0x3bf0>
  4040a8:	add	x0, x0, #0x768
  4040ac:	bl	402b70 <fgets@plt>
  4040b0:	str	x0, [sp, #32]
  4040b4:	ldr	x0, [sp, #32]
  4040b8:	cmp	x0, #0x0
  4040bc:	b.ne	404044 <ferror@plt+0x1484>  // b.any
  4040c0:	ldr	x0, [sp, #40]
  4040c4:	bl	402640 <fclose@plt>
  4040c8:	ldr	x0, [sp, #32]
  4040cc:	cmp	x0, #0x0
  4040d0:	b.ne	404104 <ferror@plt+0x1544>  // b.any
  4040d4:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4040d8:	add	x0, x0, #0x4f0
  4040dc:	bl	402b50 <gettext@plt>
  4040e0:	mov	x2, x0
  4040e4:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4040e8:	add	x1, x0, #0x4e0
  4040ec:	mov	x0, x2
  4040f0:	bl	402a00 <warnx@plt>
  4040f4:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  4040f8:	add	x0, x0, #0x738
  4040fc:	ldr	x0, [x0, #8]
  404100:	strb	wzr, [x0]
  404104:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  404108:	add	x0, x0, #0x738
  40410c:	ldr	x0, [x0, #8]
  404110:	bl	40328c <ferror@plt+0x6cc>
  404114:	cmp	w0, #0x0
  404118:	b.ne	404164 <ferror@plt+0x15a4>  // b.any
  40411c:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  404120:	add	x0, x0, #0x738
  404124:	ldr	x0, [x0, #8]
  404128:	bl	4039e4 <ferror@plt+0xe24>
  40412c:	cmp	w0, #0x0
  404130:	b.ne	404164 <ferror@plt+0x15a4>  // b.any
  404134:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404138:	add	x0, x0, #0x508
  40413c:	bl	402b50 <gettext@plt>
  404140:	mov	x2, x0
  404144:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404148:	add	x1, x0, #0x4e0
  40414c:	mov	x0, x2
  404150:	bl	402a00 <warnx@plt>
  404154:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  404158:	add	x0, x0, #0x738
  40415c:	ldr	x0, [x0, #8]
  404160:	strb	wzr, [x0]
  404164:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  404168:	add	x0, x0, #0x738
  40416c:	ldp	x29, x30, [sp], #64
  404170:	ret
  404174:	stp	x29, x30, [sp, #-128]!
  404178:	mov	x29, sp
  40417c:	str	x19, [sp, #16]
  404180:	str	x0, [sp, #56]
  404184:	str	x1, [sp, #48]
  404188:	str	w2, [sp, #44]
  40418c:	ldr	x0, [sp, #48]
  404190:	ldr	w0, [x0, #32]
  404194:	and	w0, w0, #0x1
  404198:	cmp	w0, #0x0
  40419c:	b.eq	4041fc <ferror@plt+0x163c>  // b.none
  4041a0:	ldr	x0, [sp, #48]
  4041a4:	add	x1, x0, #0x44
  4041a8:	add	x0, sp, #0x40
  4041ac:	ldp	x2, x3, [x1]
  4041b0:	stp	x2, x3, [x0]
  4041b4:	ldp	x2, x3, [x1, #16]
  4041b8:	stp	x2, x3, [x0, #16]
  4041bc:	ldp	x2, x3, [x1, #32]
  4041c0:	stp	x2, x3, [x0, #32]
  4041c4:	ldr	x2, [x1, #48]
  4041c8:	str	x2, [x0, #48]
  4041cc:	ldr	w1, [x1, #56]
  4041d0:	str	w1, [x0, #56]
  4041d4:	ldr	w1, [sp, #68]
  4041d8:	mov	w0, #0x5                   	// #5
  4041dc:	orr	w0, w1, w0
  4041e0:	str	w0, [sp, #68]
  4041e4:	ldr	x0, [sp, #48]
  4041e8:	ldr	w0, [x0, #36]
  4041ec:	add	x1, sp, #0x40
  4041f0:	mov	x2, x1
  4041f4:	mov	w1, #0x1                   	// #1
  4041f8:	bl	402a20 <tcsetattr@plt>
  4041fc:	ldr	x0, [sp, #48]
  404200:	ldr	x0, [x0, #24]
  404204:	cmp	x0, #0x0
  404208:	b.ne	404240 <ferror@plt+0x1680>  // b.any
  40420c:	ldr	x0, [sp, #48]
  404210:	ldr	w2, [x0, #36]
  404214:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404218:	add	x1, x0, #0x528
  40421c:	mov	w0, w2
  404220:	bl	402730 <fdopen@plt>
  404224:	mov	x1, x0
  404228:	ldr	x0, [sp, #48]
  40422c:	str	x1, [x0, #24]
  404230:	ldr	x0, [sp, #48]
  404234:	ldr	x0, [x0, #24]
  404238:	cmp	x0, #0x0
  40423c:	b.eq	404304 <ferror@plt+0x1744>  // b.none
  404240:	ldr	w0, [sp, #44]
  404244:	cmp	w0, #0x0
  404248:	b.eq	404270 <ferror@plt+0x16b0>  // b.none
  40424c:	ldr	x0, [sp, #48]
  404250:	ldr	x19, [x0, #24]
  404254:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404258:	add	x0, x0, #0x530
  40425c:	bl	402b50 <gettext@plt>
  404260:	mov	x1, x0
  404264:	mov	x0, x19
  404268:	bl	402b60 <fprintf@plt>
  40426c:	b	4042f4 <ferror@plt+0x1734>
  404270:	ldr	x0, [sp, #56]
  404274:	ldrsb	w0, [x0]
  404278:	cmp	w0, #0x0
  40427c:	b.eq	4042b4 <ferror@plt+0x16f4>  // b.none
  404280:	ldr	x0, [sp, #56]
  404284:	bl	40328c <ferror@plt+0x6cc>
  404288:	cmp	w0, #0x0
  40428c:	b.ne	4042b4 <ferror@plt+0x16f4>  // b.any
  404290:	ldr	x0, [sp, #48]
  404294:	ldr	x19, [x0, #24]
  404298:	adrp	x0, 40a000 <ferror@plt+0x7440>
  40429c:	add	x0, x0, #0x5b8
  4042a0:	bl	402b50 <gettext@plt>
  4042a4:	mov	x1, x0
  4042a8:	mov	x0, x19
  4042ac:	bl	402b60 <fprintf@plt>
  4042b0:	b	4042d4 <ferror@plt+0x1714>
  4042b4:	ldr	x0, [sp, #48]
  4042b8:	ldr	x19, [x0, #24]
  4042bc:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4042c0:	add	x0, x0, #0x5e0
  4042c4:	bl	402b50 <gettext@plt>
  4042c8:	mov	x1, x0
  4042cc:	mov	x0, x19
  4042d0:	bl	402b60 <fprintf@plt>
  4042d4:	ldr	x0, [sp, #48]
  4042d8:	ldr	x19, [x0, #24]
  4042dc:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4042e0:	add	x0, x0, #0x600
  4042e4:	bl	402b50 <gettext@plt>
  4042e8:	mov	x1, x0
  4042ec:	mov	x0, x19
  4042f0:	bl	402b60 <fprintf@plt>
  4042f4:	ldr	x0, [sp, #48]
  4042f8:	ldr	x0, [x0, #24]
  4042fc:	bl	4029b0 <fflush@plt>
  404300:	b	404308 <ferror@plt+0x1748>
  404304:	nop
  404308:	ldr	x0, [sp, #48]
  40430c:	ldr	w0, [x0, #32]
  404310:	and	w0, w0, #0x1
  404314:	cmp	w0, #0x0
  404318:	b.eq	40433c <ferror@plt+0x177c>  // b.none
  40431c:	ldr	x0, [sp, #48]
  404320:	ldr	w3, [x0, #36]
  404324:	ldr	x0, [sp, #48]
  404328:	add	x0, x0, #0x44
  40432c:	mov	x2, x0
  404330:	mov	w1, #0x1                   	// #1
  404334:	mov	w0, w3
  404338:	bl	402a20 <tcsetattr@plt>
  40433c:	nop
  404340:	ldr	x19, [sp, #16]
  404344:	ldp	x29, x30, [sp], #128
  404348:	ret
  40434c:	stp	x29, x30, [sp, #-64]!
  404350:	mov	x29, sp
  404354:	str	x0, [sp, #24]
  404358:	ldr	x0, [sp, #24]
  40435c:	ldr	w0, [x0, #36]
  404360:	str	w0, [sp, #60]
  404364:	bl	402650 <getpid@plt>
  404368:	str	w0, [sp, #56]
  40436c:	mov	w0, #0x0                   	// #0
  404370:	bl	402510 <getpgid@plt>
  404374:	str	w0, [sp, #52]
  404378:	bl	4026c0 <getppid@plt>
  40437c:	bl	402510 <getpgid@plt>
  404380:	str	w0, [sp, #48]
  404384:	ldr	w0, [sp, #60]
  404388:	bl	4027f0 <tcgetpgrp@plt>
  40438c:	str	w0, [sp, #44]
  404390:	ldr	x0, [sp, #24]
  404394:	ldr	w0, [x0, #32]
  404398:	and	w0, w0, #0x2
  40439c:	cmp	w0, #0x0
  4043a0:	b.ne	404558 <ferror@plt+0x1998>  // b.any
  4043a4:	ldr	w1, [sp, #52]
  4043a8:	ldr	w0, [sp, #44]
  4043ac:	cmp	w1, w0
  4043b0:	b.eq	4044a4 <ferror@plt+0x18e4>  // b.none
  4043b4:	ldr	w1, [sp, #48]
  4043b8:	ldr	w0, [sp, #44]
  4043bc:	cmp	w1, w0
  4043c0:	b.eq	4044a4 <ferror@plt+0x18e4>  // b.none
  4043c4:	mov	w0, #0x0                   	// #0
  4043c8:	bl	4024a0 <getsid@plt>
  4043cc:	mov	w1, w0
  4043d0:	ldr	w0, [sp, #56]
  4043d4:	cmp	w0, w1
  4043d8:	b.eq	40440c <ferror@plt+0x184c>  // b.none
  4043dc:	mov	w0, #0x0                   	// #0
  4043e0:	bl	402510 <getpgid@plt>
  4043e4:	mov	w1, w0
  4043e8:	ldr	w0, [sp, #56]
  4043ec:	cmp	w0, w1
  4043f0:	b.ne	404408 <ferror@plt+0x1848>  // b.any
  4043f4:	bl	4026c0 <getppid@plt>
  4043f8:	bl	402510 <getpgid@plt>
  4043fc:	mov	w1, w0
  404400:	mov	w0, #0x0                   	// #0
  404404:	bl	4028e0 <setpgid@plt>
  404408:	bl	402a60 <setsid@plt>
  40440c:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  404410:	add	x2, x0, #0x5f8
  404414:	mov	x1, #0x1                   	// #1
  404418:	mov	w0, #0x1                   	// #1
  40441c:	bl	40396c <ferror@plt+0xdac>
  404420:	ldr	w0, [sp, #44]
  404424:	cmp	w0, #0x0
  404428:	b.le	40443c <ferror@plt+0x187c>
  40442c:	mov	x2, #0x1                   	// #1
  404430:	mov	x1, #0x5422                	// #21538
  404434:	mov	w0, #0x0                   	// #0
  404438:	bl	402b90 <ioctl@plt>
  40443c:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  404440:	add	x1, x0, #0x5f8
  404444:	mov	w0, #0x1                   	// #1
  404448:	bl	4039b8 <ferror@plt+0xdf8>
  40444c:	ldr	w0, [sp, #60]
  404450:	cmp	w0, #0x0
  404454:	b.le	404460 <ferror@plt+0x18a0>
  404458:	mov	w0, #0x0                   	// #0
  40445c:	bl	4027c0 <close@plt>
  404460:	ldr	w0, [sp, #60]
  404464:	cmp	w0, #0x1
  404468:	b.le	404474 <ferror@plt+0x18b4>
  40446c:	mov	w0, #0x1                   	// #1
  404470:	bl	4027c0 <close@plt>
  404474:	ldr	w0, [sp, #60]
  404478:	cmp	w0, #0x2
  40447c:	b.le	404488 <ferror@plt+0x18c8>
  404480:	mov	w0, #0x2                   	// #2
  404484:	bl	4027c0 <close@plt>
  404488:	mov	x2, #0x1                   	// #1
  40448c:	mov	x1, #0x540e                	// #21518
  404490:	ldr	w0, [sp, #60]
  404494:	bl	402b90 <ioctl@plt>
  404498:	ldr	w1, [sp, #48]
  40449c:	ldr	w0, [sp, #60]
  4044a0:	bl	4024e0 <tcsetpgrp@plt>
  4044a4:	mov	w1, #0x0                   	// #0
  4044a8:	ldr	w0, [sp, #60]
  4044ac:	bl	402aa0 <dup2@plt>
  4044b0:	mov	w1, #0x1                   	// #1
  4044b4:	ldr	w0, [sp, #60]
  4044b8:	bl	402aa0 <dup2@plt>
  4044bc:	mov	w1, #0x2                   	// #2
  4044c0:	ldr	w0, [sp, #60]
  4044c4:	bl	402aa0 <dup2@plt>
  4044c8:	ldr	x0, [sp, #24]
  4044cc:	str	wzr, [x0, #36]
  4044d0:	mov	w0, #0x3                   	// #3
  4044d4:	str	w0, [sp, #60]
  4044d8:	b	404548 <ferror@plt+0x1988>
  4044dc:	ldr	w0, [sp, #60]
  4044e0:	mov	w1, #0x1                   	// #1
  4044e4:	lsl	w0, w1, w0
  4044e8:	mov	w1, w0
  4044ec:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  4044f0:	add	x0, x0, #0x428
  4044f4:	ldr	w0, [x0]
  4044f8:	and	w0, w1, w0
  4044fc:	cmp	w0, #0x0
  404500:	b.eq	40453c <ferror@plt+0x197c>  // b.none
  404504:	ldr	w0, [sp, #60]
  404508:	bl	4027c0 <close@plt>
  40450c:	ldr	w0, [sp, #60]
  404510:	mov	w1, #0x1                   	// #1
  404514:	lsl	w0, w1, w0
  404518:	mvn	w0, w0
  40451c:	mov	w1, w0
  404520:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  404524:	add	x0, x0, #0x428
  404528:	ldr	w0, [x0]
  40452c:	and	w1, w1, w0
  404530:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  404534:	add	x0, x0, #0x428
  404538:	str	w1, [x0]
  40453c:	ldr	w0, [sp, #60]
  404540:	add	w0, w0, #0x1
  404544:	str	w0, [sp, #60]
  404548:	ldr	w0, [sp, #60]
  40454c:	cmp	w0, #0x1f
  404550:	b.le	4044dc <ferror@plt+0x191c>
  404554:	b	40455c <ferror@plt+0x199c>
  404558:	nop
  40455c:	ldp	x29, x30, [sp], #64
  404560:	ret
  404564:	stp	x29, x30, [sp, #-304]!
  404568:	mov	x29, sp
  40456c:	str	x0, [sp, #24]
  404570:	adrp	x0, 425000 <__progname@@GLIBC_2.17+0x7bf0>
  404574:	add	x0, x0, #0x768
  404578:	str	x0, [sp, #296]
  40457c:	ldr	x0, [sp, #24]
  404580:	ldr	w0, [x0, #36]
  404584:	str	w0, [sp, #280]
  404588:	ldr	x0, [sp, #24]
  40458c:	ldr	w0, [x0, #32]
  404590:	and	w0, w0, #0x2
  404594:	cmp	w0, #0x0
  404598:	b.ne	404a70 <ferror@plt+0x1eb0>  // b.any
  40459c:	ldr	x0, [sp, #24]
  4045a0:	add	x0, x0, #0x30
  4045a4:	str	x0, [sp, #272]
  4045a8:	ldr	x0, [sp, #24]
  4045ac:	add	x1, x0, #0x44
  4045b0:	add	x0, sp, #0x30
  4045b4:	ldp	x2, x3, [x1]
  4045b8:	stp	x2, x3, [x0]
  4045bc:	ldp	x2, x3, [x1, #16]
  4045c0:	stp	x2, x3, [x0, #16]
  4045c4:	ldp	x2, x3, [x1, #32]
  4045c8:	stp	x2, x3, [x0, #32]
  4045cc:	ldr	x2, [x1, #48]
  4045d0:	str	x2, [x0, #48]
  4045d4:	ldr	w1, [x1, #56]
  4045d8:	str	w1, [x0, #56]
  4045dc:	ldr	w0, [sp, #48]
  4045e0:	and	w0, w0, #0xffffe1ff
  4045e4:	str	w0, [sp, #48]
  4045e8:	ldr	w1, [sp, #60]
  4045ec:	mov	w0, #0xfffffe86            	// #-378
  4045f0:	and	w0, w1, w0
  4045f4:	str	w0, [sp, #60]
  4045f8:	add	x0, sp, #0x30
  4045fc:	mov	x2, x0
  404600:	mov	w1, #0x2                   	// #2
  404604:	ldr	w0, [sp, #280]
  404608:	bl	402a20 <tcsetattr@plt>
  40460c:	cmp	w0, #0x0
  404610:	cset	w0, eq  // eq = none
  404614:	and	w0, w0, #0xff
  404618:	strb	w0, [sp, #271]
  40461c:	add	x0, sp, #0x70
  404620:	add	x0, x0, #0x8
  404624:	bl	4026d0 <sigemptyset@plt>
  404628:	adrp	x0, 403000 <ferror@plt+0x440>
  40462c:	add	x0, x0, #0x90c
  404630:	str	x0, [sp, #112]
  404634:	str	wzr, [sp, #248]
  404638:	add	x0, sp, #0x70
  40463c:	mov	x2, #0x0                   	// #0
  404640:	mov	x1, x0
  404644:	mov	w0, #0xe                   	// #14
  404648:	bl	4027d0 <sigaction@plt>
  40464c:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  404650:	add	x0, x0, #0x420
  404654:	ldr	w0, [x0]
  404658:	cmp	w0, #0x0
  40465c:	b.eq	404670 <ferror@plt+0x1ab0>  // b.none
  404660:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  404664:	add	x0, x0, #0x420
  404668:	ldr	w0, [x0]
  40466c:	bl	402b40 <alarm@plt>
  404670:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  404674:	add	x0, x0, #0x730
  404678:	adrp	x1, 425000 <__progname@@GLIBC_2.17+0x7bf0>
  40467c:	add	x1, x1, #0x768
  404680:	str	x1, [x0]
  404684:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  404688:	add	x0, x0, #0x730
  40468c:	ldr	x0, [x0]
  404690:	strb	wzr, [x0]
  404694:	ldr	x0, [sp, #272]
  404698:	str	wzr, [x0, #8]
  40469c:	ldr	x0, [sp, #24]
  4046a0:	ldr	w0, [x0, #32]
  4046a4:	and	w0, w0, #0x1
  4046a8:	cmp	w0, #0x0
  4046ac:	b.eq	4046c0 <ferror@plt+0x1b00>  // b.none
  4046b0:	ldr	w0, [sp, #56]
  4046b4:	and	w0, w0, #0x300
  4046b8:	cmp	w0, #0x0
  4046bc:	b.ne	4046c8 <ferror@plt+0x1b08>  // b.any
  4046c0:	mov	w0, #0x1                   	// #1
  4046c4:	b	4046cc <ferror@plt+0x1b0c>
  4046c8:	mov	w0, #0x0                   	// #0
  4046cc:	str	w0, [sp, #264]
  4046d0:	b	404a18 <ferror@plt+0x1e58>
  4046d4:	add	x0, sp, #0x2f
  4046d8:	mov	x2, #0x1                   	// #1
  4046dc:	mov	x1, x0
  4046e0:	ldr	w0, [sp, #280]
  4046e4:	bl	402a10 <read@plt>
  4046e8:	cmp	x0, #0x0
  4046ec:	b.gt	4047b4 <ferror@plt+0x1bf4>
  4046f0:	bl	402b20 <__errno_location@plt>
  4046f4:	ldr	w0, [x0]
  4046f8:	cmp	w0, #0x4
  4046fc:	b.eq	404710 <ferror@plt+0x1b50>  // b.none
  404700:	bl	402b20 <__errno_location@plt>
  404704:	ldr	w0, [x0]
  404708:	cmp	w0, #0xb
  40470c:	b.ne	40473c <ferror@plt+0x1b7c>  // b.any
  404710:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  404714:	add	x0, x0, #0x728
  404718:	ldr	w0, [x0]
  40471c:	cmp	w0, #0x0
  404720:	b.eq	40472c <ferror@plt+0x1b6c>  // b.none
  404724:	str	xzr, [sp, #296]
  404728:	b	404a2c <ferror@plt+0x1e6c>
  40472c:	mov	w0, #0xd090                	// #53392
  404730:	movk	w0, #0x3, lsl #16
  404734:	bl	402d98 <ferror@plt+0x1d8>
  404738:	b	404a18 <ferror@plt+0x1e58>
  40473c:	str	xzr, [sp, #296]
  404740:	bl	402b20 <__errno_location@plt>
  404744:	ldr	w0, [x0]
  404748:	cmp	w0, #0x16
  40474c:	cset	w1, hi  // hi = pmore
  404750:	and	w1, w1, #0xff
  404754:	cmp	w1, #0x0
  404758:	b.ne	404784 <ferror@plt+0x1bc4>  // b.any
  40475c:	mov	x1, #0x1                   	// #1
  404760:	lsl	x1, x1, x0
  404764:	mov	x0, #0x2d                  	// #45
  404768:	movk	x0, #0x40, lsl #16
  40476c:	and	x0, x1, x0
  404770:	cmp	x0, #0x0
  404774:	cset	w0, ne  // ne = any
  404778:	and	w0, w0, #0xff
  40477c:	cmp	w0, #0x0
  404780:	b.ne	4047ac <ferror@plt+0x1bec>  // b.any
  404784:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404788:	add	x0, x0, #0x628
  40478c:	bl	402b50 <gettext@plt>
  404790:	mov	x2, x0
  404794:	ldr	x0, [sp, #24]
  404798:	ldr	x0, [x0, #16]
  40479c:	mov	x1, x0
  4047a0:	mov	x0, x2
  4047a4:	bl	4028a0 <warn@plt>
  4047a8:	b	4047b0 <ferror@plt+0x1bf0>
  4047ac:	nop
  4047b0:	b	404a2c <ferror@plt+0x1e6c>
  4047b4:	ldr	w0, [sp, #264]
  4047b8:	cmp	w0, #0x0
  4047bc:	b.eq	4047cc <ferror@plt+0x1c0c>  // b.none
  4047c0:	ldrb	w0, [sp, #47]
  4047c4:	strb	w0, [sp, #295]
  4047c8:	b	404868 <ferror@plt+0x1ca8>
  4047cc:	ldrsb	w0, [sp, #47]
  4047d0:	and	w0, w0, #0x7f
  4047d4:	strb	w0, [sp, #295]
  4047d8:	ldrsb	w0, [sp, #47]
  4047dc:	ldrsb	w1, [sp, #295]
  4047e0:	cmp	w1, w0
  4047e4:	b.eq	404868 <ferror@plt+0x1ca8>  // b.none
  4047e8:	mov	w0, #0x1                   	// #1
  4047ec:	str	w0, [sp, #288]
  4047f0:	mov	w0, #0x1                   	// #1
  4047f4:	str	w0, [sp, #284]
  4047f8:	b	404828 <ferror@plt+0x1c68>
  4047fc:	ldrsb	w1, [sp, #295]
  404800:	ldr	w0, [sp, #284]
  404804:	and	w0, w1, w0
  404808:	cmp	w0, #0x0
  40480c:	b.eq	40481c <ferror@plt+0x1c5c>  // b.none
  404810:	ldr	w0, [sp, #288]
  404814:	add	w0, w0, #0x1
  404818:	str	w0, [sp, #288]
  40481c:	ldr	w0, [sp, #284]
  404820:	lsl	w0, w0, #1
  404824:	str	w0, [sp, #284]
  404828:	ldr	w0, [sp, #284]
  40482c:	and	w0, w0, #0x7f
  404830:	cmp	w0, #0x0
  404834:	b.ne	4047fc <ferror@plt+0x1c3c>  // b.any
  404838:	ldr	x0, [sp, #272]
  40483c:	ldr	w1, [x0, #12]
  404840:	ldr	w0, [sp, #288]
  404844:	and	w0, w0, #0x1
  404848:	cmp	w0, #0x0
  40484c:	b.eq	404858 <ferror@plt+0x1c98>  // b.none
  404850:	mov	w0, #0x1                   	// #1
  404854:	b	40485c <ferror@plt+0x1c9c>
  404858:	mov	w0, #0x2                   	// #2
  40485c:	orr	w1, w0, w1
  404860:	ldr	x0, [sp, #272]
  404864:	str	w1, [x0, #12]
  404868:	ldrsb	w0, [sp, #295]
  40486c:	cmp	w0, #0x7f
  404870:	b.eq	404904 <ferror@plt+0x1d44>  // b.none
  404874:	cmp	w0, #0x7f
  404878:	b.gt	4049a0 <ferror@plt+0x1de0>
  40487c:	cmp	w0, #0x15
  404880:	b.eq	40494c <ferror@plt+0x1d8c>  // b.none
  404884:	cmp	w0, #0x15
  404888:	b.gt	4049a0 <ferror@plt+0x1de0>
  40488c:	cmp	w0, #0xd
  404890:	b.eq	4048e4 <ferror@plt+0x1d24>  // b.none
  404894:	cmp	w0, #0xd
  404898:	b.gt	4049a0 <ferror@plt+0x1de0>
  40489c:	cmp	w0, #0xa
  4048a0:	b.eq	4048e4 <ferror@plt+0x1d24>  // b.none
  4048a4:	cmp	w0, #0xa
  4048a8:	b.gt	4049a0 <ferror@plt+0x1de0>
  4048ac:	cmp	w0, #0x8
  4048b0:	b.eq	404904 <ferror@plt+0x1d44>  // b.none
  4048b4:	cmp	w0, #0x8
  4048b8:	b.gt	4049a0 <ferror@plt+0x1de0>
  4048bc:	cmp	w0, #0x0
  4048c0:	b.eq	4048d0 <ferror@plt+0x1d10>  // b.none
  4048c4:	cmp	w0, #0x4
  4048c8:	b.eq	404998 <ferror@plt+0x1dd8>  // b.none
  4048cc:	b	4049a0 <ferror@plt+0x1de0>
  4048d0:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  4048d4:	add	x0, x0, #0x730
  4048d8:	ldr	x0, [x0]
  4048dc:	strb	wzr, [x0]
  4048e0:	b	404a2c <ferror@plt+0x1e6c>
  4048e4:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  4048e8:	add	x0, x0, #0x730
  4048ec:	ldr	x0, [x0]
  4048f0:	strb	wzr, [x0]
  4048f4:	ldrsb	w1, [sp, #295]
  4048f8:	ldr	x0, [sp, #272]
  4048fc:	str	w1, [x0, #8]
  404900:	b	404a18 <ferror@plt+0x1e58>
  404904:	ldrsb	w1, [sp, #295]
  404908:	ldr	x0, [sp, #272]
  40490c:	str	w1, [x0]
  404910:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  404914:	add	x0, x0, #0x730
  404918:	ldr	x1, [x0]
  40491c:	adrp	x0, 425000 <__progname@@GLIBC_2.17+0x7bf0>
  404920:	add	x0, x0, #0x768
  404924:	cmp	x1, x0
  404928:	b.ls	404a18 <ferror@plt+0x1e58>  // b.plast
  40492c:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  404930:	add	x0, x0, #0x730
  404934:	ldr	x0, [x0]
  404938:	sub	x1, x0, #0x1
  40493c:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  404940:	add	x0, x0, #0x730
  404944:	str	x1, [x0]
  404948:	b	404a18 <ferror@plt+0x1e58>
  40494c:	ldrsb	w1, [sp, #295]
  404950:	ldr	x0, [sp, #272]
  404954:	str	w1, [x0, #4]
  404958:	b	404978 <ferror@plt+0x1db8>
  40495c:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  404960:	add	x0, x0, #0x730
  404964:	ldr	x0, [x0]
  404968:	sub	x1, x0, #0x1
  40496c:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  404970:	add	x0, x0, #0x730
  404974:	str	x1, [x0]
  404978:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  40497c:	add	x0, x0, #0x730
  404980:	ldr	x1, [x0]
  404984:	adrp	x0, 425000 <__progname@@GLIBC_2.17+0x7bf0>
  404988:	add	x0, x0, #0x768
  40498c:	cmp	x1, x0
  404990:	b.hi	40495c <ferror@plt+0x1d9c>  // b.pmore
  404994:	b	404a18 <ferror@plt+0x1e58>
  404998:	str	xzr, [sp, #296]
  40499c:	b	404a2c <ferror@plt+0x1e6c>
  4049a0:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  4049a4:	add	x0, x0, #0x730
  4049a8:	ldr	x1, [x0]
  4049ac:	adrp	x0, 425000 <__progname@@GLIBC_2.17+0x7bf0>
  4049b0:	add	x0, x0, #0x768
  4049b4:	sub	x0, x1, x0
  4049b8:	cmp	x0, #0x7e
  4049bc:	b.ls	4049f0 <ferror@plt+0x1e30>  // b.plast
  4049c0:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  4049c4:	add	x0, x0, #0x3f0
  4049c8:	ldr	x3, [x0]
  4049cc:	ldr	x0, [sp, #24]
  4049d0:	ldr	x0, [x0, #16]
  4049d4:	mov	x2, x0
  4049d8:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4049dc:	add	x1, x0, #0x638
  4049e0:	mov	x0, x3
  4049e4:	bl	402b60 <fprintf@plt>
  4049e8:	str	xzr, [sp, #296]
  4049ec:	b	404a2c <ferror@plt+0x1e6c>
  4049f0:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  4049f4:	add	x0, x0, #0x730
  4049f8:	ldr	x0, [x0]
  4049fc:	add	x2, x0, #0x1
  404a00:	adrp	x1, 41d000 <ferror@plt+0x1a440>
  404a04:	add	x1, x1, #0x730
  404a08:	str	x2, [x1]
  404a0c:	ldrb	w1, [sp, #295]
  404a10:	strb	w1, [x0]
  404a14:	nop
  404a18:	ldr	x0, [sp, #272]
  404a1c:	ldr	w0, [x0, #8]
  404a20:	cmp	w0, #0x0
  404a24:	b.eq	4046d4 <ferror@plt+0x1b14>  // b.none
  404a28:	nop
  404a2c:	mov	w0, #0x0                   	// #0
  404a30:	bl	402b40 <alarm@plt>
  404a34:	ldrb	w0, [sp, #271]
  404a38:	cmp	w0, #0x0
  404a3c:	b.eq	404a58 <ferror@plt+0x1e98>  // b.none
  404a40:	ldr	x0, [sp, #24]
  404a44:	add	x0, x0, #0x44
  404a48:	mov	x2, x0
  404a4c:	mov	w1, #0x2                   	// #2
  404a50:	ldr	w0, [sp, #280]
  404a54:	bl	402a20 <tcsetattr@plt>
  404a58:	ldr	x0, [sp, #24]
  404a5c:	bl	403674 <ferror@plt+0xab4>
  404a60:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404a64:	add	x0, x0, #0x658
  404a68:	bl	402850 <puts@plt>
  404a6c:	b	404a74 <ferror@plt+0x1eb4>
  404a70:	nop
  404a74:	ldr	x0, [sp, #296]
  404a78:	ldp	x29, x30, [sp], #304
  404a7c:	ret
  404a80:	mov	x12, #0x2030                	// #8240
  404a84:	sub	sp, sp, x12
  404a88:	stp	x29, x30, [sp]
  404a8c:	mov	x29, sp
  404a90:	str	x0, [sp, #24]
  404a94:	ldr	x0, [sp, #24]
  404a98:	ldr	x0, [x0, #32]
  404a9c:	bl	402900 <chdir@plt>
  404aa0:	cmp	w0, #0x0
  404aa4:	b.eq	404b00 <ferror@plt+0x1f40>  // b.none
  404aa8:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404aac:	add	x0, x0, #0x660
  404ab0:	bl	402b50 <gettext@plt>
  404ab4:	mov	x2, x0
  404ab8:	ldr	x0, [sp, #24]
  404abc:	ldr	x0, [x0, #32]
  404ac0:	mov	x1, x0
  404ac4:	mov	x0, x2
  404ac8:	bl	4028a0 <warn@plt>
  404acc:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404ad0:	add	x0, x0, #0x680
  404ad4:	bl	402b50 <gettext@plt>
  404ad8:	bl	402b00 <printf@plt>
  404adc:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404ae0:	add	x0, x0, #0x480
  404ae4:	bl	402900 <chdir@plt>
  404ae8:	cmp	w0, #0x0
  404aec:	b.eq	404b00 <ferror@plt+0x1f40>  // b.none
  404af0:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404af4:	add	x0, x0, #0x6a0
  404af8:	bl	402b50 <gettext@plt>
  404afc:	bl	4028a0 <warn@plt>
  404b00:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404b04:	add	x0, x0, #0x6c8
  404b08:	bl	402b30 <getenv@plt>
  404b0c:	str	x0, [sp, #8232]
  404b10:	ldr	x0, [sp, #8232]
  404b14:	cmp	x0, #0x0
  404b18:	b.eq	404b28 <ferror@plt+0x1f68>  // b.none
  404b1c:	ldr	x0, [sp, #8232]
  404b20:	str	x0, [sp, #8224]
  404b24:	b	404b80 <ferror@plt+0x1fc0>
  404b28:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404b2c:	add	x0, x0, #0x6d0
  404b30:	bl	402b30 <getenv@plt>
  404b34:	str	x0, [sp, #8232]
  404b38:	ldr	x0, [sp, #8232]
  404b3c:	cmp	x0, #0x0
  404b40:	b.eq	404b50 <ferror@plt+0x1f90>  // b.none
  404b44:	ldr	x0, [sp, #8232]
  404b48:	str	x0, [sp, #8224]
  404b4c:	b	404b80 <ferror@plt+0x1fc0>
  404b50:	ldr	x0, [sp, #24]
  404b54:	ldr	x0, [x0, #40]
  404b58:	ldrsb	w0, [x0]
  404b5c:	cmp	w0, #0x0
  404b60:	b.eq	404b74 <ferror@plt+0x1fb4>  // b.none
  404b64:	ldr	x0, [sp, #24]
  404b68:	ldr	x0, [x0, #40]
  404b6c:	str	x0, [sp, #8224]
  404b70:	b	404b80 <ferror@plt+0x1fc0>
  404b74:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404b78:	add	x0, x0, #0x6d8
  404b7c:	str	x0, [sp, #8224]
  404b80:	mov	w1, #0x2f                  	// #47
  404b84:	ldr	x0, [sp, #8224]
  404b88:	bl	4027e0 <strrchr@plt>
  404b8c:	str	x0, [sp, #8232]
  404b90:	ldr	x0, [sp, #8232]
  404b94:	cmp	x0, #0x0
  404b98:	b.ne	404ba8 <ferror@plt+0x1fe8>  // b.any
  404b9c:	ldr	x0, [sp, #8224]
  404ba0:	str	x0, [sp, #8232]
  404ba4:	b	404bb4 <ferror@plt+0x1ff4>
  404ba8:	ldr	x0, [sp, #8232]
  404bac:	add	x0, x0, #0x1
  404bb0:	str	x0, [sp, #8232]
  404bb4:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  404bb8:	add	x0, x0, #0x424
  404bbc:	ldr	w0, [x0]
  404bc0:	cmp	w0, #0x0
  404bc4:	b.eq	404bd4 <ferror@plt+0x2014>  // b.none
  404bc8:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404bcc:	add	x0, x0, #0x6e0
  404bd0:	b	404bdc <ferror@plt+0x201c>
  404bd4:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404bd8:	add	x0, x0, #0x6e8
  404bdc:	add	x4, sp, #0x1, lsl #12
  404be0:	add	x4, x4, #0x20
  404be4:	ldr	x3, [sp, #8232]
  404be8:	mov	x2, x0
  404bec:	mov	x1, #0x1000                	// #4096
  404bf0:	mov	x0, x4
  404bf4:	bl	4025e0 <snprintf@plt>
  404bf8:	add	x0, sp, #0x20
  404bfc:	mov	x1, #0x1000                	// #4096
  404c00:	bl	402470 <getcwd@plt>
  404c04:	cmp	x0, #0x0
  404c08:	b.ne	404c18 <ferror@plt+0x2058>  // b.any
  404c0c:	add	x0, sp, #0x20
  404c10:	mov	w1, #0x2f                  	// #47
  404c14:	strh	w1, [x0]
  404c18:	add	x0, sp, #0x20
  404c1c:	mov	w2, #0x1                   	// #1
  404c20:	mov	x1, x0
  404c24:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404c28:	add	x0, x0, #0x6f0
  404c2c:	bl	402f84 <ferror@plt+0x3c4>
  404c30:	mov	w2, #0x1                   	// #1
  404c34:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404c38:	add	x1, x0, #0x458
  404c3c:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404c40:	add	x0, x0, #0x6f8
  404c44:	bl	402f84 <ferror@plt+0x3c4>
  404c48:	mov	w2, #0x1                   	// #1
  404c4c:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404c50:	add	x1, x0, #0x458
  404c54:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404c58:	add	x0, x0, #0x700
  404c5c:	bl	402f84 <ferror@plt+0x3c4>
  404c60:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  404c64:	add	x0, x0, #0x424
  404c68:	ldr	w0, [x0]
  404c6c:	cmp	w0, #0x0
  404c70:	b.ne	404c8c <ferror@plt+0x20cc>  // b.any
  404c74:	mov	w2, #0x1                   	// #1
  404c78:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404c7c:	add	x1, x0, #0x708
  404c80:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404c84:	add	x0, x0, #0x710
  404c88:	bl	402f84 <ferror@plt+0x3c4>
  404c8c:	mov	w2, #0x1                   	// #1
  404c90:	ldr	x1, [sp, #8224]
  404c94:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404c98:	add	x0, x0, #0x718
  404c9c:	bl	402f84 <ferror@plt+0x3c4>
  404ca0:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  404ca4:	add	x1, x0, #0x430
  404ca8:	mov	w0, #0x2                   	// #2
  404cac:	bl	4039b8 <ferror@plt+0xdf8>
  404cb0:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  404cb4:	add	x1, x0, #0x4c8
  404cb8:	mov	w0, #0x14                  	// #20
  404cbc:	bl	4039b8 <ferror@plt+0xdf8>
  404cc0:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  404cc4:	add	x1, x0, #0x560
  404cc8:	mov	w0, #0x3                   	// #3
  404ccc:	bl	4039b8 <ferror@plt+0xdf8>
  404cd0:	mov	x2, #0x0                   	// #0
  404cd4:	mov	x1, #0x0                   	// #0
  404cd8:	mov	w0, #0x1                   	// #1
  404cdc:	bl	40396c <ferror@plt+0xdac>
  404ce0:	add	x0, sp, #0x1, lsl #12
  404ce4:	add	x0, x0, #0x20
  404ce8:	mov	x2, #0x0                   	// #0
  404cec:	mov	x1, x0
  404cf0:	ldr	x0, [sp, #8224]
  404cf4:	bl	4024f0 <execl@plt>
  404cf8:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404cfc:	add	x0, x0, #0x720
  404d00:	bl	402b50 <gettext@plt>
  404d04:	ldr	x1, [sp, #8224]
  404d08:	bl	4028a0 <warn@plt>
  404d0c:	mov	w2, #0x1                   	// #1
  404d10:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404d14:	add	x1, x0, #0x6d8
  404d18:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404d1c:	add	x0, x0, #0x718
  404d20:	bl	402f84 <ferror@plt+0x3c4>
  404d24:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  404d28:	add	x0, x0, #0x424
  404d2c:	ldr	w0, [x0]
  404d30:	cmp	w0, #0x0
  404d34:	b.eq	404d44 <ferror@plt+0x2184>  // b.none
  404d38:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404d3c:	add	x0, x0, #0x738
  404d40:	b	404d4c <ferror@plt+0x218c>
  404d44:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404d48:	add	x0, x0, #0x740
  404d4c:	mov	x2, #0x0                   	// #0
  404d50:	mov	x1, x0
  404d54:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404d58:	add	x0, x0, #0x6d8
  404d5c:	bl	4024f0 <execl@plt>
  404d60:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404d64:	add	x0, x0, #0x720
  404d68:	bl	402b50 <gettext@plt>
  404d6c:	mov	x2, x0
  404d70:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404d74:	add	x1, x0, #0x6d8
  404d78:	mov	x0, x2
  404d7c:	bl	4028a0 <warn@plt>
  404d80:	nop
  404d84:	ldp	x29, x30, [sp]
  404d88:	mov	x12, #0x2030                	// #8240
  404d8c:	add	sp, sp, x12
  404d90:	ret
  404d94:	stp	x29, x30, [sp, #-48]!
  404d98:	mov	x29, sp
  404d9c:	str	x19, [sp, #16]
  404da0:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  404da4:	add	x0, x0, #0x408
  404da8:	ldr	x0, [x0]
  404dac:	str	x0, [sp, #40]
  404db0:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404db4:	add	x0, x0, #0x748
  404db8:	bl	402b50 <gettext@plt>
  404dbc:	ldr	x1, [sp, #40]
  404dc0:	bl	4024b0 <fputs@plt>
  404dc4:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404dc8:	add	x0, x0, #0x758
  404dcc:	bl	402b50 <gettext@plt>
  404dd0:	mov	x1, x0
  404dd4:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  404dd8:	add	x0, x0, #0x410
  404ddc:	ldr	x0, [x0]
  404de0:	mov	x2, x0
  404de4:	ldr	x0, [sp, #40]
  404de8:	bl	402b60 <fprintf@plt>
  404dec:	ldr	x1, [sp, #40]
  404df0:	mov	w0, #0xa                   	// #10
  404df4:	bl	4025a0 <fputc@plt>
  404df8:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404dfc:	add	x0, x0, #0x778
  404e00:	bl	402b50 <gettext@plt>
  404e04:	ldr	x1, [sp, #40]
  404e08:	bl	4024b0 <fputs@plt>
  404e0c:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404e10:	add	x0, x0, #0x790
  404e14:	bl	402b50 <gettext@plt>
  404e18:	ldr	x1, [sp, #40]
  404e1c:	bl	4024b0 <fputs@plt>
  404e20:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404e24:	add	x0, x0, #0x7a0
  404e28:	bl	402b50 <gettext@plt>
  404e2c:	ldr	x1, [sp, #40]
  404e30:	bl	4024b0 <fputs@plt>
  404e34:	ldr	x1, [sp, #40]
  404e38:	mov	w0, #0xa                   	// #10
  404e3c:	bl	4025a0 <fputc@plt>
  404e40:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404e44:	add	x0, x0, #0x870
  404e48:	bl	402b50 <gettext@plt>
  404e4c:	mov	x19, x0
  404e50:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404e54:	add	x0, x0, #0x888
  404e58:	bl	402b50 <gettext@plt>
  404e5c:	mov	x4, x0
  404e60:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404e64:	add	x3, x0, #0x898
  404e68:	mov	x2, x19
  404e6c:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404e70:	add	x1, x0, #0x8a8
  404e74:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404e78:	add	x0, x0, #0x8b8
  404e7c:	bl	402b00 <printf@plt>
  404e80:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404e84:	add	x0, x0, #0x8d0
  404e88:	bl	402b50 <gettext@plt>
  404e8c:	mov	x2, x0
  404e90:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404e94:	add	x1, x0, #0x8f0
  404e98:	mov	x0, x2
  404e9c:	bl	402b00 <printf@plt>
  404ea0:	mov	w0, #0x0                   	// #0
  404ea4:	bl	4024c0 <exit@plt>
  404ea8:	stp	x29, x30, [sp, #-496]!
  404eac:	mov	x29, sp
  404eb0:	str	x19, [sp, #16]
  404eb4:	str	w0, [sp, #44]
  404eb8:	str	x1, [sp, #32]
  404ebc:	str	xzr, [sp, #472]
  404ec0:	str	xzr, [sp, #312]
  404ec4:	mov	x0, #0xf080                	// #61568
  404ec8:	movk	x0, #0x2fa, lsl #16
  404ecc:	str	x0, [sp, #320]
  404ed0:	stp	xzr, xzr, [sp, #184]
  404ed4:	stp	xzr, xzr, [sp, #200]
  404ed8:	stp	xzr, xzr, [sp, #216]
  404edc:	stp	xzr, xzr, [sp, #232]
  404ee0:	stp	xzr, xzr, [sp, #248]
  404ee4:	add	x0, sp, #0x200
  404ee8:	stp	xzr, xzr, [x0, #-248]
  404eec:	add	x0, sp, #0x200
  404ef0:	stp	xzr, xzr, [x0, #-232]
  404ef4:	add	x0, sp, #0x200
  404ef8:	stp	xzr, xzr, [x0, #-216]
  404efc:	str	wzr, [sp, #456]
  404f00:	str	wzr, [sp, #468]
  404f04:	str	wzr, [sp, #464]
  404f08:	add	x0, sp, #0x148
  404f0c:	str	x0, [sp, #328]
  404f10:	add	x0, sp, #0x148
  404f14:	str	x0, [sp, #336]
  404f18:	bl	402650 <getpid@plt>
  404f1c:	str	w0, [sp, #452]
  404f20:	ldr	w0, [sp, #452]
  404f24:	cmp	w0, #0x1
  404f28:	b.ne	404f44 <ferror@plt+0x2384>  // b.any
  404f2c:	bl	402a60 <setsid@plt>
  404f30:	mov	x2, #0x1                   	// #1
  404f34:	mov	x1, #0x540e                	// #21518
  404f38:	mov	w0, #0x0                   	// #0
  404f3c:	bl	402b90 <ioctl@plt>
  404f40:	str	w0, [sp, #448]
  404f44:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404f48:	add	x1, x0, #0x468
  404f4c:	mov	w0, #0x6                   	// #6
  404f50:	bl	402ba0 <setlocale@plt>
  404f54:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404f58:	add	x1, x0, #0x900
  404f5c:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404f60:	add	x0, x0, #0x918
  404f64:	bl	4026f0 <bindtextdomain@plt>
  404f68:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404f6c:	add	x0, x0, #0x918
  404f70:	bl	402860 <textdomain@plt>
  404f74:	bl	402f64 <ferror@plt+0x3a4>
  404f78:	b	405074 <ferror@plt+0x24b4>
  404f7c:	ldr	w0, [sp, #444]
  404f80:	cmp	w0, #0x74
  404f84:	b.eq	404fe0 <ferror@plt+0x2420>  // b.none
  404f88:	ldr	w0, [sp, #444]
  404f8c:	cmp	w0, #0x74
  404f90:	b.gt	405070 <ferror@plt+0x24b0>
  404f94:	ldr	w0, [sp, #444]
  404f98:	cmp	w0, #0x70
  404f9c:	b.eq	405018 <ferror@plt+0x2458>  // b.none
  404fa0:	ldr	w0, [sp, #444]
  404fa4:	cmp	w0, #0x70
  404fa8:	b.gt	405070 <ferror@plt+0x24b0>
  404fac:	ldr	w0, [sp, #444]
  404fb0:	cmp	w0, #0x68
  404fb4:	b.eq	40506c <ferror@plt+0x24ac>  // b.none
  404fb8:	ldr	w0, [sp, #444]
  404fbc:	cmp	w0, #0x68
  404fc0:	b.gt	405070 <ferror@plt+0x24b0>
  404fc4:	ldr	w0, [sp, #444]
  404fc8:	cmp	w0, #0x56
  404fcc:	b.eq	405038 <ferror@plt+0x2478>  // b.none
  404fd0:	ldr	w0, [sp, #444]
  404fd4:	cmp	w0, #0x65
  404fd8:	b.eq	40502c <ferror@plt+0x246c>  // b.none
  404fdc:	b	405070 <ferror@plt+0x24b0>
  404fe0:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  404fe4:	add	x0, x0, #0x3f8
  404fe8:	ldr	x19, [x0]
  404fec:	adrp	x0, 40a000 <ferror@plt+0x7440>
  404ff0:	add	x0, x0, #0x928
  404ff4:	bl	402b50 <gettext@plt>
  404ff8:	mov	x1, x0
  404ffc:	mov	x0, x19
  405000:	bl	407e08 <ferror@plt+0x5248>
  405004:	mov	w1, w0
  405008:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  40500c:	add	x0, x0, #0x420
  405010:	str	w1, [x0]
  405014:	b	405074 <ferror@plt+0x24b4>
  405018:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  40501c:	add	x0, x0, #0x424
  405020:	mov	w1, #0x1                   	// #1
  405024:	str	w1, [x0]
  405028:	b	405074 <ferror@plt+0x24b4>
  40502c:	mov	w0, #0x1                   	// #1
  405030:	str	w0, [sp, #468]
  405034:	b	405074 <ferror@plt+0x24b4>
  405038:	adrp	x0, 40a000 <ferror@plt+0x7440>
  40503c:	add	x0, x0, #0x948
  405040:	bl	402b50 <gettext@plt>
  405044:	mov	x3, x0
  405048:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  40504c:	add	x0, x0, #0x410
  405050:	ldr	x1, [x0]
  405054:	adrp	x0, 40a000 <ferror@plt+0x7440>
  405058:	add	x2, x0, #0x958
  40505c:	mov	x0, x3
  405060:	bl	402b00 <printf@plt>
  405064:	mov	w0, #0x0                   	// #0
  405068:	bl	4024c0 <exit@plt>
  40506c:	bl	404d94 <ferror@plt+0x21d4>
  405070:	nop
  405074:	mov	x4, #0x0                   	// #0
  405078:	adrp	x0, 40a000 <ferror@plt+0x7440>
  40507c:	add	x3, x0, #0xa98
  405080:	adrp	x0, 40a000 <ferror@plt+0x7440>
  405084:	add	x2, x0, #0x970
  405088:	ldr	x1, [sp, #32]
  40508c:	ldr	w0, [sp, #44]
  405090:	bl	402880 <getopt_long@plt>
  405094:	str	w0, [sp, #444]
  405098:	ldr	w0, [sp, #444]
  40509c:	cmn	w0, #0x1
  4050a0:	b.ne	404f7c <ferror@plt+0x23bc>  // b.any
  4050a4:	bl	402540 <geteuid@plt>
  4050a8:	cmp	w0, #0x0
  4050ac:	b.eq	4050c8 <ferror@plt+0x2508>  // b.none
  4050b0:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4050b4:	add	x0, x0, #0x978
  4050b8:	bl	402b50 <gettext@plt>
  4050bc:	mov	x1, x0
  4050c0:	mov	w0, #0x1                   	// #1
  4050c4:	bl	402ac0 <errx@plt>
  4050c8:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  4050cc:	add	x2, x0, #0x560
  4050d0:	mov	x1, #0x1                   	// #1
  4050d4:	mov	w0, #0x3                   	// #3
  4050d8:	bl	40396c <ferror@plt+0xdac>
  4050dc:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  4050e0:	add	x2, x0, #0x4c8
  4050e4:	mov	x1, #0x1                   	// #1
  4050e8:	mov	w0, #0x14                  	// #20
  4050ec:	bl	40396c <ferror@plt+0xdac>
  4050f0:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  4050f4:	add	x2, x0, #0x430
  4050f8:	mov	x1, #0x1                   	// #1
  4050fc:	mov	w0, #0x2                   	// #2
  405100:	bl	40396c <ferror@plt+0xdac>
  405104:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  405108:	add	x2, x0, #0x5f8
  40510c:	mov	x1, #0x1                   	// #1
  405110:	mov	w0, #0x1                   	// #1
  405114:	bl	40396c <ferror@plt+0xdac>
  405118:	bl	405a70 <ferror@plt+0x2eb0>
  40511c:	adrp	x0, 405000 <ferror@plt+0x2440>
  405120:	add	x0, x0, #0xa68
  405124:	bl	40a338 <ferror@plt+0x7778>
  405128:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  40512c:	add	x0, x0, #0x400
  405130:	ldr	w0, [x0]
  405134:	ldr	w1, [sp, #44]
  405138:	cmp	w1, w0
  40513c:	b.le	405164 <ferror@plt+0x25a4>
  405140:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  405144:	add	x0, x0, #0x400
  405148:	ldr	w0, [x0]
  40514c:	sxtw	x0, w0
  405150:	lsl	x0, x0, #3
  405154:	ldr	x1, [sp, #32]
  405158:	add	x0, x1, x0
  40515c:	ldr	x0, [x0]
  405160:	str	x0, [sp, #472]
  405164:	ldr	x0, [sp, #472]
  405168:	cmp	x0, #0x0
  40516c:	b.eq	405180 <ferror@plt+0x25c0>  // b.none
  405170:	ldr	x0, [sp, #472]
  405174:	ldrsb	w0, [x0]
  405178:	cmp	w0, #0x0
  40517c:	b.ne	405190 <ferror@plt+0x25d0>  // b.any
  405180:	adrp	x0, 40a000 <ferror@plt+0x7440>
  405184:	add	x0, x0, #0x9a0
  405188:	bl	402b30 <getenv@plt>
  40518c:	str	x0, [sp, #472]
  405190:	add	x0, sp, #0x148
  405194:	mov	x2, x0
  405198:	mov	w1, #0x0                   	// #0
  40519c:	ldr	x0, [sp, #472]
  4051a0:	bl	406a80 <ferror@plt+0x3ec0>
  4051a4:	str	w0, [sp, #456]
  4051a8:	ldr	w0, [sp, #456]
  4051ac:	cmp	w0, #0x0
  4051b0:	b.eq	4051ec <ferror@plt+0x262c>  // b.none
  4051b4:	mov	w0, #0x1                   	// #1
  4051b8:	bl	402a30 <isatty@plt>
  4051bc:	cmp	w0, #0x0
  4051c0:	b.ne	4051d0 <ferror@plt+0x2610>  // b.any
  4051c4:	mov	w1, #0x0                   	// #0
  4051c8:	mov	w0, #0x1                   	// #1
  4051cc:	bl	402aa0 <dup2@plt>
  4051d0:	mov	w0, #0x2                   	// #2
  4051d4:	bl	402a30 <isatty@plt>
  4051d8:	cmp	w0, #0x0
  4051dc:	b.ne	4051ec <ferror@plt+0x262c>  // b.any
  4051e0:	mov	w1, #0x2                   	// #2
  4051e4:	mov	w0, #0x1                   	// #1
  4051e8:	bl	402aa0 <dup2@plt>
  4051ec:	add	x0, sp, #0x148
  4051f0:	bl	403264 <ferror@plt+0x6a4>
  4051f4:	cmp	w0, #0x0
  4051f8:	b.eq	405234 <ferror@plt+0x2674>  // b.none
  4051fc:	bl	402b20 <__errno_location@plt>
  405200:	ldr	w0, [x0]
  405204:	cmp	w0, #0x0
  405208:	b.ne	40521c <ferror@plt+0x265c>  // b.any
  40520c:	bl	402b20 <__errno_location@plt>
  405210:	mov	x1, x0
  405214:	mov	w0, #0x2                   	// #2
  405218:	str	w0, [x1]
  40521c:	adrp	x0, 40a000 <ferror@plt+0x7440>
  405220:	add	x0, x0, #0x9a8
  405224:	bl	402b50 <gettext@plt>
  405228:	mov	x1, x0
  40522c:	mov	w0, #0x1                   	// #1
  405230:	bl	402b80 <err@plt>
  405234:	ldr	w0, [sp, #468]
  405238:	bl	403d04 <ferror@plt+0x1144>
  40523c:	str	x0, [sp, #432]
  405240:	ldr	x0, [sp, #432]
  405244:	cmp	x0, #0x0
  405248:	b.ne	40526c <ferror@plt+0x26ac>  // b.any
  40524c:	adrp	x0, 40a000 <ferror@plt+0x7440>
  405250:	add	x0, x0, #0x9c0
  405254:	bl	402b50 <gettext@plt>
  405258:	bl	402a00 <warnx@plt>
  40525c:	mov	w0, #0x2                   	// #2
  405260:	bl	402750 <sleep@plt>
  405264:	mov	w0, #0x1                   	// #1
  405268:	b	4058e8 <ferror@plt+0x2d28>
  40526c:	ldr	x0, [sp, #328]
  405270:	str	x0, [sp, #488]
  405274:	b	40535c <ferror@plt+0x279c>
  405278:	ldr	x0, [sp, #488]
  40527c:	str	x0, [sp, #424]
  405280:	ldr	x0, [sp, #424]
  405284:	str	x0, [sp, #480]
  405288:	ldr	x0, [sp, #480]
  40528c:	ldr	w0, [x0, #40]
  405290:	cmp	w0, #0xf
  405294:	b.gt	405370 <ferror@plt+0x27b0>
  405298:	ldr	x0, [sp, #480]
  40529c:	ldr	w0, [x0, #36]
  4052a0:	cmp	w0, #0x0
  4052a4:	b.lt	4052e4 <ferror@plt+0x2724>  // b.tstop
  4052a8:	ldr	x0, [sp, #480]
  4052ac:	ldr	w0, [x0, #36]
  4052b0:	mov	w1, #0x1                   	// #1
  4052b4:	lsl	w0, w1, w0
  4052b8:	mov	w1, w0
  4052bc:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  4052c0:	add	x0, x0, #0x428
  4052c4:	ldr	w0, [x0]
  4052c8:	orr	w1, w1, w0
  4052cc:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  4052d0:	add	x0, x0, #0x428
  4052d4:	str	w1, [x0]
  4052d8:	ldr	x0, [sp, #480]
  4052dc:	bl	4032d4 <ferror@plt+0x714>
  4052e0:	b	405350 <ferror@plt+0x2790>
  4052e4:	ldr	x0, [sp, #480]
  4052e8:	ldr	x0, [x0, #16]
  4052ec:	mov	w1, #0x902                 	// #2306
  4052f0:	bl	402690 <open@plt>
  4052f4:	mov	w1, w0
  4052f8:	ldr	x0, [sp, #480]
  4052fc:	str	w1, [x0, #36]
  405300:	ldr	x0, [sp, #480]
  405304:	ldr	w0, [x0, #36]
  405308:	cmp	w0, #0x0
  40530c:	b.lt	40534c <ferror@plt+0x278c>  // b.tstop
  405310:	ldr	x0, [sp, #480]
  405314:	ldr	w0, [x0, #36]
  405318:	mov	w1, #0x1                   	// #1
  40531c:	lsl	w0, w1, w0
  405320:	mov	w1, w0
  405324:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  405328:	add	x0, x0, #0x428
  40532c:	ldr	w0, [x0]
  405330:	orr	w1, w1, w0
  405334:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  405338:	add	x0, x0, #0x428
  40533c:	str	w1, [x0]
  405340:	ldr	x0, [sp, #480]
  405344:	bl	4032d4 <ferror@plt+0x714>
  405348:	b	405350 <ferror@plt+0x2790>
  40534c:	nop
  405350:	ldr	x0, [sp, #488]
  405354:	ldr	x0, [x0]
  405358:	str	x0, [sp, #488]
  40535c:	add	x0, sp, #0x148
  405360:	ldr	x1, [sp, #488]
  405364:	cmp	x1, x0
  405368:	b.ne	405278 <ferror@plt+0x26b8>  // b.any
  40536c:	b	405374 <ferror@plt+0x27b4>
  405370:	nop
  405374:	ldr	x0, [sp, #328]
  405378:	str	x0, [sp, #488]
  40537c:	ldr	x0, [sp, #488]
  405380:	ldr	x1, [x0]
  405384:	add	x0, sp, #0x148
  405388:	cmp	x1, x0
  40538c:	b.ne	4053a4 <ferror@plt+0x27e4>  // b.any
  405390:	ldr	x0, [sp, #488]
  405394:	str	x0, [sp, #376]
  405398:	ldr	x0, [sp, #376]
  40539c:	str	x0, [sp, #480]
  4053a0:	b	405414 <ferror@plt+0x2854>
  4053a4:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  4053a8:	add	x2, x0, #0x690
  4053ac:	adrp	x0, 403000 <ferror@plt+0x440>
  4053b0:	add	x1, x0, #0x93c
  4053b4:	mov	w0, #0x11                  	// #17
  4053b8:	bl	40396c <ferror@plt+0xdac>
  4053bc:	ldr	x0, [sp, #488]
  4053c0:	str	x0, [sp, #416]
  4053c4:	ldr	x0, [sp, #416]
  4053c8:	str	x0, [sp, #480]
  4053cc:	ldr	x0, [sp, #480]
  4053d0:	ldr	w0, [x0, #40]
  4053d4:	cmp	w0, #0xf
  4053d8:	b.gt	40562c <ferror@plt+0x2a6c>
  4053dc:	bl	4025d0 <fork@plt>
  4053e0:	mov	w1, w0
  4053e4:	ldr	x0, [sp, #480]
  4053e8:	str	w1, [x0, #44]
  4053ec:	ldr	x0, [sp, #480]
  4053f0:	ldr	w0, [x0, #44]
  4053f4:	cmn	w0, #0x1
  4053f8:	b.eq	4055f8 <ferror@plt+0x2a38>  // b.none
  4053fc:	cmp	w0, #0x0
  405400:	b.ne	405608 <ferror@plt+0x2a48>  // b.any
  405404:	mov	x2, #0x0                   	// #0
  405408:	mov	x1, #0x0                   	// #0
  40540c:	mov	w0, #0x11                  	// #17
  405410:	bl	40396c <ferror@plt+0xdac>
  405414:	ldr	x0, [sp, #480]
  405418:	bl	40434c <ferror@plt+0x178c>
  40541c:	ldr	x0, [sp, #432]
  405420:	ldr	x0, [x0, #8]
  405424:	str	x0, [sp, #368]
  405428:	str	wzr, [sp, #460]
  40542c:	ldr	w0, [sp, #468]
  405430:	cmp	w0, #0x0
  405434:	b.ne	405454 <ferror@plt+0x2894>  // b.any
  405438:	ldr	x0, [sp, #432]
  40543c:	ldr	x0, [x0, #8]
  405440:	bl	40328c <ferror@plt+0x6cc>
  405444:	cmp	w0, #0x0
  405448:	b.eq	405454 <ferror@plt+0x2894>  // b.none
  40544c:	mov	w0, #0x1                   	// #1
  405450:	b	405458 <ferror@plt+0x2898>
  405454:	mov	w0, #0x0                   	// #0
  405458:	str	w0, [sp, #364]
  40545c:	ldr	w2, [sp, #364]
  405460:	ldr	x1, [sp, #480]
  405464:	ldr	x0, [sp, #368]
  405468:	bl	404174 <ferror@plt+0x15b4>
  40546c:	ldr	x0, [sp, #480]
  405470:	bl	404564 <ferror@plt+0x19a4>
  405474:	str	x0, [sp, #352]
  405478:	ldr	x0, [sp, #352]
  40547c:	cmp	x0, #0x0
  405480:	b.eq	4055c0 <ferror@plt+0x2a00>  // b.none
  405484:	ldr	w0, [sp, #364]
  405488:	cmp	w0, #0x0
  40548c:	b.eq	405498 <ferror@plt+0x28d8>  // b.none
  405490:	mov	w0, #0x1                   	// #1
  405494:	bl	4024c0 <exit@plt>
  405498:	ldr	x0, [sp, #368]
  40549c:	ldrsb	w0, [x0]
  4054a0:	cmp	w0, #0x0
  4054a4:	b.eq	4054b8 <ferror@plt+0x28f8>  // b.none
  4054a8:	ldr	x0, [sp, #368]
  4054ac:	bl	40328c <ferror@plt+0x6cc>
  4054b0:	cmp	w0, #0x0
  4054b4:	b.eq	4054c8 <ferror@plt+0x2908>  // b.none
  4054b8:	ldr	w0, [sp, #460]
  4054bc:	add	w0, w0, #0x1
  4054c0:	str	w0, [sp, #460]
  4054c4:	b	405520 <ferror@plt+0x2960>
  4054c8:	ldr	x1, [sp, #368]
  4054cc:	ldr	x0, [sp, #352]
  4054d0:	bl	4029f0 <crypt@plt>
  4054d4:	str	x0, [sp, #344]
  4054d8:	ldr	x0, [sp, #344]
  4054dc:	cmp	x0, #0x0
  4054e0:	b.ne	4054f8 <ferror@plt+0x2938>  // b.any
  4054e4:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4054e8:	add	x0, x0, #0x9e0
  4054ec:	bl	402b50 <gettext@plt>
  4054f0:	bl	4028a0 <warn@plt>
  4054f4:	b	405520 <ferror@plt+0x2960>
  4054f8:	ldr	x0, [sp, #432]
  4054fc:	ldr	x0, [x0, #8]
  405500:	mov	x1, x0
  405504:	ldr	x0, [sp, #344]
  405508:	bl	402890 <strcmp@plt>
  40550c:	cmp	w0, #0x0
  405510:	b.ne	405520 <ferror@plt+0x2960>  // b.any
  405514:	ldr	w0, [sp, #460]
  405518:	add	w0, w0, #0x1
  40551c:	str	w0, [sp, #460]
  405520:	ldr	w0, [sp, #460]
  405524:	cmp	w0, #0x0
  405528:	b.eq	405598 <ferror@plt+0x29d8>  // b.none
  40552c:	ldr	x0, [sp, #432]
  405530:	bl	404a80 <ferror@plt+0x1ec0>
  405534:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  405538:	add	x2, x0, #0x560
  40553c:	mov	x1, #0x1                   	// #1
  405540:	mov	w0, #0x3                   	// #3
  405544:	bl	40396c <ferror@plt+0xdac>
  405548:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  40554c:	add	x2, x0, #0x4c8
  405550:	mov	x1, #0x1                   	// #1
  405554:	mov	w0, #0x14                  	// #20
  405558:	bl	40396c <ferror@plt+0xdac>
  40555c:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  405560:	add	x2, x0, #0x430
  405564:	mov	x1, #0x1                   	// #1
  405568:	mov	w0, #0x2                   	// #2
  40556c:	bl	40396c <ferror@plt+0xdac>
  405570:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  405574:	add	x0, x0, #0x3f0
  405578:	ldr	x19, [x0]
  40557c:	adrp	x0, 40a000 <ferror@plt+0x7440>
  405580:	add	x0, x0, #0x9f0
  405584:	bl	402b50 <gettext@plt>
  405588:	mov	x1, x0
  40558c:	mov	x0, x19
  405590:	bl	402b60 <fprintf@plt>
  405594:	b	4055c4 <ferror@plt+0x2a04>
  405598:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  40559c:	add	x0, x0, #0x3f0
  4055a0:	ldr	x19, [x0]
  4055a4:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4055a8:	add	x0, x0, #0xa10
  4055ac:	bl	402b50 <gettext@plt>
  4055b0:	mov	x1, x0
  4055b4:	mov	x0, x19
  4055b8:	bl	402b60 <fprintf@plt>
  4055bc:	b	40541c <ferror@plt+0x285c>
  4055c0:	nop
  4055c4:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  4055c8:	add	x0, x0, #0x728
  4055cc:	ldr	w0, [x0]
  4055d0:	cmp	w0, #0x0
  4055d4:	b.eq	4055f0 <ferror@plt+0x2a30>  // b.none
  4055d8:	ldr	x0, [sp, #480]
  4055dc:	bl	403674 <ferror@plt+0xab4>
  4055e0:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4055e4:	add	x0, x0, #0xa28
  4055e8:	bl	402b50 <gettext@plt>
  4055ec:	bl	402a00 <warnx@plt>
  4055f0:	mov	w0, #0x0                   	// #0
  4055f4:	bl	4024c0 <exit@plt>
  4055f8:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4055fc:	add	x0, x0, #0xa38
  405600:	bl	402b50 <gettext@plt>
  405604:	bl	4028a0 <warn@plt>
  405608:	nop
  40560c:	ldr	x0, [sp, #488]
  405610:	ldr	x0, [x0]
  405614:	str	x0, [sp, #488]
  405618:	add	x0, sp, #0x148
  40561c:	ldr	x1, [sp, #488]
  405620:	cmp	x1, x0
  405624:	b.ne	4053bc <ferror@plt+0x27fc>  // b.any
  405628:	b	405630 <ferror@plt+0x2a70>
  40562c:	nop
  405630:	str	wzr, [sp, #200]
  405634:	add	x0, sp, #0xb8
  405638:	mov	w3, #0x4                   	// #4
  40563c:	mov	x2, x0
  405640:	mov	w1, #0x0                   	// #0
  405644:	mov	w0, #0x0                   	// #0
  405648:	bl	402780 <waitid@plt>
  40564c:	str	w0, [sp, #412]
  405650:	ldr	w0, [sp, #412]
  405654:	cmp	w0, #0x0
  405658:	b.eq	4056a4 <ferror@plt+0x2ae4>  // b.none
  40565c:	ldr	w0, [sp, #412]
  405660:	cmp	w0, #0x0
  405664:	b.ge	40568c <ferror@plt+0x2acc>  // b.tcont
  405668:	bl	402b20 <__errno_location@plt>
  40566c:	ldr	w0, [x0]
  405670:	cmp	w0, #0xa
  405674:	b.eq	4056ac <ferror@plt+0x2aec>  // b.none
  405678:	bl	402b20 <__errno_location@plt>
  40567c:	ldr	w0, [x0]
  405680:	cmp	w0, #0x4
  405684:	b.ne	40568c <ferror@plt+0x2acc>  // b.any
  405688:	b	405630 <ferror@plt+0x2a70>
  40568c:	adrp	x0, 40a000 <ferror@plt+0x7440>
  405690:	add	x0, x0, #0xa48
  405694:	bl	402b50 <gettext@plt>
  405698:	mov	x1, x0
  40569c:	mov	w0, #0x1                   	// #1
  4056a0:	bl	402ac0 <errx@plt>
  4056a4:	nop
  4056a8:	b	4056b0 <ferror@plt+0x2af0>
  4056ac:	nop
  4056b0:	ldr	x0, [sp, #328]
  4056b4:	str	x0, [sp, #488]
  4056b8:	b	405748 <ferror@plt+0x2b88>
  4056bc:	ldr	x0, [sp, #488]
  4056c0:	str	x0, [sp, #384]
  4056c4:	ldr	x0, [sp, #384]
  4056c8:	str	x0, [sp, #480]
  4056cc:	ldr	x0, [sp, #480]
  4056d0:	ldr	w0, [x0, #36]
  4056d4:	cmp	w0, #0x0
  4056d8:	b.lt	405730 <ferror@plt+0x2b70>  // b.tstop
  4056dc:	ldr	x0, [sp, #480]
  4056e0:	ldr	w0, [x0, #44]
  4056e4:	cmp	w0, #0x0
  4056e8:	b.lt	405738 <ferror@plt+0x2b78>  // b.tstop
  4056ec:	ldr	x0, [sp, #480]
  4056f0:	ldr	w1, [x0, #44]
  4056f4:	ldr	w0, [sp, #200]
  4056f8:	cmp	w1, w0
  4056fc:	b.ne	405710 <ferror@plt+0x2b50>  // b.any
  405700:	ldr	x0, [sp, #480]
  405704:	mov	w1, #0xffffffff            	// #-1
  405708:	str	w1, [x0, #44]
  40570c:	b	40573c <ferror@plt+0x2b7c>
  405710:	ldr	x0, [sp, #480]
  405714:	ldr	w0, [x0, #44]
  405718:	mov	w1, #0xf                   	// #15
  40571c:	bl	4025b0 <kill@plt>
  405720:	ldr	w0, [sp, #464]
  405724:	add	w0, w0, #0x1
  405728:	str	w0, [sp, #464]
  40572c:	b	40573c <ferror@plt+0x2b7c>
  405730:	nop
  405734:	b	40573c <ferror@plt+0x2b7c>
  405738:	nop
  40573c:	ldr	x0, [sp, #488]
  405740:	ldr	x0, [x0]
  405744:	str	x0, [sp, #488]
  405748:	add	x0, sp, #0x148
  40574c:	ldr	x1, [sp, #488]
  405750:	cmp	x1, x0
  405754:	b.ne	4056bc <ferror@plt+0x2afc>  // b.any
  405758:	add	x0, sp, #0x38
  40575c:	bl	4026d0 <sigemptyset@plt>
  405760:	add	x0, sp, #0x38
  405764:	mov	w1, #0x11                  	// #17
  405768:	bl	402ad0 <sigaddset@plt>
  40576c:	ldr	w0, [sp, #464]
  405770:	cmp	w0, #0x0
  405774:	b.eq	4058c0 <ferror@plt+0x2d00>  // b.none
  405778:	str	wzr, [sp, #200]
  40577c:	add	x0, sp, #0xb8
  405780:	mov	w3, #0x5                   	// #5
  405784:	mov	x2, x0
  405788:	mov	w1, #0x0                   	// #0
  40578c:	mov	w0, #0x0                   	// #0
  405790:	bl	402780 <waitid@plt>
  405794:	str	w0, [sp, #408]
  405798:	ldr	w0, [sp, #408]
  40579c:	cmp	w0, #0x0
  4057a0:	b.ge	4057c4 <ferror@plt+0x2c04>  // b.tcont
  4057a4:	bl	402b20 <__errno_location@plt>
  4057a8:	ldr	w0, [x0]
  4057ac:	cmp	w0, #0xa
  4057b0:	b.eq	4058c8 <ferror@plt+0x2d08>  // b.none
  4057b4:	bl	402b20 <__errno_location@plt>
  4057b8:	ldr	w0, [x0]
  4057bc:	cmp	w0, #0x4
  4057c0:	b.eq	4058b8 <ferror@plt+0x2cf8>  // b.none
  4057c4:	ldr	w0, [sp, #408]
  4057c8:	cmp	w0, #0x0
  4057cc:	b.ne	405874 <ferror@plt+0x2cb4>  // b.any
  4057d0:	ldr	w0, [sp, #200]
  4057d4:	cmp	w0, #0x0
  4057d8:	b.le	405874 <ferror@plt+0x2cb4>
  4057dc:	ldr	x0, [sp, #328]
  4057e0:	str	x0, [sp, #488]
  4057e4:	b	405860 <ferror@plt+0x2ca0>
  4057e8:	ldr	x0, [sp, #488]
  4057ec:	str	x0, [sp, #400]
  4057f0:	ldr	x0, [sp, #400]
  4057f4:	str	x0, [sp, #480]
  4057f8:	ldr	x0, [sp, #480]
  4057fc:	ldr	w0, [x0, #36]
  405800:	cmp	w0, #0x0
  405804:	b.lt	405848 <ferror@plt+0x2c88>  // b.tstop
  405808:	ldr	x0, [sp, #480]
  40580c:	ldr	w0, [x0, #44]
  405810:	cmp	w0, #0x0
  405814:	b.lt	405850 <ferror@plt+0x2c90>  // b.tstop
  405818:	ldr	x0, [sp, #480]
  40581c:	ldr	w1, [x0, #44]
  405820:	ldr	w0, [sp, #200]
  405824:	cmp	w1, w0
  405828:	b.ne	405854 <ferror@plt+0x2c94>  // b.any
  40582c:	ldr	x0, [sp, #480]
  405830:	mov	w1, #0xffffffff            	// #-1
  405834:	str	w1, [x0, #44]
  405838:	ldr	w0, [sp, #464]
  40583c:	sub	w0, w0, #0x1
  405840:	str	w0, [sp, #464]
  405844:	b	405854 <ferror@plt+0x2c94>
  405848:	nop
  40584c:	b	405854 <ferror@plt+0x2c94>
  405850:	nop
  405854:	ldr	x0, [sp, #488]
  405858:	ldr	x0, [x0]
  40585c:	str	x0, [sp, #488]
  405860:	add	x0, sp, #0x148
  405864:	ldr	x1, [sp, #488]
  405868:	cmp	x1, x0
  40586c:	b.ne	4057e8 <ferror@plt+0x2c28>  // b.any
  405870:	b	4058bc <ferror@plt+0x2cfc>
  405874:	add	x1, sp, #0x138
  405878:	add	x0, sp, #0x38
  40587c:	mov	x2, x1
  405880:	mov	x1, #0x0                   	// #0
  405884:	bl	402560 <sigtimedwait@plt>
  405888:	str	w0, [sp, #396]
  40588c:	ldr	w0, [sp, #396]
  405890:	cmp	w0, #0x11
  405894:	b.eq	40576c <ferror@plt+0x2bac>  // b.none
  405898:	ldr	w0, [sp, #396]
  40589c:	cmp	w0, #0x0
  4058a0:	b.ge	40576c <ferror@plt+0x2bac>  // b.tcont
  4058a4:	bl	402b20 <__errno_location@plt>
  4058a8:	ldr	w0, [x0]
  4058ac:	cmp	w0, #0xb
  4058b0:	b.eq	4058d0 <ferror@plt+0x2d10>  // b.none
  4058b4:	b	40576c <ferror@plt+0x2bac>
  4058b8:	nop
  4058bc:	b	40576c <ferror@plt+0x2bac>
  4058c0:	nop
  4058c4:	b	4058d4 <ferror@plt+0x2d14>
  4058c8:	nop
  4058cc:	b	4058d4 <ferror@plt+0x2d14>
  4058d0:	nop
  4058d4:	mov	x2, #0x0                   	// #0
  4058d8:	mov	x1, #0x0                   	// #0
  4058dc:	mov	w0, #0x11                  	// #17
  4058e0:	bl	40396c <ferror@plt+0xdac>
  4058e4:	mov	w0, #0x0                   	// #0
  4058e8:	ldr	x19, [sp, #16]
  4058ec:	ldp	x29, x30, [sp], #496
  4058f0:	ret
  4058f4:	sub	sp, sp, #0x20
  4058f8:	str	x0, [sp, #24]
  4058fc:	str	x1, [sp, #16]
  405900:	str	x2, [sp, #8]
  405904:	ldr	x0, [sp, #8]
  405908:	ldr	x1, [sp, #24]
  40590c:	str	x1, [x0, #8]
  405910:	ldr	x0, [sp, #24]
  405914:	ldr	x1, [sp, #8]
  405918:	str	x1, [x0]
  40591c:	ldr	x0, [sp, #24]
  405920:	ldr	x1, [sp, #16]
  405924:	str	x1, [x0, #8]
  405928:	ldr	x0, [sp, #16]
  40592c:	ldr	x1, [sp, #24]
  405930:	str	x1, [x0]
  405934:	nop
  405938:	add	sp, sp, #0x20
  40593c:	ret
  405940:	stp	x29, x30, [sp, #-32]!
  405944:	mov	x29, sp
  405948:	str	x0, [sp, #24]
  40594c:	str	x1, [sp, #16]
  405950:	ldr	x0, [sp, #16]
  405954:	ldr	x0, [x0, #8]
  405958:	ldr	x2, [sp, #16]
  40595c:	mov	x1, x0
  405960:	ldr	x0, [sp, #24]
  405964:	bl	4058f4 <ferror@plt+0x2d34>
  405968:	nop
  40596c:	ldp	x29, x30, [sp], #32
  405970:	ret
  405974:	sub	sp, sp, #0x10
  405978:	str	x0, [sp, #8]
  40597c:	ldr	x0, [sp, #8]
  405980:	ldr	x0, [x0]
  405984:	ldr	x1, [sp, #8]
  405988:	cmp	x1, x0
  40598c:	cset	w0, eq  // eq = none
  405990:	and	w0, w0, #0xff
  405994:	add	sp, sp, #0x10
  405998:	ret
  40599c:	stp	x29, x30, [sp, #-288]!
  4059a0:	mov	x29, sp
  4059a4:	str	x0, [sp, #56]
  4059a8:	str	x1, [sp, #232]
  4059ac:	str	x2, [sp, #240]
  4059b0:	str	x3, [sp, #248]
  4059b4:	str	x4, [sp, #256]
  4059b8:	str	x5, [sp, #264]
  4059bc:	str	x6, [sp, #272]
  4059c0:	str	x7, [sp, #280]
  4059c4:	str	q0, [sp, #96]
  4059c8:	str	q1, [sp, #112]
  4059cc:	str	q2, [sp, #128]
  4059d0:	str	q3, [sp, #144]
  4059d4:	str	q4, [sp, #160]
  4059d8:	str	q5, [sp, #176]
  4059dc:	str	q6, [sp, #192]
  4059e0:	str	q7, [sp, #208]
  4059e4:	add	x0, sp, #0x120
  4059e8:	str	x0, [sp, #64]
  4059ec:	add	x0, sp, #0x120
  4059f0:	str	x0, [sp, #72]
  4059f4:	add	x0, sp, #0xe0
  4059f8:	str	x0, [sp, #80]
  4059fc:	mov	w0, #0xffffffc8            	// #-56
  405a00:	str	w0, [sp, #88]
  405a04:	mov	w0, #0xffffff80            	// #-128
  405a08:	str	w0, [sp, #92]
  405a0c:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  405a10:	add	x0, x0, #0x3f0
  405a14:	ldr	x4, [x0]
  405a18:	add	x2, sp, #0x10
  405a1c:	add	x3, sp, #0x40
  405a20:	ldp	x0, x1, [x3]
  405a24:	stp	x0, x1, [x2]
  405a28:	ldp	x0, x1, [x3, #16]
  405a2c:	stp	x0, x1, [x2, #16]
  405a30:	add	x0, sp, #0x10
  405a34:	mov	x2, x0
  405a38:	ldr	x1, [sp, #56]
  405a3c:	mov	x0, x4
  405a40:	bl	402af0 <vfprintf@plt>
  405a44:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  405a48:	add	x0, x0, #0x3f0
  405a4c:	ldr	x0, [x0]
  405a50:	mov	x1, x0
  405a54:	mov	w0, #0xa                   	// #10
  405a58:	bl	4025a0 <fputc@plt>
  405a5c:	nop
  405a60:	ldp	x29, x30, [sp], #288
  405a64:	ret
  405a68:	nop
  405a6c:	ret
  405a70:	nop
  405a74:	ret
  405a78:	stp	x29, x30, [sp, #-80]!
  405a7c:	mov	x29, sp
  405a80:	str	x0, [sp, #24]
  405a84:	str	xzr, [sp, #48]
  405a88:	str	xzr, [sp, #40]
  405a8c:	adrp	x0, 425000 <__progname@@GLIBC_2.17+0x7bf0>
  405a90:	add	x0, x0, #0x7e8
  405a94:	ldr	w0, [x0]
  405a98:	cmp	w0, #0x0
  405a9c:	b.eq	405ad4 <ferror@plt+0x2f14>  // b.none
  405aa0:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  405aa4:	add	x0, x0, #0x3f0
  405aa8:	ldr	x0, [x0]
  405aac:	mov	x3, x0
  405ab0:	mov	x2, #0x10                  	// #16
  405ab4:	mov	x1, #0x1                   	// #1
  405ab8:	adrp	x0, 40a000 <ferror@plt+0x7440>
  405abc:	add	x0, x0, #0xb58
  405ac0:	bl	402980 <fwrite@plt>
  405ac4:	ldr	x1, [sp, #24]
  405ac8:	adrp	x0, 40a000 <ferror@plt+0x7440>
  405acc:	add	x0, x0, #0xb70
  405ad0:	bl	40599c <ferror@plt+0x2ddc>
  405ad4:	adrp	x0, 40a000 <ferror@plt+0x7440>
  405ad8:	add	x1, x0, #0xb80
  405adc:	ldr	x0, [sp, #24]
  405ae0:	bl	402660 <fopen@plt>
  405ae4:	str	x0, [sp, #72]
  405ae8:	ldr	x0, [sp, #72]
  405aec:	cmp	x0, #0x0
  405af0:	b.ne	405afc <ferror@plt+0x2f3c>  // b.any
  405af4:	mov	x0, #0x0                   	// #0
  405af8:	b	405b6c <ferror@plt+0x2fac>
  405afc:	add	x1, sp, #0x28
  405b00:	add	x0, sp, #0x30
  405b04:	ldr	x2, [sp, #72]
  405b08:	bl	4028f0 <getline@plt>
  405b0c:	str	x0, [sp, #64]
  405b10:	ldr	x0, [sp, #64]
  405b14:	cmp	x0, #0x0
  405b18:	b.lt	405b60 <ferror@plt+0x2fa0>  // b.tstop
  405b1c:	ldr	x0, [sp, #64]
  405b20:	cmp	x0, #0x0
  405b24:	b.eq	405b3c <ferror@plt+0x2f7c>  // b.none
  405b28:	ldr	x1, [sp, #48]
  405b2c:	ldr	x0, [sp, #64]
  405b30:	sub	x0, x0, #0x1
  405b34:	add	x0, x1, x0
  405b38:	strb	wzr, [x0]
  405b3c:	ldr	x0, [sp, #48]
  405b40:	mov	w1, #0xa                   	// #10
  405b44:	bl	402970 <strchr@plt>
  405b48:	str	x0, [sp, #56]
  405b4c:	ldr	x0, [sp, #56]
  405b50:	cmp	x0, #0x0
  405b54:	b.eq	405b60 <ferror@plt+0x2fa0>  // b.none
  405b58:	ldr	x0, [sp, #56]
  405b5c:	strb	wzr, [x0]
  405b60:	ldr	x0, [sp, #72]
  405b64:	bl	402640 <fclose@plt>
  405b68:	ldr	x0, [sp, #48]
  405b6c:	ldp	x29, x30, [sp], #80
  405b70:	ret
  405b74:	stp	x29, x30, [sp, #-48]!
  405b78:	mov	x29, sp
  405b7c:	str	x0, [sp, #24]
  405b80:	ldr	x0, [sp, #24]
  405b84:	cmp	x0, #0x0
  405b88:	b.eq	405b9c <ferror@plt+0x2fdc>  // b.none
  405b8c:	ldr	x0, [sp, #24]
  405b90:	ldrsb	w0, [x0]
  405b94:	cmp	w0, #0x0
  405b98:	b.ne	405ba4 <ferror@plt+0x2fe4>  // b.any
  405b9c:	mov	x0, #0x0                   	// #0
  405ba0:	b	405be4 <ferror@plt+0x3024>
  405ba4:	add	x3, sp, #0x20
  405ba8:	ldr	x2, [sp, #24]
  405bac:	adrp	x0, 40a000 <ferror@plt+0x7440>
  405bb0:	add	x1, x0, #0xb88
  405bb4:	mov	x0, x3
  405bb8:	bl	4025c0 <asprintf@plt>
  405bbc:	cmp	w0, #0x0
  405bc0:	b.ge	405bcc <ferror@plt+0x300c>  // b.tcont
  405bc4:	mov	x0, #0x0                   	// #0
  405bc8:	b	405be4 <ferror@plt+0x3024>
  405bcc:	ldr	x0, [sp, #32]
  405bd0:	bl	405a78 <ferror@plt+0x2eb8>
  405bd4:	str	x0, [sp, #40]
  405bd8:	ldr	x0, [sp, #32]
  405bdc:	bl	402910 <free@plt>
  405be0:	ldr	x0, [sp, #40]
  405be4:	ldp	x29, x30, [sp], #48
  405be8:	ret
  405bec:	stp	x29, x30, [sp, #-64]!
  405bf0:	mov	x29, sp
  405bf4:	str	x0, [sp, #24]
  405bf8:	str	xzr, [sp, #56]
  405bfc:	ldr	x0, [sp, #24]
  405c00:	cmp	x0, #0x0
  405c04:	b.eq	405c18 <ferror@plt+0x3058>  // b.none
  405c08:	ldr	x0, [sp, #24]
  405c0c:	ldrsb	w0, [x0]
  405c10:	cmp	w0, #0x0
  405c14:	b.ne	405c20 <ferror@plt+0x3060>  // b.any
  405c18:	mov	x0, #0x0                   	// #0
  405c1c:	b	405cac <ferror@plt+0x30ec>
  405c20:	add	x3, sp, #0x28
  405c24:	ldr	x2, [sp, #24]
  405c28:	adrp	x0, 40a000 <ferror@plt+0x7440>
  405c2c:	add	x1, x0, #0xba8
  405c30:	mov	x0, x3
  405c34:	bl	4025c0 <asprintf@plt>
  405c38:	cmp	w0, #0x0
  405c3c:	b.ge	405c48 <ferror@plt+0x3088>  // b.tcont
  405c40:	mov	x0, #0x0                   	// #0
  405c44:	b	405cac <ferror@plt+0x30ec>
  405c48:	ldr	x0, [sp, #40]
  405c4c:	bl	405a78 <ferror@plt+0x2eb8>
  405c50:	str	x0, [sp, #48]
  405c54:	ldr	x0, [sp, #48]
  405c58:	cmp	x0, #0x0
  405c5c:	b.eq	405ca0 <ferror@plt+0x30e0>  // b.none
  405c60:	add	x1, sp, #0x20
  405c64:	add	x0, sp, #0x24
  405c68:	mov	x3, x1
  405c6c:	mov	x2, x0
  405c70:	adrp	x0, 40a000 <ferror@plt+0x7440>
  405c74:	add	x1, x0, #0xbc0
  405c78:	ldr	x0, [sp, #48]
  405c7c:	bl	402a80 <__isoc99_sscanf@plt>
  405c80:	cmp	w0, #0x2
  405c84:	b.ne	405c98 <ferror@plt+0x30d8>  // b.any
  405c88:	ldr	w0, [sp, #36]
  405c8c:	ldr	w1, [sp, #32]
  405c90:	bl	402600 <gnu_dev_makedev@plt>
  405c94:	str	x0, [sp, #56]
  405c98:	ldr	x0, [sp, #48]
  405c9c:	bl	402910 <free@plt>
  405ca0:	ldr	x0, [sp, #40]
  405ca4:	bl	402910 <free@plt>
  405ca8:	ldr	x0, [sp, #56]
  405cac:	ldp	x29, x30, [sp], #64
  405cb0:	ret
  405cb4:	mov	x12, #0x10d0                	// #4304
  405cb8:	sub	sp, sp, x12
  405cbc:	stp	x29, x30, [sp]
  405cc0:	mov	x29, sp
  405cc4:	str	x19, [sp, #16]
  405cc8:	str	x0, [sp, #40]
  405ccc:	str	x1, [sp, #32]
  405cd0:	str	xzr, [sp, #4296]
  405cd4:	adrp	x0, 425000 <__progname@@GLIBC_2.17+0x7bf0>
  405cd8:	add	x0, x0, #0x7e8
  405cdc:	ldr	w0, [x0]
  405ce0:	cmp	w0, #0x0
  405ce4:	b.eq	405d34 <ferror@plt+0x3174>  // b.none
  405ce8:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  405cec:	add	x0, x0, #0x3f0
  405cf0:	ldr	x0, [x0]
  405cf4:	mov	x3, x0
  405cf8:	mov	x2, #0x10                  	// #16
  405cfc:	mov	x1, #0x1                   	// #1
  405d00:	adrp	x0, 40a000 <ferror@plt+0x7440>
  405d04:	add	x0, x0, #0xb58
  405d08:	bl	402980 <fwrite@plt>
  405d0c:	ldr	x0, [sp, #32]
  405d10:	bl	402840 <gnu_dev_major@plt>
  405d14:	mov	w19, w0
  405d18:	ldr	x0, [sp, #32]
  405d1c:	bl	4029c0 <gnu_dev_minor@plt>
  405d20:	mov	w2, w0
  405d24:	mov	w1, w19
  405d28:	adrp	x0, 40a000 <ferror@plt+0x7440>
  405d2c:	add	x0, x0, #0xbc8
  405d30:	bl	40599c <ferror@plt+0x2ddc>
  405d34:	ldr	x0, [sp, #32]
  405d38:	bl	402840 <gnu_dev_major@plt>
  405d3c:	mov	w19, w0
  405d40:	ldr	x0, [sp, #32]
  405d44:	bl	4029c0 <gnu_dev_minor@plt>
  405d48:	add	x5, sp, #0xb8
  405d4c:	mov	w4, w0
  405d50:	mov	w3, w19
  405d54:	adrp	x0, 40a000 <ferror@plt+0x7440>
  405d58:	add	x2, x0, #0xbe0
  405d5c:	mov	x1, #0x1000                	// #4096
  405d60:	mov	x0, x5
  405d64:	bl	4025e0 <snprintf@plt>
  405d68:	str	w0, [sp, #4292]
  405d6c:	ldr	w0, [sp, #4292]
  405d70:	cmp	w0, #0x0
  405d74:	b.le	405da0 <ferror@plt+0x31e0>
  405d78:	ldr	w0, [sp, #4292]
  405d7c:	cmp	w0, #0xfff
  405d80:	b.hi	405da0 <ferror@plt+0x31e0>  // b.pmore
  405d84:	add	x0, sp, #0xb8
  405d88:	mov	x1, #0x0                   	// #0
  405d8c:	bl	402a70 <realpath@plt>
  405d90:	str	x0, [sp, #4296]
  405d94:	ldr	x0, [sp, #4296]
  405d98:	cmp	x0, #0x0
  405d9c:	b.ne	405ec0 <ferror@plt+0x3300>  // b.any
  405da0:	ldr	x0, [sp, #40]
  405da4:	bl	4029e0 <dirfd@plt>
  405da8:	str	w0, [sp, #4288]
  405dac:	ldr	x0, [sp, #40]
  405db0:	bl	4028c0 <rewinddir@plt>
  405db4:	b	405ea4 <ferror@plt+0x32e4>
  405db8:	ldr	x0, [sp, #4280]
  405dbc:	ldrb	w0, [x0, #18]
  405dc0:	cmp	w0, #0x0
  405dc4:	b.eq	405dd8 <ferror@plt+0x3218>  // b.none
  405dc8:	ldr	x0, [sp, #4280]
  405dcc:	ldrb	w0, [x0, #18]
  405dd0:	cmp	w0, #0x2
  405dd4:	b.ne	405e80 <ferror@plt+0x32c0>  // b.any
  405dd8:	ldr	x0, [sp, #4280]
  405ddc:	add	x0, x0, #0x13
  405de0:	add	x1, sp, #0x38
  405de4:	mov	w3, #0x0                   	// #0
  405de8:	mov	x2, x1
  405dec:	mov	x1, x0
  405df0:	ldr	w0, [sp, #4288]
  405df4:	bl	40a358 <ferror@plt+0x7798>
  405df8:	cmp	w0, #0x0
  405dfc:	b.lt	405e88 <ferror@plt+0x32c8>  // b.tstop
  405e00:	ldr	w0, [sp, #72]
  405e04:	and	w0, w0, #0xf000
  405e08:	cmp	w0, #0x2, lsl #12
  405e0c:	b.ne	405e90 <ferror@plt+0x32d0>  // b.any
  405e10:	ldr	x0, [sp, #88]
  405e14:	ldr	x1, [sp, #32]
  405e18:	cmp	x1, x0
  405e1c:	b.ne	405e98 <ferror@plt+0x32d8>  // b.any
  405e20:	ldr	x0, [sp, #4280]
  405e24:	add	x0, x0, #0x13
  405e28:	add	x4, sp, #0xb8
  405e2c:	mov	x3, x0
  405e30:	adrp	x0, 40a000 <ferror@plt+0x7440>
  405e34:	add	x2, x0, #0xbf0
  405e38:	mov	x1, #0x1000                	// #4096
  405e3c:	mov	x0, x4
  405e40:	bl	4025e0 <snprintf@plt>
  405e44:	str	w0, [sp, #4292]
  405e48:	ldr	w0, [sp, #4292]
  405e4c:	cmp	w0, #0x0
  405e50:	b.lt	405ea0 <ferror@plt+0x32e0>  // b.tstop
  405e54:	ldr	w0, [sp, #4292]
  405e58:	cmp	w0, #0xfff
  405e5c:	b.hi	405ea0 <ferror@plt+0x32e0>  // b.pmore
  405e60:	add	x0, sp, #0xb8
  405e64:	mov	x1, #0x0                   	// #0
  405e68:	bl	402a70 <realpath@plt>
  405e6c:	str	x0, [sp, #4296]
  405e70:	ldr	x0, [sp, #4296]
  405e74:	cmp	x0, #0x0
  405e78:	b.ne	405ec8 <ferror@plt+0x3308>  // b.any
  405e7c:	b	405ea4 <ferror@plt+0x32e4>
  405e80:	nop
  405e84:	b	405ea4 <ferror@plt+0x32e4>
  405e88:	nop
  405e8c:	b	405ea4 <ferror@plt+0x32e4>
  405e90:	nop
  405e94:	b	405ea4 <ferror@plt+0x32e4>
  405e98:	nop
  405e9c:	b	405ea4 <ferror@plt+0x32e4>
  405ea0:	nop
  405ea4:	ldr	x0, [sp, #40]
  405ea8:	bl	402790 <readdir@plt>
  405eac:	str	x0, [sp, #4280]
  405eb0:	ldr	x0, [sp, #4280]
  405eb4:	cmp	x0, #0x0
  405eb8:	b.ne	405db8 <ferror@plt+0x31f8>  // b.any
  405ebc:	b	405ecc <ferror@plt+0x330c>
  405ec0:	nop
  405ec4:	b	405ecc <ferror@plt+0x330c>
  405ec8:	nop
  405ecc:	ldr	x0, [sp, #4296]
  405ed0:	ldr	x19, [sp, #16]
  405ed4:	ldp	x29, x30, [sp]
  405ed8:	mov	x12, #0x10d0                	// #4304
  405edc:	add	sp, sp, x12
  405ee0:	ret
  405ee4:	stp	x29, x30, [sp, #-64]!
  405ee8:	mov	x29, sp
  405eec:	str	x0, [sp, #24]
  405ef0:	str	x1, [sp, #16]
  405ef4:	str	xzr, [sp, #56]
  405ef8:	adrp	x0, 425000 <__progname@@GLIBC_2.17+0x7bf0>
  405efc:	add	x0, x0, #0x7e8
  405f00:	ldr	w0, [x0]
  405f04:	cmp	w0, #0x0
  405f08:	b.eq	405f40 <ferror@plt+0x3380>  // b.none
  405f0c:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  405f10:	add	x0, x0, #0x3f0
  405f14:	ldr	x0, [x0]
  405f18:	mov	x3, x0
  405f1c:	mov	x2, #0x10                  	// #16
  405f20:	mov	x1, #0x1                   	// #1
  405f24:	adrp	x0, 40a000 <ferror@plt+0x7440>
  405f28:	add	x0, x0, #0xb58
  405f2c:	bl	402980 <fwrite@plt>
  405f30:	ldr	x1, [sp, #16]
  405f34:	adrp	x0, 40a000 <ferror@plt+0x7440>
  405f38:	add	x0, x0, #0xbf8
  405f3c:	bl	40599c <ferror@plt+0x2ddc>
  405f40:	ldr	x0, [sp, #24]
  405f44:	bl	405974 <ferror@plt+0x2db4>
  405f48:	cmp	w0, #0x0
  405f4c:	b.ne	405f8c <ferror@plt+0x33cc>  // b.any
  405f50:	ldr	x0, [sp, #24]
  405f54:	cmp	x0, #0x0
  405f58:	b.eq	405f84 <ferror@plt+0x33c4>  // b.none
  405f5c:	ldr	x0, [sp, #24]
  405f60:	ldr	x0, [x0, #8]
  405f64:	ldr	x1, [sp, #24]
  405f68:	cmp	x1, x0
  405f6c:	b.eq	405f84 <ferror@plt+0x33c4>  // b.none
  405f70:	ldr	x0, [sp, #24]
  405f74:	ldr	x0, [x0, #8]
  405f78:	str	x0, [sp, #48]
  405f7c:	ldr	x0, [sp, #48]
  405f80:	b	405f88 <ferror@plt+0x33c8>
  405f84:	mov	x0, #0x0                   	// #0
  405f88:	str	x0, [sp, #56]
  405f8c:	ldr	x0, [sp, #16]
  405f90:	bl	402490 <strlen@plt>
  405f94:	add	x1, x0, #0x81
  405f98:	add	x0, sp, #0x28
  405f9c:	mov	x2, x1
  405fa0:	mov	x1, #0x8                   	// #8
  405fa4:	bl	402760 <posix_memalign@plt>
  405fa8:	cmp	w0, #0x0
  405fac:	b.eq	405fb8 <ferror@plt+0x33f8>  // b.none
  405fb0:	mov	w0, #0xfffffff4            	// #-12
  405fb4:	b	406098 <ferror@plt+0x34d8>
  405fb8:	ldr	x1, [sp, #40]
  405fbc:	ldr	x0, [sp, #40]
  405fc0:	str	x1, [x0]
  405fc4:	ldr	x1, [sp, #40]
  405fc8:	ldr	x0, [sp, #40]
  405fcc:	str	x1, [x0, #8]
  405fd0:	ldr	x0, [sp, #40]
  405fd4:	mov	w1, #0x7f                  	// #127
  405fd8:	str	w1, [x0, #48]
  405fdc:	ldr	x0, [sp, #40]
  405fe0:	mov	w1, #0x15                  	// #21
  405fe4:	str	w1, [x0, #52]
  405fe8:	ldr	x0, [sp, #40]
  405fec:	mov	w1, #0x12                  	// #18
  405ff0:	str	w1, [x0, #56]
  405ff4:	ldr	x0, [sp, #40]
  405ff8:	str	wzr, [x0, #60]
  405ffc:	ldr	x0, [sp, #40]
  406000:	str	wzr, [x0, #64]
  406004:	ldr	x0, [sp, #40]
  406008:	ldr	x1, [sp, #24]
  40600c:	bl	405940 <ferror@plt+0x2d80>
  406010:	ldr	x1, [sp, #40]
  406014:	ldr	x0, [sp, #40]
  406018:	add	x1, x1, #0x80
  40601c:	str	x1, [x0, #16]
  406020:	ldr	x0, [sp, #40]
  406024:	ldr	x0, [x0, #16]
  406028:	ldr	x1, [sp, #16]
  40602c:	bl	4029d0 <strcpy@plt>
  406030:	ldr	x0, [sp, #40]
  406034:	str	xzr, [x0, #24]
  406038:	ldr	x0, [sp, #40]
  40603c:	str	wzr, [x0, #32]
  406040:	ldr	x0, [sp, #40]
  406044:	mov	w1, #0xffffffff            	// #-1
  406048:	str	w1, [x0, #36]
  40604c:	ldr	x0, [sp, #56]
  406050:	cmp	x0, #0x0
  406054:	b.eq	406068 <ferror@plt+0x34a8>  // b.none
  406058:	ldr	x0, [sp, #56]
  40605c:	ldr	w0, [x0, #40]
  406060:	add	w0, w0, #0x1
  406064:	b	40606c <ferror@plt+0x34ac>
  406068:	mov	w0, #0x0                   	// #0
  40606c:	ldr	x1, [sp, #40]
  406070:	str	w0, [x1, #40]
  406074:	ldr	x0, [sp, #40]
  406078:	mov	w1, #0xffffffff            	// #-1
  40607c:	str	w1, [x0, #44]
  406080:	ldr	x0, [sp, #40]
  406084:	add	x0, x0, #0x44
  406088:	mov	x2, #0x3c                  	// #60
  40608c:	mov	w1, #0x0                   	// #0
  406090:	bl	402720 <memset@plt>
  406094:	mov	w0, #0x0                   	// #0
  406098:	ldp	x29, x30, [sp], #64
  40609c:	ret
  4060a0:	stp	x29, x30, [sp, #-112]!
  4060a4:	mov	x29, sp
  4060a8:	str	x0, [sp, #24]
  4060ac:	str	xzr, [sp, #104]
  4060b0:	str	xzr, [sp, #88]
  4060b4:	mov	w0, #0x1                   	// #1
  4060b8:	str	w0, [sp, #100]
  4060bc:	adrp	x0, 425000 <__progname@@GLIBC_2.17+0x7bf0>
  4060c0:	add	x0, x0, #0x7e8
  4060c4:	ldr	w0, [x0]
  4060c8:	cmp	w0, #0x0
  4060cc:	b.eq	406100 <ferror@plt+0x3540>  // b.none
  4060d0:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  4060d4:	add	x0, x0, #0x3f0
  4060d8:	ldr	x0, [x0]
  4060dc:	mov	x3, x0
  4060e0:	mov	x2, #0x10                  	// #16
  4060e4:	mov	x1, #0x1                   	// #1
  4060e8:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4060ec:	add	x0, x0, #0xb58
  4060f0:	bl	402980 <fwrite@plt>
  4060f4:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4060f8:	add	x0, x0, #0xc08
  4060fc:	bl	40599c <ferror@plt+0x2ddc>
  406100:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406104:	add	x1, x0, #0xb80
  406108:	adrp	x0, 40a000 <ferror@plt+0x7440>
  40610c:	add	x0, x0, #0xc18
  406110:	bl	402660 <fopen@plt>
  406114:	str	x0, [sp, #88]
  406118:	ldr	x0, [sp, #88]
  40611c:	cmp	x0, #0x0
  406120:	b.ne	406130 <ferror@plt+0x3570>  // b.any
  406124:	mov	w0, #0x2                   	// #2
  406128:	str	w0, [sp, #100]
  40612c:	b	406238 <ferror@plt+0x3678>
  406130:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406134:	add	x0, x0, #0xc28
  406138:	bl	402580 <opendir@plt>
  40613c:	str	x0, [sp, #104]
  406140:	ldr	x0, [sp, #104]
  406144:	cmp	x0, #0x0
  406148:	b.eq	40622c <ferror@plt+0x366c>  // b.none
  40614c:	b	4061d8 <ferror@plt+0x3618>
  406150:	ldr	w0, [sp, #84]
  406154:	cmp	w0, #0x3
  406158:	b.eq	406160 <ferror@plt+0x35a0>  // b.none
  40615c:	b	4061d8 <ferror@plt+0x3618>
  406160:	add	x0, sp, #0x28
  406164:	mov	w1, #0x45                  	// #69
  406168:	bl	402970 <strchr@plt>
  40616c:	cmp	x0, #0x0
  406170:	b.ne	406178 <ferror@plt+0x35b8>  // b.any
  406174:	b	4061d8 <ferror@plt+0x3618>
  406178:	ldr	w0, [sp, #36]
  40617c:	mov	w2, w0
  406180:	ldr	w0, [sp, #32]
  406184:	mov	w1, w0
  406188:	mov	w0, w2
  40618c:	bl	402600 <gnu_dev_makedev@plt>
  406190:	str	x0, [sp, #72]
  406194:	ldr	x1, [sp, #72]
  406198:	ldr	x0, [sp, #104]
  40619c:	bl	405cb4 <ferror@plt+0x30f4>
  4061a0:	str	x0, [sp, #64]
  4061a4:	ldr	x0, [sp, #64]
  4061a8:	cmp	x0, #0x0
  4061ac:	b.ne	4061b4 <ferror@plt+0x35f4>  // b.any
  4061b0:	b	4061d8 <ferror@plt+0x3618>
  4061b4:	ldr	x1, [sp, #64]
  4061b8:	ldr	x0, [sp, #24]
  4061bc:	bl	405ee4 <ferror@plt+0x3324>
  4061c0:	str	w0, [sp, #100]
  4061c4:	ldr	x0, [sp, #64]
  4061c8:	bl	402910 <free@plt>
  4061cc:	ldr	w0, [sp, #100]
  4061d0:	cmp	w0, #0x0
  4061d4:	b.lt	406234 <ferror@plt+0x3674>  // b.tstop
  4061d8:	add	x2, sp, #0x20
  4061dc:	add	x1, sp, #0x24
  4061e0:	add	x0, sp, #0x28
  4061e4:	mov	x4, x2
  4061e8:	mov	x3, x1
  4061ec:	mov	x2, x0
  4061f0:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4061f4:	add	x1, x0, #0xc30
  4061f8:	ldr	x0, [sp, #88]
  4061fc:	bl	4026b0 <__isoc99_fscanf@plt>
  406200:	str	w0, [sp, #84]
  406204:	ldr	w0, [sp, #84]
  406208:	cmp	w0, #0x0
  40620c:	b.gt	406150 <ferror@plt+0x3590>
  406210:	ldr	x0, [sp, #24]
  406214:	bl	405974 <ferror@plt+0x2db4>
  406218:	cmp	w0, #0x0
  40621c:	cset	w0, ne  // ne = any
  406220:	and	w0, w0, #0xff
  406224:	str	w0, [sp, #100]
  406228:	b	406238 <ferror@plt+0x3678>
  40622c:	nop
  406230:	b	406238 <ferror@plt+0x3678>
  406234:	nop
  406238:	ldr	x0, [sp, #104]
  40623c:	cmp	x0, #0x0
  406240:	b.eq	40624c <ferror@plt+0x368c>  // b.none
  406244:	ldr	x0, [sp, #104]
  406248:	bl	4027b0 <closedir@plt>
  40624c:	ldr	x0, [sp, #88]
  406250:	cmp	x0, #0x0
  406254:	b.eq	406260 <ferror@plt+0x36a0>  // b.none
  406258:	ldr	x0, [sp, #88]
  40625c:	bl	402640 <fclose@plt>
  406260:	adrp	x0, 425000 <__progname@@GLIBC_2.17+0x7bf0>
  406264:	add	x0, x0, #0x7e8
  406268:	ldr	w0, [x0]
  40626c:	cmp	w0, #0x0
  406270:	b.eq	4062a8 <ferror@plt+0x36e8>  // b.none
  406274:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  406278:	add	x0, x0, #0x3f0
  40627c:	ldr	x0, [x0]
  406280:	mov	x3, x0
  406284:	mov	x2, #0x10                  	// #16
  406288:	mov	x1, #0x1                   	// #1
  40628c:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406290:	add	x0, x0, #0xb58
  406294:	bl	402980 <fwrite@plt>
  406298:	ldr	w1, [sp, #100]
  40629c:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4062a0:	add	x0, x0, #0xc48
  4062a4:	bl	40599c <ferror@plt+0x2ddc>
  4062a8:	ldr	w0, [sp, #100]
  4062ac:	ldp	x29, x30, [sp], #112
  4062b0:	ret
  4062b4:	stp	x29, x30, [sp, #-96]!
  4062b8:	mov	x29, sp
  4062bc:	str	x0, [sp, #24]
  4062c0:	str	xzr, [sp, #64]
  4062c4:	str	xzr, [sp, #88]
  4062c8:	mov	w0, #0x1                   	// #1
  4062cc:	str	w0, [sp, #84]
  4062d0:	adrp	x0, 425000 <__progname@@GLIBC_2.17+0x7bf0>
  4062d4:	add	x0, x0, #0x7e8
  4062d8:	ldr	w0, [x0]
  4062dc:	cmp	w0, #0x0
  4062e0:	b.eq	406314 <ferror@plt+0x3754>  // b.none
  4062e4:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  4062e8:	add	x0, x0, #0x3f0
  4062ec:	ldr	x0, [x0]
  4062f0:	mov	x3, x0
  4062f4:	mov	x2, #0x10                  	// #16
  4062f8:	mov	x1, #0x1                   	// #1
  4062fc:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406300:	add	x0, x0, #0xb58
  406304:	bl	402980 <fwrite@plt>
  406308:	adrp	x0, 40a000 <ferror@plt+0x7440>
  40630c:	add	x0, x0, #0xc58
  406310:	bl	40599c <ferror@plt+0x2ddc>
  406314:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406318:	add	x0, x0, #0xc68
  40631c:	bl	405b74 <ferror@plt+0x2fb4>
  406320:	str	x0, [sp, #64]
  406324:	ldr	x0, [sp, #64]
  406328:	cmp	x0, #0x0
  40632c:	b.ne	40633c <ferror@plt+0x377c>  // b.any
  406330:	mov	w0, #0x2                   	// #2
  406334:	str	w0, [sp, #84]
  406338:	b	406460 <ferror@plt+0x38a0>
  40633c:	ldr	x0, [sp, #64]
  406340:	str	x0, [sp, #32]
  406344:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406348:	add	x0, x0, #0xc28
  40634c:	bl	402580 <opendir@plt>
  406350:	str	x0, [sp, #88]
  406354:	ldr	x0, [sp, #88]
  406358:	cmp	x0, #0x0
  40635c:	b.eq	406454 <ferror@plt+0x3894>  // b.none
  406360:	b	406414 <ferror@plt+0x3854>
  406364:	ldr	x0, [sp, #56]
  406368:	ldrsb	w0, [x0]
  40636c:	cmp	w0, #0x0
  406370:	b.ne	406378 <ferror@plt+0x37b8>  // b.any
  406374:	b	406414 <ferror@plt+0x3854>
  406378:	ldr	x0, [sp, #56]
  40637c:	bl	405bec <ferror@plt+0x302c>
  406380:	str	x0, [sp, #72]
  406384:	mov	w1, #0x0                   	// #0
  406388:	mov	w0, #0x4                   	// #4
  40638c:	bl	402600 <gnu_dev_makedev@plt>
  406390:	mov	x1, x0
  406394:	ldr	x0, [sp, #72]
  406398:	cmp	x0, x1
  40639c:	b.ne	4063d0 <ferror@plt+0x3810>  // b.any
  4063a0:	ldr	x0, [sp, #56]
  4063a4:	bl	405b74 <ferror@plt+0x2fb4>
  4063a8:	str	x0, [sp, #48]
  4063ac:	ldr	x0, [sp, #48]
  4063b0:	cmp	x0, #0x0
  4063b4:	b.ne	4063bc <ferror@plt+0x37fc>  // b.any
  4063b8:	b	406414 <ferror@plt+0x3854>
  4063bc:	ldr	x0, [sp, #48]
  4063c0:	bl	405bec <ferror@plt+0x302c>
  4063c4:	str	x0, [sp, #72]
  4063c8:	ldr	x0, [sp, #48]
  4063cc:	bl	402910 <free@plt>
  4063d0:	ldr	x1, [sp, #72]
  4063d4:	ldr	x0, [sp, #88]
  4063d8:	bl	405cb4 <ferror@plt+0x30f4>
  4063dc:	str	x0, [sp, #40]
  4063e0:	ldr	x0, [sp, #40]
  4063e4:	cmp	x0, #0x0
  4063e8:	b.ne	4063f0 <ferror@plt+0x3830>  // b.any
  4063ec:	b	406414 <ferror@plt+0x3854>
  4063f0:	ldr	x1, [sp, #40]
  4063f4:	ldr	x0, [sp, #24]
  4063f8:	bl	405ee4 <ferror@plt+0x3324>
  4063fc:	str	w0, [sp, #84]
  406400:	ldr	x0, [sp, #40]
  406404:	bl	402910 <free@plt>
  406408:	ldr	w0, [sp, #84]
  40640c:	cmp	w0, #0x0
  406410:	b.lt	40645c <ferror@plt+0x389c>  // b.tstop
  406414:	add	x2, sp, #0x20
  406418:	adrp	x0, 40a000 <ferror@plt+0x7440>
  40641c:	add	x1, x0, #0xc70
  406420:	mov	x0, x2
  406424:	bl	402870 <strsep@plt>
  406428:	str	x0, [sp, #56]
  40642c:	ldr	x0, [sp, #56]
  406430:	cmp	x0, #0x0
  406434:	b.ne	406364 <ferror@plt+0x37a4>  // b.any
  406438:	ldr	x0, [sp, #24]
  40643c:	bl	405974 <ferror@plt+0x2db4>
  406440:	cmp	w0, #0x0
  406444:	cset	w0, ne  // ne = any
  406448:	and	w0, w0, #0xff
  40644c:	str	w0, [sp, #84]
  406450:	b	406460 <ferror@plt+0x38a0>
  406454:	nop
  406458:	b	406460 <ferror@plt+0x38a0>
  40645c:	nop
  406460:	ldr	x0, [sp, #64]
  406464:	bl	402910 <free@plt>
  406468:	ldr	x0, [sp, #88]
  40646c:	cmp	x0, #0x0
  406470:	b.eq	40647c <ferror@plt+0x38bc>  // b.none
  406474:	ldr	x0, [sp, #88]
  406478:	bl	4027b0 <closedir@plt>
  40647c:	adrp	x0, 425000 <__progname@@GLIBC_2.17+0x7bf0>
  406480:	add	x0, x0, #0x7e8
  406484:	ldr	w0, [x0]
  406488:	cmp	w0, #0x0
  40648c:	b.eq	4064c4 <ferror@plt+0x3904>  // b.none
  406490:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  406494:	add	x0, x0, #0x3f0
  406498:	ldr	x0, [x0]
  40649c:	mov	x3, x0
  4064a0:	mov	x2, #0x10                  	// #16
  4064a4:	mov	x1, #0x1                   	// #1
  4064a8:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4064ac:	add	x0, x0, #0xb58
  4064b0:	bl	402980 <fwrite@plt>
  4064b4:	ldr	w1, [sp, #84]
  4064b8:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4064bc:	add	x0, x0, #0xc78
  4064c0:	bl	40599c <ferror@plt+0x2ddc>
  4064c4:	ldr	w0, [sp, #84]
  4064c8:	ldp	x29, x30, [sp], #96
  4064cc:	ret
  4064d0:	stp	x29, x30, [sp, #-112]!
  4064d4:	mov	x29, sp
  4064d8:	str	x0, [sp, #24]
  4064dc:	str	xzr, [sp, #96]
  4064e0:	mov	w0, #0x1                   	// #1
  4064e4:	str	w0, [sp, #92]
  4064e8:	adrp	x0, 425000 <__progname@@GLIBC_2.17+0x7bf0>
  4064ec:	add	x0, x0, #0x7e8
  4064f0:	ldr	w0, [x0]
  4064f4:	cmp	w0, #0x0
  4064f8:	b.eq	40652c <ferror@plt+0x396c>  // b.none
  4064fc:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  406500:	add	x0, x0, #0x3f0
  406504:	ldr	x0, [x0]
  406508:	mov	x3, x0
  40650c:	mov	x2, #0x10                  	// #16
  406510:	mov	x1, #0x1                   	// #1
  406514:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406518:	add	x0, x0, #0xb58
  40651c:	bl	402980 <fwrite@plt>
  406520:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406524:	add	x0, x0, #0xc88
  406528:	bl	40599c <ferror@plt+0x2ddc>
  40652c:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406530:	add	x0, x0, #0xca0
  406534:	bl	405a78 <ferror@plt+0x2eb8>
  406538:	str	x0, [sp, #80]
  40653c:	ldr	x0, [sp, #80]
  406540:	cmp	x0, #0x0
  406544:	b.ne	406554 <ferror@plt+0x3994>  // b.any
  406548:	mov	w0, #0x2                   	// #2
  40654c:	str	w0, [sp, #92]
  406550:	b	406740 <ferror@plt+0x3b80>
  406554:	ldr	x0, [sp, #80]
  406558:	str	x0, [sp, #48]
  40655c:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406560:	add	x0, x0, #0xc28
  406564:	bl	402580 <opendir@plt>
  406568:	str	x0, [sp, #96]
  40656c:	ldr	x0, [sp, #96]
  406570:	cmp	x0, #0x0
  406574:	b.eq	406734 <ferror@plt+0x3b74>  // b.none
  406578:	b	4066f4 <ferror@plt+0x3b34>
  40657c:	ldr	x0, [sp, #104]
  406580:	ldrsb	w0, [x0]
  406584:	cmp	w0, #0x63
  406588:	b.ne	4066d8 <ferror@plt+0x3b18>  // b.any
  40658c:	mov	x2, #0x8                   	// #8
  406590:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406594:	add	x1, x0, #0xcb0
  406598:	ldr	x0, [sp, #104]
  40659c:	bl	4026e0 <strncmp@plt>
  4065a0:	cmp	w0, #0x0
  4065a4:	b.ne	4066e0 <ferror@plt+0x3b20>  // b.any
  4065a8:	ldr	x0, [sp, #104]
  4065ac:	add	x0, x0, #0x8
  4065b0:	str	x0, [sp, #104]
  4065b4:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4065b8:	add	x1, x0, #0xcc0
  4065bc:	ldr	x0, [sp, #104]
  4065c0:	bl	402890 <strcmp@plt>
  4065c4:	cmp	w0, #0x0
  4065c8:	b.ne	4065d8 <ferror@plt+0x3a18>  // b.any
  4065cc:	ldr	x0, [sp, #104]
  4065d0:	add	x0, x0, #0x4
  4065d4:	str	x0, [sp, #104]
  4065d8:	mov	w1, #0x2c                  	// #44
  4065dc:	ldr	x0, [sp, #104]
  4065e0:	bl	402970 <strchr@plt>
  4065e4:	str	x0, [sp, #72]
  4065e8:	ldr	x0, [sp, #72]
  4065ec:	cmp	x0, #0x0
  4065f0:	b.eq	4065fc <ferror@plt+0x3a3c>  // b.none
  4065f4:	ldr	x0, [sp, #72]
  4065f8:	strb	wzr, [x0]
  4065fc:	add	x3, sp, #0x20
  406600:	ldr	x2, [sp, #104]
  406604:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406608:	add	x1, x0, #0xbf0
  40660c:	mov	x0, x3
  406610:	bl	4025c0 <asprintf@plt>
  406614:	cmp	w0, #0x0
  406618:	b.lt	4066e8 <ferror@plt+0x3b28>  // b.tstop
  40661c:	ldr	x0, [sp, #32]
  406620:	mov	w1, #0x902                 	// #2306
  406624:	movk	w1, #0x8, lsl #16
  406628:	bl	402690 <open@plt>
  40662c:	str	w0, [sp, #68]
  406630:	ldr	w0, [sp, #68]
  406634:	cmp	w0, #0x0
  406638:	b.ge	406648 <ferror@plt+0x3a88>  // b.tcont
  40663c:	ldr	x0, [sp, #32]
  406640:	bl	402910 <free@plt>
  406644:	b	4066f4 <ferror@plt+0x3b34>
  406648:	ldr	x0, [sp, #32]
  40664c:	bl	402910 <free@plt>
  406650:	add	x0, sp, #0x2c
  406654:	mov	x2, x0
  406658:	mov	x1, #0x5432                	// #21554
  40665c:	movk	x1, #0x8004, lsl #16
  406660:	ldr	w0, [sp, #68]
  406664:	bl	402b90 <ioctl@plt>
  406668:	cmp	w0, #0x0
  40666c:	b.ge	40667c <ferror@plt+0x3abc>  // b.tcont
  406670:	ldr	w0, [sp, #68]
  406674:	bl	4027c0 <close@plt>
  406678:	b	4066f4 <ferror@plt+0x3b34>
  40667c:	ldr	w0, [sp, #44]
  406680:	mov	w0, w0
  406684:	str	x0, [sp, #56]
  406688:	ldr	w0, [sp, #68]
  40668c:	bl	4027c0 <close@plt>
  406690:	ldr	x1, [sp, #56]
  406694:	ldr	x0, [sp, #96]
  406698:	bl	405cb4 <ferror@plt+0x30f4>
  40669c:	str	x0, [sp, #32]
  4066a0:	ldr	x0, [sp, #32]
  4066a4:	cmp	x0, #0x0
  4066a8:	b.eq	4066f0 <ferror@plt+0x3b30>  // b.none
  4066ac:	ldr	x0, [sp, #32]
  4066b0:	mov	x1, x0
  4066b4:	ldr	x0, [sp, #24]
  4066b8:	bl	405ee4 <ferror@plt+0x3324>
  4066bc:	str	w0, [sp, #92]
  4066c0:	ldr	x0, [sp, #32]
  4066c4:	bl	402910 <free@plt>
  4066c8:	ldr	w0, [sp, #92]
  4066cc:	cmp	w0, #0x0
  4066d0:	b.lt	40673c <ferror@plt+0x3b7c>  // b.tstop
  4066d4:	b	4066f4 <ferror@plt+0x3b34>
  4066d8:	nop
  4066dc:	b	4066f4 <ferror@plt+0x3b34>
  4066e0:	nop
  4066e4:	b	4066f4 <ferror@plt+0x3b34>
  4066e8:	nop
  4066ec:	b	4066f4 <ferror@plt+0x3b34>
  4066f0:	nop
  4066f4:	add	x2, sp, #0x30
  4066f8:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4066fc:	add	x1, x0, #0xc70
  406700:	mov	x0, x2
  406704:	bl	402870 <strsep@plt>
  406708:	str	x0, [sp, #104]
  40670c:	ldr	x0, [sp, #104]
  406710:	cmp	x0, #0x0
  406714:	b.ne	40657c <ferror@plt+0x39bc>  // b.any
  406718:	ldr	x0, [sp, #24]
  40671c:	bl	405974 <ferror@plt+0x2db4>
  406720:	cmp	w0, #0x0
  406724:	cset	w0, ne  // ne = any
  406728:	and	w0, w0, #0xff
  40672c:	str	w0, [sp, #92]
  406730:	b	406740 <ferror@plt+0x3b80>
  406734:	nop
  406738:	b	406740 <ferror@plt+0x3b80>
  40673c:	nop
  406740:	ldr	x0, [sp, #96]
  406744:	cmp	x0, #0x0
  406748:	b.eq	406754 <ferror@plt+0x3b94>  // b.none
  40674c:	ldr	x0, [sp, #96]
  406750:	bl	4027b0 <closedir@plt>
  406754:	ldr	x0, [sp, #80]
  406758:	bl	402910 <free@plt>
  40675c:	adrp	x0, 425000 <__progname@@GLIBC_2.17+0x7bf0>
  406760:	add	x0, x0, #0x7e8
  406764:	ldr	w0, [x0]
  406768:	cmp	w0, #0x0
  40676c:	b.eq	4067a4 <ferror@plt+0x3be4>  // b.none
  406770:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  406774:	add	x0, x0, #0x3f0
  406778:	ldr	x0, [x0]
  40677c:	mov	x3, x0
  406780:	mov	x2, #0x10                  	// #16
  406784:	mov	x1, #0x1                   	// #1
  406788:	adrp	x0, 40a000 <ferror@plt+0x7440>
  40678c:	add	x0, x0, #0xb58
  406790:	bl	402980 <fwrite@plt>
  406794:	ldr	w1, [sp, #92]
  406798:	adrp	x0, 40a000 <ferror@plt+0x7440>
  40679c:	add	x0, x0, #0xcc8
  4067a0:	bl	40599c <ferror@plt+0x2ddc>
  4067a4:	ldr	w0, [sp, #92]
  4067a8:	ldp	x29, x30, [sp], #112
  4067ac:	ret
  4067b0:	stp	x29, x30, [sp, #-112]!
  4067b4:	mov	x29, sp
  4067b8:	str	x0, [sp, #40]
  4067bc:	str	w1, [sp, #36]
  4067c0:	str	x2, [sp, #24]
  4067c4:	mov	w0, #0x1                   	// #1
  4067c8:	str	w0, [sp, #100]
  4067cc:	mov	w0, #0xffffffff            	// #-1
  4067d0:	str	w0, [sp, #96]
  4067d4:	str	xzr, [sp, #88]
  4067d8:	adrp	x0, 425000 <__progname@@GLIBC_2.17+0x7bf0>
  4067dc:	add	x0, x0, #0x7e8
  4067e0:	ldr	w0, [x0]
  4067e4:	cmp	w0, #0x0
  4067e8:	b.eq	40681c <ferror@plt+0x3c5c>  // b.none
  4067ec:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  4067f0:	add	x0, x0, #0x3f0
  4067f4:	ldr	x0, [x0]
  4067f8:	mov	x3, x0
  4067fc:	mov	x2, #0x10                  	// #16
  406800:	mov	x1, #0x1                   	// #1
  406804:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406808:	add	x0, x0, #0xb58
  40680c:	bl	402980 <fwrite@plt>
  406810:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406814:	add	x0, x0, #0xce0
  406818:	bl	40599c <ferror@plt+0x2ddc>
  40681c:	ldr	x0, [sp, #24]
  406820:	cmp	x0, #0x0
  406824:	b.eq	406838 <ferror@plt+0x3c78>  // b.none
  406828:	ldr	x0, [sp, #24]
  40682c:	ldrsb	w0, [x0]
  406830:	cmp	w0, #0x0
  406834:	b.ne	406848 <ferror@plt+0x3c88>  // b.any
  406838:	ldr	w0, [sp, #36]
  40683c:	bl	4024d0 <dup@plt>
  406840:	str	w0, [sp, #96]
  406844:	b	40685c <ferror@plt+0x3c9c>
  406848:	mov	w1, #0x902                 	// #2306
  40684c:	movk	w1, #0x8, lsl #16
  406850:	ldr	x0, [sp, #24]
  406854:	bl	402690 <open@plt>
  406858:	str	w0, [sp, #96]
  40685c:	ldr	w0, [sp, #96]
  406860:	cmp	w0, #0x0
  406864:	b.lt	4069f4 <ferror@plt+0x3e34>  // b.tstop
  406868:	add	x0, sp, #0x3c
  40686c:	mov	x2, x0
  406870:	mov	x1, #0x5432                	// #21554
  406874:	movk	x1, #0x8004, lsl #16
  406878:	ldr	w0, [sp, #96]
  40687c:	bl	402b90 <ioctl@plt>
  406880:	cmp	w0, #0x0
  406884:	b.lt	4069fc <ferror@plt+0x3e3c>  // b.tstop
  406888:	ldr	w0, [sp, #60]
  40688c:	mov	w0, w0
  406890:	str	x0, [sp, #80]
  406894:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406898:	add	x0, x0, #0xc28
  40689c:	bl	402580 <opendir@plt>
  4068a0:	str	x0, [sp, #88]
  4068a4:	ldr	x0, [sp, #88]
  4068a8:	cmp	x0, #0x0
  4068ac:	b.eq	406a04 <ferror@plt+0x3e44>  // b.none
  4068b0:	ldr	x1, [sp, #80]
  4068b4:	ldr	x0, [sp, #88]
  4068b8:	bl	405cb4 <ferror@plt+0x30f4>
  4068bc:	str	x0, [sp, #104]
  4068c0:	ldr	x0, [sp, #88]
  4068c4:	bl	4027b0 <closedir@plt>
  4068c8:	ldr	x0, [sp, #104]
  4068cc:	cmp	x0, #0x0
  4068d0:	b.ne	406940 <ferror@plt+0x3d80>  // b.any
  4068d4:	ldr	x0, [sp, #24]
  4068d8:	cmp	x0, #0x0
  4068dc:	b.eq	4068f0 <ferror@plt+0x3d30>  // b.none
  4068e0:	ldr	x0, [sp, #24]
  4068e4:	ldrsb	w0, [x0]
  4068e8:	cmp	w0, #0x0
  4068ec:	b.ne	4068fc <ferror@plt+0x3d3c>  // b.any
  4068f0:	ldr	w0, [sp, #36]
  4068f4:	bl	402550 <ttyname@plt>
  4068f8:	b	406900 <ferror@plt+0x3d40>
  4068fc:	ldr	x0, [sp, #24]
  406900:	str	x0, [sp, #104]
  406904:	ldr	x0, [sp, #104]
  406908:	cmp	x0, #0x0
  40690c:	b.ne	40691c <ferror@plt+0x3d5c>  // b.any
  406910:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406914:	add	x0, x0, #0xcf0
  406918:	str	x0, [sp, #104]
  40691c:	ldr	x0, [sp, #104]
  406920:	bl	4027a0 <strdup@plt>
  406924:	str	x0, [sp, #104]
  406928:	ldr	x0, [sp, #104]
  40692c:	cmp	x0, #0x0
  406930:	b.ne	406940 <ferror@plt+0x3d80>  // b.any
  406934:	mov	w0, #0xfffffff4            	// #-12
  406938:	str	w0, [sp, #100]
  40693c:	b	406a18 <ferror@plt+0x3e58>
  406940:	ldr	x1, [sp, #104]
  406944:	ldr	x0, [sp, #40]
  406948:	bl	405ee4 <ferror@plt+0x3324>
  40694c:	str	w0, [sp, #100]
  406950:	ldr	x0, [sp, #104]
  406954:	bl	402910 <free@plt>
  406958:	ldr	w0, [sp, #100]
  40695c:	cmp	w0, #0x0
  406960:	b.lt	406a0c <ferror@plt+0x3e4c>  // b.tstop
  406964:	ldr	x0, [sp, #40]
  406968:	bl	405974 <ferror@plt+0x2db4>
  40696c:	cmp	w0, #0x0
  406970:	b.eq	406980 <ferror@plt+0x3dc0>  // b.none
  406974:	mov	w0, #0x1                   	// #1
  406978:	str	w0, [sp, #100]
  40697c:	b	406a18 <ferror@plt+0x3e58>
  406980:	ldr	x0, [sp, #40]
  406984:	cmp	x0, #0x0
  406988:	b.eq	4069b4 <ferror@plt+0x3df4>  // b.none
  40698c:	ldr	x0, [sp, #40]
  406990:	ldr	x0, [x0, #8]
  406994:	ldr	x1, [sp, #40]
  406998:	cmp	x1, x0
  40699c:	b.eq	4069b4 <ferror@plt+0x3df4>  // b.none
  4069a0:	ldr	x0, [sp, #40]
  4069a4:	ldr	x0, [x0, #8]
  4069a8:	str	x0, [sp, #72]
  4069ac:	ldr	x0, [sp, #72]
  4069b0:	b	4069b8 <ferror@plt+0x3df8>
  4069b4:	mov	x0, #0x0                   	// #0
  4069b8:	str	x0, [sp, #64]
  4069bc:	ldr	x0, [sp, #64]
  4069c0:	cmp	x0, #0x0
  4069c4:	b.eq	406a14 <ferror@plt+0x3e54>  // b.none
  4069c8:	ldr	x0, [sp, #24]
  4069cc:	cmp	x0, #0x0
  4069d0:	b.eq	4069e4 <ferror@plt+0x3e24>  // b.none
  4069d4:	ldr	x0, [sp, #24]
  4069d8:	ldrsb	w0, [x0]
  4069dc:	cmp	w0, #0x0
  4069e0:	b.ne	406a14 <ferror@plt+0x3e54>  // b.any
  4069e4:	ldr	x0, [sp, #64]
  4069e8:	ldr	w1, [sp, #36]
  4069ec:	str	w1, [x0, #36]
  4069f0:	b	406a18 <ferror@plt+0x3e58>
  4069f4:	nop
  4069f8:	b	406a18 <ferror@plt+0x3e58>
  4069fc:	nop
  406a00:	b	406a18 <ferror@plt+0x3e58>
  406a04:	nop
  406a08:	b	406a18 <ferror@plt+0x3e58>
  406a0c:	nop
  406a10:	b	406a18 <ferror@plt+0x3e58>
  406a14:	nop
  406a18:	ldr	w0, [sp, #96]
  406a1c:	cmp	w0, #0x0
  406a20:	b.lt	406a2c <ferror@plt+0x3e6c>  // b.tstop
  406a24:	ldr	w0, [sp, #96]
  406a28:	bl	4027c0 <close@plt>
  406a2c:	adrp	x0, 425000 <__progname@@GLIBC_2.17+0x7bf0>
  406a30:	add	x0, x0, #0x7e8
  406a34:	ldr	w0, [x0]
  406a38:	cmp	w0, #0x0
  406a3c:	b.eq	406a74 <ferror@plt+0x3eb4>  // b.none
  406a40:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  406a44:	add	x0, x0, #0x3f0
  406a48:	ldr	x0, [x0]
  406a4c:	mov	x3, x0
  406a50:	mov	x2, #0x10                  	// #16
  406a54:	mov	x1, #0x1                   	// #1
  406a58:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406a5c:	add	x0, x0, #0xb58
  406a60:	bl	402980 <fwrite@plt>
  406a64:	ldr	w1, [sp, #100]
  406a68:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406a6c:	add	x0, x0, #0xd00
  406a70:	bl	40599c <ferror@plt+0x2ddc>
  406a74:	ldr	w0, [sp, #100]
  406a78:	ldp	x29, x30, [sp], #112
  406a7c:	ret
  406a80:	stp	x29, x30, [sp, #-272]!
  406a84:	mov	x29, sp
  406a88:	str	x0, [sp, #40]
  406a8c:	str	w1, [sp, #36]
  406a90:	str	x2, [sp, #24]
  406a94:	str	wzr, [sp, #264]
  406a98:	str	xzr, [sp, #248]
  406a9c:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406aa0:	add	x0, x0, #0xd18
  406aa4:	bl	402b30 <getenv@plt>
  406aa8:	cmp	x0, #0x0
  406aac:	cset	w0, ne  // ne = any
  406ab0:	and	w0, w0, #0xff
  406ab4:	mov	w1, w0
  406ab8:	adrp	x0, 425000 <__progname@@GLIBC_2.17+0x7bf0>
  406abc:	add	x0, x0, #0x7e8
  406ac0:	str	w1, [x0]
  406ac4:	ldr	x0, [sp, #40]
  406ac8:	cmp	x0, #0x0
  406acc:	b.eq	406ae0 <ferror@plt+0x3f20>  // b.none
  406ad0:	ldr	x0, [sp, #40]
  406ad4:	ldrsb	w0, [x0]
  406ad8:	cmp	w0, #0x0
  406adc:	b.ne	406b04 <ferror@plt+0x3f44>  // b.any
  406ae0:	ldr	w0, [sp, #36]
  406ae4:	cmp	w0, #0x0
  406ae8:	b.lt	406af8 <ferror@plt+0x3f38>  // b.tstop
  406aec:	ldr	w0, [sp, #36]
  406af0:	bl	4024d0 <dup@plt>
  406af4:	b	406afc <ferror@plt+0x3f3c>
  406af8:	mov	w0, #0xffffffff            	// #-1
  406afc:	str	w0, [sp, #268]
  406b00:	b	406b20 <ferror@plt+0x3f60>
  406b04:	mov	w1, #0x902                 	// #2306
  406b08:	movk	w1, #0x8, lsl #16
  406b0c:	ldr	x0, [sp, #40]
  406b10:	bl	402690 <open@plt>
  406b14:	str	w0, [sp, #268]
  406b18:	mov	w0, #0x1                   	// #1
  406b1c:	str	w0, [sp, #264]
  406b20:	adrp	x0, 425000 <__progname@@GLIBC_2.17+0x7bf0>
  406b24:	add	x0, x0, #0x7e8
  406b28:	ldr	w0, [x0]
  406b2c:	cmp	w0, #0x0
  406b30:	b.eq	406b6c <ferror@plt+0x3fac>  // b.none
  406b34:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  406b38:	add	x0, x0, #0x3f0
  406b3c:	ldr	x0, [x0]
  406b40:	mov	x3, x0
  406b44:	mov	x2, #0x10                  	// #16
  406b48:	mov	x1, #0x1                   	// #1
  406b4c:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406b50:	add	x0, x0, #0xb58
  406b54:	bl	402980 <fwrite@plt>
  406b58:	ldr	w2, [sp, #36]
  406b5c:	ldr	x1, [sp, #40]
  406b60:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406b64:	add	x0, x0, #0xd28
  406b68:	bl	40599c <ferror@plt+0x2ddc>
  406b6c:	ldr	w0, [sp, #268]
  406b70:	cmp	w0, #0x0
  406b74:	b.lt	406e1c <ferror@plt+0x425c>  // b.tstop
  406b78:	adrp	x0, 425000 <__progname@@GLIBC_2.17+0x7bf0>
  406b7c:	add	x0, x0, #0x7e8
  406b80:	ldr	w0, [x0]
  406b84:	cmp	w0, #0x0
  406b88:	b.eq	406bbc <ferror@plt+0x3ffc>  // b.none
  406b8c:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  406b90:	add	x0, x0, #0x3f0
  406b94:	ldr	x0, [x0]
  406b98:	mov	x3, x0
  406b9c:	mov	x2, #0x10                  	// #16
  406ba0:	mov	x1, #0x1                   	// #1
  406ba4:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406ba8:	add	x0, x0, #0xb58
  406bac:	bl	402980 <fwrite@plt>
  406bb0:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406bb4:	add	x0, x0, #0xd58
  406bb8:	bl	40599c <ferror@plt+0x2ddc>
  406bbc:	add	x0, sp, #0x38
  406bc0:	mov	x1, x0
  406bc4:	ldr	w0, [sp, #268]
  406bc8:	bl	40a348 <ferror@plt+0x7788>
  406bcc:	cmp	w0, #0x0
  406bd0:	b.ge	406be0 <ferror@plt+0x4020>  // b.tcont
  406bd4:	ldr	w0, [sp, #268]
  406bd8:	bl	4027c0 <close@plt>
  406bdc:	b	406f6c <ferror@plt+0x43ac>
  406be0:	ldr	x0, [sp, #88]
  406be4:	str	x0, [sp, #248]
  406be8:	ldr	w0, [sp, #264]
  406bec:	cmp	w0, #0x0
  406bf0:	b.eq	406c28 <ferror@plt+0x4068>  // b.none
  406bf4:	add	x0, sp, #0x38
  406bf8:	mov	x1, x0
  406bfc:	ldr	w0, [sp, #36]
  406c00:	bl	40a348 <ferror@plt+0x7788>
  406c04:	cmp	w0, #0x0
  406c08:	b.lt	406c1c <ferror@plt+0x405c>  // b.tstop
  406c0c:	ldr	x0, [sp, #88]
  406c10:	ldr	x1, [sp, #248]
  406c14:	cmp	x1, x0
  406c18:	b.eq	406c28 <ferror@plt+0x4068>  // b.none
  406c1c:	ldr	w1, [sp, #36]
  406c20:	ldr	w0, [sp, #268]
  406c24:	bl	402aa0 <dup2@plt>
  406c28:	mov	w1, #0x0                   	// #0
  406c2c:	mov	w0, #0x5                   	// #5
  406c30:	bl	402600 <gnu_dev_makedev@plt>
  406c34:	mov	x1, x0
  406c38:	ldr	x0, [sp, #248]
  406c3c:	cmp	x0, x1
  406c40:	b.ne	406c5c <ferror@plt+0x409c>  // b.any
  406c44:	ldr	w0, [sp, #268]
  406c48:	bl	4027c0 <close@plt>
  406c4c:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406c50:	add	x0, x0, #0xd80
  406c54:	str	x0, [sp, #40]
  406c58:	b	406f6c <ferror@plt+0x43ac>
  406c5c:	mov	w1, #0x1                   	// #1
  406c60:	mov	w0, #0x5                   	// #5
  406c64:	bl	402600 <gnu_dev_makedev@plt>
  406c68:	mov	x1, x0
  406c6c:	ldr	x0, [sp, #248]
  406c70:	cmp	x0, x1
  406c74:	b.ne	406c84 <ferror@plt+0x40c4>  // b.any
  406c78:	ldr	w0, [sp, #268]
  406c7c:	bl	4027c0 <close@plt>
  406c80:	b	406e20 <ferror@plt+0x4260>
  406c84:	mov	w1, #0x2                   	// #2
  406c88:	mov	w0, #0x5                   	// #5
  406c8c:	bl	402600 <gnu_dev_makedev@plt>
  406c90:	mov	x1, x0
  406c94:	ldr	x0, [sp, #248]
  406c98:	cmp	x0, x1
  406c9c:	b.ne	406cb8 <ferror@plt+0x40f8>  // b.any
  406ca0:	ldr	w0, [sp, #268]
  406ca4:	bl	4027c0 <close@plt>
  406ca8:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406cac:	add	x0, x0, #0xd80
  406cb0:	str	x0, [sp, #40]
  406cb4:	b	406f6c <ferror@plt+0x43ac>
  406cb8:	mov	w1, #0x0                   	// #0
  406cbc:	mov	w0, #0x4                   	// #4
  406cc0:	bl	402600 <gnu_dev_makedev@plt>
  406cc4:	mov	x1, x0
  406cc8:	ldr	x0, [sp, #248]
  406ccc:	cmp	x0, x1
  406cd0:	b.ne	406d10 <ferror@plt+0x4150>  // b.any
  406cd4:	add	x0, sp, #0xb8
  406cd8:	mov	x2, x0
  406cdc:	mov	x1, #0x5603                	// #22019
  406ce0:	ldr	w0, [sp, #268]
  406ce4:	bl	402b90 <ioctl@plt>
  406ce8:	cmp	w0, #0x0
  406cec:	b.ge	406cfc <ferror@plt+0x413c>  // b.tcont
  406cf0:	ldr	w0, [sp, #268]
  406cf4:	bl	4027c0 <close@plt>
  406cf8:	b	406f6c <ferror@plt+0x43ac>
  406cfc:	ldrh	w0, [sp, #184]
  406d00:	mov	w1, w0
  406d04:	mov	w0, #0x4                   	// #4
  406d08:	bl	402600 <gnu_dev_makedev@plt>
  406d0c:	str	x0, [sp, #248]
  406d10:	add	x0, sp, #0xc4
  406d14:	mov	x2, x0
  406d18:	mov	x1, #0x5432                	// #21554
  406d1c:	movk	x1, #0x8004, lsl #16
  406d20:	ldr	w0, [sp, #268]
  406d24:	bl	402b90 <ioctl@plt>
  406d28:	cmp	w0, #0x0
  406d2c:	b.ge	406d3c <ferror@plt+0x417c>  // b.tcont
  406d30:	ldr	w0, [sp, #268]
  406d34:	bl	4027c0 <close@plt>
  406d38:	b	406f6c <ferror@plt+0x43ac>
  406d3c:	ldr	w0, [sp, #196]
  406d40:	mov	w0, w0
  406d44:	str	x0, [sp, #248]
  406d48:	ldr	w0, [sp, #268]
  406d4c:	bl	4027c0 <close@plt>
  406d50:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406d54:	add	x0, x0, #0xc28
  406d58:	bl	402580 <opendir@plt>
  406d5c:	str	x0, [sp, #240]
  406d60:	ldr	x0, [sp, #240]
  406d64:	cmp	x0, #0x0
  406d68:	b.eq	406f58 <ferror@plt+0x4398>  // b.none
  406d6c:	ldr	x1, [sp, #248]
  406d70:	ldr	x0, [sp, #240]
  406d74:	bl	405cb4 <ferror@plt+0x30f4>
  406d78:	str	x0, [sp, #232]
  406d7c:	ldr	x0, [sp, #240]
  406d80:	bl	4027b0 <closedir@plt>
  406d84:	ldr	x0, [sp, #232]
  406d88:	cmp	x0, #0x0
  406d8c:	b.eq	406dbc <ferror@plt+0x41fc>  // b.none
  406d90:	ldr	x1, [sp, #232]
  406d94:	ldr	x0, [sp, #24]
  406d98:	bl	405ee4 <ferror@plt+0x3324>
  406d9c:	str	w0, [sp, #228]
  406da0:	ldr	x0, [sp, #232]
  406da4:	bl	402910 <free@plt>
  406da8:	ldr	w0, [sp, #228]
  406dac:	cmp	w0, #0x0
  406db0:	b.ge	406dbc <ferror@plt+0x41fc>  // b.tcont
  406db4:	ldr	w0, [sp, #228]
  406db8:	b	4070c8 <ferror@plt+0x4508>
  406dbc:	ldr	x0, [sp, #24]
  406dc0:	bl	405974 <ferror@plt+0x2db4>
  406dc4:	cmp	w0, #0x0
  406dc8:	b.ne	406f60 <ferror@plt+0x43a0>  // b.any
  406dcc:	adrp	x0, 425000 <__progname@@GLIBC_2.17+0x7bf0>
  406dd0:	add	x0, x0, #0x7e8
  406dd4:	ldr	w0, [x0]
  406dd8:	cmp	w0, #0x0
  406ddc:	b.eq	406e14 <ferror@plt+0x4254>  // b.none
  406de0:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  406de4:	add	x0, x0, #0x3f0
  406de8:	ldr	x0, [x0]
  406dec:	mov	x3, x0
  406df0:	mov	x2, #0x10                  	// #16
  406df4:	mov	x1, #0x1                   	// #1
  406df8:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406dfc:	add	x0, x0, #0xb58
  406e00:	bl	402980 <fwrite@plt>
  406e04:	ldr	w1, [sp, #264]
  406e08:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406e0c:	add	x0, x0, #0xd90
  406e10:	bl	40599c <ferror@plt+0x2ddc>
  406e14:	ldr	w0, [sp, #264]
  406e18:	b	4070c8 <ferror@plt+0x4508>
  406e1c:	nop
  406e20:	ldr	x0, [sp, #24]
  406e24:	bl	4060a0 <ferror@plt+0x34e0>
  406e28:	str	w0, [sp, #228]
  406e2c:	ldr	w0, [sp, #228]
  406e30:	cmp	w0, #0x0
  406e34:	b.ne	406e40 <ferror@plt+0x4280>  // b.any
  406e38:	ldr	w0, [sp, #264]
  406e3c:	b	4070c8 <ferror@plt+0x4508>
  406e40:	ldr	w0, [sp, #228]
  406e44:	cmp	w0, #0x0
  406e48:	b.ge	406e54 <ferror@plt+0x4294>  // b.tcont
  406e4c:	ldr	w0, [sp, #228]
  406e50:	b	4070c8 <ferror@plt+0x4508>
  406e54:	ldr	x0, [sp, #24]
  406e58:	bl	4062b4 <ferror@plt+0x36f4>
  406e5c:	str	w0, [sp, #228]
  406e60:	ldr	w0, [sp, #228]
  406e64:	cmp	w0, #0x0
  406e68:	b.ne	406e74 <ferror@plt+0x42b4>  // b.any
  406e6c:	ldr	w0, [sp, #264]
  406e70:	b	4070c8 <ferror@plt+0x4508>
  406e74:	ldr	w0, [sp, #228]
  406e78:	cmp	w0, #0x0
  406e7c:	b.ge	406e88 <ferror@plt+0x42c8>  // b.tcont
  406e80:	ldr	w0, [sp, #228]
  406e84:	b	4070c8 <ferror@plt+0x4508>
  406e88:	ldr	x0, [sp, #24]
  406e8c:	bl	4064d0 <ferror@plt+0x3910>
  406e90:	str	w0, [sp, #228]
  406e94:	ldr	w0, [sp, #228]
  406e98:	cmp	w0, #0x0
  406e9c:	b.ne	406ea8 <ferror@plt+0x42e8>  // b.any
  406ea0:	ldr	w0, [sp, #264]
  406ea4:	b	4070c8 <ferror@plt+0x4508>
  406ea8:	ldr	w0, [sp, #228]
  406eac:	cmp	w0, #0x0
  406eb0:	b.ge	406ebc <ferror@plt+0x42fc>  // b.tcont
  406eb4:	ldr	w0, [sp, #228]
  406eb8:	b	4070c8 <ferror@plt+0x4508>
  406ebc:	ldr	x2, [sp, #40]
  406ec0:	ldr	w1, [sp, #36]
  406ec4:	ldr	x0, [sp, #24]
  406ec8:	bl	4067b0 <ferror@plt+0x3bf0>
  406ecc:	str	w0, [sp, #228]
  406ed0:	ldr	w0, [sp, #228]
  406ed4:	cmp	w0, #0x0
  406ed8:	b.ne	406ee4 <ferror@plt+0x4324>  // b.any
  406edc:	ldr	w0, [sp, #264]
  406ee0:	b	4070c8 <ferror@plt+0x4508>
  406ee4:	ldr	w0, [sp, #228]
  406ee8:	cmp	w0, #0x0
  406eec:	b.ge	406ef8 <ferror@plt+0x4338>  // b.tcont
  406ef0:	ldr	w0, [sp, #228]
  406ef4:	b	4070c8 <ferror@plt+0x4508>
  406ef8:	ldr	x0, [sp, #24]
  406efc:	bl	405974 <ferror@plt+0x2db4>
  406f00:	cmp	w0, #0x0
  406f04:	b.ne	406f68 <ferror@plt+0x43a8>  // b.any
  406f08:	adrp	x0, 425000 <__progname@@GLIBC_2.17+0x7bf0>
  406f0c:	add	x0, x0, #0x7e8
  406f10:	ldr	w0, [x0]
  406f14:	cmp	w0, #0x0
  406f18:	b.eq	406f50 <ferror@plt+0x4390>  // b.none
  406f1c:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  406f20:	add	x0, x0, #0x3f0
  406f24:	ldr	x0, [x0]
  406f28:	mov	x3, x0
  406f2c:	mov	x2, #0x10                  	// #16
  406f30:	mov	x1, #0x1                   	// #1
  406f34:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406f38:	add	x0, x0, #0xb58
  406f3c:	bl	402980 <fwrite@plt>
  406f40:	ldr	w1, [sp, #264]
  406f44:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406f48:	add	x0, x0, #0xd90
  406f4c:	bl	40599c <ferror@plt+0x2ddc>
  406f50:	ldr	w0, [sp, #264]
  406f54:	b	4070c8 <ferror@plt+0x4508>
  406f58:	nop
  406f5c:	b	406f6c <ferror@plt+0x43ac>
  406f60:	nop
  406f64:	b	406f6c <ferror@plt+0x43ac>
  406f68:	nop
  406f6c:	ldr	w0, [sp, #36]
  406f70:	cmp	w0, #0x0
  406f74:	b.lt	40707c <ferror@plt+0x44bc>  // b.tstop
  406f78:	ldr	x0, [sp, #40]
  406f7c:	cmp	x0, #0x0
  406f80:	b.eq	406fa0 <ferror@plt+0x43e0>  // b.none
  406f84:	ldr	x0, [sp, #40]
  406f88:	ldrsb	w0, [x0]
  406f8c:	cmp	w0, #0x0
  406f90:	b.eq	406fa0 <ferror@plt+0x43e0>  // b.none
  406f94:	ldr	x0, [sp, #40]
  406f98:	str	x0, [sp, #256]
  406f9c:	b	406fac <ferror@plt+0x43ec>
  406fa0:	ldr	w0, [sp, #36]
  406fa4:	bl	402550 <ttyname@plt>
  406fa8:	str	x0, [sp, #256]
  406fac:	ldr	x0, [sp, #256]
  406fb0:	cmp	x0, #0x0
  406fb4:	b.ne	406fc4 <ferror@plt+0x4404>  // b.any
  406fb8:	adrp	x0, 40a000 <ferror@plt+0x7440>
  406fbc:	add	x0, x0, #0xd80
  406fc0:	str	x0, [sp, #256]
  406fc4:	ldr	x0, [sp, #256]
  406fc8:	bl	4027a0 <strdup@plt>
  406fcc:	str	x0, [sp, #216]
  406fd0:	ldr	x0, [sp, #216]
  406fd4:	cmp	x0, #0x0
  406fd8:	b.ne	406fe4 <ferror@plt+0x4424>  // b.any
  406fdc:	mov	w0, #0xfffffff4            	// #-12
  406fe0:	b	4070c8 <ferror@plt+0x4508>
  406fe4:	ldr	x1, [sp, #216]
  406fe8:	ldr	x0, [sp, #24]
  406fec:	bl	405ee4 <ferror@plt+0x3324>
  406ff0:	str	w0, [sp, #228]
  406ff4:	ldr	x0, [sp, #216]
  406ff8:	bl	402910 <free@plt>
  406ffc:	ldr	w0, [sp, #228]
  407000:	cmp	w0, #0x0
  407004:	b.ge	407010 <ferror@plt+0x4450>  // b.tcont
  407008:	ldr	w0, [sp, #228]
  40700c:	b	4070c8 <ferror@plt+0x4508>
  407010:	ldr	x0, [sp, #24]
  407014:	bl	405974 <ferror@plt+0x2db4>
  407018:	cmp	w0, #0x0
  40701c:	b.eq	407028 <ferror@plt+0x4468>  // b.none
  407020:	mov	w0, #0x1                   	// #1
  407024:	b	4070c8 <ferror@plt+0x4508>
  407028:	ldr	x0, [sp, #24]
  40702c:	cmp	x0, #0x0
  407030:	b.eq	40705c <ferror@plt+0x449c>  // b.none
  407034:	ldr	x0, [sp, #24]
  407038:	ldr	x0, [x0, #8]
  40703c:	ldr	x1, [sp, #24]
  407040:	cmp	x1, x0
  407044:	b.eq	40705c <ferror@plt+0x449c>  // b.none
  407048:	ldr	x0, [sp, #24]
  40704c:	ldr	x0, [x0, #8]
  407050:	str	x0, [sp, #208]
  407054:	ldr	x0, [sp, #208]
  407058:	b	407060 <ferror@plt+0x44a0>
  40705c:	mov	x0, #0x0                   	// #0
  407060:	str	x0, [sp, #200]
  407064:	ldr	x0, [sp, #200]
  407068:	cmp	x0, #0x0
  40706c:	b.eq	40707c <ferror@plt+0x44bc>  // b.none
  407070:	ldr	x0, [sp, #200]
  407074:	ldr	w1, [sp, #36]
  407078:	str	w1, [x0, #36]
  40707c:	adrp	x0, 425000 <__progname@@GLIBC_2.17+0x7bf0>
  407080:	add	x0, x0, #0x7e8
  407084:	ldr	w0, [x0]
  407088:	cmp	w0, #0x0
  40708c:	b.eq	4070c4 <ferror@plt+0x4504>  // b.none
  407090:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  407094:	add	x0, x0, #0x3f0
  407098:	ldr	x0, [x0]
  40709c:	mov	x3, x0
  4070a0:	mov	x2, #0x10                  	// #16
  4070a4:	mov	x1, #0x1                   	// #1
  4070a8:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4070ac:	add	x0, x0, #0xb58
  4070b0:	bl	402980 <fwrite@plt>
  4070b4:	ldr	w1, [sp, #264]
  4070b8:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4070bc:	add	x0, x0, #0xdb0
  4070c0:	bl	40599c <ferror@plt+0x2ddc>
  4070c4:	ldr	w0, [sp, #264]
  4070c8:	ldp	x29, x30, [sp], #272
  4070cc:	ret
  4070d0:	sub	sp, sp, #0x10
  4070d4:	str	w0, [sp, #12]
  4070d8:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  4070dc:	add	x0, x0, #0x3d8
  4070e0:	ldr	w1, [sp, #12]
  4070e4:	str	w1, [x0]
  4070e8:	nop
  4070ec:	add	sp, sp, #0x10
  4070f0:	ret
  4070f4:	sub	sp, sp, #0x10
  4070f8:	str	x0, [sp, #8]
  4070fc:	str	w1, [sp, #4]
  407100:	str	w2, [sp]
  407104:	b	407154 <ferror@plt+0x4594>
  407108:	ldr	x0, [sp, #8]
  40710c:	ldr	x1, [x0]
  407110:	ldrsw	x0, [sp, #4]
  407114:	mov	x2, #0x0                   	// #0
  407118:	umulh	x0, x1, x0
  40711c:	cmp	x0, #0x0
  407120:	b.eq	407128 <ferror@plt+0x4568>  // b.none
  407124:	mov	x2, #0x1                   	// #1
  407128:	mov	x0, x2
  40712c:	cmp	x0, #0x0
  407130:	b.eq	40713c <ferror@plt+0x457c>  // b.none
  407134:	mov	w0, #0xffffffde            	// #-34
  407138:	b	40716c <ferror@plt+0x45ac>
  40713c:	ldr	x0, [sp, #8]
  407140:	ldr	x1, [x0]
  407144:	ldrsw	x0, [sp, #4]
  407148:	mul	x1, x1, x0
  40714c:	ldr	x0, [sp, #8]
  407150:	str	x1, [x0]
  407154:	ldr	w0, [sp]
  407158:	sub	w1, w0, #0x1
  40715c:	str	w1, [sp]
  407160:	cmp	w0, #0x0
  407164:	b.ne	407108 <ferror@plt+0x4548>  // b.any
  407168:	mov	w0, #0x0                   	// #0
  40716c:	add	sp, sp, #0x10
  407170:	ret
  407174:	stp	x29, x30, [sp, #-192]!
  407178:	mov	x29, sp
  40717c:	str	x0, [sp, #40]
  407180:	str	x1, [sp, #32]
  407184:	str	x2, [sp, #24]
  407188:	str	xzr, [sp, #176]
  40718c:	mov	w0, #0x400                 	// #1024
  407190:	str	w0, [sp, #172]
  407194:	str	wzr, [sp, #168]
  407198:	str	wzr, [sp, #164]
  40719c:	str	wzr, [sp, #160]
  4071a0:	ldr	x0, [sp, #32]
  4071a4:	str	xzr, [x0]
  4071a8:	ldr	x0, [sp, #40]
  4071ac:	cmp	x0, #0x0
  4071b0:	b.eq	4071c4 <ferror@plt+0x4604>  // b.none
  4071b4:	ldr	x0, [sp, #40]
  4071b8:	ldrsb	w0, [x0]
  4071bc:	cmp	w0, #0x0
  4071c0:	b.ne	4071d0 <ferror@plt+0x4610>  // b.any
  4071c4:	mov	w0, #0xffffffea            	// #-22
  4071c8:	str	w0, [sp, #168]
  4071cc:	b	4077b8 <ferror@plt+0x4bf8>
  4071d0:	ldr	x0, [sp, #40]
  4071d4:	str	x0, [sp, #184]
  4071d8:	b	4071e8 <ferror@plt+0x4628>
  4071dc:	ldr	x0, [sp, #184]
  4071e0:	add	x0, x0, #0x1
  4071e4:	str	x0, [sp, #184]
  4071e8:	bl	4028b0 <__ctype_b_loc@plt>
  4071ec:	ldr	x1, [x0]
  4071f0:	ldr	x0, [sp, #184]
  4071f4:	ldrsb	w0, [x0]
  4071f8:	and	w0, w0, #0xff
  4071fc:	and	x0, x0, #0xff
  407200:	lsl	x0, x0, #1
  407204:	add	x0, x1, x0
  407208:	ldrh	w0, [x0]
  40720c:	and	w0, w0, #0x2000
  407210:	cmp	w0, #0x0
  407214:	b.ne	4071dc <ferror@plt+0x461c>  // b.any
  407218:	ldr	x0, [sp, #184]
  40721c:	ldrsb	w0, [x0]
  407220:	cmp	w0, #0x2d
  407224:	b.ne	407234 <ferror@plt+0x4674>  // b.any
  407228:	mov	w0, #0xffffffea            	// #-22
  40722c:	str	w0, [sp, #168]
  407230:	b	4077b8 <ferror@plt+0x4bf8>
  407234:	bl	402b20 <__errno_location@plt>
  407238:	str	wzr, [x0]
  40723c:	str	xzr, [sp, #72]
  407240:	add	x0, sp, #0x48
  407244:	mov	w2, #0x0                   	// #0
  407248:	mov	x1, x0
  40724c:	ldr	x0, [sp, #40]
  407250:	bl	402820 <strtoumax@plt>
  407254:	str	x0, [sp, #64]
  407258:	ldr	x0, [sp, #72]
  40725c:	ldr	x1, [sp, #40]
  407260:	cmp	x1, x0
  407264:	b.eq	407290 <ferror@plt+0x46d0>  // b.none
  407268:	bl	402b20 <__errno_location@plt>
  40726c:	ldr	w0, [x0]
  407270:	cmp	w0, #0x0
  407274:	b.eq	4072bc <ferror@plt+0x46fc>  // b.none
  407278:	ldr	x0, [sp, #64]
  40727c:	cmn	x0, #0x1
  407280:	b.eq	407290 <ferror@plt+0x46d0>  // b.none
  407284:	ldr	x0, [sp, #64]
  407288:	cmp	x0, #0x0
  40728c:	b.ne	4072bc <ferror@plt+0x46fc>  // b.any
  407290:	bl	402b20 <__errno_location@plt>
  407294:	ldr	w0, [x0]
  407298:	cmp	w0, #0x0
  40729c:	b.eq	4072b0 <ferror@plt+0x46f0>  // b.none
  4072a0:	bl	402b20 <__errno_location@plt>
  4072a4:	ldr	w0, [x0]
  4072a8:	neg	w0, w0
  4072ac:	b	4072b4 <ferror@plt+0x46f4>
  4072b0:	mov	w0, #0xffffffea            	// #-22
  4072b4:	str	w0, [sp, #168]
  4072b8:	b	4077b8 <ferror@plt+0x4bf8>
  4072bc:	ldr	x0, [sp, #72]
  4072c0:	cmp	x0, #0x0
  4072c4:	b.eq	4077a0 <ferror@plt+0x4be0>  // b.none
  4072c8:	ldr	x0, [sp, #72]
  4072cc:	ldrsb	w0, [x0]
  4072d0:	cmp	w0, #0x0
  4072d4:	b.eq	4077a0 <ferror@plt+0x4be0>  // b.none
  4072d8:	ldr	x0, [sp, #72]
  4072dc:	str	x0, [sp, #184]
  4072e0:	ldr	x0, [sp, #184]
  4072e4:	add	x0, x0, #0x1
  4072e8:	ldrsb	w0, [x0]
  4072ec:	cmp	w0, #0x69
  4072f0:	b.ne	40733c <ferror@plt+0x477c>  // b.any
  4072f4:	ldr	x0, [sp, #184]
  4072f8:	add	x0, x0, #0x2
  4072fc:	ldrsb	w0, [x0]
  407300:	cmp	w0, #0x42
  407304:	b.eq	40731c <ferror@plt+0x475c>  // b.none
  407308:	ldr	x0, [sp, #184]
  40730c:	add	x0, x0, #0x2
  407310:	ldrsb	w0, [x0]
  407314:	cmp	w0, #0x62
  407318:	b.ne	40733c <ferror@plt+0x477c>  // b.any
  40731c:	ldr	x0, [sp, #184]
  407320:	add	x0, x0, #0x3
  407324:	ldrsb	w0, [x0]
  407328:	cmp	w0, #0x0
  40732c:	b.ne	40733c <ferror@plt+0x477c>  // b.any
  407330:	mov	w0, #0x400                 	// #1024
  407334:	str	w0, [sp, #172]
  407338:	b	407574 <ferror@plt+0x49b4>
  40733c:	ldr	x0, [sp, #184]
  407340:	add	x0, x0, #0x1
  407344:	ldrsb	w0, [x0]
  407348:	cmp	w0, #0x42
  40734c:	b.eq	407364 <ferror@plt+0x47a4>  // b.none
  407350:	ldr	x0, [sp, #184]
  407354:	add	x0, x0, #0x1
  407358:	ldrsb	w0, [x0]
  40735c:	cmp	w0, #0x62
  407360:	b.ne	407384 <ferror@plt+0x47c4>  // b.any
  407364:	ldr	x0, [sp, #184]
  407368:	add	x0, x0, #0x2
  40736c:	ldrsb	w0, [x0]
  407370:	cmp	w0, #0x0
  407374:	b.ne	407384 <ferror@plt+0x47c4>  // b.any
  407378:	mov	w0, #0x3e8                 	// #1000
  40737c:	str	w0, [sp, #172]
  407380:	b	407574 <ferror@plt+0x49b4>
  407384:	ldr	x0, [sp, #184]
  407388:	add	x0, x0, #0x1
  40738c:	ldrsb	w0, [x0]
  407390:	cmp	w0, #0x0
  407394:	b.eq	407574 <ferror@plt+0x49b4>  // b.none
  407398:	bl	402610 <localeconv@plt>
  40739c:	str	x0, [sp, #128]
  4073a0:	ldr	x0, [sp, #128]
  4073a4:	cmp	x0, #0x0
  4073a8:	b.eq	4073b8 <ferror@plt+0x47f8>  // b.none
  4073ac:	ldr	x0, [sp, #128]
  4073b0:	ldr	x0, [x0]
  4073b4:	b	4073bc <ferror@plt+0x47fc>
  4073b8:	mov	x0, #0x0                   	// #0
  4073bc:	str	x0, [sp, #120]
  4073c0:	ldr	x0, [sp, #120]
  4073c4:	cmp	x0, #0x0
  4073c8:	b.eq	4073d8 <ferror@plt+0x4818>  // b.none
  4073cc:	ldr	x0, [sp, #120]
  4073d0:	bl	402490 <strlen@plt>
  4073d4:	b	4073dc <ferror@plt+0x481c>
  4073d8:	mov	x0, #0x0                   	// #0
  4073dc:	str	x0, [sp, #112]
  4073e0:	ldr	x0, [sp, #176]
  4073e4:	cmp	x0, #0x0
  4073e8:	b.ne	407568 <ferror@plt+0x49a8>  // b.any
  4073ec:	ldr	x0, [sp, #184]
  4073f0:	ldrsb	w0, [x0]
  4073f4:	cmp	w0, #0x0
  4073f8:	b.eq	407568 <ferror@plt+0x49a8>  // b.none
  4073fc:	ldr	x0, [sp, #120]
  407400:	cmp	x0, #0x0
  407404:	b.eq	407568 <ferror@plt+0x49a8>  // b.none
  407408:	ldr	x2, [sp, #112]
  40740c:	ldr	x1, [sp, #184]
  407410:	ldr	x0, [sp, #120]
  407414:	bl	4026e0 <strncmp@plt>
  407418:	cmp	w0, #0x0
  40741c:	b.ne	407568 <ferror@plt+0x49a8>  // b.any
  407420:	ldr	x1, [sp, #184]
  407424:	ldr	x0, [sp, #112]
  407428:	add	x0, x1, x0
  40742c:	str	x0, [sp, #104]
  407430:	ldr	x0, [sp, #104]
  407434:	str	x0, [sp, #184]
  407438:	b	407454 <ferror@plt+0x4894>
  40743c:	ldr	w0, [sp, #160]
  407440:	add	w0, w0, #0x1
  407444:	str	w0, [sp, #160]
  407448:	ldr	x0, [sp, #184]
  40744c:	add	x0, x0, #0x1
  407450:	str	x0, [sp, #184]
  407454:	ldr	x0, [sp, #184]
  407458:	ldrsb	w0, [x0]
  40745c:	cmp	w0, #0x30
  407460:	b.eq	40743c <ferror@plt+0x487c>  // b.none
  407464:	ldr	x0, [sp, #184]
  407468:	str	x0, [sp, #104]
  40746c:	bl	4028b0 <__ctype_b_loc@plt>
  407470:	ldr	x1, [x0]
  407474:	ldr	x0, [sp, #104]
  407478:	ldrsb	w0, [x0]
  40747c:	sxtb	x0, w0
  407480:	lsl	x0, x0, #1
  407484:	add	x0, x1, x0
  407488:	ldrh	w0, [x0]
  40748c:	and	w0, w0, #0x800
  407490:	cmp	w0, #0x0
  407494:	b.eq	407520 <ferror@plt+0x4960>  // b.none
  407498:	bl	402b20 <__errno_location@plt>
  40749c:	str	wzr, [x0]
  4074a0:	str	xzr, [sp, #72]
  4074a4:	add	x0, sp, #0x48
  4074a8:	mov	w2, #0x0                   	// #0
  4074ac:	mov	x1, x0
  4074b0:	ldr	x0, [sp, #104]
  4074b4:	bl	402820 <strtoumax@plt>
  4074b8:	str	x0, [sp, #176]
  4074bc:	ldr	x0, [sp, #72]
  4074c0:	ldr	x1, [sp, #104]
  4074c4:	cmp	x1, x0
  4074c8:	b.eq	4074f4 <ferror@plt+0x4934>  // b.none
  4074cc:	bl	402b20 <__errno_location@plt>
  4074d0:	ldr	w0, [x0]
  4074d4:	cmp	w0, #0x0
  4074d8:	b.eq	407528 <ferror@plt+0x4968>  // b.none
  4074dc:	ldr	x0, [sp, #176]
  4074e0:	cmn	x0, #0x1
  4074e4:	b.eq	4074f4 <ferror@plt+0x4934>  // b.none
  4074e8:	ldr	x0, [sp, #176]
  4074ec:	cmp	x0, #0x0
  4074f0:	b.ne	407528 <ferror@plt+0x4968>  // b.any
  4074f4:	bl	402b20 <__errno_location@plt>
  4074f8:	ldr	w0, [x0]
  4074fc:	cmp	w0, #0x0
  407500:	b.eq	407514 <ferror@plt+0x4954>  // b.none
  407504:	bl	402b20 <__errno_location@plt>
  407508:	ldr	w0, [x0]
  40750c:	neg	w0, w0
  407510:	b	407518 <ferror@plt+0x4958>
  407514:	mov	w0, #0xffffffea            	// #-22
  407518:	str	w0, [sp, #168]
  40751c:	b	4077b8 <ferror@plt+0x4bf8>
  407520:	ldr	x0, [sp, #184]
  407524:	str	x0, [sp, #72]
  407528:	ldr	x0, [sp, #176]
  40752c:	cmp	x0, #0x0
  407530:	b.eq	40755c <ferror@plt+0x499c>  // b.none
  407534:	ldr	x0, [sp, #72]
  407538:	cmp	x0, #0x0
  40753c:	b.eq	407550 <ferror@plt+0x4990>  // b.none
  407540:	ldr	x0, [sp, #72]
  407544:	ldrsb	w0, [x0]
  407548:	cmp	w0, #0x0
  40754c:	b.ne	40755c <ferror@plt+0x499c>  // b.any
  407550:	mov	w0, #0xffffffea            	// #-22
  407554:	str	w0, [sp, #168]
  407558:	b	4077b8 <ferror@plt+0x4bf8>
  40755c:	ldr	x0, [sp, #72]
  407560:	str	x0, [sp, #184]
  407564:	b	4072e0 <ferror@plt+0x4720>
  407568:	mov	w0, #0xffffffea            	// #-22
  40756c:	str	w0, [sp, #168]
  407570:	b	4077b8 <ferror@plt+0x4bf8>
  407574:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  407578:	add	x0, x0, #0x3e0
  40757c:	ldr	x2, [x0]
  407580:	ldr	x0, [sp, #184]
  407584:	ldrsb	w0, [x0]
  407588:	mov	w1, w0
  40758c:	mov	x0, x2
  407590:	bl	402970 <strchr@plt>
  407594:	str	x0, [sp, #96]
  407598:	ldr	x0, [sp, #96]
  40759c:	cmp	x0, #0x0
  4075a0:	b.eq	4075c4 <ferror@plt+0x4a04>  // b.none
  4075a4:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  4075a8:	add	x0, x0, #0x3e0
  4075ac:	ldr	x0, [x0]
  4075b0:	ldr	x1, [sp, #96]
  4075b4:	sub	x0, x1, x0
  4075b8:	add	w0, w0, #0x1
  4075bc:	str	w0, [sp, #164]
  4075c0:	b	407620 <ferror@plt+0x4a60>
  4075c4:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  4075c8:	add	x0, x0, #0x3e8
  4075cc:	ldr	x2, [x0]
  4075d0:	ldr	x0, [sp, #184]
  4075d4:	ldrsb	w0, [x0]
  4075d8:	mov	w1, w0
  4075dc:	mov	x0, x2
  4075e0:	bl	402970 <strchr@plt>
  4075e4:	str	x0, [sp, #96]
  4075e8:	ldr	x0, [sp, #96]
  4075ec:	cmp	x0, #0x0
  4075f0:	b.eq	407614 <ferror@plt+0x4a54>  // b.none
  4075f4:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  4075f8:	add	x0, x0, #0x3e8
  4075fc:	ldr	x0, [x0]
  407600:	ldr	x1, [sp, #96]
  407604:	sub	x0, x1, x0
  407608:	add	w0, w0, #0x1
  40760c:	str	w0, [sp, #164]
  407610:	b	407620 <ferror@plt+0x4a60>
  407614:	mov	w0, #0xffffffea            	// #-22
  407618:	str	w0, [sp, #168]
  40761c:	b	4077b8 <ferror@plt+0x4bf8>
  407620:	add	x0, sp, #0x40
  407624:	ldr	w2, [sp, #164]
  407628:	ldr	w1, [sp, #172]
  40762c:	bl	4070f4 <ferror@plt+0x4534>
  407630:	str	w0, [sp, #168]
  407634:	ldr	x0, [sp, #24]
  407638:	cmp	x0, #0x0
  40763c:	b.eq	40764c <ferror@plt+0x4a8c>  // b.none
  407640:	ldr	x0, [sp, #24]
  407644:	ldr	w1, [sp, #164]
  407648:	str	w1, [x0]
  40764c:	ldr	x0, [sp, #176]
  407650:	cmp	x0, #0x0
  407654:	b.eq	4077a8 <ferror@plt+0x4be8>  // b.none
  407658:	ldr	w0, [sp, #164]
  40765c:	cmp	w0, #0x0
  407660:	b.eq	4077a8 <ferror@plt+0x4be8>  // b.none
  407664:	mov	x0, #0xa                   	// #10
  407668:	str	x0, [sp, #144]
  40766c:	mov	x0, #0x1                   	// #1
  407670:	str	x0, [sp, #136]
  407674:	mov	x0, #0x1                   	// #1
  407678:	str	x0, [sp, #56]
  40767c:	add	x0, sp, #0x38
  407680:	ldr	w2, [sp, #164]
  407684:	ldr	w1, [sp, #172]
  407688:	bl	4070f4 <ferror@plt+0x4534>
  40768c:	b	4076a8 <ferror@plt+0x4ae8>
  407690:	ldr	x1, [sp, #144]
  407694:	mov	x0, x1
  407698:	lsl	x0, x0, #2
  40769c:	add	x0, x0, x1
  4076a0:	lsl	x0, x0, #1
  4076a4:	str	x0, [sp, #144]
  4076a8:	ldr	x1, [sp, #144]
  4076ac:	ldr	x0, [sp, #176]
  4076b0:	cmp	x1, x0
  4076b4:	b.cc	407690 <ferror@plt+0x4ad0>  // b.lo, b.ul, b.last
  4076b8:	str	wzr, [sp, #156]
  4076bc:	b	4076e4 <ferror@plt+0x4b24>
  4076c0:	ldr	x1, [sp, #144]
  4076c4:	mov	x0, x1
  4076c8:	lsl	x0, x0, #2
  4076cc:	add	x0, x0, x1
  4076d0:	lsl	x0, x0, #1
  4076d4:	str	x0, [sp, #144]
  4076d8:	ldr	w0, [sp, #156]
  4076dc:	add	w0, w0, #0x1
  4076e0:	str	w0, [sp, #156]
  4076e4:	ldr	w1, [sp, #156]
  4076e8:	ldr	w0, [sp, #160]
  4076ec:	cmp	w1, w0
  4076f0:	b.lt	4076c0 <ferror@plt+0x4b00>  // b.tstop
  4076f4:	ldr	x2, [sp, #176]
  4076f8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4076fc:	movk	x0, #0xcccd
  407700:	umulh	x0, x2, x0
  407704:	lsr	x1, x0, #3
  407708:	mov	x0, x1
  40770c:	lsl	x0, x0, #2
  407710:	add	x0, x0, x1
  407714:	lsl	x0, x0, #1
  407718:	sub	x1, x2, x0
  40771c:	mov	w0, w1
  407720:	str	w0, [sp, #92]
  407724:	ldr	x1, [sp, #144]
  407728:	ldr	x0, [sp, #136]
  40772c:	udiv	x0, x1, x0
  407730:	str	x0, [sp, #80]
  407734:	ldr	x1, [sp, #176]
  407738:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40773c:	movk	x0, #0xcccd
  407740:	umulh	x0, x1, x0
  407744:	lsr	x0, x0, #3
  407748:	str	x0, [sp, #176]
  40774c:	ldr	x1, [sp, #136]
  407750:	mov	x0, x1
  407754:	lsl	x0, x0, #2
  407758:	add	x0, x0, x1
  40775c:	lsl	x0, x0, #1
  407760:	str	x0, [sp, #136]
  407764:	ldr	w0, [sp, #92]
  407768:	cmp	w0, #0x0
  40776c:	b.eq	407790 <ferror@plt+0x4bd0>  // b.none
  407770:	ldr	x1, [sp, #56]
  407774:	ldr	w0, [sp, #92]
  407778:	ldr	x2, [sp, #80]
  40777c:	udiv	x0, x2, x0
  407780:	udiv	x1, x1, x0
  407784:	ldr	x0, [sp, #64]
  407788:	add	x0, x1, x0
  40778c:	str	x0, [sp, #64]
  407790:	ldr	x0, [sp, #176]
  407794:	cmp	x0, #0x0
  407798:	b.ne	4076f4 <ferror@plt+0x4b34>  // b.any
  40779c:	b	4077ac <ferror@plt+0x4bec>
  4077a0:	nop
  4077a4:	b	4077ac <ferror@plt+0x4bec>
  4077a8:	nop
  4077ac:	ldr	x1, [sp, #64]
  4077b0:	ldr	x0, [sp, #32]
  4077b4:	str	x1, [x0]
  4077b8:	ldr	w0, [sp, #168]
  4077bc:	cmp	w0, #0x0
  4077c0:	b.ge	4077d8 <ferror@plt+0x4c18>  // b.tcont
  4077c4:	bl	402b20 <__errno_location@plt>
  4077c8:	mov	x1, x0
  4077cc:	ldr	w0, [sp, #168]
  4077d0:	neg	w0, w0
  4077d4:	str	w0, [x1]
  4077d8:	ldr	w0, [sp, #168]
  4077dc:	ldp	x29, x30, [sp], #192
  4077e0:	ret
  4077e4:	stp	x29, x30, [sp, #-32]!
  4077e8:	mov	x29, sp
  4077ec:	str	x0, [sp, #24]
  4077f0:	str	x1, [sp, #16]
  4077f4:	mov	x2, #0x0                   	// #0
  4077f8:	ldr	x1, [sp, #16]
  4077fc:	ldr	x0, [sp, #24]
  407800:	bl	407174 <ferror@plt+0x45b4>
  407804:	ldp	x29, x30, [sp], #32
  407808:	ret
  40780c:	stp	x29, x30, [sp, #-48]!
  407810:	mov	x29, sp
  407814:	str	x0, [sp, #24]
  407818:	str	x1, [sp, #16]
  40781c:	ldr	x0, [sp, #24]
  407820:	str	x0, [sp, #40]
  407824:	b	407834 <ferror@plt+0x4c74>
  407828:	ldr	x0, [sp, #40]
  40782c:	add	x0, x0, #0x1
  407830:	str	x0, [sp, #40]
  407834:	ldr	x0, [sp, #40]
  407838:	cmp	x0, #0x0
  40783c:	b.eq	407880 <ferror@plt+0x4cc0>  // b.none
  407840:	ldr	x0, [sp, #40]
  407844:	ldrsb	w0, [x0]
  407848:	cmp	w0, #0x0
  40784c:	b.eq	407880 <ferror@plt+0x4cc0>  // b.none
  407850:	bl	4028b0 <__ctype_b_loc@plt>
  407854:	ldr	x1, [x0]
  407858:	ldr	x0, [sp, #40]
  40785c:	ldrsb	w0, [x0]
  407860:	and	w0, w0, #0xff
  407864:	and	x0, x0, #0xff
  407868:	lsl	x0, x0, #1
  40786c:	add	x0, x1, x0
  407870:	ldrh	w0, [x0]
  407874:	and	w0, w0, #0x800
  407878:	cmp	w0, #0x0
  40787c:	b.ne	407828 <ferror@plt+0x4c68>  // b.any
  407880:	ldr	x0, [sp, #16]
  407884:	cmp	x0, #0x0
  407888:	b.eq	407898 <ferror@plt+0x4cd8>  // b.none
  40788c:	ldr	x0, [sp, #16]
  407890:	ldr	x1, [sp, #40]
  407894:	str	x1, [x0]
  407898:	ldr	x0, [sp, #40]
  40789c:	cmp	x0, #0x0
  4078a0:	b.eq	4078cc <ferror@plt+0x4d0c>  // b.none
  4078a4:	ldr	x1, [sp, #40]
  4078a8:	ldr	x0, [sp, #24]
  4078ac:	cmp	x1, x0
  4078b0:	b.ls	4078cc <ferror@plt+0x4d0c>  // b.plast
  4078b4:	ldr	x0, [sp, #40]
  4078b8:	ldrsb	w0, [x0]
  4078bc:	cmp	w0, #0x0
  4078c0:	b.ne	4078cc <ferror@plt+0x4d0c>  // b.any
  4078c4:	mov	w0, #0x1                   	// #1
  4078c8:	b	4078d0 <ferror@plt+0x4d10>
  4078cc:	mov	w0, #0x0                   	// #0
  4078d0:	ldp	x29, x30, [sp], #48
  4078d4:	ret
  4078d8:	stp	x29, x30, [sp, #-48]!
  4078dc:	mov	x29, sp
  4078e0:	str	x0, [sp, #24]
  4078e4:	str	x1, [sp, #16]
  4078e8:	ldr	x0, [sp, #24]
  4078ec:	str	x0, [sp, #40]
  4078f0:	b	407900 <ferror@plt+0x4d40>
  4078f4:	ldr	x0, [sp, #40]
  4078f8:	add	x0, x0, #0x1
  4078fc:	str	x0, [sp, #40]
  407900:	ldr	x0, [sp, #40]
  407904:	cmp	x0, #0x0
  407908:	b.eq	40794c <ferror@plt+0x4d8c>  // b.none
  40790c:	ldr	x0, [sp, #40]
  407910:	ldrsb	w0, [x0]
  407914:	cmp	w0, #0x0
  407918:	b.eq	40794c <ferror@plt+0x4d8c>  // b.none
  40791c:	bl	4028b0 <__ctype_b_loc@plt>
  407920:	ldr	x1, [x0]
  407924:	ldr	x0, [sp, #40]
  407928:	ldrsb	w0, [x0]
  40792c:	and	w0, w0, #0xff
  407930:	and	x0, x0, #0xff
  407934:	lsl	x0, x0, #1
  407938:	add	x0, x1, x0
  40793c:	ldrh	w0, [x0]
  407940:	and	w0, w0, #0x1000
  407944:	cmp	w0, #0x0
  407948:	b.ne	4078f4 <ferror@plt+0x4d34>  // b.any
  40794c:	ldr	x0, [sp, #16]
  407950:	cmp	x0, #0x0
  407954:	b.eq	407964 <ferror@plt+0x4da4>  // b.none
  407958:	ldr	x0, [sp, #16]
  40795c:	ldr	x1, [sp, #40]
  407960:	str	x1, [x0]
  407964:	ldr	x0, [sp, #40]
  407968:	cmp	x0, #0x0
  40796c:	b.eq	407998 <ferror@plt+0x4dd8>  // b.none
  407970:	ldr	x1, [sp, #40]
  407974:	ldr	x0, [sp, #24]
  407978:	cmp	x1, x0
  40797c:	b.ls	407998 <ferror@plt+0x4dd8>  // b.plast
  407980:	ldr	x0, [sp, #40]
  407984:	ldrsb	w0, [x0]
  407988:	cmp	w0, #0x0
  40798c:	b.ne	407998 <ferror@plt+0x4dd8>  // b.any
  407990:	mov	w0, #0x1                   	// #1
  407994:	b	40799c <ferror@plt+0x4ddc>
  407998:	mov	w0, #0x0                   	// #0
  40799c:	ldp	x29, x30, [sp], #48
  4079a0:	ret
  4079a4:	stp	x29, x30, [sp, #-256]!
  4079a8:	mov	x29, sp
  4079ac:	str	x0, [sp, #24]
  4079b0:	str	x1, [sp, #16]
  4079b4:	str	x2, [sp, #208]
  4079b8:	str	x3, [sp, #216]
  4079bc:	str	x4, [sp, #224]
  4079c0:	str	x5, [sp, #232]
  4079c4:	str	x6, [sp, #240]
  4079c8:	str	x7, [sp, #248]
  4079cc:	str	q0, [sp, #80]
  4079d0:	str	q1, [sp, #96]
  4079d4:	str	q2, [sp, #112]
  4079d8:	str	q3, [sp, #128]
  4079dc:	str	q4, [sp, #144]
  4079e0:	str	q5, [sp, #160]
  4079e4:	str	q6, [sp, #176]
  4079e8:	str	q7, [sp, #192]
  4079ec:	add	x0, sp, #0x100
  4079f0:	str	x0, [sp, #32]
  4079f4:	add	x0, sp, #0x100
  4079f8:	str	x0, [sp, #40]
  4079fc:	add	x0, sp, #0xd0
  407a00:	str	x0, [sp, #48]
  407a04:	mov	w0, #0xffffffd0            	// #-48
  407a08:	str	w0, [sp, #56]
  407a0c:	mov	w0, #0xffffff80            	// #-128
  407a10:	str	w0, [sp, #60]
  407a14:	ldr	w1, [sp, #56]
  407a18:	ldr	x0, [sp, #32]
  407a1c:	cmp	w1, #0x0
  407a20:	b.lt	407a34 <ferror@plt+0x4e74>  // b.tstop
  407a24:	add	x1, x0, #0xf
  407a28:	and	x1, x1, #0xfffffffffffffff8
  407a2c:	str	x1, [sp, #32]
  407a30:	b	407a64 <ferror@plt+0x4ea4>
  407a34:	add	w2, w1, #0x8
  407a38:	str	w2, [sp, #56]
  407a3c:	ldr	w2, [sp, #56]
  407a40:	cmp	w2, #0x0
  407a44:	b.le	407a58 <ferror@plt+0x4e98>
  407a48:	add	x1, x0, #0xf
  407a4c:	and	x1, x1, #0xfffffffffffffff8
  407a50:	str	x1, [sp, #32]
  407a54:	b	407a64 <ferror@plt+0x4ea4>
  407a58:	ldr	x2, [sp, #40]
  407a5c:	sxtw	x0, w1
  407a60:	add	x0, x2, x0
  407a64:	ldr	x0, [x0]
  407a68:	str	x0, [sp, #72]
  407a6c:	ldr	x0, [sp, #72]
  407a70:	cmp	x0, #0x0
  407a74:	b.eq	407b14 <ferror@plt+0x4f54>  // b.none
  407a78:	ldr	w1, [sp, #56]
  407a7c:	ldr	x0, [sp, #32]
  407a80:	cmp	w1, #0x0
  407a84:	b.lt	407a98 <ferror@plt+0x4ed8>  // b.tstop
  407a88:	add	x1, x0, #0xf
  407a8c:	and	x1, x1, #0xfffffffffffffff8
  407a90:	str	x1, [sp, #32]
  407a94:	b	407ac8 <ferror@plt+0x4f08>
  407a98:	add	w2, w1, #0x8
  407a9c:	str	w2, [sp, #56]
  407aa0:	ldr	w2, [sp, #56]
  407aa4:	cmp	w2, #0x0
  407aa8:	b.le	407abc <ferror@plt+0x4efc>
  407aac:	add	x1, x0, #0xf
  407ab0:	and	x1, x1, #0xfffffffffffffff8
  407ab4:	str	x1, [sp, #32]
  407ab8:	b	407ac8 <ferror@plt+0x4f08>
  407abc:	ldr	x2, [sp, #40]
  407ac0:	sxtw	x0, w1
  407ac4:	add	x0, x2, x0
  407ac8:	ldr	x0, [x0]
  407acc:	str	x0, [sp, #64]
  407ad0:	ldr	x0, [sp, #64]
  407ad4:	cmp	x0, #0x0
  407ad8:	b.eq	407b1c <ferror@plt+0x4f5c>  // b.none
  407adc:	ldr	x1, [sp, #72]
  407ae0:	ldr	x0, [sp, #24]
  407ae4:	bl	402890 <strcmp@plt>
  407ae8:	cmp	w0, #0x0
  407aec:	b.ne	407af8 <ferror@plt+0x4f38>  // b.any
  407af0:	mov	w0, #0x1                   	// #1
  407af4:	b	407b44 <ferror@plt+0x4f84>
  407af8:	ldr	x1, [sp, #64]
  407afc:	ldr	x0, [sp, #24]
  407b00:	bl	402890 <strcmp@plt>
  407b04:	cmp	w0, #0x0
  407b08:	b.ne	407a14 <ferror@plt+0x4e54>  // b.any
  407b0c:	mov	w0, #0x0                   	// #0
  407b10:	b	407b44 <ferror@plt+0x4f84>
  407b14:	nop
  407b18:	b	407b20 <ferror@plt+0x4f60>
  407b1c:	nop
  407b20:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  407b24:	add	x0, x0, #0x3d8
  407b28:	ldr	w4, [x0]
  407b2c:	ldr	x3, [sp, #24]
  407b30:	ldr	x2, [sp, #16]
  407b34:	adrp	x0, 40a000 <ferror@plt+0x7440>
  407b38:	add	x1, x0, #0xdd8
  407b3c:	mov	w0, w4
  407b40:	bl	402ac0 <errx@plt>
  407b44:	ldp	x29, x30, [sp], #256
  407b48:	ret
  407b4c:	sub	sp, sp, #0x20
  407b50:	str	x0, [sp, #24]
  407b54:	str	x1, [sp, #16]
  407b58:	str	w2, [sp, #12]
  407b5c:	b	407b8c <ferror@plt+0x4fcc>
  407b60:	ldr	x0, [sp, #24]
  407b64:	ldrsb	w1, [x0]
  407b68:	ldr	w0, [sp, #12]
  407b6c:	sxtb	w0, w0
  407b70:	cmp	w1, w0
  407b74:	b.ne	407b80 <ferror@plt+0x4fc0>  // b.any
  407b78:	ldr	x0, [sp, #24]
  407b7c:	b	407bb4 <ferror@plt+0x4ff4>
  407b80:	ldr	x0, [sp, #24]
  407b84:	add	x0, x0, #0x1
  407b88:	str	x0, [sp, #24]
  407b8c:	ldr	x0, [sp, #16]
  407b90:	sub	x1, x0, #0x1
  407b94:	str	x1, [sp, #16]
  407b98:	cmp	x0, #0x0
  407b9c:	b.eq	407bb0 <ferror@plt+0x4ff0>  // b.none
  407ba0:	ldr	x0, [sp, #24]
  407ba4:	ldrsb	w0, [x0]
  407ba8:	cmp	w0, #0x0
  407bac:	b.ne	407b60 <ferror@plt+0x4fa0>  // b.any
  407bb0:	mov	x0, #0x0                   	// #0
  407bb4:	add	sp, sp, #0x20
  407bb8:	ret
  407bbc:	stp	x29, x30, [sp, #-48]!
  407bc0:	mov	x29, sp
  407bc4:	str	x0, [sp, #24]
  407bc8:	str	x1, [sp, #16]
  407bcc:	ldr	x1, [sp, #16]
  407bd0:	ldr	x0, [sp, #24]
  407bd4:	bl	407d10 <ferror@plt+0x5150>
  407bd8:	str	w0, [sp, #44]
  407bdc:	ldr	w0, [sp, #44]
  407be0:	cmn	w0, #0x8, lsl #12
  407be4:	b.lt	407bf8 <ferror@plt+0x5038>  // b.tstop
  407be8:	ldr	w1, [sp, #44]
  407bec:	mov	w0, #0x7fff                	// #32767
  407bf0:	cmp	w1, w0
  407bf4:	b.le	407c2c <ferror@plt+0x506c>
  407bf8:	bl	402b20 <__errno_location@plt>
  407bfc:	mov	x1, x0
  407c00:	mov	w0, #0x22                  	// #34
  407c04:	str	w0, [x1]
  407c08:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  407c0c:	add	x0, x0, #0x3d8
  407c10:	ldr	w4, [x0]
  407c14:	ldr	x3, [sp, #24]
  407c18:	ldr	x2, [sp, #16]
  407c1c:	adrp	x0, 40a000 <ferror@plt+0x7440>
  407c20:	add	x1, x0, #0xdd8
  407c24:	mov	w0, w4
  407c28:	bl	402b80 <err@plt>
  407c2c:	ldr	w0, [sp, #44]
  407c30:	sxth	w0, w0
  407c34:	ldp	x29, x30, [sp], #48
  407c38:	ret
  407c3c:	stp	x29, x30, [sp, #-64]!
  407c40:	mov	x29, sp
  407c44:	str	x0, [sp, #40]
  407c48:	str	x1, [sp, #32]
  407c4c:	str	w2, [sp, #28]
  407c50:	ldr	w2, [sp, #28]
  407c54:	ldr	x1, [sp, #32]
  407c58:	ldr	x0, [sp, #40]
  407c5c:	bl	407d90 <ferror@plt+0x51d0>
  407c60:	str	w0, [sp, #60]
  407c64:	ldr	w1, [sp, #60]
  407c68:	mov	w0, #0xffff                	// #65535
  407c6c:	cmp	w1, w0
  407c70:	b.ls	407ca8 <ferror@plt+0x50e8>  // b.plast
  407c74:	bl	402b20 <__errno_location@plt>
  407c78:	mov	x1, x0
  407c7c:	mov	w0, #0x22                  	// #34
  407c80:	str	w0, [x1]
  407c84:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  407c88:	add	x0, x0, #0x3d8
  407c8c:	ldr	w4, [x0]
  407c90:	ldr	x3, [sp, #40]
  407c94:	ldr	x2, [sp, #32]
  407c98:	adrp	x0, 40a000 <ferror@plt+0x7440>
  407c9c:	add	x1, x0, #0xdd8
  407ca0:	mov	w0, w4
  407ca4:	bl	402b80 <err@plt>
  407ca8:	ldr	w0, [sp, #60]
  407cac:	and	w0, w0, #0xffff
  407cb0:	ldp	x29, x30, [sp], #64
  407cb4:	ret
  407cb8:	stp	x29, x30, [sp, #-32]!
  407cbc:	mov	x29, sp
  407cc0:	str	x0, [sp, #24]
  407cc4:	str	x1, [sp, #16]
  407cc8:	mov	w2, #0xa                   	// #10
  407ccc:	ldr	x1, [sp, #16]
  407cd0:	ldr	x0, [sp, #24]
  407cd4:	bl	407c3c <ferror@plt+0x507c>
  407cd8:	and	w0, w0, #0xffff
  407cdc:	ldp	x29, x30, [sp], #32
  407ce0:	ret
  407ce4:	stp	x29, x30, [sp, #-32]!
  407ce8:	mov	x29, sp
  407cec:	str	x0, [sp, #24]
  407cf0:	str	x1, [sp, #16]
  407cf4:	mov	w2, #0x10                  	// #16
  407cf8:	ldr	x1, [sp, #16]
  407cfc:	ldr	x0, [sp, #24]
  407d00:	bl	407c3c <ferror@plt+0x507c>
  407d04:	and	w0, w0, #0xffff
  407d08:	ldp	x29, x30, [sp], #32
  407d0c:	ret
  407d10:	stp	x29, x30, [sp, #-48]!
  407d14:	mov	x29, sp
  407d18:	str	x0, [sp, #24]
  407d1c:	str	x1, [sp, #16]
  407d20:	ldr	x1, [sp, #16]
  407d24:	ldr	x0, [sp, #24]
  407d28:	bl	407e58 <ferror@plt+0x5298>
  407d2c:	str	x0, [sp, #40]
  407d30:	ldr	x1, [sp, #40]
  407d34:	mov	x0, #0xffffffff80000000    	// #-2147483648
  407d38:	cmp	x1, x0
  407d3c:	b.lt	407d50 <ferror@plt+0x5190>  // b.tstop
  407d40:	ldr	x1, [sp, #40]
  407d44:	mov	x0, #0x7fffffff            	// #2147483647
  407d48:	cmp	x1, x0
  407d4c:	b.le	407d84 <ferror@plt+0x51c4>
  407d50:	bl	402b20 <__errno_location@plt>
  407d54:	mov	x1, x0
  407d58:	mov	w0, #0x22                  	// #34
  407d5c:	str	w0, [x1]
  407d60:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  407d64:	add	x0, x0, #0x3d8
  407d68:	ldr	w4, [x0]
  407d6c:	ldr	x3, [sp, #24]
  407d70:	ldr	x2, [sp, #16]
  407d74:	adrp	x0, 40a000 <ferror@plt+0x7440>
  407d78:	add	x1, x0, #0xdd8
  407d7c:	mov	w0, w4
  407d80:	bl	402b80 <err@plt>
  407d84:	ldr	x0, [sp, #40]
  407d88:	ldp	x29, x30, [sp], #48
  407d8c:	ret
  407d90:	stp	x29, x30, [sp, #-64]!
  407d94:	mov	x29, sp
  407d98:	str	x0, [sp, #40]
  407d9c:	str	x1, [sp, #32]
  407da0:	str	w2, [sp, #28]
  407da4:	ldr	w2, [sp, #28]
  407da8:	ldr	x1, [sp, #32]
  407dac:	ldr	x0, [sp, #40]
  407db0:	bl	407f58 <ferror@plt+0x5398>
  407db4:	str	x0, [sp, #56]
  407db8:	ldr	x1, [sp, #56]
  407dbc:	mov	x0, #0xffffffff            	// #4294967295
  407dc0:	cmp	x1, x0
  407dc4:	b.ls	407dfc <ferror@plt+0x523c>  // b.plast
  407dc8:	bl	402b20 <__errno_location@plt>
  407dcc:	mov	x1, x0
  407dd0:	mov	w0, #0x22                  	// #34
  407dd4:	str	w0, [x1]
  407dd8:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  407ddc:	add	x0, x0, #0x3d8
  407de0:	ldr	w4, [x0]
  407de4:	ldr	x3, [sp, #40]
  407de8:	ldr	x2, [sp, #32]
  407dec:	adrp	x0, 40a000 <ferror@plt+0x7440>
  407df0:	add	x1, x0, #0xdd8
  407df4:	mov	w0, w4
  407df8:	bl	402b80 <err@plt>
  407dfc:	ldr	x0, [sp, #56]
  407e00:	ldp	x29, x30, [sp], #64
  407e04:	ret
  407e08:	stp	x29, x30, [sp, #-32]!
  407e0c:	mov	x29, sp
  407e10:	str	x0, [sp, #24]
  407e14:	str	x1, [sp, #16]
  407e18:	mov	w2, #0xa                   	// #10
  407e1c:	ldr	x1, [sp, #16]
  407e20:	ldr	x0, [sp, #24]
  407e24:	bl	407d90 <ferror@plt+0x51d0>
  407e28:	ldp	x29, x30, [sp], #32
  407e2c:	ret
  407e30:	stp	x29, x30, [sp, #-32]!
  407e34:	mov	x29, sp
  407e38:	str	x0, [sp, #24]
  407e3c:	str	x1, [sp, #16]
  407e40:	mov	w2, #0x10                  	// #16
  407e44:	ldr	x1, [sp, #16]
  407e48:	ldr	x0, [sp, #24]
  407e4c:	bl	407d90 <ferror@plt+0x51d0>
  407e50:	ldp	x29, x30, [sp], #32
  407e54:	ret
  407e58:	stp	x29, x30, [sp, #-48]!
  407e5c:	mov	x29, sp
  407e60:	str	x0, [sp, #24]
  407e64:	str	x1, [sp, #16]
  407e68:	str	xzr, [sp, #32]
  407e6c:	bl	402b20 <__errno_location@plt>
  407e70:	str	wzr, [x0]
  407e74:	ldr	x0, [sp, #24]
  407e78:	cmp	x0, #0x0
  407e7c:	b.eq	407eec <ferror@plt+0x532c>  // b.none
  407e80:	ldr	x0, [sp, #24]
  407e84:	ldrsb	w0, [x0]
  407e88:	cmp	w0, #0x0
  407e8c:	b.eq	407eec <ferror@plt+0x532c>  // b.none
  407e90:	add	x0, sp, #0x20
  407e94:	mov	w2, #0xa                   	// #10
  407e98:	mov	x1, x0
  407e9c:	ldr	x0, [sp, #24]
  407ea0:	bl	402500 <strtoimax@plt>
  407ea4:	str	x0, [sp, #40]
  407ea8:	bl	402b20 <__errno_location@plt>
  407eac:	ldr	w0, [x0]
  407eb0:	cmp	w0, #0x0
  407eb4:	b.ne	407ef4 <ferror@plt+0x5334>  // b.any
  407eb8:	ldr	x0, [sp, #32]
  407ebc:	ldr	x1, [sp, #24]
  407ec0:	cmp	x1, x0
  407ec4:	b.eq	407ef4 <ferror@plt+0x5334>  // b.none
  407ec8:	ldr	x0, [sp, #32]
  407ecc:	cmp	x0, #0x0
  407ed0:	b.eq	407ee4 <ferror@plt+0x5324>  // b.none
  407ed4:	ldr	x0, [sp, #32]
  407ed8:	ldrsb	w0, [x0]
  407edc:	cmp	w0, #0x0
  407ee0:	b.ne	407ef4 <ferror@plt+0x5334>  // b.any
  407ee4:	ldr	x0, [sp, #40]
  407ee8:	b	407f50 <ferror@plt+0x5390>
  407eec:	nop
  407ef0:	b	407ef8 <ferror@plt+0x5338>
  407ef4:	nop
  407ef8:	bl	402b20 <__errno_location@plt>
  407efc:	ldr	w0, [x0]
  407f00:	cmp	w0, #0x22
  407f04:	b.ne	407f2c <ferror@plt+0x536c>  // b.any
  407f08:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  407f0c:	add	x0, x0, #0x3d8
  407f10:	ldr	w4, [x0]
  407f14:	ldr	x3, [sp, #24]
  407f18:	ldr	x2, [sp, #16]
  407f1c:	adrp	x0, 40a000 <ferror@plt+0x7440>
  407f20:	add	x1, x0, #0xdd8
  407f24:	mov	w0, w4
  407f28:	bl	402b80 <err@plt>
  407f2c:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  407f30:	add	x0, x0, #0x3d8
  407f34:	ldr	w4, [x0]
  407f38:	ldr	x3, [sp, #24]
  407f3c:	ldr	x2, [sp, #16]
  407f40:	adrp	x0, 40a000 <ferror@plt+0x7440>
  407f44:	add	x1, x0, #0xdd8
  407f48:	mov	w0, w4
  407f4c:	bl	402ac0 <errx@plt>
  407f50:	ldp	x29, x30, [sp], #48
  407f54:	ret
  407f58:	stp	x29, x30, [sp, #-64]!
  407f5c:	mov	x29, sp
  407f60:	str	x0, [sp, #40]
  407f64:	str	x1, [sp, #32]
  407f68:	str	w2, [sp, #28]
  407f6c:	str	xzr, [sp, #48]
  407f70:	bl	402b20 <__errno_location@plt>
  407f74:	str	wzr, [x0]
  407f78:	ldr	x0, [sp, #40]
  407f7c:	cmp	x0, #0x0
  407f80:	b.eq	407ff0 <ferror@plt+0x5430>  // b.none
  407f84:	ldr	x0, [sp, #40]
  407f88:	ldrsb	w0, [x0]
  407f8c:	cmp	w0, #0x0
  407f90:	b.eq	407ff0 <ferror@plt+0x5430>  // b.none
  407f94:	add	x0, sp, #0x30
  407f98:	ldr	w2, [sp, #28]
  407f9c:	mov	x1, x0
  407fa0:	ldr	x0, [sp, #40]
  407fa4:	bl	402820 <strtoumax@plt>
  407fa8:	str	x0, [sp, #56]
  407fac:	bl	402b20 <__errno_location@plt>
  407fb0:	ldr	w0, [x0]
  407fb4:	cmp	w0, #0x0
  407fb8:	b.ne	407ff8 <ferror@plt+0x5438>  // b.any
  407fbc:	ldr	x0, [sp, #48]
  407fc0:	ldr	x1, [sp, #40]
  407fc4:	cmp	x1, x0
  407fc8:	b.eq	407ff8 <ferror@plt+0x5438>  // b.none
  407fcc:	ldr	x0, [sp, #48]
  407fd0:	cmp	x0, #0x0
  407fd4:	b.eq	407fe8 <ferror@plt+0x5428>  // b.none
  407fd8:	ldr	x0, [sp, #48]
  407fdc:	ldrsb	w0, [x0]
  407fe0:	cmp	w0, #0x0
  407fe4:	b.ne	407ff8 <ferror@plt+0x5438>  // b.any
  407fe8:	ldr	x0, [sp, #56]
  407fec:	b	408054 <ferror@plt+0x5494>
  407ff0:	nop
  407ff4:	b	407ffc <ferror@plt+0x543c>
  407ff8:	nop
  407ffc:	bl	402b20 <__errno_location@plt>
  408000:	ldr	w0, [x0]
  408004:	cmp	w0, #0x22
  408008:	b.ne	408030 <ferror@plt+0x5470>  // b.any
  40800c:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  408010:	add	x0, x0, #0x3d8
  408014:	ldr	w4, [x0]
  408018:	ldr	x3, [sp, #40]
  40801c:	ldr	x2, [sp, #32]
  408020:	adrp	x0, 40a000 <ferror@plt+0x7440>
  408024:	add	x1, x0, #0xdd8
  408028:	mov	w0, w4
  40802c:	bl	402b80 <err@plt>
  408030:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  408034:	add	x0, x0, #0x3d8
  408038:	ldr	w4, [x0]
  40803c:	ldr	x3, [sp, #40]
  408040:	ldr	x2, [sp, #32]
  408044:	adrp	x0, 40a000 <ferror@plt+0x7440>
  408048:	add	x1, x0, #0xdd8
  40804c:	mov	w0, w4
  408050:	bl	402ac0 <errx@plt>
  408054:	ldp	x29, x30, [sp], #64
  408058:	ret
  40805c:	stp	x29, x30, [sp, #-32]!
  408060:	mov	x29, sp
  408064:	str	x0, [sp, #24]
  408068:	str	x1, [sp, #16]
  40806c:	mov	w2, #0xa                   	// #10
  408070:	ldr	x1, [sp, #16]
  408074:	ldr	x0, [sp, #24]
  408078:	bl	407f58 <ferror@plt+0x5398>
  40807c:	ldp	x29, x30, [sp], #32
  408080:	ret
  408084:	stp	x29, x30, [sp, #-32]!
  408088:	mov	x29, sp
  40808c:	str	x0, [sp, #24]
  408090:	str	x1, [sp, #16]
  408094:	mov	w2, #0x10                  	// #16
  408098:	ldr	x1, [sp, #16]
  40809c:	ldr	x0, [sp, #24]
  4080a0:	bl	407f58 <ferror@plt+0x5398>
  4080a4:	ldp	x29, x30, [sp], #32
  4080a8:	ret
  4080ac:	stp	x29, x30, [sp, #-48]!
  4080b0:	mov	x29, sp
  4080b4:	str	x0, [sp, #24]
  4080b8:	str	x1, [sp, #16]
  4080bc:	str	xzr, [sp, #32]
  4080c0:	bl	402b20 <__errno_location@plt>
  4080c4:	str	wzr, [x0]
  4080c8:	ldr	x0, [sp, #24]
  4080cc:	cmp	x0, #0x0
  4080d0:	b.eq	40813c <ferror@plt+0x557c>  // b.none
  4080d4:	ldr	x0, [sp, #24]
  4080d8:	ldrsb	w0, [x0]
  4080dc:	cmp	w0, #0x0
  4080e0:	b.eq	40813c <ferror@plt+0x557c>  // b.none
  4080e4:	add	x0, sp, #0x20
  4080e8:	mov	x1, x0
  4080ec:	ldr	x0, [sp, #24]
  4080f0:	bl	402520 <strtod@plt>
  4080f4:	str	d0, [sp, #40]
  4080f8:	bl	402b20 <__errno_location@plt>
  4080fc:	ldr	w0, [x0]
  408100:	cmp	w0, #0x0
  408104:	b.ne	408144 <ferror@plt+0x5584>  // b.any
  408108:	ldr	x0, [sp, #32]
  40810c:	ldr	x1, [sp, #24]
  408110:	cmp	x1, x0
  408114:	b.eq	408144 <ferror@plt+0x5584>  // b.none
  408118:	ldr	x0, [sp, #32]
  40811c:	cmp	x0, #0x0
  408120:	b.eq	408134 <ferror@plt+0x5574>  // b.none
  408124:	ldr	x0, [sp, #32]
  408128:	ldrsb	w0, [x0]
  40812c:	cmp	w0, #0x0
  408130:	b.ne	408144 <ferror@plt+0x5584>  // b.any
  408134:	ldr	d0, [sp, #40]
  408138:	b	4081a0 <ferror@plt+0x55e0>
  40813c:	nop
  408140:	b	408148 <ferror@plt+0x5588>
  408144:	nop
  408148:	bl	402b20 <__errno_location@plt>
  40814c:	ldr	w0, [x0]
  408150:	cmp	w0, #0x22
  408154:	b.ne	40817c <ferror@plt+0x55bc>  // b.any
  408158:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  40815c:	add	x0, x0, #0x3d8
  408160:	ldr	w4, [x0]
  408164:	ldr	x3, [sp, #24]
  408168:	ldr	x2, [sp, #16]
  40816c:	adrp	x0, 40a000 <ferror@plt+0x7440>
  408170:	add	x1, x0, #0xdd8
  408174:	mov	w0, w4
  408178:	bl	402b80 <err@plt>
  40817c:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  408180:	add	x0, x0, #0x3d8
  408184:	ldr	w4, [x0]
  408188:	ldr	x3, [sp, #24]
  40818c:	ldr	x2, [sp, #16]
  408190:	adrp	x0, 40a000 <ferror@plt+0x7440>
  408194:	add	x1, x0, #0xdd8
  408198:	mov	w0, w4
  40819c:	bl	402ac0 <errx@plt>
  4081a0:	ldp	x29, x30, [sp], #48
  4081a4:	ret
  4081a8:	stp	x29, x30, [sp, #-48]!
  4081ac:	mov	x29, sp
  4081b0:	str	x0, [sp, #24]
  4081b4:	str	x1, [sp, #16]
  4081b8:	str	xzr, [sp, #32]
  4081bc:	bl	402b20 <__errno_location@plt>
  4081c0:	str	wzr, [x0]
  4081c4:	ldr	x0, [sp, #24]
  4081c8:	cmp	x0, #0x0
  4081cc:	b.eq	40823c <ferror@plt+0x567c>  // b.none
  4081d0:	ldr	x0, [sp, #24]
  4081d4:	ldrsb	w0, [x0]
  4081d8:	cmp	w0, #0x0
  4081dc:	b.eq	40823c <ferror@plt+0x567c>  // b.none
  4081e0:	add	x0, sp, #0x20
  4081e4:	mov	w2, #0xa                   	// #10
  4081e8:	mov	x1, x0
  4081ec:	ldr	x0, [sp, #24]
  4081f0:	bl	4028d0 <strtol@plt>
  4081f4:	str	x0, [sp, #40]
  4081f8:	bl	402b20 <__errno_location@plt>
  4081fc:	ldr	w0, [x0]
  408200:	cmp	w0, #0x0
  408204:	b.ne	408244 <ferror@plt+0x5684>  // b.any
  408208:	ldr	x0, [sp, #32]
  40820c:	ldr	x1, [sp, #24]
  408210:	cmp	x1, x0
  408214:	b.eq	408244 <ferror@plt+0x5684>  // b.none
  408218:	ldr	x0, [sp, #32]
  40821c:	cmp	x0, #0x0
  408220:	b.eq	408234 <ferror@plt+0x5674>  // b.none
  408224:	ldr	x0, [sp, #32]
  408228:	ldrsb	w0, [x0]
  40822c:	cmp	w0, #0x0
  408230:	b.ne	408244 <ferror@plt+0x5684>  // b.any
  408234:	ldr	x0, [sp, #40]
  408238:	b	4082a0 <ferror@plt+0x56e0>
  40823c:	nop
  408240:	b	408248 <ferror@plt+0x5688>
  408244:	nop
  408248:	bl	402b20 <__errno_location@plt>
  40824c:	ldr	w0, [x0]
  408250:	cmp	w0, #0x22
  408254:	b.ne	40827c <ferror@plt+0x56bc>  // b.any
  408258:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  40825c:	add	x0, x0, #0x3d8
  408260:	ldr	w4, [x0]
  408264:	ldr	x3, [sp, #24]
  408268:	ldr	x2, [sp, #16]
  40826c:	adrp	x0, 40a000 <ferror@plt+0x7440>
  408270:	add	x1, x0, #0xdd8
  408274:	mov	w0, w4
  408278:	bl	402b80 <err@plt>
  40827c:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  408280:	add	x0, x0, #0x3d8
  408284:	ldr	w4, [x0]
  408288:	ldr	x3, [sp, #24]
  40828c:	ldr	x2, [sp, #16]
  408290:	adrp	x0, 40a000 <ferror@plt+0x7440>
  408294:	add	x1, x0, #0xdd8
  408298:	mov	w0, w4
  40829c:	bl	402ac0 <errx@plt>
  4082a0:	ldp	x29, x30, [sp], #48
  4082a4:	ret
  4082a8:	stp	x29, x30, [sp, #-48]!
  4082ac:	mov	x29, sp
  4082b0:	str	x0, [sp, #24]
  4082b4:	str	x1, [sp, #16]
  4082b8:	str	xzr, [sp, #32]
  4082bc:	bl	402b20 <__errno_location@plt>
  4082c0:	str	wzr, [x0]
  4082c4:	ldr	x0, [sp, #24]
  4082c8:	cmp	x0, #0x0
  4082cc:	b.eq	40833c <ferror@plt+0x577c>  // b.none
  4082d0:	ldr	x0, [sp, #24]
  4082d4:	ldrsb	w0, [x0]
  4082d8:	cmp	w0, #0x0
  4082dc:	b.eq	40833c <ferror@plt+0x577c>  // b.none
  4082e0:	add	x0, sp, #0x20
  4082e4:	mov	w2, #0xa                   	// #10
  4082e8:	mov	x1, x0
  4082ec:	ldr	x0, [sp, #24]
  4082f0:	bl	402480 <strtoul@plt>
  4082f4:	str	x0, [sp, #40]
  4082f8:	bl	402b20 <__errno_location@plt>
  4082fc:	ldr	w0, [x0]
  408300:	cmp	w0, #0x0
  408304:	b.ne	408344 <ferror@plt+0x5784>  // b.any
  408308:	ldr	x0, [sp, #32]
  40830c:	ldr	x1, [sp, #24]
  408310:	cmp	x1, x0
  408314:	b.eq	408344 <ferror@plt+0x5784>  // b.none
  408318:	ldr	x0, [sp, #32]
  40831c:	cmp	x0, #0x0
  408320:	b.eq	408334 <ferror@plt+0x5774>  // b.none
  408324:	ldr	x0, [sp, #32]
  408328:	ldrsb	w0, [x0]
  40832c:	cmp	w0, #0x0
  408330:	b.ne	408344 <ferror@plt+0x5784>  // b.any
  408334:	ldr	x0, [sp, #40]
  408338:	b	4083a0 <ferror@plt+0x57e0>
  40833c:	nop
  408340:	b	408348 <ferror@plt+0x5788>
  408344:	nop
  408348:	bl	402b20 <__errno_location@plt>
  40834c:	ldr	w0, [x0]
  408350:	cmp	w0, #0x22
  408354:	b.ne	40837c <ferror@plt+0x57bc>  // b.any
  408358:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  40835c:	add	x0, x0, #0x3d8
  408360:	ldr	w4, [x0]
  408364:	ldr	x3, [sp, #24]
  408368:	ldr	x2, [sp, #16]
  40836c:	adrp	x0, 40a000 <ferror@plt+0x7440>
  408370:	add	x1, x0, #0xdd8
  408374:	mov	w0, w4
  408378:	bl	402b80 <err@plt>
  40837c:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  408380:	add	x0, x0, #0x3d8
  408384:	ldr	w4, [x0]
  408388:	ldr	x3, [sp, #24]
  40838c:	ldr	x2, [sp, #16]
  408390:	adrp	x0, 40a000 <ferror@plt+0x7440>
  408394:	add	x1, x0, #0xdd8
  408398:	mov	w0, w4
  40839c:	bl	402ac0 <errx@plt>
  4083a0:	ldp	x29, x30, [sp], #48
  4083a4:	ret
  4083a8:	stp	x29, x30, [sp, #-48]!
  4083ac:	mov	x29, sp
  4083b0:	str	x0, [sp, #24]
  4083b4:	str	x1, [sp, #16]
  4083b8:	add	x0, sp, #0x28
  4083bc:	mov	x1, x0
  4083c0:	ldr	x0, [sp, #24]
  4083c4:	bl	4077e4 <ferror@plt+0x4c24>
  4083c8:	cmp	w0, #0x0
  4083cc:	b.ne	4083d8 <ferror@plt+0x5818>  // b.any
  4083d0:	ldr	x0, [sp, #40]
  4083d4:	b	408430 <ferror@plt+0x5870>
  4083d8:	bl	402b20 <__errno_location@plt>
  4083dc:	ldr	w0, [x0]
  4083e0:	cmp	w0, #0x0
  4083e4:	b.eq	40840c <ferror@plt+0x584c>  // b.none
  4083e8:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  4083ec:	add	x0, x0, #0x3d8
  4083f0:	ldr	w4, [x0]
  4083f4:	ldr	x3, [sp, #24]
  4083f8:	ldr	x2, [sp, #16]
  4083fc:	adrp	x0, 40a000 <ferror@plt+0x7440>
  408400:	add	x1, x0, #0xdd8
  408404:	mov	w0, w4
  408408:	bl	402b80 <err@plt>
  40840c:	adrp	x0, 41d000 <ferror@plt+0x1a440>
  408410:	add	x0, x0, #0x3d8
  408414:	ldr	w4, [x0]
  408418:	ldr	x3, [sp, #24]
  40841c:	ldr	x2, [sp, #16]
  408420:	adrp	x0, 40a000 <ferror@plt+0x7440>
  408424:	add	x1, x0, #0xdd8
  408428:	mov	w0, w4
  40842c:	bl	402ac0 <errx@plt>
  408430:	ldp	x29, x30, [sp], #48
  408434:	ret
  408438:	stp	x29, x30, [sp, #-64]!
  40843c:	mov	x29, sp
  408440:	str	x0, [sp, #40]
  408444:	str	x1, [sp, #32]
  408448:	str	x2, [sp, #24]
  40844c:	ldr	x1, [sp, #24]
  408450:	ldr	x0, [sp, #40]
  408454:	bl	4080ac <ferror@plt+0x54ec>
  408458:	str	d0, [sp, #56]
  40845c:	ldr	d0, [sp, #56]
  408460:	fcvtzs	d0, d0
  408464:	ldr	x0, [sp, #32]
  408468:	str	d0, [x0]
  40846c:	ldr	x0, [sp, #32]
  408470:	ldr	d0, [x0]
  408474:	scvtf	d0, d0
  408478:	ldr	d1, [sp, #56]
  40847c:	fsub	d0, d1, d0
  408480:	mov	x0, #0x848000000000        	// #145685290680320
  408484:	movk	x0, #0x412e, lsl #48
  408488:	fmov	d1, x0
  40848c:	fmul	d0, d0, d1
  408490:	fcvtzs	d0, d0
  408494:	ldr	x0, [sp, #32]
  408498:	str	d0, [x0, #8]
  40849c:	nop
  4084a0:	ldp	x29, x30, [sp], #64
  4084a4:	ret
  4084a8:	sub	sp, sp, #0x20
  4084ac:	str	w0, [sp, #12]
  4084b0:	str	x1, [sp]
  4084b4:	strh	wzr, [sp, #30]
  4084b8:	ldr	w0, [sp, #12]
  4084bc:	and	w0, w0, #0xf000
  4084c0:	cmp	w0, #0x4, lsl #12
  4084c4:	b.ne	4084ec <ferror@plt+0x592c>  // b.any
  4084c8:	ldrh	w0, [sp, #30]
  4084cc:	add	w1, w0, #0x1
  4084d0:	strh	w1, [sp, #30]
  4084d4:	and	x0, x0, #0xffff
  4084d8:	ldr	x1, [sp]
  4084dc:	add	x0, x1, x0
  4084e0:	mov	w1, #0x64                  	// #100
  4084e4:	strb	w1, [x0]
  4084e8:	b	408620 <ferror@plt+0x5a60>
  4084ec:	ldr	w0, [sp, #12]
  4084f0:	and	w0, w0, #0xf000
  4084f4:	cmp	w0, #0xa, lsl #12
  4084f8:	b.ne	408520 <ferror@plt+0x5960>  // b.any
  4084fc:	ldrh	w0, [sp, #30]
  408500:	add	w1, w0, #0x1
  408504:	strh	w1, [sp, #30]
  408508:	and	x0, x0, #0xffff
  40850c:	ldr	x1, [sp]
  408510:	add	x0, x1, x0
  408514:	mov	w1, #0x6c                  	// #108
  408518:	strb	w1, [x0]
  40851c:	b	408620 <ferror@plt+0x5a60>
  408520:	ldr	w0, [sp, #12]
  408524:	and	w0, w0, #0xf000
  408528:	cmp	w0, #0x2, lsl #12
  40852c:	b.ne	408554 <ferror@plt+0x5994>  // b.any
  408530:	ldrh	w0, [sp, #30]
  408534:	add	w1, w0, #0x1
  408538:	strh	w1, [sp, #30]
  40853c:	and	x0, x0, #0xffff
  408540:	ldr	x1, [sp]
  408544:	add	x0, x1, x0
  408548:	mov	w1, #0x63                  	// #99
  40854c:	strb	w1, [x0]
  408550:	b	408620 <ferror@plt+0x5a60>
  408554:	ldr	w0, [sp, #12]
  408558:	and	w0, w0, #0xf000
  40855c:	cmp	w0, #0x6, lsl #12
  408560:	b.ne	408588 <ferror@plt+0x59c8>  // b.any
  408564:	ldrh	w0, [sp, #30]
  408568:	add	w1, w0, #0x1
  40856c:	strh	w1, [sp, #30]
  408570:	and	x0, x0, #0xffff
  408574:	ldr	x1, [sp]
  408578:	add	x0, x1, x0
  40857c:	mov	w1, #0x62                  	// #98
  408580:	strb	w1, [x0]
  408584:	b	408620 <ferror@plt+0x5a60>
  408588:	ldr	w0, [sp, #12]
  40858c:	and	w0, w0, #0xf000
  408590:	cmp	w0, #0xc, lsl #12
  408594:	b.ne	4085bc <ferror@plt+0x59fc>  // b.any
  408598:	ldrh	w0, [sp, #30]
  40859c:	add	w1, w0, #0x1
  4085a0:	strh	w1, [sp, #30]
  4085a4:	and	x0, x0, #0xffff
  4085a8:	ldr	x1, [sp]
  4085ac:	add	x0, x1, x0
  4085b0:	mov	w1, #0x73                  	// #115
  4085b4:	strb	w1, [x0]
  4085b8:	b	408620 <ferror@plt+0x5a60>
  4085bc:	ldr	w0, [sp, #12]
  4085c0:	and	w0, w0, #0xf000
  4085c4:	cmp	w0, #0x1, lsl #12
  4085c8:	b.ne	4085f0 <ferror@plt+0x5a30>  // b.any
  4085cc:	ldrh	w0, [sp, #30]
  4085d0:	add	w1, w0, #0x1
  4085d4:	strh	w1, [sp, #30]
  4085d8:	and	x0, x0, #0xffff
  4085dc:	ldr	x1, [sp]
  4085e0:	add	x0, x1, x0
  4085e4:	mov	w1, #0x70                  	// #112
  4085e8:	strb	w1, [x0]
  4085ec:	b	408620 <ferror@plt+0x5a60>
  4085f0:	ldr	w0, [sp, #12]
  4085f4:	and	w0, w0, #0xf000
  4085f8:	cmp	w0, #0x8, lsl #12
  4085fc:	b.ne	408620 <ferror@plt+0x5a60>  // b.any
  408600:	ldrh	w0, [sp, #30]
  408604:	add	w1, w0, #0x1
  408608:	strh	w1, [sp, #30]
  40860c:	and	x0, x0, #0xffff
  408610:	ldr	x1, [sp]
  408614:	add	x0, x1, x0
  408618:	mov	w1, #0x2d                  	// #45
  40861c:	strb	w1, [x0]
  408620:	ldr	w0, [sp, #12]
  408624:	and	w0, w0, #0x100
  408628:	cmp	w0, #0x0
  40862c:	b.eq	408638 <ferror@plt+0x5a78>  // b.none
  408630:	mov	w0, #0x72                  	// #114
  408634:	b	40863c <ferror@plt+0x5a7c>
  408638:	mov	w0, #0x2d                  	// #45
  40863c:	ldrh	w1, [sp, #30]
  408640:	add	w2, w1, #0x1
  408644:	strh	w2, [sp, #30]
  408648:	and	x1, x1, #0xffff
  40864c:	ldr	x2, [sp]
  408650:	add	x1, x2, x1
  408654:	strb	w0, [x1]
  408658:	ldr	w0, [sp, #12]
  40865c:	and	w0, w0, #0x80
  408660:	cmp	w0, #0x0
  408664:	b.eq	408670 <ferror@plt+0x5ab0>  // b.none
  408668:	mov	w0, #0x77                  	// #119
  40866c:	b	408674 <ferror@plt+0x5ab4>
  408670:	mov	w0, #0x2d                  	// #45
  408674:	ldrh	w1, [sp, #30]
  408678:	add	w2, w1, #0x1
  40867c:	strh	w2, [sp, #30]
  408680:	and	x1, x1, #0xffff
  408684:	ldr	x2, [sp]
  408688:	add	x1, x2, x1
  40868c:	strb	w0, [x1]
  408690:	ldr	w0, [sp, #12]
  408694:	and	w0, w0, #0x800
  408698:	cmp	w0, #0x0
  40869c:	b.eq	4086c0 <ferror@plt+0x5b00>  // b.none
  4086a0:	ldr	w0, [sp, #12]
  4086a4:	and	w0, w0, #0x40
  4086a8:	cmp	w0, #0x0
  4086ac:	b.eq	4086b8 <ferror@plt+0x5af8>  // b.none
  4086b0:	mov	w0, #0x73                  	// #115
  4086b4:	b	4086dc <ferror@plt+0x5b1c>
  4086b8:	mov	w0, #0x53                  	// #83
  4086bc:	b	4086dc <ferror@plt+0x5b1c>
  4086c0:	ldr	w0, [sp, #12]
  4086c4:	and	w0, w0, #0x40
  4086c8:	cmp	w0, #0x0
  4086cc:	b.eq	4086d8 <ferror@plt+0x5b18>  // b.none
  4086d0:	mov	w0, #0x78                  	// #120
  4086d4:	b	4086dc <ferror@plt+0x5b1c>
  4086d8:	mov	w0, #0x2d                  	// #45
  4086dc:	ldrh	w1, [sp, #30]
  4086e0:	add	w2, w1, #0x1
  4086e4:	strh	w2, [sp, #30]
  4086e8:	and	x1, x1, #0xffff
  4086ec:	ldr	x2, [sp]
  4086f0:	add	x1, x2, x1
  4086f4:	strb	w0, [x1]
  4086f8:	ldr	w0, [sp, #12]
  4086fc:	and	w0, w0, #0x20
  408700:	cmp	w0, #0x0
  408704:	b.eq	408710 <ferror@plt+0x5b50>  // b.none
  408708:	mov	w0, #0x72                  	// #114
  40870c:	b	408714 <ferror@plt+0x5b54>
  408710:	mov	w0, #0x2d                  	// #45
  408714:	ldrh	w1, [sp, #30]
  408718:	add	w2, w1, #0x1
  40871c:	strh	w2, [sp, #30]
  408720:	and	x1, x1, #0xffff
  408724:	ldr	x2, [sp]
  408728:	add	x1, x2, x1
  40872c:	strb	w0, [x1]
  408730:	ldr	w0, [sp, #12]
  408734:	and	w0, w0, #0x10
  408738:	cmp	w0, #0x0
  40873c:	b.eq	408748 <ferror@plt+0x5b88>  // b.none
  408740:	mov	w0, #0x77                  	// #119
  408744:	b	40874c <ferror@plt+0x5b8c>
  408748:	mov	w0, #0x2d                  	// #45
  40874c:	ldrh	w1, [sp, #30]
  408750:	add	w2, w1, #0x1
  408754:	strh	w2, [sp, #30]
  408758:	and	x1, x1, #0xffff
  40875c:	ldr	x2, [sp]
  408760:	add	x1, x2, x1
  408764:	strb	w0, [x1]
  408768:	ldr	w0, [sp, #12]
  40876c:	and	w0, w0, #0x400
  408770:	cmp	w0, #0x0
  408774:	b.eq	408798 <ferror@plt+0x5bd8>  // b.none
  408778:	ldr	w0, [sp, #12]
  40877c:	and	w0, w0, #0x8
  408780:	cmp	w0, #0x0
  408784:	b.eq	408790 <ferror@plt+0x5bd0>  // b.none
  408788:	mov	w0, #0x73                  	// #115
  40878c:	b	4087b4 <ferror@plt+0x5bf4>
  408790:	mov	w0, #0x53                  	// #83
  408794:	b	4087b4 <ferror@plt+0x5bf4>
  408798:	ldr	w0, [sp, #12]
  40879c:	and	w0, w0, #0x8
  4087a0:	cmp	w0, #0x0
  4087a4:	b.eq	4087b0 <ferror@plt+0x5bf0>  // b.none
  4087a8:	mov	w0, #0x78                  	// #120
  4087ac:	b	4087b4 <ferror@plt+0x5bf4>
  4087b0:	mov	w0, #0x2d                  	// #45
  4087b4:	ldrh	w1, [sp, #30]
  4087b8:	add	w2, w1, #0x1
  4087bc:	strh	w2, [sp, #30]
  4087c0:	and	x1, x1, #0xffff
  4087c4:	ldr	x2, [sp]
  4087c8:	add	x1, x2, x1
  4087cc:	strb	w0, [x1]
  4087d0:	ldr	w0, [sp, #12]
  4087d4:	and	w0, w0, #0x4
  4087d8:	cmp	w0, #0x0
  4087dc:	b.eq	4087e8 <ferror@plt+0x5c28>  // b.none
  4087e0:	mov	w0, #0x72                  	// #114
  4087e4:	b	4087ec <ferror@plt+0x5c2c>
  4087e8:	mov	w0, #0x2d                  	// #45
  4087ec:	ldrh	w1, [sp, #30]
  4087f0:	add	w2, w1, #0x1
  4087f4:	strh	w2, [sp, #30]
  4087f8:	and	x1, x1, #0xffff
  4087fc:	ldr	x2, [sp]
  408800:	add	x1, x2, x1
  408804:	strb	w0, [x1]
  408808:	ldr	w0, [sp, #12]
  40880c:	and	w0, w0, #0x2
  408810:	cmp	w0, #0x0
  408814:	b.eq	408820 <ferror@plt+0x5c60>  // b.none
  408818:	mov	w0, #0x77                  	// #119
  40881c:	b	408824 <ferror@plt+0x5c64>
  408820:	mov	w0, #0x2d                  	// #45
  408824:	ldrh	w1, [sp, #30]
  408828:	add	w2, w1, #0x1
  40882c:	strh	w2, [sp, #30]
  408830:	and	x1, x1, #0xffff
  408834:	ldr	x2, [sp]
  408838:	add	x1, x2, x1
  40883c:	strb	w0, [x1]
  408840:	ldr	w0, [sp, #12]
  408844:	and	w0, w0, #0x200
  408848:	cmp	w0, #0x0
  40884c:	b.eq	408870 <ferror@plt+0x5cb0>  // b.none
  408850:	ldr	w0, [sp, #12]
  408854:	and	w0, w0, #0x1
  408858:	cmp	w0, #0x0
  40885c:	b.eq	408868 <ferror@plt+0x5ca8>  // b.none
  408860:	mov	w0, #0x74                  	// #116
  408864:	b	40888c <ferror@plt+0x5ccc>
  408868:	mov	w0, #0x54                  	// #84
  40886c:	b	40888c <ferror@plt+0x5ccc>
  408870:	ldr	w0, [sp, #12]
  408874:	and	w0, w0, #0x1
  408878:	cmp	w0, #0x0
  40887c:	b.eq	408888 <ferror@plt+0x5cc8>  // b.none
  408880:	mov	w0, #0x78                  	// #120
  408884:	b	40888c <ferror@plt+0x5ccc>
  408888:	mov	w0, #0x2d                  	// #45
  40888c:	ldrh	w1, [sp, #30]
  408890:	add	w2, w1, #0x1
  408894:	strh	w2, [sp, #30]
  408898:	and	x1, x1, #0xffff
  40889c:	ldr	x2, [sp]
  4088a0:	add	x1, x2, x1
  4088a4:	strb	w0, [x1]
  4088a8:	ldrh	w0, [sp, #30]
  4088ac:	ldr	x1, [sp]
  4088b0:	add	x0, x1, x0
  4088b4:	strb	wzr, [x0]
  4088b8:	ldr	x0, [sp]
  4088bc:	add	sp, sp, #0x20
  4088c0:	ret
  4088c4:	sub	sp, sp, #0x20
  4088c8:	str	x0, [sp, #8]
  4088cc:	mov	w0, #0xa                   	// #10
  4088d0:	str	w0, [sp, #28]
  4088d4:	b	4088fc <ferror@plt+0x5d3c>
  4088d8:	ldr	w0, [sp, #28]
  4088dc:	mov	x1, #0x1                   	// #1
  4088e0:	lsl	x0, x1, x0
  4088e4:	ldr	x1, [sp, #8]
  4088e8:	cmp	x1, x0
  4088ec:	b.cc	40890c <ferror@plt+0x5d4c>  // b.lo, b.ul, b.last
  4088f0:	ldr	w0, [sp, #28]
  4088f4:	add	w0, w0, #0xa
  4088f8:	str	w0, [sp, #28]
  4088fc:	ldr	w0, [sp, #28]
  408900:	cmp	w0, #0x3c
  408904:	b.le	4088d8 <ferror@plt+0x5d18>
  408908:	b	408910 <ferror@plt+0x5d50>
  40890c:	nop
  408910:	ldr	w0, [sp, #28]
  408914:	sub	w0, w0, #0xa
  408918:	add	sp, sp, #0x20
  40891c:	ret
  408920:	stp	x29, x30, [sp, #-128]!
  408924:	mov	x29, sp
  408928:	str	w0, [sp, #28]
  40892c:	str	x1, [sp, #16]
  408930:	adrp	x0, 40a000 <ferror@plt+0x7440>
  408934:	add	x0, x0, #0xde8
  408938:	str	x0, [sp, #88]
  40893c:	add	x0, sp, #0x20
  408940:	str	x0, [sp, #104]
  408944:	ldr	w0, [sp, #28]
  408948:	and	w0, w0, #0x2
  40894c:	cmp	w0, #0x0
  408950:	b.eq	408968 <ferror@plt+0x5da8>  // b.none
  408954:	ldr	x0, [sp, #104]
  408958:	add	x1, x0, #0x1
  40895c:	str	x1, [sp, #104]
  408960:	mov	w1, #0x20                  	// #32
  408964:	strb	w1, [x0]
  408968:	ldr	x0, [sp, #16]
  40896c:	bl	4088c4 <ferror@plt+0x5d04>
  408970:	str	w0, [sp, #84]
  408974:	ldr	w0, [sp, #84]
  408978:	cmp	w0, #0x0
  40897c:	b.eq	4089a8 <ferror@plt+0x5de8>  // b.none
  408980:	ldr	w0, [sp, #84]
  408984:	mov	w1, #0x6667                	// #26215
  408988:	movk	w1, #0x6666, lsl #16
  40898c:	smull	x1, w0, w1
  408990:	lsr	x1, x1, #32
  408994:	asr	w1, w1, #2
  408998:	asr	w0, w0, #31
  40899c:	sub	w0, w1, w0
  4089a0:	sxtw	x0, w0
  4089a4:	b	4089ac <ferror@plt+0x5dec>
  4089a8:	mov	x0, #0x0                   	// #0
  4089ac:	ldr	x1, [sp, #88]
  4089b0:	add	x0, x1, x0
  4089b4:	ldrb	w0, [x0]
  4089b8:	strb	w0, [sp, #83]
  4089bc:	ldr	w0, [sp, #84]
  4089c0:	cmp	w0, #0x0
  4089c4:	b.eq	4089d8 <ferror@plt+0x5e18>  // b.none
  4089c8:	ldr	w0, [sp, #84]
  4089cc:	ldr	x1, [sp, #16]
  4089d0:	lsr	x0, x1, x0
  4089d4:	b	4089dc <ferror@plt+0x5e1c>
  4089d8:	ldr	x0, [sp, #16]
  4089dc:	str	w0, [sp, #124]
  4089e0:	ldr	w0, [sp, #84]
  4089e4:	cmp	w0, #0x0
  4089e8:	b.eq	408a08 <ferror@plt+0x5e48>  // b.none
  4089ec:	ldr	w0, [sp, #84]
  4089f0:	mov	x1, #0xffffffffffffffff    	// #-1
  4089f4:	lsl	x0, x1, x0
  4089f8:	mvn	x1, x0
  4089fc:	ldr	x0, [sp, #16]
  408a00:	and	x0, x1, x0
  408a04:	b	408a0c <ferror@plt+0x5e4c>
  408a08:	mov	x0, #0x0                   	// #0
  408a0c:	str	x0, [sp, #112]
  408a10:	ldr	x0, [sp, #104]
  408a14:	add	x1, x0, #0x1
  408a18:	str	x1, [sp, #104]
  408a1c:	ldrb	w1, [sp, #83]
  408a20:	strb	w1, [x0]
  408a24:	ldr	w0, [sp, #28]
  408a28:	and	w0, w0, #0x1
  408a2c:	cmp	w0, #0x0
  408a30:	b.eq	408a68 <ferror@plt+0x5ea8>  // b.none
  408a34:	ldrsb	w0, [sp, #83]
  408a38:	cmp	w0, #0x42
  408a3c:	b.eq	408a68 <ferror@plt+0x5ea8>  // b.none
  408a40:	ldr	x0, [sp, #104]
  408a44:	add	x1, x0, #0x1
  408a48:	str	x1, [sp, #104]
  408a4c:	mov	w1, #0x69                  	// #105
  408a50:	strb	w1, [x0]
  408a54:	ldr	x0, [sp, #104]
  408a58:	add	x1, x0, #0x1
  408a5c:	str	x1, [sp, #104]
  408a60:	mov	w1, #0x42                  	// #66
  408a64:	strb	w1, [x0]
  408a68:	ldr	x0, [sp, #104]
  408a6c:	strb	wzr, [x0]
  408a70:	ldr	x0, [sp, #112]
  408a74:	cmp	x0, #0x0
  408a78:	b.eq	408b50 <ferror@plt+0x5f90>  // b.none
  408a7c:	ldr	w0, [sp, #28]
  408a80:	and	w0, w0, #0x4
  408a84:	cmp	w0, #0x0
  408a88:	b.eq	408b00 <ferror@plt+0x5f40>  // b.none
  408a8c:	ldr	w0, [sp, #84]
  408a90:	sub	w0, w0, #0xa
  408a94:	ldr	x1, [sp, #112]
  408a98:	lsr	x0, x1, x0
  408a9c:	add	x1, x0, #0x5
  408aa0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  408aa4:	movk	x0, #0xcccd
  408aa8:	umulh	x0, x1, x0
  408aac:	lsr	x0, x0, #3
  408ab0:	str	x0, [sp, #112]
  408ab4:	ldr	x2, [sp, #112]
  408ab8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  408abc:	movk	x0, #0xcccd
  408ac0:	umulh	x0, x2, x0
  408ac4:	lsr	x1, x0, #3
  408ac8:	mov	x0, x1
  408acc:	lsl	x0, x0, #2
  408ad0:	add	x0, x0, x1
  408ad4:	lsl	x0, x0, #1
  408ad8:	sub	x1, x2, x0
  408adc:	cmp	x1, #0x0
  408ae0:	b.ne	408b50 <ferror@plt+0x5f90>  // b.any
  408ae4:	ldr	x1, [sp, #112]
  408ae8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  408aec:	movk	x0, #0xcccd
  408af0:	umulh	x0, x1, x0
  408af4:	lsr	x0, x0, #3
  408af8:	str	x0, [sp, #112]
  408afc:	b	408b50 <ferror@plt+0x5f90>
  408b00:	ldr	w0, [sp, #84]
  408b04:	sub	w0, w0, #0xa
  408b08:	ldr	x1, [sp, #112]
  408b0c:	lsr	x0, x1, x0
  408b10:	add	x0, x0, #0x32
  408b14:	lsr	x1, x0, #2
  408b18:	mov	x0, #0xf5c3                	// #62915
  408b1c:	movk	x0, #0x5c28, lsl #16
  408b20:	movk	x0, #0xc28f, lsl #32
  408b24:	movk	x0, #0x28f5, lsl #48
  408b28:	umulh	x0, x1, x0
  408b2c:	lsr	x0, x0, #2
  408b30:	str	x0, [sp, #112]
  408b34:	ldr	x0, [sp, #112]
  408b38:	cmp	x0, #0xa
  408b3c:	b.ne	408b50 <ferror@plt+0x5f90>  // b.any
  408b40:	ldr	w0, [sp, #124]
  408b44:	add	w0, w0, #0x1
  408b48:	str	w0, [sp, #124]
  408b4c:	str	xzr, [sp, #112]
  408b50:	ldr	x0, [sp, #112]
  408b54:	cmp	x0, #0x0
  408b58:	b.eq	408bdc <ferror@plt+0x601c>  // b.none
  408b5c:	bl	402610 <localeconv@plt>
  408b60:	str	x0, [sp, #72]
  408b64:	ldr	x0, [sp, #72]
  408b68:	cmp	x0, #0x0
  408b6c:	b.eq	408b7c <ferror@plt+0x5fbc>  // b.none
  408b70:	ldr	x0, [sp, #72]
  408b74:	ldr	x0, [x0]
  408b78:	b	408b80 <ferror@plt+0x5fc0>
  408b7c:	mov	x0, #0x0                   	// #0
  408b80:	str	x0, [sp, #96]
  408b84:	ldr	x0, [sp, #96]
  408b88:	cmp	x0, #0x0
  408b8c:	b.eq	408ba0 <ferror@plt+0x5fe0>  // b.none
  408b90:	ldr	x0, [sp, #96]
  408b94:	ldrsb	w0, [x0]
  408b98:	cmp	w0, #0x0
  408b9c:	b.ne	408bac <ferror@plt+0x5fec>  // b.any
  408ba0:	adrp	x0, 40a000 <ferror@plt+0x7440>
  408ba4:	add	x0, x0, #0xdf0
  408ba8:	str	x0, [sp, #96]
  408bac:	add	x0, sp, #0x20
  408bb0:	add	x7, sp, #0x28
  408bb4:	mov	x6, x0
  408bb8:	ldr	x5, [sp, #112]
  408bbc:	ldr	x4, [sp, #96]
  408bc0:	ldr	w3, [sp, #124]
  408bc4:	adrp	x0, 40a000 <ferror@plt+0x7440>
  408bc8:	add	x2, x0, #0xdf8
  408bcc:	mov	x1, #0x20                  	// #32
  408bd0:	mov	x0, x7
  408bd4:	bl	4025e0 <snprintf@plt>
  408bd8:	b	408c00 <ferror@plt+0x6040>
  408bdc:	add	x0, sp, #0x20
  408be0:	add	x5, sp, #0x28
  408be4:	mov	x4, x0
  408be8:	ldr	w3, [sp, #124]
  408bec:	adrp	x0, 40a000 <ferror@plt+0x7440>
  408bf0:	add	x2, x0, #0xe08
  408bf4:	mov	x1, #0x20                  	// #32
  408bf8:	mov	x0, x5
  408bfc:	bl	4025e0 <snprintf@plt>
  408c00:	add	x0, sp, #0x28
  408c04:	bl	4027a0 <strdup@plt>
  408c08:	ldp	x29, x30, [sp], #128
  408c0c:	ret
  408c10:	stp	x29, x30, [sp, #-96]!
  408c14:	mov	x29, sp
  408c18:	str	x0, [sp, #40]
  408c1c:	str	x1, [sp, #32]
  408c20:	str	x2, [sp, #24]
  408c24:	str	x3, [sp, #16]
  408c28:	str	xzr, [sp, #88]
  408c2c:	str	xzr, [sp, #72]
  408c30:	ldr	x0, [sp, #40]
  408c34:	cmp	x0, #0x0
  408c38:	b.eq	408c70 <ferror@plt+0x60b0>  // b.none
  408c3c:	ldr	x0, [sp, #40]
  408c40:	ldrsb	w0, [x0]
  408c44:	cmp	w0, #0x0
  408c48:	b.eq	408c70 <ferror@plt+0x60b0>  // b.none
  408c4c:	ldr	x0, [sp, #32]
  408c50:	cmp	x0, #0x0
  408c54:	b.eq	408c70 <ferror@plt+0x60b0>  // b.none
  408c58:	ldr	x0, [sp, #24]
  408c5c:	cmp	x0, #0x0
  408c60:	b.eq	408c70 <ferror@plt+0x60b0>  // b.none
  408c64:	ldr	x0, [sp, #16]
  408c68:	cmp	x0, #0x0
  408c6c:	b.ne	408c78 <ferror@plt+0x60b8>  // b.any
  408c70:	mov	w0, #0xffffffff            	// #-1
  408c74:	b	408dcc <ferror@plt+0x620c>
  408c78:	ldr	x0, [sp, #40]
  408c7c:	str	x0, [sp, #80]
  408c80:	b	408da4 <ferror@plt+0x61e4>
  408c84:	str	xzr, [sp, #64]
  408c88:	ldr	x1, [sp, #72]
  408c8c:	ldr	x0, [sp, #24]
  408c90:	cmp	x1, x0
  408c94:	b.cc	408ca0 <ferror@plt+0x60e0>  // b.lo, b.ul, b.last
  408c98:	mov	w0, #0xfffffffe            	// #-2
  408c9c:	b	408dcc <ferror@plt+0x620c>
  408ca0:	ldr	x0, [sp, #88]
  408ca4:	cmp	x0, #0x0
  408ca8:	b.ne	408cb4 <ferror@plt+0x60f4>  // b.any
  408cac:	ldr	x0, [sp, #80]
  408cb0:	str	x0, [sp, #88]
  408cb4:	ldr	x0, [sp, #80]
  408cb8:	ldrsb	w0, [x0]
  408cbc:	cmp	w0, #0x2c
  408cc0:	b.ne	408ccc <ferror@plt+0x610c>  // b.any
  408cc4:	ldr	x0, [sp, #80]
  408cc8:	str	x0, [sp, #64]
  408ccc:	ldr	x0, [sp, #80]
  408cd0:	add	x0, x0, #0x1
  408cd4:	ldrsb	w0, [x0]
  408cd8:	cmp	w0, #0x0
  408cdc:	b.ne	408cec <ferror@plt+0x612c>  // b.any
  408ce0:	ldr	x0, [sp, #80]
  408ce4:	add	x0, x0, #0x1
  408ce8:	str	x0, [sp, #64]
  408cec:	ldr	x0, [sp, #88]
  408cf0:	cmp	x0, #0x0
  408cf4:	b.eq	408d94 <ferror@plt+0x61d4>  // b.none
  408cf8:	ldr	x0, [sp, #64]
  408cfc:	cmp	x0, #0x0
  408d00:	b.eq	408d94 <ferror@plt+0x61d4>  // b.none
  408d04:	ldr	x1, [sp, #64]
  408d08:	ldr	x0, [sp, #88]
  408d0c:	cmp	x1, x0
  408d10:	b.hi	408d1c <ferror@plt+0x615c>  // b.pmore
  408d14:	mov	w0, #0xffffffff            	// #-1
  408d18:	b	408dcc <ferror@plt+0x620c>
  408d1c:	ldr	x1, [sp, #64]
  408d20:	ldr	x0, [sp, #88]
  408d24:	sub	x0, x1, x0
  408d28:	ldr	x2, [sp, #16]
  408d2c:	mov	x1, x0
  408d30:	ldr	x0, [sp, #88]
  408d34:	blr	x2
  408d38:	str	w0, [sp, #60]
  408d3c:	ldr	w0, [sp, #60]
  408d40:	cmn	w0, #0x1
  408d44:	b.ne	408d50 <ferror@plt+0x6190>  // b.any
  408d48:	mov	w0, #0xffffffff            	// #-1
  408d4c:	b	408dcc <ferror@plt+0x620c>
  408d50:	ldr	x0, [sp, #72]
  408d54:	add	x1, x0, #0x1
  408d58:	str	x1, [sp, #72]
  408d5c:	lsl	x0, x0, #2
  408d60:	ldr	x1, [sp, #32]
  408d64:	add	x0, x1, x0
  408d68:	ldr	w1, [sp, #60]
  408d6c:	str	w1, [x0]
  408d70:	str	xzr, [sp, #88]
  408d74:	ldr	x0, [sp, #64]
  408d78:	cmp	x0, #0x0
  408d7c:	b.eq	408d98 <ferror@plt+0x61d8>  // b.none
  408d80:	ldr	x0, [sp, #64]
  408d84:	ldrsb	w0, [x0]
  408d88:	cmp	w0, #0x0
  408d8c:	b.eq	408dc4 <ferror@plt+0x6204>  // b.none
  408d90:	b	408d98 <ferror@plt+0x61d8>
  408d94:	nop
  408d98:	ldr	x0, [sp, #80]
  408d9c:	add	x0, x0, #0x1
  408da0:	str	x0, [sp, #80]
  408da4:	ldr	x0, [sp, #80]
  408da8:	cmp	x0, #0x0
  408dac:	b.eq	408dc8 <ferror@plt+0x6208>  // b.none
  408db0:	ldr	x0, [sp, #80]
  408db4:	ldrsb	w0, [x0]
  408db8:	cmp	w0, #0x0
  408dbc:	b.ne	408c84 <ferror@plt+0x60c4>  // b.any
  408dc0:	b	408dc8 <ferror@plt+0x6208>
  408dc4:	nop
  408dc8:	ldr	x0, [sp, #72]
  408dcc:	ldp	x29, x30, [sp], #96
  408dd0:	ret
  408dd4:	stp	x29, x30, [sp, #-80]!
  408dd8:	mov	x29, sp
  408ddc:	str	x0, [sp, #56]
  408de0:	str	x1, [sp, #48]
  408de4:	str	x2, [sp, #40]
  408de8:	str	x3, [sp, #32]
  408dec:	str	x4, [sp, #24]
  408df0:	ldr	x0, [sp, #56]
  408df4:	cmp	x0, #0x0
  408df8:	b.eq	408e2c <ferror@plt+0x626c>  // b.none
  408dfc:	ldr	x0, [sp, #56]
  408e00:	ldrsb	w0, [x0]
  408e04:	cmp	w0, #0x0
  408e08:	b.eq	408e2c <ferror@plt+0x626c>  // b.none
  408e0c:	ldr	x0, [sp, #32]
  408e10:	cmp	x0, #0x0
  408e14:	b.eq	408e2c <ferror@plt+0x626c>  // b.none
  408e18:	ldr	x0, [sp, #32]
  408e1c:	ldr	x0, [x0]
  408e20:	ldr	x1, [sp, #40]
  408e24:	cmp	x1, x0
  408e28:	b.cs	408e34 <ferror@plt+0x6274>  // b.hs, b.nlast
  408e2c:	mov	w0, #0xffffffff            	// #-1
  408e30:	b	408ec8 <ferror@plt+0x6308>
  408e34:	ldr	x0, [sp, #56]
  408e38:	ldrsb	w0, [x0]
  408e3c:	cmp	w0, #0x2b
  408e40:	b.ne	408e54 <ferror@plt+0x6294>  // b.any
  408e44:	ldr	x0, [sp, #56]
  408e48:	add	x0, x0, #0x1
  408e4c:	str	x0, [sp, #72]
  408e50:	b	408e64 <ferror@plt+0x62a4>
  408e54:	ldr	x0, [sp, #56]
  408e58:	str	x0, [sp, #72]
  408e5c:	ldr	x0, [sp, #32]
  408e60:	str	xzr, [x0]
  408e64:	ldr	x0, [sp, #32]
  408e68:	ldr	x0, [x0]
  408e6c:	lsl	x0, x0, #2
  408e70:	ldr	x1, [sp, #48]
  408e74:	add	x4, x1, x0
  408e78:	ldr	x0, [sp, #32]
  408e7c:	ldr	x0, [x0]
  408e80:	ldr	x1, [sp, #40]
  408e84:	sub	x0, x1, x0
  408e88:	ldr	x3, [sp, #24]
  408e8c:	mov	x2, x0
  408e90:	mov	x1, x4
  408e94:	ldr	x0, [sp, #72]
  408e98:	bl	408c10 <ferror@plt+0x6050>
  408e9c:	str	w0, [sp, #68]
  408ea0:	ldr	w0, [sp, #68]
  408ea4:	cmp	w0, #0x0
  408ea8:	b.le	408ec4 <ferror@plt+0x6304>
  408eac:	ldr	x0, [sp, #32]
  408eb0:	ldr	x1, [x0]
  408eb4:	ldrsw	x0, [sp, #68]
  408eb8:	add	x1, x1, x0
  408ebc:	ldr	x0, [sp, #32]
  408ec0:	str	x1, [x0]
  408ec4:	ldr	w0, [sp, #68]
  408ec8:	ldp	x29, x30, [sp], #80
  408ecc:	ret
  408ed0:	stp	x29, x30, [sp, #-80]!
  408ed4:	mov	x29, sp
  408ed8:	str	x0, [sp, #40]
  408edc:	str	x1, [sp, #32]
  408ee0:	str	x2, [sp, #24]
  408ee4:	str	xzr, [sp, #72]
  408ee8:	ldr	x0, [sp, #40]
  408eec:	cmp	x0, #0x0
  408ef0:	b.eq	408f0c <ferror@plt+0x634c>  // b.none
  408ef4:	ldr	x0, [sp, #24]
  408ef8:	cmp	x0, #0x0
  408efc:	b.eq	408f0c <ferror@plt+0x634c>  // b.none
  408f00:	ldr	x0, [sp, #32]
  408f04:	cmp	x0, #0x0
  408f08:	b.ne	408f14 <ferror@plt+0x6354>  // b.any
  408f0c:	mov	w0, #0xffffffea            	// #-22
  408f10:	b	409090 <ferror@plt+0x64d0>
  408f14:	ldr	x0, [sp, #40]
  408f18:	str	x0, [sp, #64]
  408f1c:	b	409068 <ferror@plt+0x64a8>
  408f20:	str	xzr, [sp, #56]
  408f24:	ldr	x0, [sp, #72]
  408f28:	cmp	x0, #0x0
  408f2c:	b.ne	408f38 <ferror@plt+0x6378>  // b.any
  408f30:	ldr	x0, [sp, #64]
  408f34:	str	x0, [sp, #72]
  408f38:	ldr	x0, [sp, #64]
  408f3c:	ldrsb	w0, [x0]
  408f40:	cmp	w0, #0x2c
  408f44:	b.ne	408f50 <ferror@plt+0x6390>  // b.any
  408f48:	ldr	x0, [sp, #64]
  408f4c:	str	x0, [sp, #56]
  408f50:	ldr	x0, [sp, #64]
  408f54:	add	x0, x0, #0x1
  408f58:	ldrsb	w0, [x0]
  408f5c:	cmp	w0, #0x0
  408f60:	b.ne	408f70 <ferror@plt+0x63b0>  // b.any
  408f64:	ldr	x0, [sp, #64]
  408f68:	add	x0, x0, #0x1
  408f6c:	str	x0, [sp, #56]
  408f70:	ldr	x0, [sp, #72]
  408f74:	cmp	x0, #0x0
  408f78:	b.eq	409058 <ferror@plt+0x6498>  // b.none
  408f7c:	ldr	x0, [sp, #56]
  408f80:	cmp	x0, #0x0
  408f84:	b.eq	409058 <ferror@plt+0x6498>  // b.none
  408f88:	ldr	x1, [sp, #56]
  408f8c:	ldr	x0, [sp, #72]
  408f90:	cmp	x1, x0
  408f94:	b.hi	408fa0 <ferror@plt+0x63e0>  // b.pmore
  408f98:	mov	w0, #0xffffffff            	// #-1
  408f9c:	b	409090 <ferror@plt+0x64d0>
  408fa0:	ldr	x1, [sp, #56]
  408fa4:	ldr	x0, [sp, #72]
  408fa8:	sub	x0, x1, x0
  408fac:	ldr	x2, [sp, #24]
  408fb0:	mov	x1, x0
  408fb4:	ldr	x0, [sp, #72]
  408fb8:	blr	x2
  408fbc:	str	w0, [sp, #52]
  408fc0:	ldr	w0, [sp, #52]
  408fc4:	cmp	w0, #0x0
  408fc8:	b.ge	408fd4 <ferror@plt+0x6414>  // b.tcont
  408fcc:	ldr	w0, [sp, #52]
  408fd0:	b	409090 <ferror@plt+0x64d0>
  408fd4:	ldr	w0, [sp, #52]
  408fd8:	add	w1, w0, #0x7
  408fdc:	cmp	w0, #0x0
  408fe0:	csel	w0, w1, w0, lt  // lt = tstop
  408fe4:	asr	w0, w0, #3
  408fe8:	mov	w3, w0
  408fec:	sxtw	x0, w3
  408ff0:	ldr	x1, [sp, #32]
  408ff4:	add	x0, x1, x0
  408ff8:	ldrsb	w2, [x0]
  408ffc:	ldr	w0, [sp, #52]
  409000:	negs	w1, w0
  409004:	and	w0, w0, #0x7
  409008:	and	w1, w1, #0x7
  40900c:	csneg	w0, w0, w1, mi  // mi = first
  409010:	mov	w1, #0x1                   	// #1
  409014:	lsl	w0, w1, w0
  409018:	sxtb	w1, w0
  40901c:	sxtw	x0, w3
  409020:	ldr	x3, [sp, #32]
  409024:	add	x0, x3, x0
  409028:	orr	w1, w2, w1
  40902c:	sxtb	w1, w1
  409030:	strb	w1, [x0]
  409034:	str	xzr, [sp, #72]
  409038:	ldr	x0, [sp, #56]
  40903c:	cmp	x0, #0x0
  409040:	b.eq	40905c <ferror@plt+0x649c>  // b.none
  409044:	ldr	x0, [sp, #56]
  409048:	ldrsb	w0, [x0]
  40904c:	cmp	w0, #0x0
  409050:	b.eq	409088 <ferror@plt+0x64c8>  // b.none
  409054:	b	40905c <ferror@plt+0x649c>
  409058:	nop
  40905c:	ldr	x0, [sp, #64]
  409060:	add	x0, x0, #0x1
  409064:	str	x0, [sp, #64]
  409068:	ldr	x0, [sp, #64]
  40906c:	cmp	x0, #0x0
  409070:	b.eq	40908c <ferror@plt+0x64cc>  // b.none
  409074:	ldr	x0, [sp, #64]
  409078:	ldrsb	w0, [x0]
  40907c:	cmp	w0, #0x0
  409080:	b.ne	408f20 <ferror@plt+0x6360>  // b.any
  409084:	b	40908c <ferror@plt+0x64cc>
  409088:	nop
  40908c:	mov	w0, #0x0                   	// #0
  409090:	ldp	x29, x30, [sp], #80
  409094:	ret
  409098:	stp	x29, x30, [sp, #-80]!
  40909c:	mov	x29, sp
  4090a0:	str	x0, [sp, #40]
  4090a4:	str	x1, [sp, #32]
  4090a8:	str	x2, [sp, #24]
  4090ac:	str	xzr, [sp, #72]
  4090b0:	ldr	x0, [sp, #40]
  4090b4:	cmp	x0, #0x0
  4090b8:	b.eq	4090d4 <ferror@plt+0x6514>  // b.none
  4090bc:	ldr	x0, [sp, #24]
  4090c0:	cmp	x0, #0x0
  4090c4:	b.eq	4090d4 <ferror@plt+0x6514>  // b.none
  4090c8:	ldr	x0, [sp, #32]
  4090cc:	cmp	x0, #0x0
  4090d0:	b.ne	4090dc <ferror@plt+0x651c>  // b.any
  4090d4:	mov	w0, #0xffffffea            	// #-22
  4090d8:	b	409210 <ferror@plt+0x6650>
  4090dc:	ldr	x0, [sp, #40]
  4090e0:	str	x0, [sp, #64]
  4090e4:	b	4091e8 <ferror@plt+0x6628>
  4090e8:	str	xzr, [sp, #56]
  4090ec:	ldr	x0, [sp, #72]
  4090f0:	cmp	x0, #0x0
  4090f4:	b.ne	409100 <ferror@plt+0x6540>  // b.any
  4090f8:	ldr	x0, [sp, #64]
  4090fc:	str	x0, [sp, #72]
  409100:	ldr	x0, [sp, #64]
  409104:	ldrsb	w0, [x0]
  409108:	cmp	w0, #0x2c
  40910c:	b.ne	409118 <ferror@plt+0x6558>  // b.any
  409110:	ldr	x0, [sp, #64]
  409114:	str	x0, [sp, #56]
  409118:	ldr	x0, [sp, #64]
  40911c:	add	x0, x0, #0x1
  409120:	ldrsb	w0, [x0]
  409124:	cmp	w0, #0x0
  409128:	b.ne	409138 <ferror@plt+0x6578>  // b.any
  40912c:	ldr	x0, [sp, #64]
  409130:	add	x0, x0, #0x1
  409134:	str	x0, [sp, #56]
  409138:	ldr	x0, [sp, #72]
  40913c:	cmp	x0, #0x0
  409140:	b.eq	4091d8 <ferror@plt+0x6618>  // b.none
  409144:	ldr	x0, [sp, #56]
  409148:	cmp	x0, #0x0
  40914c:	b.eq	4091d8 <ferror@plt+0x6618>  // b.none
  409150:	ldr	x1, [sp, #56]
  409154:	ldr	x0, [sp, #72]
  409158:	cmp	x1, x0
  40915c:	b.hi	409168 <ferror@plt+0x65a8>  // b.pmore
  409160:	mov	w0, #0xffffffff            	// #-1
  409164:	b	409210 <ferror@plt+0x6650>
  409168:	ldr	x1, [sp, #56]
  40916c:	ldr	x0, [sp, #72]
  409170:	sub	x0, x1, x0
  409174:	ldr	x2, [sp, #24]
  409178:	mov	x1, x0
  40917c:	ldr	x0, [sp, #72]
  409180:	blr	x2
  409184:	str	x0, [sp, #48]
  409188:	ldr	x0, [sp, #48]
  40918c:	cmp	x0, #0x0
  409190:	b.ge	40919c <ferror@plt+0x65dc>  // b.tcont
  409194:	ldr	x0, [sp, #48]
  409198:	b	409210 <ferror@plt+0x6650>
  40919c:	ldr	x0, [sp, #32]
  4091a0:	ldr	x1, [x0]
  4091a4:	ldr	x0, [sp, #48]
  4091a8:	orr	x1, x1, x0
  4091ac:	ldr	x0, [sp, #32]
  4091b0:	str	x1, [x0]
  4091b4:	str	xzr, [sp, #72]
  4091b8:	ldr	x0, [sp, #56]
  4091bc:	cmp	x0, #0x0
  4091c0:	b.eq	4091dc <ferror@plt+0x661c>  // b.none
  4091c4:	ldr	x0, [sp, #56]
  4091c8:	ldrsb	w0, [x0]
  4091cc:	cmp	w0, #0x0
  4091d0:	b.eq	409208 <ferror@plt+0x6648>  // b.none
  4091d4:	b	4091dc <ferror@plt+0x661c>
  4091d8:	nop
  4091dc:	ldr	x0, [sp, #64]
  4091e0:	add	x0, x0, #0x1
  4091e4:	str	x0, [sp, #64]
  4091e8:	ldr	x0, [sp, #64]
  4091ec:	cmp	x0, #0x0
  4091f0:	b.eq	40920c <ferror@plt+0x664c>  // b.none
  4091f4:	ldr	x0, [sp, #64]
  4091f8:	ldrsb	w0, [x0]
  4091fc:	cmp	w0, #0x0
  409200:	b.ne	4090e8 <ferror@plt+0x6528>  // b.any
  409204:	b	40920c <ferror@plt+0x664c>
  409208:	nop
  40920c:	mov	w0, #0x0                   	// #0
  409210:	ldp	x29, x30, [sp], #80
  409214:	ret
  409218:	stp	x29, x30, [sp, #-64]!
  40921c:	mov	x29, sp
  409220:	str	x0, [sp, #40]
  409224:	str	x1, [sp, #32]
  409228:	str	x2, [sp, #24]
  40922c:	str	w3, [sp, #20]
  409230:	str	xzr, [sp, #56]
  409234:	ldr	x0, [sp, #40]
  409238:	cmp	x0, #0x0
  40923c:	b.ne	409248 <ferror@plt+0x6688>  // b.any
  409240:	mov	w0, #0x0                   	// #0
  409244:	b	409424 <ferror@plt+0x6864>
  409248:	ldr	x0, [sp, #32]
  40924c:	ldr	w1, [sp, #20]
  409250:	str	w1, [x0]
  409254:	ldr	x0, [sp, #32]
  409258:	ldr	w1, [x0]
  40925c:	ldr	x0, [sp, #24]
  409260:	str	w1, [x0]
  409264:	bl	402b20 <__errno_location@plt>
  409268:	str	wzr, [x0]
  40926c:	ldr	x0, [sp, #40]
  409270:	ldrsb	w0, [x0]
  409274:	cmp	w0, #0x3a
  409278:	b.ne	4092ec <ferror@plt+0x672c>  // b.any
  40927c:	ldr	x0, [sp, #40]
  409280:	add	x0, x0, #0x1
  409284:	str	x0, [sp, #40]
  409288:	add	x0, sp, #0x38
  40928c:	mov	w2, #0xa                   	// #10
  409290:	mov	x1, x0
  409294:	ldr	x0, [sp, #40]
  409298:	bl	4028d0 <strtol@plt>
  40929c:	mov	w1, w0
  4092a0:	ldr	x0, [sp, #24]
  4092a4:	str	w1, [x0]
  4092a8:	bl	402b20 <__errno_location@plt>
  4092ac:	ldr	w0, [x0]
  4092b0:	cmp	w0, #0x0
  4092b4:	b.ne	4092e4 <ferror@plt+0x6724>  // b.any
  4092b8:	ldr	x0, [sp, #56]
  4092bc:	cmp	x0, #0x0
  4092c0:	b.eq	4092e4 <ferror@plt+0x6724>  // b.none
  4092c4:	ldr	x0, [sp, #56]
  4092c8:	ldrsb	w0, [x0]
  4092cc:	cmp	w0, #0x0
  4092d0:	b.ne	4092e4 <ferror@plt+0x6724>  // b.any
  4092d4:	ldr	x0, [sp, #56]
  4092d8:	ldr	x1, [sp, #40]
  4092dc:	cmp	x1, x0
  4092e0:	b.ne	409420 <ferror@plt+0x6860>  // b.any
  4092e4:	mov	w0, #0xffffffff            	// #-1
  4092e8:	b	409424 <ferror@plt+0x6864>
  4092ec:	add	x0, sp, #0x38
  4092f0:	mov	w2, #0xa                   	// #10
  4092f4:	mov	x1, x0
  4092f8:	ldr	x0, [sp, #40]
  4092fc:	bl	4028d0 <strtol@plt>
  409300:	mov	w1, w0
  409304:	ldr	x0, [sp, #32]
  409308:	str	w1, [x0]
  40930c:	ldr	x0, [sp, #32]
  409310:	ldr	w1, [x0]
  409314:	ldr	x0, [sp, #24]
  409318:	str	w1, [x0]
  40931c:	bl	402b20 <__errno_location@plt>
  409320:	ldr	w0, [x0]
  409324:	cmp	w0, #0x0
  409328:	b.ne	409348 <ferror@plt+0x6788>  // b.any
  40932c:	ldr	x0, [sp, #56]
  409330:	cmp	x0, #0x0
  409334:	b.eq	409348 <ferror@plt+0x6788>  // b.none
  409338:	ldr	x0, [sp, #56]
  40933c:	ldr	x1, [sp, #40]
  409340:	cmp	x1, x0
  409344:	b.ne	409350 <ferror@plt+0x6790>  // b.any
  409348:	mov	w0, #0xffffffff            	// #-1
  40934c:	b	409424 <ferror@plt+0x6864>
  409350:	ldr	x0, [sp, #56]
  409354:	ldrsb	w0, [x0]
  409358:	cmp	w0, #0x3a
  40935c:	b.ne	409384 <ferror@plt+0x67c4>  // b.any
  409360:	ldr	x0, [sp, #56]
  409364:	add	x0, x0, #0x1
  409368:	ldrsb	w0, [x0]
  40936c:	cmp	w0, #0x0
  409370:	b.ne	409384 <ferror@plt+0x67c4>  // b.any
  409374:	ldr	x0, [sp, #24]
  409378:	ldr	w1, [sp, #20]
  40937c:	str	w1, [x0]
  409380:	b	409420 <ferror@plt+0x6860>
  409384:	ldr	x0, [sp, #56]
  409388:	ldrsb	w0, [x0]
  40938c:	cmp	w0, #0x2d
  409390:	b.eq	4093a4 <ferror@plt+0x67e4>  // b.none
  409394:	ldr	x0, [sp, #56]
  409398:	ldrsb	w0, [x0]
  40939c:	cmp	w0, #0x3a
  4093a0:	b.ne	409420 <ferror@plt+0x6860>  // b.any
  4093a4:	ldr	x0, [sp, #56]
  4093a8:	add	x0, x0, #0x1
  4093ac:	str	x0, [sp, #40]
  4093b0:	str	xzr, [sp, #56]
  4093b4:	bl	402b20 <__errno_location@plt>
  4093b8:	str	wzr, [x0]
  4093bc:	add	x0, sp, #0x38
  4093c0:	mov	w2, #0xa                   	// #10
  4093c4:	mov	x1, x0
  4093c8:	ldr	x0, [sp, #40]
  4093cc:	bl	4028d0 <strtol@plt>
  4093d0:	mov	w1, w0
  4093d4:	ldr	x0, [sp, #24]
  4093d8:	str	w1, [x0]
  4093dc:	bl	402b20 <__errno_location@plt>
  4093e0:	ldr	w0, [x0]
  4093e4:	cmp	w0, #0x0
  4093e8:	b.ne	409418 <ferror@plt+0x6858>  // b.any
  4093ec:	ldr	x0, [sp, #56]
  4093f0:	cmp	x0, #0x0
  4093f4:	b.eq	409418 <ferror@plt+0x6858>  // b.none
  4093f8:	ldr	x0, [sp, #56]
  4093fc:	ldrsb	w0, [x0]
  409400:	cmp	w0, #0x0
  409404:	b.ne	409418 <ferror@plt+0x6858>  // b.any
  409408:	ldr	x0, [sp, #56]
  40940c:	ldr	x1, [sp, #40]
  409410:	cmp	x1, x0
  409414:	b.ne	409420 <ferror@plt+0x6860>  // b.any
  409418:	mov	w0, #0xffffffff            	// #-1
  40941c:	b	409424 <ferror@plt+0x6864>
  409420:	mov	w0, #0x0                   	// #0
  409424:	ldp	x29, x30, [sp], #64
  409428:	ret
  40942c:	sub	sp, sp, #0x20
  409430:	str	x0, [sp, #8]
  409434:	str	x1, [sp]
  409438:	ldr	x0, [sp, #8]
  40943c:	str	x0, [sp, #24]
  409440:	ldr	x0, [sp]
  409444:	str	xzr, [x0]
  409448:	b	409458 <ferror@plt+0x6898>
  40944c:	ldr	x0, [sp, #24]
  409450:	add	x0, x0, #0x1
  409454:	str	x0, [sp, #24]
  409458:	ldr	x0, [sp, #24]
  40945c:	cmp	x0, #0x0
  409460:	b.eq	409488 <ferror@plt+0x68c8>  // b.none
  409464:	ldr	x0, [sp, #24]
  409468:	ldrsb	w0, [x0]
  40946c:	cmp	w0, #0x2f
  409470:	b.ne	409488 <ferror@plt+0x68c8>  // b.any
  409474:	ldr	x0, [sp, #24]
  409478:	add	x0, x0, #0x1
  40947c:	ldrsb	w0, [x0]
  409480:	cmp	w0, #0x2f
  409484:	b.eq	40944c <ferror@plt+0x688c>  // b.none
  409488:	ldr	x0, [sp, #24]
  40948c:	cmp	x0, #0x0
  409490:	b.eq	4094a4 <ferror@plt+0x68e4>  // b.none
  409494:	ldr	x0, [sp, #24]
  409498:	ldrsb	w0, [x0]
  40949c:	cmp	w0, #0x0
  4094a0:	b.ne	4094ac <ferror@plt+0x68ec>  // b.any
  4094a4:	mov	x0, #0x0                   	// #0
  4094a8:	b	40950c <ferror@plt+0x694c>
  4094ac:	ldr	x0, [sp]
  4094b0:	mov	x1, #0x1                   	// #1
  4094b4:	str	x1, [x0]
  4094b8:	ldr	x0, [sp, #24]
  4094bc:	add	x0, x0, #0x1
  4094c0:	str	x0, [sp, #16]
  4094c4:	b	4094e8 <ferror@plt+0x6928>
  4094c8:	ldr	x0, [sp]
  4094cc:	ldr	x0, [x0]
  4094d0:	add	x1, x0, #0x1
  4094d4:	ldr	x0, [sp]
  4094d8:	str	x1, [x0]
  4094dc:	ldr	x0, [sp, #16]
  4094e0:	add	x0, x0, #0x1
  4094e4:	str	x0, [sp, #16]
  4094e8:	ldr	x0, [sp, #16]
  4094ec:	ldrsb	w0, [x0]
  4094f0:	cmp	w0, #0x0
  4094f4:	b.eq	409508 <ferror@plt+0x6948>  // b.none
  4094f8:	ldr	x0, [sp, #16]
  4094fc:	ldrsb	w0, [x0]
  409500:	cmp	w0, #0x2f
  409504:	b.ne	4094c8 <ferror@plt+0x6908>  // b.any
  409508:	ldr	x0, [sp, #24]
  40950c:	add	sp, sp, #0x20
  409510:	ret
  409514:	stp	x29, x30, [sp, #-64]!
  409518:	mov	x29, sp
  40951c:	str	x0, [sp, #24]
  409520:	str	x1, [sp, #16]
  409524:	b	409624 <ferror@plt+0x6a64>
  409528:	add	x0, sp, #0x28
  40952c:	mov	x1, x0
  409530:	ldr	x0, [sp, #24]
  409534:	bl	40942c <ferror@plt+0x686c>
  409538:	str	x0, [sp, #56]
  40953c:	add	x0, sp, #0x20
  409540:	mov	x1, x0
  409544:	ldr	x0, [sp, #16]
  409548:	bl	40942c <ferror@plt+0x686c>
  40954c:	str	x0, [sp, #48]
  409550:	ldr	x1, [sp, #40]
  409554:	ldr	x0, [sp, #32]
  409558:	add	x0, x1, x0
  40955c:	cmp	x0, #0x0
  409560:	b.ne	40956c <ferror@plt+0x69ac>  // b.any
  409564:	mov	w0, #0x1                   	// #1
  409568:	b	409640 <ferror@plt+0x6a80>
  40956c:	ldr	x1, [sp, #40]
  409570:	ldr	x0, [sp, #32]
  409574:	add	x0, x1, x0
  409578:	cmp	x0, #0x1
  40957c:	b.ne	4095c0 <ferror@plt+0x6a00>  // b.any
  409580:	ldr	x0, [sp, #56]
  409584:	cmp	x0, #0x0
  409588:	b.eq	40959c <ferror@plt+0x69dc>  // b.none
  40958c:	ldr	x0, [sp, #56]
  409590:	ldrsb	w0, [x0]
  409594:	cmp	w0, #0x2f
  409598:	b.eq	4095b8 <ferror@plt+0x69f8>  // b.none
  40959c:	ldr	x0, [sp, #48]
  4095a0:	cmp	x0, #0x0
  4095a4:	b.eq	4095c0 <ferror@plt+0x6a00>  // b.none
  4095a8:	ldr	x0, [sp, #48]
  4095ac:	ldrsb	w0, [x0]
  4095b0:	cmp	w0, #0x2f
  4095b4:	b.ne	4095c0 <ferror@plt+0x6a00>  // b.any
  4095b8:	mov	w0, #0x1                   	// #1
  4095bc:	b	409640 <ferror@plt+0x6a80>
  4095c0:	ldr	x0, [sp, #56]
  4095c4:	cmp	x0, #0x0
  4095c8:	b.eq	40963c <ferror@plt+0x6a7c>  // b.none
  4095cc:	ldr	x0, [sp, #48]
  4095d0:	cmp	x0, #0x0
  4095d4:	b.eq	40963c <ferror@plt+0x6a7c>  // b.none
  4095d8:	ldr	x1, [sp, #40]
  4095dc:	ldr	x0, [sp, #32]
  4095e0:	cmp	x1, x0
  4095e4:	b.ne	40963c <ferror@plt+0x6a7c>  // b.any
  4095e8:	ldr	x0, [sp, #40]
  4095ec:	mov	x2, x0
  4095f0:	ldr	x1, [sp, #48]
  4095f4:	ldr	x0, [sp, #56]
  4095f8:	bl	4026e0 <strncmp@plt>
  4095fc:	cmp	w0, #0x0
  409600:	b.ne	40963c <ferror@plt+0x6a7c>  // b.any
  409604:	ldr	x0, [sp, #40]
  409608:	ldr	x1, [sp, #56]
  40960c:	add	x0, x1, x0
  409610:	str	x0, [sp, #24]
  409614:	ldr	x0, [sp, #32]
  409618:	ldr	x1, [sp, #48]
  40961c:	add	x0, x1, x0
  409620:	str	x0, [sp, #16]
  409624:	ldr	x0, [sp, #24]
  409628:	cmp	x0, #0x0
  40962c:	b.eq	40963c <ferror@plt+0x6a7c>  // b.none
  409630:	ldr	x0, [sp, #16]
  409634:	cmp	x0, #0x0
  409638:	b.ne	409528 <ferror@plt+0x6968>  // b.any
  40963c:	mov	w0, #0x0                   	// #0
  409640:	ldp	x29, x30, [sp], #64
  409644:	ret
  409648:	stp	x29, x30, [sp, #-64]!
  40964c:	mov	x29, sp
  409650:	str	x0, [sp, #40]
  409654:	str	x1, [sp, #32]
  409658:	str	x2, [sp, #24]
  40965c:	ldr	x0, [sp, #40]
  409660:	cmp	x0, #0x0
  409664:	b.ne	409684 <ferror@plt+0x6ac4>  // b.any
  409668:	ldr	x0, [sp, #32]
  40966c:	cmp	x0, #0x0
  409670:	b.ne	409684 <ferror@plt+0x6ac4>  // b.any
  409674:	adrp	x0, 40a000 <ferror@plt+0x7440>
  409678:	add	x0, x0, #0xe10
  40967c:	bl	4027a0 <strdup@plt>
  409680:	b	4097a8 <ferror@plt+0x6be8>
  409684:	ldr	x0, [sp, #40]
  409688:	cmp	x0, #0x0
  40968c:	b.ne	4096a0 <ferror@plt+0x6ae0>  // b.any
  409690:	ldr	x1, [sp, #24]
  409694:	ldr	x0, [sp, #32]
  409698:	bl	402950 <strndup@plt>
  40969c:	b	4097a8 <ferror@plt+0x6be8>
  4096a0:	ldr	x0, [sp, #32]
  4096a4:	cmp	x0, #0x0
  4096a8:	b.ne	4096b8 <ferror@plt+0x6af8>  // b.any
  4096ac:	ldr	x0, [sp, #40]
  4096b0:	bl	4027a0 <strdup@plt>
  4096b4:	b	4097a8 <ferror@plt+0x6be8>
  4096b8:	ldr	x0, [sp, #40]
  4096bc:	cmp	x0, #0x0
  4096c0:	b.ne	4096e4 <ferror@plt+0x6b24>  // b.any
  4096c4:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4096c8:	add	x3, x0, #0xe70
  4096cc:	mov	w2, #0x383                 	// #899
  4096d0:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4096d4:	add	x1, x0, #0xe18
  4096d8:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4096dc:	add	x0, x0, #0xe28
  4096e0:	bl	402b10 <__assert_fail@plt>
  4096e4:	ldr	x0, [sp, #32]
  4096e8:	cmp	x0, #0x0
  4096ec:	b.ne	409710 <ferror@plt+0x6b50>  // b.any
  4096f0:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4096f4:	add	x3, x0, #0xe70
  4096f8:	mov	w2, #0x384                 	// #900
  4096fc:	adrp	x0, 40a000 <ferror@plt+0x7440>
  409700:	add	x1, x0, #0xe18
  409704:	adrp	x0, 40a000 <ferror@plt+0x7440>
  409708:	add	x0, x0, #0xe30
  40970c:	bl	402b10 <__assert_fail@plt>
  409710:	ldr	x0, [sp, #40]
  409714:	bl	402490 <strlen@plt>
  409718:	str	x0, [sp, #56]
  40971c:	ldr	x0, [sp, #56]
  409720:	mvn	x0, x0
  409724:	ldr	x1, [sp, #24]
  409728:	cmp	x1, x0
  40972c:	b.ls	409738 <ferror@plt+0x6b78>  // b.plast
  409730:	mov	x0, #0x0                   	// #0
  409734:	b	4097a8 <ferror@plt+0x6be8>
  409738:	ldr	x1, [sp, #56]
  40973c:	ldr	x0, [sp, #24]
  409740:	add	x0, x1, x0
  409744:	add	x0, x0, #0x1
  409748:	bl	402670 <malloc@plt>
  40974c:	str	x0, [sp, #48]
  409750:	ldr	x0, [sp, #48]
  409754:	cmp	x0, #0x0
  409758:	b.ne	409764 <ferror@plt+0x6ba4>  // b.any
  40975c:	mov	x0, #0x0                   	// #0
  409760:	b	4097a8 <ferror@plt+0x6be8>
  409764:	ldr	x2, [sp, #56]
  409768:	ldr	x1, [sp, #40]
  40976c:	ldr	x0, [sp, #48]
  409770:	bl	402440 <memcpy@plt>
  409774:	ldr	x1, [sp, #48]
  409778:	ldr	x0, [sp, #56]
  40977c:	add	x0, x1, x0
  409780:	ldr	x2, [sp, #24]
  409784:	ldr	x1, [sp, #32]
  409788:	bl	402440 <memcpy@plt>
  40978c:	ldr	x1, [sp, #56]
  409790:	ldr	x0, [sp, #24]
  409794:	add	x0, x1, x0
  409798:	ldr	x1, [sp, #48]
  40979c:	add	x0, x1, x0
  4097a0:	strb	wzr, [x0]
  4097a4:	ldr	x0, [sp, #48]
  4097a8:	ldp	x29, x30, [sp], #64
  4097ac:	ret
  4097b0:	stp	x29, x30, [sp, #-32]!
  4097b4:	mov	x29, sp
  4097b8:	str	x0, [sp, #24]
  4097bc:	str	x1, [sp, #16]
  4097c0:	ldr	x0, [sp, #16]
  4097c4:	cmp	x0, #0x0
  4097c8:	b.eq	4097d8 <ferror@plt+0x6c18>  // b.none
  4097cc:	ldr	x0, [sp, #16]
  4097d0:	bl	402490 <strlen@plt>
  4097d4:	b	4097dc <ferror@plt+0x6c1c>
  4097d8:	mov	x0, #0x0                   	// #0
  4097dc:	mov	x2, x0
  4097e0:	ldr	x1, [sp, #16]
  4097e4:	ldr	x0, [sp, #24]
  4097e8:	bl	409648 <ferror@plt+0x6a88>
  4097ec:	ldp	x29, x30, [sp], #32
  4097f0:	ret
  4097f4:	stp	x29, x30, [sp, #-304]!
  4097f8:	mov	x29, sp
  4097fc:	str	x0, [sp, #56]
  409800:	str	x1, [sp, #48]
  409804:	str	x2, [sp, #256]
  409808:	str	x3, [sp, #264]
  40980c:	str	x4, [sp, #272]
  409810:	str	x5, [sp, #280]
  409814:	str	x6, [sp, #288]
  409818:	str	x7, [sp, #296]
  40981c:	str	q0, [sp, #128]
  409820:	str	q1, [sp, #144]
  409824:	str	q2, [sp, #160]
  409828:	str	q3, [sp, #176]
  40982c:	str	q4, [sp, #192]
  409830:	str	q5, [sp, #208]
  409834:	str	q6, [sp, #224]
  409838:	str	q7, [sp, #240]
  40983c:	add	x0, sp, #0x130
  409840:	str	x0, [sp, #80]
  409844:	add	x0, sp, #0x130
  409848:	str	x0, [sp, #88]
  40984c:	add	x0, sp, #0x100
  409850:	str	x0, [sp, #96]
  409854:	mov	w0, #0xffffffd0            	// #-48
  409858:	str	w0, [sp, #104]
  40985c:	mov	w0, #0xffffff80            	// #-128
  409860:	str	w0, [sp, #108]
  409864:	add	x2, sp, #0x10
  409868:	add	x3, sp, #0x50
  40986c:	ldp	x0, x1, [x3]
  409870:	stp	x0, x1, [x2]
  409874:	ldp	x0, x1, [x3, #16]
  409878:	stp	x0, x1, [x2, #16]
  40987c:	add	x1, sp, #0x10
  409880:	add	x0, sp, #0x48
  409884:	mov	x2, x1
  409888:	ldr	x1, [sp, #48]
  40988c:	bl	402930 <vasprintf@plt>
  409890:	str	w0, [sp, #124]
  409894:	ldr	w0, [sp, #124]
  409898:	cmp	w0, #0x0
  40989c:	b.ge	4098a8 <ferror@plt+0x6ce8>  // b.tcont
  4098a0:	mov	x0, #0x0                   	// #0
  4098a4:	b	4098d0 <ferror@plt+0x6d10>
  4098a8:	ldr	x0, [sp, #72]
  4098ac:	ldrsw	x1, [sp, #124]
  4098b0:	mov	x2, x1
  4098b4:	mov	x1, x0
  4098b8:	ldr	x0, [sp, #56]
  4098bc:	bl	409648 <ferror@plt+0x6a88>
  4098c0:	str	x0, [sp, #112]
  4098c4:	ldr	x0, [sp, #72]
  4098c8:	bl	402910 <free@plt>
  4098cc:	ldr	x0, [sp, #112]
  4098d0:	ldp	x29, x30, [sp], #304
  4098d4:	ret
  4098d8:	stp	x29, x30, [sp, #-48]!
  4098dc:	mov	x29, sp
  4098e0:	str	x0, [sp, #24]
  4098e4:	str	x1, [sp, #16]
  4098e8:	str	wzr, [sp, #44]
  4098ec:	str	wzr, [sp, #40]
  4098f0:	b	40995c <ferror@plt+0x6d9c>
  4098f4:	ldr	w0, [sp, #44]
  4098f8:	cmp	w0, #0x0
  4098fc:	b.eq	409908 <ferror@plt+0x6d48>  // b.none
  409900:	str	wzr, [sp, #44]
  409904:	b	409950 <ferror@plt+0x6d90>
  409908:	ldrsw	x0, [sp, #40]
  40990c:	ldr	x1, [sp, #24]
  409910:	add	x0, x1, x0
  409914:	ldrsb	w0, [x0]
  409918:	cmp	w0, #0x5c
  40991c:	b.ne	40992c <ferror@plt+0x6d6c>  // b.any
  409920:	mov	w0, #0x1                   	// #1
  409924:	str	w0, [sp, #44]
  409928:	b	409950 <ferror@plt+0x6d90>
  40992c:	ldrsw	x0, [sp, #40]
  409930:	ldr	x1, [sp, #24]
  409934:	add	x0, x1, x0
  409938:	ldrsb	w0, [x0]
  40993c:	mov	w1, w0
  409940:	ldr	x0, [sp, #16]
  409944:	bl	402970 <strchr@plt>
  409948:	cmp	x0, #0x0
  40994c:	b.ne	409978 <ferror@plt+0x6db8>  // b.any
  409950:	ldr	w0, [sp, #40]
  409954:	add	w0, w0, #0x1
  409958:	str	w0, [sp, #40]
  40995c:	ldrsw	x0, [sp, #40]
  409960:	ldr	x1, [sp, #24]
  409964:	add	x0, x1, x0
  409968:	ldrsb	w0, [x0]
  40996c:	cmp	w0, #0x0
  409970:	b.ne	4098f4 <ferror@plt+0x6d34>  // b.any
  409974:	b	40997c <ferror@plt+0x6dbc>
  409978:	nop
  40997c:	ldr	w1, [sp, #40]
  409980:	ldr	w0, [sp, #44]
  409984:	sub	w0, w1, w0
  409988:	sxtw	x0, w0
  40998c:	ldp	x29, x30, [sp], #48
  409990:	ret
  409994:	stp	x29, x30, [sp, #-64]!
  409998:	mov	x29, sp
  40999c:	str	x0, [sp, #40]
  4099a0:	str	x1, [sp, #32]
  4099a4:	str	x2, [sp, #24]
  4099a8:	str	w3, [sp, #20]
  4099ac:	ldr	x0, [sp, #40]
  4099b0:	ldr	x0, [x0]
  4099b4:	str	x0, [sp, #56]
  4099b8:	ldr	x0, [sp, #56]
  4099bc:	ldrsb	w0, [x0]
  4099c0:	cmp	w0, #0x0
  4099c4:	b.ne	409a04 <ferror@plt+0x6e44>  // b.any
  4099c8:	ldr	x0, [sp, #40]
  4099cc:	ldr	x0, [x0]
  4099d0:	ldrsb	w0, [x0]
  4099d4:	cmp	w0, #0x0
  4099d8:	b.eq	4099fc <ferror@plt+0x6e3c>  // b.none
  4099dc:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4099e0:	add	x3, x0, #0xe80
  4099e4:	mov	w2, #0x3c6                 	// #966
  4099e8:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4099ec:	add	x1, x0, #0xe18
  4099f0:	adrp	x0, 40a000 <ferror@plt+0x7440>
  4099f4:	add	x0, x0, #0xe38
  4099f8:	bl	402b10 <__assert_fail@plt>
  4099fc:	mov	x0, #0x0                   	// #0
  409a00:	b	409c34 <ferror@plt+0x7074>
  409a04:	ldr	x1, [sp, #24]
  409a08:	ldr	x0, [sp, #56]
  409a0c:	bl	402960 <strspn@plt>
  409a10:	mov	x1, x0
  409a14:	ldr	x0, [sp, #56]
  409a18:	add	x0, x0, x1
  409a1c:	str	x0, [sp, #56]
  409a20:	ldr	x0, [sp, #56]
  409a24:	ldrsb	w0, [x0]
  409a28:	cmp	w0, #0x0
  409a2c:	b.ne	409a44 <ferror@plt+0x6e84>  // b.any
  409a30:	ldr	x0, [sp, #40]
  409a34:	ldr	x1, [sp, #56]
  409a38:	str	x1, [x0]
  409a3c:	mov	x0, #0x0                   	// #0
  409a40:	b	409c34 <ferror@plt+0x7074>
  409a44:	ldr	w0, [sp, #20]
  409a48:	cmp	w0, #0x0
  409a4c:	b.eq	409b68 <ferror@plt+0x6fa8>  // b.none
  409a50:	ldr	x0, [sp, #56]
  409a54:	ldrsb	w0, [x0]
  409a58:	mov	w1, w0
  409a5c:	adrp	x0, 40a000 <ferror@plt+0x7440>
  409a60:	add	x0, x0, #0xe48
  409a64:	bl	402970 <strchr@plt>
  409a68:	cmp	x0, #0x0
  409a6c:	b.eq	409b68 <ferror@plt+0x6fa8>  // b.none
  409a70:	ldr	x0, [sp, #56]
  409a74:	ldrsb	w0, [x0]
  409a78:	strb	w0, [sp, #48]
  409a7c:	strb	wzr, [sp, #49]
  409a80:	ldr	x0, [sp, #56]
  409a84:	add	x0, x0, #0x1
  409a88:	add	x1, sp, #0x30
  409a8c:	bl	4098d8 <ferror@plt+0x6d18>
  409a90:	mov	x1, x0
  409a94:	ldr	x0, [sp, #32]
  409a98:	str	x1, [x0]
  409a9c:	ldr	x0, [sp, #32]
  409aa0:	ldr	x0, [x0]
  409aa4:	add	x0, x0, #0x1
  409aa8:	ldr	x1, [sp, #56]
  409aac:	add	x0, x1, x0
  409ab0:	ldrsb	w0, [x0]
  409ab4:	cmp	w0, #0x0
  409ab8:	b.eq	409b2c <ferror@plt+0x6f6c>  // b.none
  409abc:	ldr	x0, [sp, #32]
  409ac0:	ldr	x0, [x0]
  409ac4:	add	x0, x0, #0x1
  409ac8:	ldr	x1, [sp, #56]
  409acc:	add	x0, x1, x0
  409ad0:	ldrsb	w1, [x0]
  409ad4:	ldrsb	w0, [sp, #48]
  409ad8:	cmp	w1, w0
  409adc:	b.ne	409b2c <ferror@plt+0x6f6c>  // b.any
  409ae0:	ldr	x0, [sp, #32]
  409ae4:	ldr	x0, [x0]
  409ae8:	add	x0, x0, #0x2
  409aec:	ldr	x1, [sp, #56]
  409af0:	add	x0, x1, x0
  409af4:	ldrsb	w0, [x0]
  409af8:	cmp	w0, #0x0
  409afc:	b.eq	409b40 <ferror@plt+0x6f80>  // b.none
  409b00:	ldr	x0, [sp, #32]
  409b04:	ldr	x0, [x0]
  409b08:	add	x0, x0, #0x2
  409b0c:	ldr	x1, [sp, #56]
  409b10:	add	x0, x1, x0
  409b14:	ldrsb	w0, [x0]
  409b18:	mov	w1, w0
  409b1c:	ldr	x0, [sp, #24]
  409b20:	bl	402970 <strchr@plt>
  409b24:	cmp	x0, #0x0
  409b28:	b.ne	409b40 <ferror@plt+0x6f80>  // b.any
  409b2c:	ldr	x0, [sp, #40]
  409b30:	ldr	x1, [sp, #56]
  409b34:	str	x1, [x0]
  409b38:	mov	x0, #0x0                   	// #0
  409b3c:	b	409c34 <ferror@plt+0x7074>
  409b40:	ldr	x0, [sp, #56]
  409b44:	add	x1, x0, #0x1
  409b48:	str	x1, [sp, #56]
  409b4c:	ldr	x1, [sp, #32]
  409b50:	ldr	x1, [x1]
  409b54:	add	x1, x1, #0x2
  409b58:	add	x1, x0, x1
  409b5c:	ldr	x0, [sp, #40]
  409b60:	str	x1, [x0]
  409b64:	b	409c30 <ferror@plt+0x7070>
  409b68:	ldr	w0, [sp, #20]
  409b6c:	cmp	w0, #0x0
  409b70:	b.eq	409c00 <ferror@plt+0x7040>  // b.none
  409b74:	ldr	x1, [sp, #24]
  409b78:	ldr	x0, [sp, #56]
  409b7c:	bl	4098d8 <ferror@plt+0x6d18>
  409b80:	mov	x1, x0
  409b84:	ldr	x0, [sp, #32]
  409b88:	str	x1, [x0]
  409b8c:	ldr	x0, [sp, #32]
  409b90:	ldr	x0, [x0]
  409b94:	ldr	x1, [sp, #56]
  409b98:	add	x0, x1, x0
  409b9c:	ldrsb	w0, [x0]
  409ba0:	cmp	w0, #0x0
  409ba4:	b.eq	409be4 <ferror@plt+0x7024>  // b.none
  409ba8:	ldr	x0, [sp, #32]
  409bac:	ldr	x0, [x0]
  409bb0:	ldr	x1, [sp, #56]
  409bb4:	add	x0, x1, x0
  409bb8:	ldrsb	w0, [x0]
  409bbc:	mov	w1, w0
  409bc0:	ldr	x0, [sp, #24]
  409bc4:	bl	402970 <strchr@plt>
  409bc8:	cmp	x0, #0x0
  409bcc:	b.ne	409be4 <ferror@plt+0x7024>  // b.any
  409bd0:	ldr	x0, [sp, #40]
  409bd4:	ldr	x1, [sp, #56]
  409bd8:	str	x1, [x0]
  409bdc:	mov	x0, #0x0                   	// #0
  409be0:	b	409c34 <ferror@plt+0x7074>
  409be4:	ldr	x0, [sp, #32]
  409be8:	ldr	x0, [x0]
  409bec:	ldr	x1, [sp, #56]
  409bf0:	add	x1, x1, x0
  409bf4:	ldr	x0, [sp, #40]
  409bf8:	str	x1, [x0]
  409bfc:	b	409c30 <ferror@plt+0x7070>
  409c00:	ldr	x1, [sp, #24]
  409c04:	ldr	x0, [sp, #56]
  409c08:	bl	402ae0 <strcspn@plt>
  409c0c:	mov	x1, x0
  409c10:	ldr	x0, [sp, #32]
  409c14:	str	x1, [x0]
  409c18:	ldr	x0, [sp, #32]
  409c1c:	ldr	x0, [x0]
  409c20:	ldr	x1, [sp, #56]
  409c24:	add	x1, x1, x0
  409c28:	ldr	x0, [sp, #40]
  409c2c:	str	x1, [x0]
  409c30:	ldr	x0, [sp, #56]
  409c34:	ldp	x29, x30, [sp], #64
  409c38:	ret
  409c3c:	stp	x29, x30, [sp, #-48]!
  409c40:	mov	x29, sp
  409c44:	str	x0, [sp, #24]
  409c48:	ldr	x0, [sp, #24]
  409c4c:	bl	402710 <fgetc@plt>
  409c50:	str	w0, [sp, #44]
  409c54:	ldr	w0, [sp, #44]
  409c58:	cmn	w0, #0x1
  409c5c:	b.ne	409c68 <ferror@plt+0x70a8>  // b.any
  409c60:	mov	w0, #0x1                   	// #1
  409c64:	b	409c78 <ferror@plt+0x70b8>
  409c68:	ldr	w0, [sp, #44]
  409c6c:	cmp	w0, #0xa
  409c70:	b.ne	409c48 <ferror@plt+0x7088>  // b.any
  409c74:	mov	w0, #0x0                   	// #0
  409c78:	ldp	x29, x30, [sp], #48
  409c7c:	ret
  409c80:	stp	x29, x30, [sp, #-48]!
  409c84:	mov	x29, sp
  409c88:	str	w0, [sp, #28]
  409c8c:	ldr	w1, [sp, #28]
  409c90:	mov	w0, #0xde83                	// #56963
  409c94:	movk	w0, #0x431b, lsl #16
  409c98:	umull	x0, w1, w0
  409c9c:	lsr	x0, x0, #32
  409ca0:	lsr	w0, w0, #18
  409ca4:	mov	w0, w0
  409ca8:	str	x0, [sp, #32]
  409cac:	ldr	w1, [sp, #28]
  409cb0:	mov	w0, #0xde83                	// #56963
  409cb4:	movk	w0, #0x431b, lsl #16
  409cb8:	umull	x0, w1, w0
  409cbc:	lsr	x0, x0, #32
  409cc0:	lsr	w0, w0, #18
  409cc4:	mov	w2, #0x4240                	// #16960
  409cc8:	movk	w2, #0xf, lsl #16
  409ccc:	mul	w0, w0, w2
  409cd0:	sub	w0, w1, w0
  409cd4:	mov	w1, w0
  409cd8:	mov	x0, x1
  409cdc:	lsl	x0, x0, #5
  409ce0:	sub	x0, x0, x1
  409ce4:	lsl	x0, x0, #2
  409ce8:	add	x0, x0, x1
  409cec:	lsl	x0, x0, #3
  409cf0:	str	x0, [sp, #40]
  409cf4:	add	x0, sp, #0x20
  409cf8:	mov	x1, #0x0                   	// #0
  409cfc:	bl	402920 <nanosleep@plt>
  409d00:	ldp	x29, x30, [sp], #48
  409d04:	ret
  409d08:	stp	x29, x30, [sp, #-64]!
  409d0c:	mov	x29, sp
  409d10:	str	w0, [sp, #44]
  409d14:	str	x1, [sp, #32]
  409d18:	str	x2, [sp, #24]
  409d1c:	b	409dbc <ferror@plt+0x71fc>
  409d20:	bl	402b20 <__errno_location@plt>
  409d24:	str	wzr, [x0]
  409d28:	ldr	x2, [sp, #24]
  409d2c:	ldr	x1, [sp, #32]
  409d30:	ldr	w0, [sp, #44]
  409d34:	bl	402810 <write@plt>
  409d38:	str	x0, [sp, #56]
  409d3c:	ldr	x0, [sp, #56]
  409d40:	cmp	x0, #0x0
  409d44:	b.le	409d78 <ferror@plt+0x71b8>
  409d48:	ldr	x0, [sp, #56]
  409d4c:	ldr	x1, [sp, #24]
  409d50:	sub	x0, x1, x0
  409d54:	str	x0, [sp, #24]
  409d58:	ldr	x0, [sp, #24]
  409d5c:	cmp	x0, #0x0
  409d60:	b.eq	409da0 <ferror@plt+0x71e0>  // b.none
  409d64:	ldr	x0, [sp, #56]
  409d68:	ldr	x1, [sp, #32]
  409d6c:	add	x0, x1, x0
  409d70:	str	x0, [sp, #32]
  409d74:	b	409da0 <ferror@plt+0x71e0>
  409d78:	bl	402b20 <__errno_location@plt>
  409d7c:	ldr	w0, [x0]
  409d80:	cmp	w0, #0x4
  409d84:	b.eq	409da0 <ferror@plt+0x71e0>  // b.none
  409d88:	bl	402b20 <__errno_location@plt>
  409d8c:	ldr	w0, [x0]
  409d90:	cmp	w0, #0xb
  409d94:	b.eq	409da0 <ferror@plt+0x71e0>  // b.none
  409d98:	mov	w0, #0xffffffff            	// #-1
  409d9c:	b	409dcc <ferror@plt+0x720c>
  409da0:	bl	402b20 <__errno_location@plt>
  409da4:	ldr	w0, [x0]
  409da8:	cmp	w0, #0xb
  409dac:	b.ne	409dbc <ferror@plt+0x71fc>  // b.any
  409db0:	mov	w0, #0xd090                	// #53392
  409db4:	movk	w0, #0x3, lsl #16
  409db8:	bl	409c80 <ferror@plt+0x70c0>
  409dbc:	ldr	x0, [sp, #24]
  409dc0:	cmp	x0, #0x0
  409dc4:	b.ne	409d20 <ferror@plt+0x7160>  // b.any
  409dc8:	mov	w0, #0x0                   	// #0
  409dcc:	ldp	x29, x30, [sp], #64
  409dd0:	ret
  409dd4:	stp	x29, x30, [sp, #-80]!
  409dd8:	mov	x29, sp
  409ddc:	str	w0, [sp, #44]
  409de0:	str	x1, [sp, #32]
  409de4:	str	x2, [sp, #24]
  409de8:	str	xzr, [sp, #72]
  409dec:	str	wzr, [sp, #68]
  409df0:	ldr	x2, [sp, #24]
  409df4:	mov	w1, #0x0                   	// #0
  409df8:	ldr	x0, [sp, #32]
  409dfc:	bl	402720 <memset@plt>
  409e00:	b	409ec4 <ferror@plt+0x7304>
  409e04:	ldr	x2, [sp, #24]
  409e08:	ldr	x1, [sp, #32]
  409e0c:	ldr	w0, [sp, #44]
  409e10:	bl	402a10 <read@plt>
  409e14:	str	x0, [sp, #56]
  409e18:	ldr	x0, [sp, #56]
  409e1c:	cmp	x0, #0x0
  409e20:	b.gt	409e90 <ferror@plt+0x72d0>
  409e24:	ldr	x0, [sp, #56]
  409e28:	cmp	x0, #0x0
  409e2c:	b.ge	409e74 <ferror@plt+0x72b4>  // b.tcont
  409e30:	bl	402b20 <__errno_location@plt>
  409e34:	ldr	w0, [x0]
  409e38:	cmp	w0, #0xb
  409e3c:	b.eq	409e50 <ferror@plt+0x7290>  // b.none
  409e40:	bl	402b20 <__errno_location@plt>
  409e44:	ldr	w0, [x0]
  409e48:	cmp	w0, #0x4
  409e4c:	b.ne	409e74 <ferror@plt+0x72b4>  // b.any
  409e50:	ldr	w0, [sp, #68]
  409e54:	add	w1, w0, #0x1
  409e58:	str	w1, [sp, #68]
  409e5c:	cmp	w0, #0x4
  409e60:	b.gt	409e74 <ferror@plt+0x72b4>
  409e64:	mov	w0, #0xd090                	// #53392
  409e68:	movk	w0, #0x3, lsl #16
  409e6c:	bl	409c80 <ferror@plt+0x70c0>
  409e70:	b	409ec4 <ferror@plt+0x7304>
  409e74:	ldr	x0, [sp, #72]
  409e78:	cmp	x0, #0x0
  409e7c:	b.eq	409e88 <ferror@plt+0x72c8>  // b.none
  409e80:	ldr	x0, [sp, #72]
  409e84:	b	409ed4 <ferror@plt+0x7314>
  409e88:	mov	x0, #0xffffffffffffffff    	// #-1
  409e8c:	b	409ed4 <ferror@plt+0x7314>
  409e90:	str	wzr, [sp, #68]
  409e94:	ldr	x0, [sp, #56]
  409e98:	ldr	x1, [sp, #24]
  409e9c:	sub	x0, x1, x0
  409ea0:	str	x0, [sp, #24]
  409ea4:	ldr	x0, [sp, #56]
  409ea8:	ldr	x1, [sp, #32]
  409eac:	add	x0, x1, x0
  409eb0:	str	x0, [sp, #32]
  409eb4:	ldr	x1, [sp, #72]
  409eb8:	ldr	x0, [sp, #56]
  409ebc:	add	x0, x1, x0
  409ec0:	str	x0, [sp, #72]
  409ec4:	ldr	x0, [sp, #24]
  409ec8:	cmp	x0, #0x0
  409ecc:	b.ne	409e04 <ferror@plt+0x7244>  // b.any
  409ed0:	ldr	x0, [sp, #72]
  409ed4:	ldp	x29, x30, [sp], #80
  409ed8:	ret
  409edc:	stp	x29, x30, [sp, #-48]!
  409ee0:	mov	x29, sp
  409ee4:	str	w0, [sp, #28]
  409ee8:	str	x1, [sp, #16]
  409eec:	ldr	w0, [sp, #28]
  409ef0:	str	w0, [sp, #32]
  409ef4:	mov	w0, #0x3                   	// #3
  409ef8:	strh	w0, [sp, #36]
  409efc:	strh	wzr, [sp, #38]
  409f00:	ldr	x0, [sp, #16]
  409f04:	mov	w1, w0
  409f08:	add	x0, sp, #0x20
  409f0c:	mov	w2, w1
  409f10:	mov	x1, #0x1                   	// #1
  409f14:	bl	4026a0 <poll@plt>
  409f18:	str	w0, [sp, #44]
  409f1c:	ldr	w0, [sp, #44]
  409f20:	cmp	w0, #0x0
  409f24:	b.ge	409f38 <ferror@plt+0x7378>  // b.tcont
  409f28:	bl	402b20 <__errno_location@plt>
  409f2c:	ldr	w0, [x0]
  409f30:	cmp	w0, #0x4
  409f34:	b.eq	409f00 <ferror@plt+0x7340>  // b.none
  409f38:	ldr	w0, [sp, #44]
  409f3c:	cmp	w0, #0x1
  409f40:	b.ne	409f60 <ferror@plt+0x73a0>  // b.any
  409f44:	ldrsh	w0, [sp, #38]
  409f48:	and	w0, w0, #0xffff
  409f4c:	and	w0, w0, #0x3
  409f50:	cmp	w0, #0x0
  409f54:	b.eq	409f60 <ferror@plt+0x73a0>  // b.none
  409f58:	mov	w0, #0x1                   	// #1
  409f5c:	b	409f64 <ferror@plt+0x73a4>
  409f60:	mov	w0, #0x0                   	// #0
  409f64:	ldp	x29, x30, [sp], #48
  409f68:	ret
  409f6c:	stp	x29, x30, [sp, #-160]!
  409f70:	mov	x29, sp
  409f74:	str	x19, [sp, #16]
  409f78:	adrp	x0, 40a000 <ferror@plt+0x7440>
  409f7c:	add	x1, x0, #0xee8
  409f80:	add	x0, sp, #0x28
  409f84:	ldp	x2, x3, [x1]
  409f88:	stp	x2, x3, [x0]
  409f8c:	ldp	x2, x3, [x1, #16]
  409f90:	stp	x2, x3, [x0, #16]
  409f94:	ldp	x2, x3, [x1, #32]
  409f98:	stp	x2, x3, [x0, #32]
  409f9c:	ldp	x2, x3, [x1, #48]
  409fa0:	stp	x2, x3, [x0, #48]
  409fa4:	ldp	x2, x3, [x1, #64]
  409fa8:	stp	x2, x3, [x0, #64]
  409fac:	ldp	x2, x3, [x1, #80]
  409fb0:	stp	x2, x3, [x0, #80]
  409fb4:	ldr	x2, [x1, #96]
  409fb8:	str	x2, [x0, #96]
  409fbc:	ldur	x1, [x1, #102]
  409fc0:	stur	x1, [x0, #102]
  409fc4:	mov	w0, #0x1                   	// #1
  409fc8:	str	w0, [sp, #36]
  409fcc:	mov	w2, #0x0                   	// #0
  409fd0:	mov	w1, #0x801                 	// #2049
  409fd4:	movk	w1, #0x8, lsl #16
  409fd8:	mov	w0, #0x1                   	// #1
  409fdc:	bl	4029a0 <socket@plt>
  409fe0:	str	w0, [sp, #156]
  409fe4:	ldr	w0, [sp, #156]
  409fe8:	cmp	w0, #0x0
  409fec:	b.ge	40a004 <ferror@plt+0x7444>  // b.tcont
  409ff0:	adrp	x0, 40a000 <ferror@plt+0x7440>
  409ff4:	add	x0, x0, #0xe88
  409ff8:	bl	402b50 <gettext@plt>
  409ffc:	bl	402a00 <warnx@plt>
  40a000:	b	40a0c8 <ferror@plt+0x7508>
  40a004:	add	x0, sp, #0x24
  40a008:	mov	w4, #0x4                   	// #4
  40a00c:	mov	x3, x0
  40a010:	mov	w2, #0x10                  	// #16
  40a014:	mov	w1, #0x1                   	// #1
  40a018:	ldr	w0, [sp, #156]
  40a01c:	bl	402680 <setsockopt@plt>
  40a020:	str	w0, [sp, #152]
  40a024:	ldr	w0, [sp, #152]
  40a028:	cmp	w0, #0x0
  40a02c:	b.ge	40a054 <ferror@plt+0x7494>  // b.tcont
  40a030:	adrp	x0, 40a000 <ferror@plt+0x7440>
  40a034:	add	x0, x0, #0xea0
  40a038:	bl	402b50 <gettext@plt>
  40a03c:	bl	402a00 <warnx@plt>
  40a040:	ldr	w0, [sp, #156]
  40a044:	bl	4027c0 <close@plt>
  40a048:	mov	w0, #0xffffffff            	// #-1
  40a04c:	str	w0, [sp, #156]
  40a050:	b	40a0c8 <ferror@plt+0x7508>
  40a054:	add	x0, sp, #0x28
  40a058:	mov	x19, x0
  40a05c:	add	x0, sp, #0x28
  40a060:	add	x0, x0, #0x2
  40a064:	add	x0, x0, #0x1
  40a068:	bl	402490 <strlen@plt>
  40a06c:	add	w0, w0, #0x3
  40a070:	mov	w2, w0
  40a074:	mov	x1, x19
  40a078:	ldr	w0, [sp, #156]
  40a07c:	bl	402940 <connect@plt>
  40a080:	str	w0, [sp, #152]
  40a084:	ldr	w0, [sp, #152]
  40a088:	cmp	w0, #0x0
  40a08c:	b.ge	40a0c4 <ferror@plt+0x7504>  // b.tcont
  40a090:	bl	402b20 <__errno_location@plt>
  40a094:	ldr	w0, [x0]
  40a098:	cmp	w0, #0x6f
  40a09c:	b.eq	40a0b0 <ferror@plt+0x74f0>  // b.none
  40a0a0:	adrp	x0, 40a000 <ferror@plt+0x7440>
  40a0a4:	add	x0, x0, #0xec8
  40a0a8:	bl	402b50 <gettext@plt>
  40a0ac:	bl	402a00 <warnx@plt>
  40a0b0:	ldr	w0, [sp, #156]
  40a0b4:	bl	4027c0 <close@plt>
  40a0b8:	mov	w0, #0xffffffff            	// #-1
  40a0bc:	str	w0, [sp, #156]
  40a0c0:	b	40a0c8 <ferror@plt+0x7508>
  40a0c4:	nop
  40a0c8:	ldr	w0, [sp, #156]
  40a0cc:	ldr	x19, [sp, #16]
  40a0d0:	ldp	x29, x30, [sp], #160
  40a0d4:	ret
  40a0d8:	sub	sp, sp, #0x230
  40a0dc:	stp	x29, x30, [sp]
  40a0e0:	mov	x29, sp
  40a0e4:	str	w0, [sp, #28]
  40a0e8:	str	x1, [sp, #504]
  40a0ec:	str	x2, [sp, #512]
  40a0f0:	str	x3, [sp, #520]
  40a0f4:	str	x4, [sp, #528]
  40a0f8:	str	x5, [sp, #536]
  40a0fc:	str	x6, [sp, #544]
  40a100:	str	x7, [sp, #552]
  40a104:	str	q0, [sp, #368]
  40a108:	str	q1, [sp, #384]
  40a10c:	str	q2, [sp, #400]
  40a110:	str	q3, [sp, #416]
  40a114:	str	q4, [sp, #432]
  40a118:	str	q5, [sp, #448]
  40a11c:	str	q6, [sp, #464]
  40a120:	str	q7, [sp, #480]
  40a124:	mov	w0, #0xffffffff            	// #-1
  40a128:	str	w0, [sp, #364]
  40a12c:	str	wzr, [sp, #360]
  40a130:	add	x0, sp, #0xc0
  40a134:	add	x0, x0, #0x8
  40a138:	bl	4026d0 <sigemptyset@plt>
  40a13c:	mov	x0, #0x1                   	// #1
  40a140:	str	x0, [sp, #192]
  40a144:	mov	w0, #0x10000000            	// #268435456
  40a148:	str	w0, [sp, #328]
  40a14c:	add	x1, sp, #0x28
  40a150:	add	x0, sp, #0xc0
  40a154:	mov	x2, x1
  40a158:	mov	x1, x0
  40a15c:	mov	w0, #0xd                   	// #13
  40a160:	bl	4027d0 <sigaction@plt>
  40a164:	strb	wzr, [sp, #345]
  40a168:	ldr	w0, [sp, #28]
  40a16c:	cmp	w0, #0x51
  40a170:	b.eq	40a1d0 <ferror@plt+0x7610>  // b.none
  40a174:	ldr	w0, [sp, #28]
  40a178:	cmp	w0, #0x51
  40a17c:	b.gt	40a208 <ferror@plt+0x7648>
  40a180:	ldr	w0, [sp, #28]
  40a184:	cmp	w0, #0x3f
  40a188:	b.eq	40a298 <ferror@plt+0x76d8>  // b.none
  40a18c:	ldr	w0, [sp, #28]
  40a190:	cmp	w0, #0x50
  40a194:	b.ne	40a208 <ferror@plt+0x7648>  // b.any
  40a198:	bl	409f6c <ferror@plt+0x73ac>
  40a19c:	str	w0, [sp, #364]
  40a1a0:	ldr	w0, [sp, #364]
  40a1a4:	cmp	w0, #0x0
  40a1a8:	b.lt	40a220 <ferror@plt+0x7660>  // b.tstop
  40a1ac:	ldr	w0, [sp, #28]
  40a1b0:	and	w0, w0, #0xff
  40a1b4:	strb	w0, [sp, #344]
  40a1b8:	add	x0, sp, #0x158
  40a1bc:	mov	x2, #0x2                   	// #2
  40a1c0:	mov	x1, x0
  40a1c4:	ldr	w0, [sp, #364]
  40a1c8:	bl	409d08 <ferror@plt+0x7148>
  40a1cc:	b	40a220 <ferror@plt+0x7660>
  40a1d0:	bl	409f6c <ferror@plt+0x73ac>
  40a1d4:	str	w0, [sp, #364]
  40a1d8:	ldr	w0, [sp, #364]
  40a1dc:	cmp	w0, #0x0
  40a1e0:	b.lt	40a228 <ferror@plt+0x7668>  // b.tstop
  40a1e4:	ldr	w0, [sp, #28]
  40a1e8:	and	w0, w0, #0xff
  40a1ec:	strb	w0, [sp, #344]
  40a1f0:	add	x0, sp, #0x158
  40a1f4:	mov	x2, #0x2                   	// #2
  40a1f8:	mov	x1, x0
  40a1fc:	ldr	w0, [sp, #364]
  40a200:	bl	409d08 <ferror@plt+0x7148>
  40a204:	b	40a228 <ferror@plt+0x7668>
  40a208:	adrp	x0, 40a000 <ferror@plt+0x7440>
  40a20c:	add	x0, x0, #0xf58
  40a210:	bl	402b50 <gettext@plt>
  40a214:	ldr	w1, [sp, #28]
  40a218:	bl	402a00 <warnx@plt>
  40a21c:	b	40a298 <ferror@plt+0x76d8>
  40a220:	nop
  40a224:	b	40a22c <ferror@plt+0x766c>
  40a228:	nop
  40a22c:	strb	wzr, [sp, #352]
  40a230:	ldr	w0, [sp, #364]
  40a234:	cmp	w0, #0x0
  40a238:	b.lt	40a26c <ferror@plt+0x76ac>  // b.tstop
  40a23c:	mov	x1, #0x3e8                 	// #1000
  40a240:	ldr	w0, [sp, #364]
  40a244:	bl	409edc <ferror@plt+0x731c>
  40a248:	cmp	w0, #0x0
  40a24c:	b.eq	40a264 <ferror@plt+0x76a4>  // b.none
  40a250:	add	x0, sp, #0x160
  40a254:	mov	x2, #0x2                   	// #2
  40a258:	mov	x1, x0
  40a25c:	ldr	w0, [sp, #364]
  40a260:	bl	409dd4 <ferror@plt+0x7214>
  40a264:	ldr	w0, [sp, #364]
  40a268:	bl	4027c0 <close@plt>
  40a26c:	add	x0, sp, #0x28
  40a270:	mov	x2, #0x0                   	// #0
  40a274:	mov	x1, x0
  40a278:	mov	w0, #0xd                   	// #13
  40a27c:	bl	4027d0 <sigaction@plt>
  40a280:	ldrb	w0, [sp, #352]
  40a284:	cmp	w0, #0x6
  40a288:	cset	w0, eq  // eq = none
  40a28c:	and	w0, w0, #0xff
  40a290:	str	w0, [sp, #360]
  40a294:	b	40a29c <ferror@plt+0x76dc>
  40a298:	nop
  40a29c:	ldr	w0, [sp, #360]
  40a2a0:	ldp	x29, x30, [sp]
  40a2a4:	add	sp, sp, #0x230
  40a2a8:	ret
  40a2ac:	nop
  40a2b0:	stp	x29, x30, [sp, #-64]!
  40a2b4:	mov	x29, sp
  40a2b8:	stp	x19, x20, [sp, #16]
  40a2bc:	adrp	x20, 41c000 <ferror@plt+0x19440>
  40a2c0:	add	x20, x20, #0xde0
  40a2c4:	stp	x21, x22, [sp, #32]
  40a2c8:	adrp	x21, 41c000 <ferror@plt+0x19440>
  40a2cc:	add	x21, x21, #0xdd8
  40a2d0:	sub	x20, x20, x21
  40a2d4:	mov	w22, w0
  40a2d8:	stp	x23, x24, [sp, #48]
  40a2dc:	mov	x23, x1
  40a2e0:	mov	x24, x2
  40a2e4:	bl	402408 <memcpy@plt-0x38>
  40a2e8:	cmp	xzr, x20, asr #3
  40a2ec:	b.eq	40a318 <ferror@plt+0x7758>  // b.none
  40a2f0:	asr	x20, x20, #3
  40a2f4:	mov	x19, #0x0                   	// #0
  40a2f8:	ldr	x3, [x21, x19, lsl #3]
  40a2fc:	mov	x2, x24
  40a300:	add	x19, x19, #0x1
  40a304:	mov	x1, x23
  40a308:	mov	w0, w22
  40a30c:	blr	x3
  40a310:	cmp	x20, x19
  40a314:	b.ne	40a2f8 <ferror@plt+0x7738>  // b.any
  40a318:	ldp	x19, x20, [sp, #16]
  40a31c:	ldp	x21, x22, [sp, #32]
  40a320:	ldp	x23, x24, [sp, #48]
  40a324:	ldp	x29, x30, [sp], #64
  40a328:	ret
  40a32c:	nop
  40a330:	ret
  40a334:	nop
  40a338:	adrp	x2, 41d000 <ferror@plt+0x1a440>
  40a33c:	mov	x1, #0x0                   	// #0
  40a340:	ldr	x2, [x2, #976]
  40a344:	b	402590 <__cxa_atexit@plt>
  40a348:	mov	x2, x1
  40a34c:	mov	w1, w0
  40a350:	mov	w0, #0x0                   	// #0
  40a354:	b	402a50 <__fxstat@plt>
  40a358:	mov	x4, x1
  40a35c:	mov	x5, x2
  40a360:	mov	w1, w0
  40a364:	mov	x2, x4
  40a368:	mov	w0, #0x0                   	// #0
  40a36c:	mov	w4, w3
  40a370:	mov	x3, x5
  40a374:	b	402bb0 <__fxstatat@plt>

Disassembly of section .fini:

000000000040a378 <.fini>:
  40a378:	stp	x29, x30, [sp, #-16]!
  40a37c:	mov	x29, sp
  40a380:	ldp	x29, x30, [sp], #16
  40a384:	ret
