ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 2
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"arm_conv_q15.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.arm_conv_q15,"ax",%progbits
  17              		.align	1
  18              		.p2align 2,,3
  19              		.global	arm_conv_q15
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv5-d16
  26              	arm_conv_q15:
  27              	.LVL0:
  28              	.LFB145:
  29              		.file 1 ".//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c"
   1:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** /* ----------------------------------------------------------------------
   2:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * Project:      CMSIS DSP Library
   3:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * Title:        arm_conv_q15.c
   4:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * Description:  Convolution of Q15 sequences
   5:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  *
   6:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * $Date:        18. March 2019
   7:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * $Revision:    V1.6.0
   8:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  *
   9:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * Target Processor: Cortex-M cores
  10:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * -------------------------------------------------------------------- */
  11:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** /*
  12:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * Copyright (C) 2010-2019 ARM Limited or its affiliates. All rights reserved.
  13:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  *
  14:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  *
  16:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * not use this file except in compliance with the License.
  18:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * You may obtain a copy of the License at
  19:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  *
  20:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  *
  22:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * See the License for the specific language governing permissions and
  26:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  * limitations under the License.
  27:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  */
  28:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
  29:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #include "arm_math.h"
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 2


  30:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
  31:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** /**
  32:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   @ingroup groupFilters
  33:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  */
  34:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
  35:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** /**
  36:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   @addtogroup Conv
  37:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   @{
  38:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  */
  39:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
  40:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** /**
  41:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   @brief         Convolution of Q15 sequences.
  42:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   @param[in]     pSrcA      points to the first input sequence
  43:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   @param[in]     srcALen    length of the first input sequence
  44:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   @param[in]     pSrcB      points to the second input sequence
  45:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   @param[in]     srcBLen    length of the second input sequence
  46:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   @param[out]    pDst       points to the location where the output result is written.  Length srcA
  47:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   @return        none
  48:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
  49:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   @par           Scaling and Overflow Behavior
  50:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****                    The function is implemented using a 64-bit internal accumulator.
  51:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****                    Both inputs are in 1.15 format and multiplications yield a 2.30 result.
  52:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****                    The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 f
  53:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****                    This approach provides 33 guard bits and there is no risk of overflow.
  54:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****                    The 34.30 result is then truncated to 34.15 format by discarding the low 15 bits
  55:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
  56:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   @remark
  57:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****                    Refer to \ref arm_conv_fast_q15() for a faster but less precise version of this 
  58:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   @remark
  59:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****                    Refer to \ref arm_conv_opt_q15() for a faster implementation of this function us
  60:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****  */
  61:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
  62:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** void arm_conv_q15(
  63:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   const q15_t * pSrcA,
  64:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         uint32_t srcALen,
  65:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   const q15_t * pSrcB,
  66:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         uint32_t srcBLen,
  67:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         q15_t * pDst)
  68:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** {
  30              		.loc 1 68 1 view -0
  31              		.cfi_startproc
  32              		@ args = 4, pretend = 0, frame = 72
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 68 1 is_stmt 0 view .LVU1
  35 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 36
  38              		.cfi_offset 4, -36
  39              		.cfi_offset 5, -32
  40              		.cfi_offset 6, -28
  41              		.cfi_offset 7, -24
  42              		.cfi_offset 8, -20
  43              		.cfi_offset 9, -16
  44              		.cfi_offset 10, -12
  45              		.cfi_offset 11, -8
  46              		.cfi_offset 14, -4
  69:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 3


  70:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #if defined (ARM_MATH_DSP)
  71:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
  72:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   const q15_t *pIn1;                                   /* InputA pointer */
  73:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   const q15_t *pIn2;                                   /* InputB pointer */
  74:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         q15_t *pOut = pDst;                            /* Output pointer */
  75:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         q63_t sum, acc0, acc1, acc2, acc3;             /* Accumulators */
  76:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   const q15_t *px;                                     /* Intermediate inputA pointer */
  77:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   const q15_t *py;                                     /* Intermediate inputB pointer */
  78:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   const q15_t *pSrc1, *pSrc2;                          /* Intermediate pointers */
  79:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         q31_t x0, x1, x2, x3, c0;                      /* Temporary input variables to hold state a
  80:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         uint32_t blockSize1, blockSize2, blockSize3;   /* Loop counters */
  81:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         uint32_t j, k, count, blkCnt;                  /* Loop counters */
  82:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
  83:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* The algorithm implementation is based on the lengths of the inputs. */
  84:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* srcB is always made to slide across srcA. */
  85:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* So srcBLen is always considered as shorter or equal to srcALen */
  86:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   if (srcALen >= srcBLen)
  47              		.loc 1 86 6 view .LVU2
  48 0004 9942     		cmp	r1, r3
  68:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
  49              		.loc 1 68 1 view .LVU3
  50 0006 93B0     		sub	sp, sp, #76
  51              	.LCFI1:
  52              		.cfi_def_cfa_offset 112
  68:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
  53              		.loc 1 68 1 view .LVU4
  54 0008 CDE90703 		strd	r0, r3, [sp, #28]
  55 000c 0192     		str	r2, [sp, #4]
  72:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   const q15_t *pIn2;                                   /* InputB pointer */
  56              		.loc 1 72 3 is_stmt 1 view .LVU5
  73:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         q15_t *pOut = pDst;                            /* Output pointer */
  57              		.loc 1 73 3 view .LVU6
  74:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         q63_t sum, acc0, acc1, acc2, acc3;             /* Accumulators */
  58              		.loc 1 74 9 view .LVU7
  59              	.LVL1:
  75:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   const q15_t *px;                                     /* Intermediate inputA pointer */
  60              		.loc 1 75 9 view .LVU8
  76:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   const q15_t *py;                                     /* Intermediate inputB pointer */
  61              		.loc 1 76 3 view .LVU9
  77:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   const q15_t *pSrc1, *pSrc2;                          /* Intermediate pointers */
  62              		.loc 1 77 3 view .LVU10
  78:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         q31_t x0, x1, x2, x3, c0;                      /* Temporary input variables to hold state a
  63              		.loc 1 78 3 view .LVU11
  79:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         uint32_t blockSize1, blockSize2, blockSize3;   /* Loop counters */
  64              		.loc 1 79 9 view .LVU12
  80:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         uint32_t j, k, count, blkCnt;                  /* Loop counters */
  65              		.loc 1 80 9 view .LVU13
  81:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
  66              		.loc 1 81 9 view .LVU14
  67              		.loc 1 86 3 view .LVU15
  68              		.loc 1 86 6 is_stmt 0 view .LVU16
  69 000e 05D2     		bcs	.L2
  70 0010 1C46     		mov	r4, r3
  71 0012 0B46     		mov	r3, r1
  72              	.LVL2:
  87:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
  88:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Initialization of inputA pointer */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 4


  89:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     pIn1 = pSrcA;
  90:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
  91:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Initialization of inputB pointer */
  92:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     pIn2 = pSrcB;
  93:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   }
  94:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   else
  95:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
  96:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Initialization of inputA pointer */
  97:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     pIn1 = pSrcB;
  73              		.loc 1 97 10 view .LVU17
  74 0014 0792     		str	r2, [sp, #28]
  86:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
  75              		.loc 1 86 6 view .LVU18
  76 0016 2146     		mov	r1, r4
  77              	.LVL3:
  98:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
  99:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Initialization of inputB pointer */
 100:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     pIn2 = pSrcA;
  78              		.loc 1 100 10 view .LVU19
  79 0018 0190     		str	r0, [sp, #4]
  86:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
  80              		.loc 1 86 6 view .LVU20
  81 001a 0893     		str	r3, [sp, #32]
  82              	.LVL4:
  83              	.L2:
 101:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 102:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* srcBLen is always considered as shorter or equal to srcALen */
 103:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     j = srcBLen;
 104:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     srcBLen = srcALen;
 105:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     srcALen = j;
 106:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   }
 107:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 108:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* conv(x,y) at n = x[n] * y[0] + x[n-1] * y[1] + x[n-2] * y[2] + ...+ x[n-N+1] * y[N -1] */
 109:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* The function is internally
 110:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * divided into three stages according to the number of multiplications that has to be
 111:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * taken place between inputA samples and inputB samples. In the first stage of the
 112:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * algorithm, the multiplications increase by one for every iteration.
 113:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * In the second stage of the algorithm, srcBLen number of multiplications are done.
 114:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * In the third stage of the algorithm, the multiplications decrease by one
 115:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * for every iteration. */
 116:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 117:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* The algorithm is implemented in three stages.
 118:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****      The loop counters of each stage is initiated here. */
 119:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   blockSize1 = srcBLen - 1U;
  84              		.loc 1 119 3 is_stmt 1 view .LVU21
  85              		.loc 1 119 14 is_stmt 0 view .LVU22
  86 001c 089A     		ldr	r2, [sp, #32]
  87              	.LVL5:
 120:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   blockSize2 = srcALen - (srcBLen - 1U);
  88              		.loc 1 120 14 view .LVU23
  89 001e 0131     		adds	r1, r1, #1
  90              	.LVL6:
 119:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   blockSize2 = srcALen - (srcBLen - 1U);
  91              		.loc 1 119 14 view .LVU24
  92 0020 531E     		subs	r3, r2, #1
  93              		.loc 1 120 14 view .LVU25
  94 0022 8A1A     		subs	r2, r1, r2
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 5


 121:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 122:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* --------------------------
 123:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * Initializations of stage1
 124:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * -------------------------*/
 125:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 126:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* sum = x[0] * y[0]
 127:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * sum = x[0] * y[1] + x[1] * y[0]
 128:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * ....
 129:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * sum = x[0] * y[srcBlen - 1] + x[1] * y[srcBlen - 2] +...+ x[srcBLen - 1] * y[0]
 130:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    */
 131:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 132:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* In this stage the MAC operations are increased by 1 for every iteration.
 133:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****      The count variable holds the number of MAC operations performed */
 134:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   count = 1U;
 135:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 136:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* Working pointer of inputA */
 137:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   px = pIn1;
 138:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 139:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* Working pointer of inputB */
 140:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   py = pIn2;
 141:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 142:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* ------------------------
 143:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * Stage1 process
 144:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * ----------------------*/
 145:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 146:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* For loop unrolling by 4, this stage is divided into two. */
 147:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* First part of this stage computes the MAC operations less than 4 */
 148:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* Second part of this stage computes the MAC operations greater than or equal to 4 */
 149:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 150:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* The first part of the stage starts here */
 151:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   while ((count < 4U) && (blockSize1 > 0U))
  95              		.loc 1 151 38 view .LVU26
  96 0024 002B     		cmp	r3, #0
 120:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
  97              		.loc 1 120 14 view .LVU27
  98 0026 0F92     		str	r2, [sp, #60]
 119:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   blockSize2 = srcALen - (srcBLen - 1U);
  99              		.loc 1 119 14 view .LVU28
 100 0028 0E93     		str	r3, [sp, #56]
 101              	.LVL7:
 120:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 102              		.loc 1 120 3 is_stmt 1 view .LVU29
 134:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 103              		.loc 1 134 3 view .LVU30
 137:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 104              		.loc 1 137 3 view .LVU31
 140:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 105              		.loc 1 140 3 view .LVU32
 106              		.loc 1 151 3 view .LVU33
 107              		.loc 1 151 9 view .LVU34
 108              		.loc 1 151 38 is_stmt 0 view .LVU35
 109 002a 14BF     		ite	ne
 110 002c 0122     		movne	r2, #1
 111              	.LVL8:
 112              		.loc 1 151 38 view .LVU36
 113 002e 0022     		moveq	r2, #0
 114 0030 1092     		str	r2, [sp, #64]
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 6


 115              		.loc 1 151 9 view .LVU37
 116 0032 00F0A681 		beq	.L3
 117 0036 079A     		ldr	r2, [sp, #28]
 134:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 118              		.loc 1 134 9 view .LVU38
 119 0038 4FF0010C 		mov	ip, #1
 140:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 120              		.loc 1 140 6 view .LVU39
 121 003c 019E     		ldr	r6, [sp, #4]
 122 003e 1C46     		mov	r4, r3
 123 0040 951C     		adds	r5, r2, #2
 124 0042 9046     		mov	r8, r2
 125 0044 DDF870E0 		ldr	lr, [sp, #112]
 126              	.LVL9:
 127              	.L5:
 152:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
 153:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Accumulator is made zero for every iteration */
 154:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     sum = 0;
 128              		.loc 1 154 9 view .LVU40
 129 0048 0023     		movs	r3, #0
 130 004a B146     		mov	r9, r6
 131 004c 4146     		mov	r1, r8
 132 004e 1A46     		mov	r2, r3
 133              	.LVL10:
 134              	.L4:
 155:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 156:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Loop over number of MAC operations between
 157:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****      * inputA samples and inputB samples */
 158:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     k = count;
 159:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 160:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     while (k > 0U)
 161:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 162:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Perform the multiply-accumulates */
 163:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       sum = __SMLALD(*px++, *py--, sum);
 135              		.loc 1 163 7 is_stmt 1 view .LVU41
 136              		.loc 1 163 13 is_stmt 0 view .LVU42
 137 0050 31F9020B 		ldrsh	r0, [r1], #2
 138              	.LVL11:
 139              		.loc 1 163 13 view .LVU43
 140 0054 39F90279 		ldrsh	r7, [r9], #-2
 141              	.LVL12:
 142              	.LBB128:
 143              	.LBI128:
 144              		.file 2 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h"
   1:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 7


  14:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 8


  71:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 119:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 120:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 122:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 9


 128:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            in the used linker script.
 129:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 130:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 131:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 133:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 135:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 136:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 141:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   typedef struct {
 142:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 146:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 151:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 155:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 156:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 157:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
 161:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
 162:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  
 163:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   _start();
 164:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 165:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 166:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 168:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 169:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 172:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 173:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 176:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 177:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 180:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 181:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 184:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 10


 185:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 189:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 190:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 191:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 192:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 196:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 198:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 200:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 201:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 202:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 203:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 209:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 211:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 212:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 214:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 217:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 218:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 220:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 221:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 222:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 224:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 225:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 226:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 241:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 11


 242:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 243:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 244:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 248:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 250:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 252:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 253:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 254:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 256:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 260:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 262:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 264:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 265:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 267:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 268:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 272:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 274:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 275:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 276:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 278:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 279:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 280:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 281:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 282:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 286:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 288:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 289:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 290:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 292:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 294:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 296:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 12


 299:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 300:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 302:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 303:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 304:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 306:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 307:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 308:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 310:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 314:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 316:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 317:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 318:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 320:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 321:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 322:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 323:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 325:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 329:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 331:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 332:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 333:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 335:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 336:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 337:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 338:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 339:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 340:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 344:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 346:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 348:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 13


 356:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 360:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 361:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 362:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 363:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 364:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 368:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 370:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 371:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 372:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 374:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 375:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 379:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 383:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 385:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 386:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 387:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 389:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 390:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 391:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 392:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 393:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 394:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 398:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 400:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 402:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 403:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 404:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 406:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 410:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 412:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 14


 413:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 414:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 415:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 416:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 419:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 422:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 423:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 425:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 426:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 427:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 429:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 430:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 432:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 433:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 437:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 439:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 441:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 442:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 443:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 445:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 449:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 451:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 452:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 453:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 454:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 455:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 456:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 457:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 458:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 460:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 464:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 466:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 467:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 468:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 469:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 15


 470:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 471:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 472:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 473:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 474:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 475:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 479:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 481:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 484:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 496:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 498:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 502:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 506:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 508:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 510:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 511:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 512:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 513:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 517:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 519:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 521:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 523:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 524:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 16


 527:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 528:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 530:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 531:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 532:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 534:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 535:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 537:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 539:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 543:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 545:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 546:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 547:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 549:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 550:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 551:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 553:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 554:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 558:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 560:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 562:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 564:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 566:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 570:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 572:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 574:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 575:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 576:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 577:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 578:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 583:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 17


 584:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 585:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 587:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 588:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 589:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 590:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 594:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 596:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 597:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 598:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 600:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 601:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 602:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 603:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 605:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 609:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 611:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 612:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 613:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 615:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 616:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 617:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 618:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 619:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 620:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 624:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 626:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 628:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 629:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 630:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 632:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 636:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 638:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 640:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 18


 641:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 642:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 646:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 647:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 650:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 655:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 656:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 659:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 661:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 665:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 666:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 667:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 669:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 670:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 671:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 672:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 674:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 678:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 681:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 683:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 686:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 687:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 688:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 690:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 691:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 692:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 693:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 694:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 695:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 696:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 19


 698:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 700:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   
 701:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 704:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 706:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 711:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 713:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 714:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 718:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 733:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 734:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 738:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 742:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 752:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 753:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 754:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 20


 755:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 756:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 757:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 758:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 759:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 766:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 769:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 771:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 774:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 776:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 778:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 782:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 783:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 784:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 788:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 789:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 799:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 801:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 802:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 803:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 804:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 806:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 21


 812:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 813:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 815:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 819:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 821:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 822:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 823:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 824:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 827:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 828:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 829:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 833:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 835:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 843:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 844:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 847:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 848:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 849:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 850:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 851:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 852:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 854:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 855:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 859:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 861:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 22


 869:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 871:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 872:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
 873:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 874:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 875:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 876:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 877:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 879:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 880:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 884:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
 885:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 886:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 894:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 898:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 899:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 900:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 901:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 903:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 905:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 906:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 909:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 910:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 911:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 912:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 913:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 917:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 918:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 919:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 920:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 921:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 922:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 924:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 23


 926:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 927:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 928:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 933:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 935:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 937:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 938:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 939:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 940:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 944:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 946:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 947:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 948:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 949:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 950:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 951:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 954:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 955:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 956:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 957:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 958:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 959:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 960:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 961:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 962:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 963:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 964:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 965:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 966:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 967:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 968:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 969:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 970:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 971:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
 972:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 973:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 974:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 975:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 976:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 977:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 978:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 979:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 980:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 981:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 982:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 24


 983:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 984:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 985:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
 986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 987:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 988:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 990:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 992:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 995:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
 996:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 997:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 998:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 999:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1000:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1001:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
1002:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1003:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1004:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
1005:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1006:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int16_t result;
1007:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1008:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1009:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1010:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1011:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1012:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1013:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1014:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1015:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
1016:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
1017:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
1018:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
1019:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1020:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1021:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
1022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1023:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   op2 %= 32U;
1024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (op2 == 0U)
1025:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1026:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return op1;
1027:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
1029:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1030:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1032:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1033:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Breakpoint
1034:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
1035:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
1036:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
1037:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
1038:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1039:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 25


1040:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1041:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1042:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1043:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
1044:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
1045:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
1046:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
1047:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1048:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
1049:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1050:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1051:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1052:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1053:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1054:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1055:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
1056:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1057:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
1058:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1059:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
1060:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
1061:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1062:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result <<= 1U;
1063:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     result |= value & 1U;
1064:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     s--;
1065:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1066:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1067:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1068:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
1069:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1070:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1071:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1072:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1073:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1074:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1075:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1076:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1077:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1078:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
1079:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1080:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
1081:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
1082:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
1083:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
1084:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
1085:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      is non-zero".
1086:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
1087:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      single CLZ instruction.
1088:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    */
1089:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (value == 0U)
1090:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1091:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     return 32U;
1092:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1093:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_clz(value);
1094:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1095:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1096:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 26


1097:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1098:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1099:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1100:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1101:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1102:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
1103:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
1104:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1105:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1106:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1107:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
1108:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1109:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1110:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1111:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1112:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
1113:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1114:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1115:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1116:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1117:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1118:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1119:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1120:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1121:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1122:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1123:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1124:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
1125:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
1126:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1127:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1128:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1129:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
1130:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1131:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1132:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1133:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1134:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
1135:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1136:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1137:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1138:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1139:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1140:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1141:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1142:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1143:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1144:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1145:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1146:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
1147:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
1148:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1149:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1150:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1151:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
1152:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1153:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 27


1154:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1155:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
1156:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1157:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1158:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1159:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1160:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1161:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
1162:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
1163:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1164:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1165:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1166:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1167:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1168:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
1169:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1170:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1171:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1172:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1173:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1174:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1175:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1176:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1177:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1178:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
1179:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
1180:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1181:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1182:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1183:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1184:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1185:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
1186:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1187:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1188:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1189:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1190:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1191:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1192:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1193:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1194:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1195:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
1196:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
1197:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1198:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1199:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1200:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1201:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1202:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
1203:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1204:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1205:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1206:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
1207:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1208:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1209:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1210:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 28


1211:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1212:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
1213:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
1214:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1215:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
1216:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1217:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
1218:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1219:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1220:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1221:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1222:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1223:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1224:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1225:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1226:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1227:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1228:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1229:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1230:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1231:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1232:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1233:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
1234:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1235:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1236:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT(ARG1,ARG2) \
1237:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __extension__ \
1238:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1239:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1240:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1241:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1242:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1243:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1244:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1245:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1246:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1247:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1248:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1249:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
1250:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1251:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1252:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT(ARG1,ARG2) \
1253:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  __extension__ \
1254:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1255:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1256:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1257:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1258:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1259:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1260:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1261:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1262:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
1263:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
1264:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
1265:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
1266:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
1267:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 29


1268:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
1269:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1270:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1271:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1272:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1273:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1274:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1275:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1276:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1277:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1278:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
1279:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
1280:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1281:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1282:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1283:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
1284:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1285:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1286:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1287:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1288:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
1289:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1290:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1291:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1292:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1293:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1294:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1295:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1296:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1297:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1298:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1299:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1300:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
1301:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
1302:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1303:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1304:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1305:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
1306:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1307:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1308:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1309:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1310:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
1311:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else
1312:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1313:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1314:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     */
1315:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1316:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
1317:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1318:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1319:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1320:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1321:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1322:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
1323:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
1324:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 30


1325:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1326:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1327:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
1328:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1329:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1330:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1331:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
1332:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1333:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1334:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1335:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1336:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1337:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
1338:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
1339:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1340:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1341:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1342:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
1343:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1344:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1345:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1346:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1347:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1348:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1349:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
1350:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
1351:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1352:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1353:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1354:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
1355:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1356:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1357:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1358:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1359:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1360:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1361:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
1362:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
1363:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1364:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1365:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1366:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
1367:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1368:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
1369:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1370:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1371:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1372:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1373:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1374:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1375:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1376:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1377:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1378:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1379:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
1380:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1381:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 31


1382:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
1383:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1384:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
1385:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1386:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
1387:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
1388:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > max)
1389:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1390:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1391:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1392:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < min)
1393:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1394:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return min;
1395:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1396:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1397:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return val;
1398:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1399:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1400:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1401:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1402:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1403:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1404:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
1405:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             Saturated value
1406:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1407:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
1408:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1409:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   if (sat <= 31U)
1410:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   {
1411:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
1412:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
1413:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1414:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return max;
1415:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1416:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     else if (val < 0)
1417:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     {
1418:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****       return 0U;
1419:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     }
1420:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   }
1421:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return (uint32_t)val;
1422:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1423:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1424:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1425:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1426:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1427:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1428:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1429:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1430:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1431:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1432:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
1433:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
1434:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1435:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1436:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1437:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
1438:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 32


1439:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1440:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1441:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
1442:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1443:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1444:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1445:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1446:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1447:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
1448:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
1449:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1450:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1451:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1452:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
1453:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1454:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1455:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1456:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
1457:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1458:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1459:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1460:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1461:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1462:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
1463:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
1464:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1465:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1466:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1467:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
1468:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1469:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1470:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1471:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
1472:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1473:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1474:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1475:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1476:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1477:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
1478:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
1479:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1480:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1481:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1482:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
1483:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1484:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1485:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1486:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1487:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1488:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1489:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
1490:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
1491:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1492:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1493:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1494:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
1495:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 33


1496:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1497:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1498:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1499:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1500:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1501:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
1502:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
1503:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1504:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1505:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1506:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
1507:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1508:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1509:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1510:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1511:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1512:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1513:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
1514:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
1515:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1516:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1517:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1518:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
1519:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1520:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1521:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1522:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
1523:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1524:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1525:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1526:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1527:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1528:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
1529:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
1530:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1531:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1532:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1533:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
1534:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1535:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1536:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1537:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
1538:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1539:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1540:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1541:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1542:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1543:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
1544:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
1545:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1546:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1547:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1548:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
1549:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1550:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t result;
1551:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1552:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 34


1553:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1554:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1555:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1556:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1557:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1558:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
1559:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
1560:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1561:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1562:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1563:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1564:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1565:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
1566:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1567:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1568:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1569:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1570:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1571:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1572:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1573:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1574:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1575:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
1576:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
1577:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1578:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1579:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1580:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1581:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1582:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
1583:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1584:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1585:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1586:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1587:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1588:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1589:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1590:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1591:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /**
1592:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
1593:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
1594:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1595:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1596:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1597:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   \return          1  Function failed
1598:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  */
1599:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
1600:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1601:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    uint32_t result;
1602:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1603:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1604:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****    return(result);
1605:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1606:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1607:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1608:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1609:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 35


1610:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
1611:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1612:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1613:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1614:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1615:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated SIMD instructions
1616:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   @{
1617:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** */
1618:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1619:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
1620:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1621:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1622:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1623:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1624:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1625:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1626:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1627:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1628:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1629:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1630:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1631:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1632:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1633:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1634:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1635:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1636:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1637:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1638:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1639:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1640:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1641:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1642:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1643:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1644:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1645:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1646:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1647:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1648:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1649:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1650:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1651:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1652:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1653:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1654:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1655:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1656:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1657:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1658:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1659:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1660:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1661:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1662:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1663:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1664:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1665:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1666:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 36


1667:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1668:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1669:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1670:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1671:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1672:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1673:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1674:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1675:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1676:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1677:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1678:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1679:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1680:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1681:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1682:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1683:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1684:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1685:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1686:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1687:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1688:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1689:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1690:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1691:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1692:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1693:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1694:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1695:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1696:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1697:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1698:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1699:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1700:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1701:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1702:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1703:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1704:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1705:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1706:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1707:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1708:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1709:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1710:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1711:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1712:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1713:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1714:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1715:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1716:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1717:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1718:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1719:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1720:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1721:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1722:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1723:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 37


1724:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1725:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1726:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1727:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1728:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1729:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1730:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1731:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1732:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1733:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1734:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1735:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1736:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1737:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1738:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1739:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1740:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1741:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1742:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1743:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1744:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1745:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1746:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1747:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1748:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1749:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1750:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1751:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1752:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1753:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1754:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1755:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1756:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1757:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1758:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1759:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1760:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1761:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1762:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1763:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1764:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1765:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1766:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1767:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1768:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1769:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1770:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1771:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1772:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1773:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1774:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1775:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1776:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1777:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1778:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1779:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1780:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 38


1781:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1782:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1783:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1784:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1785:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1786:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1787:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1788:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1789:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1790:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1791:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1792:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1793:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1794:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1795:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1796:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1797:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1798:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1799:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1800:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1801:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1802:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1803:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1804:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1805:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1806:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1807:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1808:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1809:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1810:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1811:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1812:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1813:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1814:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1815:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1816:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1817:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1818:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1819:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1820:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1821:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1822:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1823:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1824:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1825:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1826:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1827:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1828:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1829:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1830:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1831:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1832:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1833:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1834:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1835:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1836:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1837:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 39


1838:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1839:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1840:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1841:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1842:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1843:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1844:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1845:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1846:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1847:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1848:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1849:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1850:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1851:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1852:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1853:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1854:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1855:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1856:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1857:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1858:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1859:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1860:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1861:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1862:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1863:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1864:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1865:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1866:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1867:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1868:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1869:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1870:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1871:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1872:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1873:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1874:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1875:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1876:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1877:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1878:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1879:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1880:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1881:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1882:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1883:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1884:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1885:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1886:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1887:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1888:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1889:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1890:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1891:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1892:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1893:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1894:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 40


1895:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1896:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1897:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1898:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1899:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1900:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1901:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1902:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1903:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1904:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1905:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1906:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1907:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1908:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1909:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1910:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1911:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1912:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1913:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1914:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1915:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1916:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1917:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1918:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1919:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
1920:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1921:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1922:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1923:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1924:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1925:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1926:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1927:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __SSAT16(ARG1,ARG2) \
1928:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1929:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1930:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1931:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1932:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1933:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1934:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #define __USAT16(ARG1,ARG2) \
1935:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** ({                          \
1936:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1937:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1938:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __RES; \
1939:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****  })
1940:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1941:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
1942:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1943:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1944:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1945:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1946:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1947:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1948:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1949:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1950:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1951:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 41


1952:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1953:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1954:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1955:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1956:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1957:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
1958:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1959:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1960:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1961:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1962:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1963:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1964:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1965:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
1966:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1967:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1968:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1969:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1970:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1971:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1972:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1973:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
1974:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1975:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1976:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1977:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1978:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1979:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1980:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1981:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
1982:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1983:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1984:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1985:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1986:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1987:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1988:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1989:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
1990:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1991:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
1992:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1993:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1994:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
1995:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
1996:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
1997:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
1998:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
1999:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
2000:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2001:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
2002:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
2003:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
2004:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2005:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
 145              		.loc 2 2005 31 is_stmt 1 view .LVU44
 146              	.LBB129:
2006:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 42


2007:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   union llreg_u{
 147              		.loc 2 2007 3 view .LVU45
2008:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
2009:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint64_t w64;
2010:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } llr;
2011:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   llr.w64 = acc;
 148              		.loc 2 2011 3 view .LVU46
2012:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2013:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2014:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (o
 149              		.loc 2 2014 3 view .LVU47
 150              		.syntax unified
 151              	@ 2014 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 152 0058 C0FBC732 		smlald r3, r2, r0, r7
 153              	@ 0 "" 2
 154              	.LVL13:
2015:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
2016:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (o
2017:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
2018:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2019:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(llr.w64);
 155              		.loc 2 2019 3 view .LVU48
 156              		.loc 2 2019 3 is_stmt 0 view .LVU49
 157              		.thumb
 158              		.syntax unified
 159              	.LBE129:
 160              	.LBE128:
 164:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 165:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Decrement loop counter */
 166:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       k--;
 161              		.loc 1 166 7 is_stmt 1 view .LVU50
 160:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 162              		.loc 1 160 11 view .LVU51
 163 005c A942     		cmp	r1, r5
 164 005e F7D1     		bne	.L4
 167:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     }
 168:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 169:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Store the result in the accumulator in the destination buffer. */
 170:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     *pOut++ = (q15_t) (__SSAT((sum >> 15), 16));
 165              		.loc 1 170 5 view .LVU52
 166              	.LBB130:
 167              		.loc 1 170 24 view .LVU53
 168              	.LVL14:
 169              		.loc 1 170 24 view .LVU54
 170              	.LBE130:
 171:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 172:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Update the inputA and inputB pointers for next MAC calculation */
 173:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     py = pIn2 + count;
 174:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     px = pIn1;
 175:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 176:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Increment MAC count */
 177:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     count++;
 171              		.loc 1 177 10 is_stmt 0 view .LVU55
 172 0060 0CF10107 		add	r7, ip, #1
 173              	.LBB131:
 170:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 174              		.loc 1 170 24 view .LVU56
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 43


 175 0064 DB0B     		lsrs	r3, r3, #15
 176              	.LVL15:
 170:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 177              		.loc 1 170 24 view .LVU57
 178 0066 0236     		adds	r6, r6, #2
 179              	.LBE131:
 178:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 179:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Decrement loop counter */
 180:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     blockSize1--;
 180              		.loc 1 180 15 view .LVU58
 181 0068 013C     		subs	r4, r4, #1
 182              	.LVL16:
 151:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
 183              		.loc 1 151 9 view .LVU59
 184 006a 032F     		cmp	r7, #3
 185              	.LBB132:
 170:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 186              		.loc 1 170 24 view .LVU60
 187 006c 43EA4243 		orr	r3, r3, r2, lsl #17
 188 0070 05F10205 		add	r5, r5, #2
 189              		.syntax unified
 190              	@ 170 ".//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c" 1
 191 0074 03F30F03 		ssat r3, #16, r3
 192              	@ 0 "" 2
 193              	.LVL17:
 170:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 194              		.loc 1 170 24 is_stmt 1 view .LVU61
 170:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 195              		.loc 1 170 24 is_stmt 0 view .LVU62
 196              		.thumb
 197              		.syntax unified
 198              	.LBE132:
 170:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 199              		.loc 1 170 15 view .LVU63
 200 0078 2EF8023B 		strh	r3, [lr], #2	@ movhi
 201              	.LVL18:
 173:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     px = pIn1;
 202              		.loc 1 173 5 is_stmt 1 view .LVU64
 174:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 203              		.loc 1 174 5 view .LVU65
 177:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 204              		.loc 1 177 5 view .LVU66
 205              		.loc 1 180 5 view .LVU67
 151:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
 206              		.loc 1 151 9 view .LVU68
 207 007c 02D8     		bhi	.L48
 208 007e 0CB1     		cbz	r4, .L48
 209 0080 BC46     		mov	ip, r7
 210 0082 E1E7     		b	.L5
 211              	.L48:
 181:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   }
 182:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 183:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* The second part of the stage starts here */
 184:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* The internal loop, over count, is unrolled by 4 */
 185:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* To, read the last two inputB samples using SIMD:
 186:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * y[srcBLen] and y[srcBLen-1] coefficients, py is decremented by 1 */
 187:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   py = py - 1;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 44


 212              		.loc 1 187 3 view .LVU69
 213 0084 CDF870E0 		str	lr, [sp, #112]
 214              	.LVL19:
 215              		.loc 1 187 11 is_stmt 0 view .LVU70
 216 0088 023E     		subs	r6, r6, #2
 217              	.LVL20:
 188:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 189:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   while (blockSize1 > 0U)
 218              		.loc 1 189 3 is_stmt 1 view .LVU71
 219              		.loc 1 189 9 view .LVU72
 220 008a A646     		mov	lr, r4
 221 008c 002C     		cmp	r4, #0
 222 008e 48D0     		beq	.L7
 223              		.loc 1 189 9 is_stmt 0 view .LVU73
 224 0090 019B     		ldr	r3, [sp, #4]
 225              	.LVL21:
 226              		.loc 1 189 9 view .LVU74
 227 0092 07EB040B 		add	fp, r7, r4
 170:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 228              		.loc 1 170 10 view .LVU75
 229 0096 DDF87080 		ldr	r8, [sp, #112]
 230              	.LVL22:
 170:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 231              		.loc 1 170 10 view .LVU76
 232 009a 03EB4C0C 		add	ip, r3, ip, lsl #1
 233 009e DDF81CE0 		ldr	lr, [sp, #28]
 234 00a2 0294     		str	r4, [sp, #8]
 235              	.LVL23:
 236              	.L12:
 190:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
 191:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Accumulator is made zero for every iteration */
 192:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     sum = 0;
 237              		.loc 1 192 5 is_stmt 1 view .LVU77
 193:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 194:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Apply loop unrolling and compute 4 MACs simultaneously. */
 195:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     k = count >> 2U;
 238              		.loc 1 195 5 view .LVU78
 196:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 197:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 198:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****      ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 199:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     while (k > 0U)
 239              		.loc 1 199 5 view .LVU79
 240              		.loc 1 199 11 view .LVU80
 241 00a4 BD08     		lsrs	r5, r7, #2
 242              	.LVL24:
 243              		.loc 1 199 11 is_stmt 0 view .LVU81
 244 00a6 00F06881 		beq	.L44
 192:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 245              		.loc 1 192 9 view .LVU82
 246 00aa 0023     		movs	r3, #0
 247              		.loc 1 199 11 view .LVU83
 248 00ac 3046     		mov	r0, r6
 249 00ae 7146     		mov	r1, lr
 250 00b0 2C46     		mov	r4, r5
 192:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 251              		.loc 1 192 9 view .LVU84
 252 00b2 1A46     		mov	r2, r3
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 45


 253              	.LVL25:
 254              	.L9:
 200:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 201:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Perform the multiply-accumulate */
 202:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* x[0], x[1] are multiplied with y[srcBLen - 1], y[srcBLen - 2] respectively */
 203:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       sum = __SMLALDX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
 255              		.loc 1 203 7 is_stmt 1 view .LVU85
 256              		.file 3 ".//Libraries/CMSIS/DSP/Include/arm_math.h"
   1:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /******************************************************************************
   2:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @file     arm_math.h
   3:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @brief    Public header file for CMSIS DSP Library
   4:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @version  V1.6.0
   5:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @date     18. March 2019
   6:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  ******************************************************************************/
   7:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /*
   8:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Copyright (c) 2010-2019 Arm Limited or its affiliates. All rights reserved.
   9:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  10:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  12:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * not use this file except in compliance with the License.
  14:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * You may obtain a copy of the License at
  15:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  16:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
  18:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * See the License for the specific language governing permissions and
  22:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * limitations under the License.
  23:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
  24:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
  25:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
  26:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    \mainpage CMSIS DSP Software Library
  27:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  28:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Introduction
  29:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  30:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  31:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * This user manual describes the CMSIS DSP software library,
  32:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * a suite of common signal processing functions for use on Cortex-M processor based devices.
  33:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  34:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is divided into a number of functions each covering a specific category:
  35:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Basic math functions
  36:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Fast math functions
  37:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Complex math functions
  38:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Filters
  39:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Matrix functions
  40:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Transform functions
  41:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Motor control functions
  42:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Statistical functions
  43:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Support functions
  44:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - Interpolation functions
  45:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  46:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has separate functions for operating on 8-bit integers, 16-bit integers,
  47:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * 32-bit integer and 32-bit floating-point values.
  48:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  49:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Using the Library
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 46


  50:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  51:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  52:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains prebuilt versions of the libraries in the <code>Lib</code> fold
  53:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfdp_math.lib (Cortex-M7, Little endian, Double Precision Floating Point Unit)
  54:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfdp_math.lib (Cortex-M7, Big endian, Double Precision Floating Point Unit)
  55:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7lfsp_math.lib (Cortex-M7, Little endian, Single Precision Floating Point Unit)
  56:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7bfsp_math.lib (Cortex-M7, Big endian and Single Precision Floating Point Unit on
  57:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7l_math.lib (Cortex-M7, Little endian)
  58:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM7b_math.lib (Cortex-M7, Big endian)
  59:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4lf_math.lib (Cortex-M4, Little endian, Floating Point Unit)
  60:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4bf_math.lib (Cortex-M4, Big endian, Floating Point Unit)
  61:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4l_math.lib (Cortex-M4, Little endian)
  62:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM4b_math.lib (Cortex-M4, Big endian)
  63:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3l_math.lib (Cortex-M3, Little endian)
  64:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM3b_math.lib (Cortex-M3, Big endian)
  65:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0l_math.lib (Cortex-M0 / Cortex-M0+, Little endian)
  66:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM0b_math.lib (Cortex-M0 / Cortex-M0+, Big endian)
  67:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MBLl_math.lib (Armv8-M Baseline, Little endian)
  68:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLl_math.lib (Armv8-M Mainline, Little endian)
  69:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLlfsp_math.lib (Armv8-M Mainline, Little endian, Single Precision Floating Point 
  70:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLld_math.lib (Armv8-M Mainline, Little endian, DSP instructions)
  71:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_ARMv8MMLldfsp_math.lib (Armv8-M Mainline, Little endian, DSP instructions, Single Precis
  72:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  73:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library functions are declared in the public file <code>arm_math.h</code> which is placed 
  74:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Simply include this file and link the appropriate library in the application and begin calling
  75:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * public header file <code> arm_math.h</code> for Cortex-M cores with little endian and big endi
  76:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  77:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  78:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Examples
  79:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * --------
  80:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  81:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library ships with a number of examples which demonstrate how to use the library functions
  82:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  83:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Toolchain Support
  84:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  85:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  86:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library has been developed and tested with MDK version 5.14.0.0
  87:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library is being tested in GCC and IAR toolchains and updates on this activity will be mad
  88:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  89:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Building the Library
  90:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
  91:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  92:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The library installer contains a project file to rebuild libraries on MDK toolchain in the <co
  93:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - arm_cortexM_math.uvprojx
  94:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  95:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  96:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The libraries can be built by opening the arm_cortexM_math.uvprojx project in MDK-ARM, selecti
  97:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
  98:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Preprocessor Macros
  99:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 100:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 101:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Each library project have different preprocessor macros.
 102:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 103:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_BIG_ENDIAN:
 104:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 105:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_BIG_ENDIAN to build the library for big endian targets. By default libra
 106:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 47


 107:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_MATRIX_CHECK:
 108:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 109:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_MATRIX_CHECK for checking on the input and output sizes of matrices
 110:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 111:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_ROUNDING:
 112:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 113:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_ROUNDING for rounding on support functions
 114:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 115:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_LOOPUNROLL:
 116:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 117:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_LOOPUNROLL to enable manual loop unrolling in DSP functions
 118:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 119:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON:
 120:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 121:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON to enable Neon versions of the DSP functions.
 122:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * It is not enabled by default when Neon is available because performances are 
 123:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * dependent on the compiler and target architecture.
 124:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 125:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * - ARM_MATH_NEON_EXPERIMENTAL:
 126:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 127:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Define macro ARM_MATH_NEON_EXPERIMENTAL to enable experimental Neon versions of 
 128:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * of some DSP functions. Experimental Neon versions currently do not have better
 129:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * performances than the scalar versions.
 130:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 131:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 132:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * CMSIS-DSP in ARM::CMSIS Pack
 133:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * -----------------------------
 134:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 135:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * The following files relevant to CMSIS-DSP are present in the <b>ARM::CMSIS</b> Pack directorie
 136:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |File/Folder                      |Content                                                    
 137:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |---------------------------------|-----------------------------------------------------------
 138:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\Documentation\\DSP     | This documentation                                        
 139:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\DSP_Lib_TestSuite | DSP_Lib test suite                                        
 140:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Examples          | Example projects demonstrating the usage of the library fu
 141:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Include           | DSP_Lib include files                                     
 142:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Lib               | DSP_Lib binaries                                          
 143:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Projects          | Projects to rebuild DSP_Lib binaries                      
 144:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * |\b CMSIS\\DSP\\Source            | DSP_Lib source files                                      
 145:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    *
 146:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * <hr>
 147:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Revision History of CMSIS-DSP
 148:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * ------------
 149:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * Please refer to \ref ChangeLog_pg.
 150:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 151:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 152:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 153:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 154:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMath Basic Math Functions
 155:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 156:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 157:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 158:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFastMath Fast Math Functions
 159:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides a fast approximation to sine, cosine, and square root.
 160:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * As compared to most of the other functions in the CMSIS math library, the fast math functions
 161:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * operate on individual values and not arrays.
 162:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are separate functions for Q15, Q31, and floating-point data.
 163:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 48


 164:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 165:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 166:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 167:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupCmplxMath Complex Math Functions
 168:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions operates on complex data vectors.
 169:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * The data in the complex arrays is stored in an interleaved fashion
 170:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * (real, imag, real, imag, ...).
 171:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * In the API functions, the number of samples in a complex array refers
 172:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * to the number of complex values; the array contains twice this number of
 173:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * real values.
 174:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 175:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 176:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 177:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupFilters Filtering Functions
 178:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 179:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 180:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 181:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupMatrix Matrix Functions
 182:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 183:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * This set of functions provides basic matrix math operations.
 184:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * The functions operate on matrix data structures.  For example,
 185:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * the type
 186:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * definition for the floating-point matrix structure is shown
 187:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * below:
 188:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 189:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     typedef struct
 190:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     {
 191:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numRows;     // number of rows of the matrix.
 192:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *       uint16_t numCols;     // number of columns of the matrix.
 193:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *       float32_t *pData;     // points to the data of the matrix.
 194:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     } arm_matrix_instance_f32;
 195:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 196:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * There are similar definitions for Q15 and Q31 data types.
 197:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 198:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * The structure specifies the size of the matrix and then points to
 199:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * an array of data.  The array is of size <code>numRows X numCols</code>
 200:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * and the values are arranged in row order.  That is, the
 201:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * matrix element (i, j) is stored at:
 202:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 203:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     pData[i*numCols + j]
 204:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 205:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 206:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Init Functions
 207:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is an associated initialization function for each type of matrix
 208:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * data structure.
 209:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * The initialization function sets the values of the internal structure fields.
 210:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Refer to \ref arm_mat_init_f32(), \ref arm_mat_init_q31() and \ref arm_mat_init_q15()
 211:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * for floating-point, Q31 and Q15 types,  respectively.
 212:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 213:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par
 214:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Use of the initialization function is optional. However, if initialization function is used
 215:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * then the instance structure cannot be placed into a const data section.
 216:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * To place the instance structure in a const data
 217:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * section, manually initialize the data structure.  For example:
 218:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 219:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_f32 S = {nRows, nColumns, pData};</code>
 220:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q31 S = {nRows, nColumns, pData};</code>
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 49


 221:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <code>arm_matrix_instance_q15 S = {nRows, nColumns, pData};</code>
 222:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 223:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * where <code>nRows</code> specifies the number of rows, <code>nColumns</code>
 224:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * specifies the number of columns, and <code>pData</code> points to the
 225:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * data array.
 226:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *
 227:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * \par Size Checking
 228:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * By default all of the matrix functions perform size checking on the input and
 229:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * output matrices. For example, the matrix addition function verifies that the
 230:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * two input matrices and the output matrix all have the same number of rows and
 231:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * columns. If the size check fails the functions return:
 232:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 233:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SIZE_MISMATCH
 234:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 235:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Otherwise the functions return
 236:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 237:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_SUCCESS
 238:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 239:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * There is some overhead associated with this matrix size checking.
 240:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * The matrix size checking is enabled via the \#define
 241:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * <pre>
 242:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  *     ARM_MATH_MATRIX_CHECK
 243:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * </pre>
 244:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * within the library project settings.  By default this macro is defined
 245:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * and size checking is enabled. By changing the project settings and
 246:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * undefining this macro size checking is eliminated and the functions
 247:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * run a bit faster. With size checking disabled the functions always
 248:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * return <code>ARM_MATH_SUCCESS</code>.
 249:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 250:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 251:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 252:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupTransforms Transform Functions
 253:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 254:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 255:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 256:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupController Controller Functions
 257:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 258:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 259:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 260:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupStats Statistics Functions
 261:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 262:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 263:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 264:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupSupport Support Functions
 265:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 266:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 267:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 268:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupInterpolation Interpolation Functions
 269:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * These functions perform 1- and 2-dimensional interpolation of data.
 270:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * Linear interpolation is used for 1-dimensional data and
 271:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * bilinear interpolation is used for 2-dimensional data.
 272:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 273:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 274:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 275:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  * @defgroup groupExamples Examples
 276:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 277:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 50


 278:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 279:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef _ARM_MATH_H
 280:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define _ARM_MATH_H
 281:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 282:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /* Compiler specific diagnostic adjustment */
 283:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 284:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 285:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 286:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 287:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
 288:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic push
 289:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wsign-conversion"
 290:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wconversion"
 291:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #pragma GCC diagnostic ignored "-Wunused-parameter"
 292:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 293:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
 294:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 295:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
 296:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 297:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 298:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 299:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
 300:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 301:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( _MSC_VER )
 302:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 303:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 304:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
 305:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 306:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 307:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 308:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /* Included for instrinsics definitions */
 309:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #if !defined ( _MSC_VER )
 310:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include "cmsis_compiler.h"
 311:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 312:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include <stdint.h>
 313:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define __STATIC_FORCEINLINE static __forceinline
 314:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define __ALIGNED(x) __declspec(align(x))
 315:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_ENTER
 316:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define LOW_OPTIMIZATION_EXIT
 317:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_ENTER 
 318:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define IAR_ONLY_LOW_OPTIMIZATION_EXIT
 319:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 320:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 321:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include "string.h"
 322:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include "math.h"
 323:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include "float.h"
 324:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 325:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /* evaluate ARM DSP feature */
 326:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
 327:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define ARM_MATH_DSP                   1
 328:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 329:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 330:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #if defined(__ARM_NEON)
 331:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #include <arm_neon.h>
 332:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 333:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 334:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 51


 335:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #ifdef   __cplusplus
 336:.//Libraries/CMSIS/DSP/Include/arm_math.h **** extern "C"
 337:.//Libraries/CMSIS/DSP/Include/arm_math.h **** {
 338:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 339:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 340:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 341:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 342:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for reciprocal calculation in Normalized LMS
 343:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 344:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 345:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q31          (0x100)
 346:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define DELTA_Q15          0x5
 347:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define INDEX_MASK         0x0000003F
 348:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #ifndef PI
 349:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define PI               3.14159265358979f
 350:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 351:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 352:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 353:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Fast math approximations
 354:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 355:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 356:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_TABLE_SIZE  512
 357:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q31_SHIFT   (32 - 10)
 358:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define FAST_MATH_Q15_SHIFT   (16 - 10)
 359:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define CONTROLLER_Q31_SHIFT  (32 - 9)
 360:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q31     0x400000
 361:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define TABLE_SPACING_Q15     0x80
 362:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 363:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 364:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Macros required for SINE and COSINE Controller functions
 365:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 366:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /* 1.31(q31) Fixed value of 2/360 */
 367:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /* -1 to +1 is divided into 360 values so total spacing is (2/360) */
 368:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define INPUT_SPACING         0xB60B61
 369:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 370:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 371:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 372:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief Error status returned by some functions in the library.
 373:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 374:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 375:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef enum
 376:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   {
 377:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SUCCESS        =  0,        /**< No error */
 378:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_ARGUMENT_ERROR = -1,        /**< One or more arguments are incorrect */
 379:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_LENGTH_ERROR   = -2,        /**< Length of data buffer is incorrect */
 380:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SIZE_MISMATCH  = -3,        /**< Size of matrices is not compatible with the operation
 381:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_NANINF         = -4,        /**< Not-a-number (NaN) or infinity is generated */
 382:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_SINGULAR       = -5,        /**< Input matrix is singular and cannot be inverted */
 383:.//Libraries/CMSIS/DSP/Include/arm_math.h ****     ARM_MATH_TEST_FAILURE   = -6         /**< Test Failed */
 384:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   } arm_status;
 385:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 386:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 387:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 8-bit fractional data type in 1.7 format.
 388:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 389:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int8_t q7_t;
 390:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 391:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 52


 392:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 16-bit fractional data type in 1.15 format.
 393:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 394:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int16_t q15_t;
 395:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 396:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 397:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit fractional data type in 1.31 format.
 398:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 399:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int32_t q31_t;
 400:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 401:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 402:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit fractional data type in 1.63 format.
 403:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 404:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef int64_t q63_t;
 405:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 406:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 407:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 32-bit floating-point type definition.
 408:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 409:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef float float32_t;
 410:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 411:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   /**
 412:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    * @brief 64-bit floating-point type definition.
 413:.//Libraries/CMSIS/DSP/Include/arm_math.h ****    */
 414:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   typedef double float64_t;
 415:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 416:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 417:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 418:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief definition to read/write two 16 bit values.
 419:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @deprecated
 420:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 421:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #if   defined ( __CC_ARM )
 422:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 423:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
 424:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 425:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __GNUC__ )
 426:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 427:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __ICCARM__ )
 428:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t __packed
 429:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TI_ARM__ )
 430:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 431:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __CSMC__ )
 432:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 433:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined ( __TASKING__ )
 434:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE __un(aligned) int32_t
 435:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #elif defined(_MSC_VER )
 436:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #define __SIMD32_TYPE int32_t
 437:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #else
 438:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   #error Unknown compiler
 439:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #endif
 440:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 441:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32(addr)        (*(__SIMD32_TYPE **) & (addr))
 442:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD32_CONST(addr)  ( (__SIMD32_TYPE * )   (addr))
 443:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define _SIMD32_OFFSET(addr)  (*(__SIMD32_TYPE * )   (addr))
 444:.//Libraries/CMSIS/DSP/Include/arm_math.h **** #define __SIMD64(addr)        (*(      int64_t **) & (addr))
 445:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 446:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /* SIMD replacement */
 447:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 448:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 53


 449:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 450:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer.
 451:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 452:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 453:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 454:.//Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2 (
 455:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 456:.//Libraries/CMSIS/DSP/Include/arm_math.h **** {
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 458:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, pQ15, 4);
 460:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 462:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 463:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 464:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 465:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer and increment pointer afterwards.
 466:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 467:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 468:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 469:.//Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2_ia (
 470:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 471:.//Libraries/CMSIS/DSP/Include/arm_math.h **** {
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 257              		.loc 3 472 3 view .LVU86
 473:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, *pQ15, 4);
 258              		.loc 3 474 3 view .LVU87
 259 00b4 D1F80090 		ldr	r9, [r1]	@ unaligned
 260              	.LVL26:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 261              		.loc 3 475 3 view .LVU88
 476:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 477:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 262              		.loc 3 477 3 view .LVU89
 478:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 479:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 480:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 481:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Read 2 Q15 from Q15 pointer and decrement pointer afterwards.
 482:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 483:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        Q31 value
 484:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 485:.//Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE q31_t read_q15x2_da (
 486:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 487:.//Libraries/CMSIS/DSP/Include/arm_math.h **** {
 488:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val;
 263              		.loc 3 488 3 view .LVU90
 489:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 490:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (&val, *pQ15, 4);
 264              		.loc 3 490 3 view .LVU91
 265 00b8 D0F800A0 		ldr	r10, [r0]	@ unaligned
 266              	.LVL27:
 491:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
 267              		.loc 3 491 3 view .LVU92
 492:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 493:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   return (val);
 268              		.loc 3 493 3 view .LVU93
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 54


 269              	.LBB133:
 270              	.LBI133:
2020:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
2021:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
 271              		.loc 2 2022 31 view .LVU94
 272              	.LBB134:
2023:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
2024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   union llreg_u{
 273              		.loc 2 2024 3 view .LVU95
2025:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
2026:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint64_t w64;
2027:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   } llr;
2028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   llr.w64 = acc;
 274              		.loc 2 2028 3 view .LVU96
2029:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2030:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (
 275              		.loc 2 2031 3 view .LVU97
 276              		.syntax unified
 277              	@ 2031 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 278 00bc C9FBDA32 		smlaldx r3, r2, r9, r10
 279              	@ 0 "" 2
 280              	.LVL28:
2032:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
2033:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (
2034:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #endif
2035:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
2036:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****   return(llr.w64);
 281              		.loc 2 2036 3 view .LVU98
 282              		.loc 2 2036 3 is_stmt 0 view .LVU99
 283              		.thumb
 284              		.syntax unified
 285              	.LBE134:
 286              	.LBE133:
 204:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* x[2], x[3] are multiplied with y[srcBLen - 3], y[srcBLen - 4] respectively */
 205:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       sum = __SMLALDX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
 287              		.loc 1 205 7 is_stmt 1 view .LVU100
 288              	.LBB135:
 289              	.LBI135:
 469:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 290              		.loc 3 469 28 view .LVU101
 291              	.LBB136:
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 292              		.loc 3 472 3 view .LVU102
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 293              		.loc 3 474 3 view .LVU103
 294 00c0 D1F80490 		ldr	r9, [r1, #4]	@ unaligned
 295              	.LVL29:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 296              		.loc 3 475 3 view .LVU104
 297 00c4 0838     		subs	r0, r0, #8
 298              	.LVL30:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 299              		.loc 3 475 3 is_stmt 0 view .LVU105
 300 00c6 D0F804A0 		ldr	r10, [r0, #4]	@ unaligned
 301 00ca 0831     		adds	r1, r1, #8
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 55


 302              	.LVL31:
 477:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 303              		.loc 3 477 3 is_stmt 1 view .LVU106
 477:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 304              		.loc 3 477 3 is_stmt 0 view .LVU107
 305              	.LBE136:
 306              	.LBE135:
 307              	.LBB137:
 308              	.LBI137:
 485:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 309              		.loc 3 485 28 is_stmt 1 view .LVU108
 310              	.LBB138:
 488:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 311              		.loc 3 488 3 view .LVU109
 490:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
 312              		.loc 3 490 3 view .LVU110
 491:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 313              		.loc 3 491 3 view .LVU111
 314              		.loc 3 493 3 view .LVU112
 315              		.loc 3 493 3 is_stmt 0 view .LVU113
 316              	.LBE138:
 317              	.LBE137:
 318              	.LBB139:
 319              	.LBI139:
2022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 320              		.loc 2 2022 31 is_stmt 1 view .LVU114
 321              	.LBB140:
2024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 322              		.loc 2 2024 3 view .LVU115
2028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 323              		.loc 2 2028 3 view .LVU116
2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 324              		.loc 2 2031 3 view .LVU117
 325              		.syntax unified
 326              	@ 2031 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 327 00cc C9FBDA32 		smlaldx r3, r2, r9, r10
 328              	@ 0 "" 2
 329              	.LVL32:
 330              		.loc 2 2036 3 view .LVU118
 331              		.loc 2 2036 3 is_stmt 0 view .LVU119
 332              		.thumb
 333              		.syntax unified
 334              	.LBE140:
 335              	.LBE139:
 206:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 207:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Decrement loop counter */
 208:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       k--;
 336              		.loc 1 208 7 is_stmt 1 view .LVU120
 199:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 337              		.loc 1 199 11 view .LVU121
 338 00d0 013C     		subs	r4, r4, #1
 339              	.LVL33:
 199:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 340              		.loc 1 199 11 is_stmt 0 view .LVU122
 341 00d2 EFD1     		bne	.L9
 342 00d4 C5EB4571 		rsb	r1, r5, r5, lsl #29
 343              	.LVL34:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 56


 199:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 344              		.loc 1 199 11 view .LVU123
 345 00d8 0EEBC505 		add	r5, lr, r5, lsl #3
 346 00dc 06EBC106 		add	r6, r6, r1, lsl #3
 347              	.LVL35:
 348              	.L8:
 209:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     }
 210:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 211:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* For the next MAC operations, the pointer py is used without SIMD
 212:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****      * So, py is incremented by 1 */
 213:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     py = py + 1U;
 349              		.loc 1 213 5 is_stmt 1 view .LVU124
 214:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 215:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* If the count is not a multiple of 4, compute any remaining MACs here.
 216:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****      ** No loop unrolling is used. */
 217:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     k = count % 0x4U;
 350              		.loc 1 217 5 view .LVU125
 218:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 219:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     while (k > 0U)
 351              		.loc 1 219 5 view .LVU126
 352              		.loc 1 219 11 view .LVU127
 353 00e0 17F00300 		ands	r0, r7, #3
 354              	.LVL36:
 355              		.loc 1 219 11 is_stmt 0 view .LVU128
 356 00e4 0AD0     		beq	.L10
 213:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 357              		.loc 1 213 13 view .LVU129
 358 00e6 0236     		adds	r6, r6, #2
 359              	.LVL37:
 213:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 360              		.loc 1 213 13 view .LVU130
 361 00e8 05EB4000 		add	r0, r5, r0, lsl #1
 362              	.LVL38:
 363              	.L11:
 220:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 221:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Perform the multiply-accumulate */
 222:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       sum = __SMLALD(*px++, *py--, sum);
 364              		.loc 1 222 7 is_stmt 1 view .LVU131
 365              		.loc 1 222 13 is_stmt 0 view .LVU132
 366 00ec 35F9021B 		ldrsh	r1, [r5], #2
 367              	.LVL39:
 368              		.loc 1 222 13 view .LVU133
 369 00f0 36F90249 		ldrsh	r4, [r6], #-2
 370              	.LVL40:
 371              	.LBB141:
 372              	.LBI141:
2005:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 373              		.loc 2 2005 31 is_stmt 1 view .LVU134
 374              	.LBB142:
2007:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 375              		.loc 2 2007 3 view .LVU135
2011:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 376              		.loc 2 2011 3 view .LVU136
2014:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 377              		.loc 2 2014 3 view .LVU137
 378              		.syntax unified
 379              	@ 2014 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 57


 380 00f4 C1FBC432 		smlald r3, r2, r1, r4
 381              	@ 0 "" 2
 382              	.LVL41:
2019:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 383              		.loc 2 2019 3 view .LVU138
2019:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 384              		.loc 2 2019 3 is_stmt 0 view .LVU139
 385              		.thumb
 386              		.syntax unified
 387              	.LBE142:
 388              	.LBE141:
 223:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 224:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Decrement loop counter */
 225:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       k--;
 389              		.loc 1 225 7 is_stmt 1 view .LVU140
 219:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 390              		.loc 1 219 11 view .LVU141
 391 00f8 8542     		cmp	r5, r0
 392 00fa F7D1     		bne	.L11
 393              	.LVL42:
 394              	.L10:
 226:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     }
 227:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 228:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Store the result in the accumulator in the destination buffer. */
 229:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     *pOut++ = (q15_t) (__SSAT((sum >> 15), 16));
 395              		.loc 1 229 5 view .LVU142
 396              	.LBB143:
 397              		.loc 1 229 24 view .LVU143
 398              		.loc 1 229 24 view .LVU144
 399              	.LBE143:
 230:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 231:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Update the inputA and inputB pointers for next MAC calculation */
 232:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     py = pIn2 + (count - 1U);
 233:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     px = pIn1;
 234:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 235:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Increment MAC count */
 236:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     count++;
 400              		.loc 1 236 10 is_stmt 0 view .LVU145
 401 00fc 0137     		adds	r7, r7, #1
 402              	.LVL43:
 403              	.LBB144:
 229:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 404              		.loc 1 229 24 view .LVU146
 405 00fe DB0B     		lsrs	r3, r3, #15
 406              	.LVL44:
 229:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 407              		.loc 1 229 24 view .LVU147
 408              	.LBE144:
 232:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     px = pIn1;
 409              		.loc 1 232 15 view .LVU148
 410 0100 6646     		mov	r6, ip
 411 0102 0CF1020C 		add	ip, ip, #2
 189:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
 412              		.loc 1 189 9 view .LVU149
 413 0106 5F45     		cmp	r7, fp
 414              	.LBB145:
 229:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 58


 415              		.loc 1 229 24 view .LVU150
 416 0108 43EA4243 		orr	r3, r3, r2, lsl #17
 417              		.syntax unified
 418              	@ 229 ".//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c" 1
 419 010c 03F30F03 		ssat r3, #16, r3
 420              	@ 0 "" 2
 421              	.LVL45:
 229:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 422              		.loc 1 229 24 is_stmt 1 view .LVU151
 229:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 423              		.loc 1 229 24 is_stmt 0 view .LVU152
 424              		.thumb
 425              		.syntax unified
 426              	.LBE145:
 229:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 427              		.loc 1 229 15 view .LVU153
 428 0110 28F8023B 		strh	r3, [r8], #2	@ movhi
 429              	.LVL46:
 232:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     px = pIn1;
 430              		.loc 1 232 5 is_stmt 1 view .LVU154
 233:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 431              		.loc 1 233 5 view .LVU155
 432              		.loc 1 236 5 view .LVU156
 237:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 238:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Decrement loop counter */
 239:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     blockSize1--;
 433              		.loc 1 239 5 view .LVU157
 189:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
 434              		.loc 1 189 9 view .LVU158
 435 0114 C6D1     		bne	.L12
 436 0116 1C9B     		ldr	r3, [sp, #112]
 437              	.LVL47:
 189:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
 438              		.loc 1 189 9 is_stmt 0 view .LVU159
 439 0118 DDF808E0 		ldr	lr, [sp, #8]
 440 011c 03EB4E03 		add	r3, r3, lr, lsl #1
 441 0120 1C93     		str	r3, [sp, #112]
 442              	.LVL48:
 443              	.L7:
 240:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   }
 241:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 242:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* --------------------------
 243:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * Initializations of stage2
 244:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * ------------------------*/
 245:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 246:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* sum = x[0] * y[srcBLen-1] + x[1] * y[srcBLen-2] +...+ x[srcBLen-1] * y[0]
 247:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * sum = x[1] * y[srcBLen-1] + x[2] * y[srcBLen-2] +...+ x[srcBLen] * y[0]
 248:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * ....
 249:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * sum = x[srcALen-srcBLen-2] * y[srcBLen-1] + x[srcALen] * y[srcBLen-2] +...+ x[srcALen-1] * y[0
 250:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    */
 251:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 252:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* Working pointer of inputA */
 253:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   px = pIn1;
 444              		.loc 1 253 3 is_stmt 1 view .LVU160
 254:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 255:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* Working pointer of inputB */
 256:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   pSrc2 = pIn2 + (srcBLen - 1U);
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 59


 445              		.loc 1 256 3 view .LVU161
 446              		.loc 1 256 16 is_stmt 0 view .LVU162
 447 0122 089A     		ldr	r2, [sp, #32]
 448 0124 6FF00043 		mvn	r3, #-2147483648
 449              		.loc 1 256 9 view .LVU163
 450 0128 0199     		ldr	r1, [sp, #4]
 451              		.loc 1 256 16 view .LVU164
 452 012a 1344     		add	r3, r3, r2
 257:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   py = pSrc2;
 258:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 259:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* count is the index by which the pointer pIn1 to be incremented */
 260:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   count = 0U;
 261:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 262:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* -------------------
 263:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * Stage2 process
 264:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * ------------------*/
 265:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 266:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
 267:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * So, to loop unroll over blockSize2,
 268:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * srcBLen should be greater than or equal to 4 */
 269:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   if (srcBLen >= 4U)
 453              		.loc 1 269 6 view .LVU165
 454 012c 032A     		cmp	r2, #3
 256:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   py = pSrc2;
 455              		.loc 1 256 9 view .LVU166
 456 012e 01EB4301 		add	r1, r1, r3, lsl #1
 256:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   py = pSrc2;
 457              		.loc 1 256 16 view .LVU167
 458 0132 4FEA4303 		lsl	r3, r3, #1
 256:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   py = pSrc2;
 459              		.loc 1 256 9 view .LVU168
 460 0136 0991     		str	r1, [sp, #36]
 461              	.LVL49:
 257:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   py = pSrc2;
 462              		.loc 1 257 3 is_stmt 1 view .LVU169
 260:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 463              		.loc 1 260 3 view .LVU170
 464              		.loc 1 269 3 view .LVU171
 465              		.loc 1 269 6 is_stmt 0 view .LVU172
 466 0138 40F22C81 		bls	.L42
 270:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
 271:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Loop unrolling: Compute 4 outputs at a time */
 272:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     blkCnt = blockSize2 >> 2U;
 467              		.loc 1 272 5 is_stmt 1 view .LVU173
 468              	.LVL50:
 273:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 274:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     while (blkCnt > 0U)
 469              		.loc 1 274 5 view .LVU174
 470              		.loc 1 274 11 view .LVU175
 471 013c 0F9B     		ldr	r3, [sp, #60]
 472 013e 9908     		lsrs	r1, r3, #2
 473              	.LVL51:
 474              		.loc 1 274 11 is_stmt 0 view .LVU176
 475 0140 1191     		str	r1, [sp, #68]
 476 0142 00F0FC81 		beq	.L16
 275:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 276:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       py = py - 1U;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 60


 277:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 278:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Set all accumulators to zero */
 279:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       acc0 = 0;
 280:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       acc1 = 0;
 281:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       acc2 = 0;
 282:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       acc3 = 0;
 283:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 284:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* read x[0], x[1] samples */
 285:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       x0 = read_q15x2 ((q15_t *) px);
 286:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 287:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* read x[1], x[2] samples */
 288:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       x1 = read_q15x2 ((q15_t *) px + 1);
 289:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       px += 2U;
 290:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 291:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 292:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       k = srcBLen >> 2U;
 477              		.loc 1 292 9 view .LVU177
 478 0146 089A     		ldr	r2, [sp, #32]
 479 0148 0998     		ldr	r0, [sp, #36]
 480 014a 9308     		lsrs	r3, r2, #2
 481 014c 02F00302 		and	r2, r2, #3
 482 0150 0238     		subs	r0, r0, #2
 483 0152 1C9C     		ldr	r4, [sp, #112]
 484 0154 0592     		str	r2, [sp, #20]
 253:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 485              		.loc 1 253 6 view .LVU178
 486 0156 079A     		ldr	r2, [sp, #28]
 487              		.loc 1 292 9 view .LVU179
 488 0158 0A93     		str	r3, [sp, #40]
 253:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 489              		.loc 1 253 6 view .LVU180
 490 015a 0192     		str	r2, [sp, #4]
 491              	.LVL52:
 253:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 492              		.loc 1 253 6 view .LVU181
 493 015c 1A46     		mov	r2, r3
 494 015e C3EB4373 		rsb	r3, r3, r3, lsl #29
 495 0162 0690     		str	r0, [sp, #24]
 496 0164 D200     		lsls	r2, r2, #3
 497              		.loc 1 292 9 view .LVU182
 498 0166 0394     		str	r4, [sp, #12]
 499 0168 00EBC303 		add	r3, r0, r3, lsl #3
 500 016c 0291     		str	r1, [sp, #8]
 501 016e 0432     		adds	r2, r2, #4
 502 0170 0833     		adds	r3, r3, #8
 503 0172 0B92     		str	r2, [sp, #44]
 504 0174 0C93     		str	r3, [sp, #48]
 505              	.LVL53:
 506              	.L22:
 276:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 507              		.loc 1 276 7 is_stmt 1 view .LVU183
 279:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       acc1 = 0;
 508              		.loc 1 279 7 view .LVU184
 280:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       acc2 = 0;
 509              		.loc 1 280 7 view .LVU185
 281:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       acc3 = 0;
 510              		.loc 1 281 7 view .LVU186
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 61


 282:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 511              		.loc 1 282 7 view .LVU187
 285:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 512              		.loc 1 285 7 view .LVU188
 513              	.LBB146:
 514              	.LBI146:
 454:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 515              		.loc 3 454 28 view .LVU189
 516              	.LBB147:
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 517              		.loc 3 457 3 view .LVU190
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 518              		.loc 3 459 3 view .LVU191
 519              	.LBE147:
 520              	.LBE146:
 282:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 521              		.loc 1 282 12 is_stmt 0 view .LVU192
 522 0176 0023     		movs	r3, #0
 523              	.LBB150:
 524              	.LBB148:
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 525              		.loc 3 459 3 view .LVU193
 526 0178 019A     		ldr	r2, [sp, #4]
 527              	.LBE148:
 528              	.LBE150:
 276:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 529              		.loc 1 276 10 view .LVU194
 530 017a DDF81890 		ldr	r9, [sp, #24]
 531              	.LBB151:
 532              	.LBB149:
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 533              		.loc 3 459 3 view .LVU195
 534 017e 1468     		ldr	r4, [r2]	@ unaligned
 535              	.LVL54:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 536              		.loc 3 461 3 is_stmt 1 view .LVU196
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 537              		.loc 3 461 3 is_stmt 0 view .LVU197
 538              	.LBE149:
 539              	.LBE151:
 288:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       px += 2U;
 540              		.loc 1 288 7 is_stmt 1 view .LVU198
 541              	.LBB152:
 542              	.LBI152:
 454:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 543              		.loc 3 454 28 view .LVU199
 544              	.LBB153:
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 545              		.loc 3 457 3 view .LVU200
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 546              		.loc 3 459 3 view .LVU201
 547 0180 02F1040C 		add	ip, r2, #4
 548 0184 D2F802E0 		ldr	lr, [r2, #2]	@ unaligned
 549              	.LVL55:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 550              		.loc 3 461 3 view .LVU202
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 62


 551              		.loc 3 461 3 is_stmt 0 view .LVU203
 552              	.LBE153:
 553              	.LBE152:
 289:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 554              		.loc 1 289 7 is_stmt 1 view .LVU204
 555              		.loc 1 292 7 view .LVU205
 282:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 556              		.loc 1 282 12 is_stmt 0 view .LVU206
 557 0188 9B46     		mov	fp, r3
 281:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       acc3 = 0;
 558              		.loc 1 281 12 view .LVU207
 559 018a 1846     		mov	r0, r3
 560 018c 1946     		mov	r1, r3
 280:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       acc2 = 0;
 561              		.loc 1 280 12 view .LVU208
 562 018e 1D46     		mov	r5, r3
 563 0190 9846     		mov	r8, r3
 279:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       acc1 = 0;
 564              		.loc 1 279 12 view .LVU209
 565 0192 1A46     		mov	r2, r3
 566 0194 1E46     		mov	r6, r3
 567              		.loc 1 292 9 view .LVU210
 568 0196 DDF828A0 		ldr	r10, [sp, #40]
 569              	.LVL56:
 570              	.L17:
 293:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 294:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 295:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 296:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       do
 571              		.loc 1 296 7 is_stmt 1 discriminator 1 view .LVU211
 297:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 298:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read the last two inputB samples using SIMD:
 299:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****          * y[srcBLen - 1] and y[srcBLen - 2] */
 300:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         c0 = read_q15x2_da ((q15_t **) &py);
 572              		.loc 1 300 9 discriminator 1 view .LVU212
 488:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 573              		.loc 3 488 3 discriminator 1 view .LVU213
 490:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
 574              		.loc 3 490 3 discriminator 1 view .LVU214
 575 019a D9F80070 		ldr	r7, [r9]	@ unaligned
 576              	.LVL57:
 491:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 577              		.loc 3 491 3 discriminator 1 view .LVU215
 578              		.loc 3 493 3 discriminator 1 view .LVU216
 301:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 302:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* acc0 +=  x[0] * y[srcBLen - 1] + x[1] * y[srcBLen - 2] */
 303:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc0 = __SMLALDX(x0, c0, acc0);
 579              		.loc 1 303 9 discriminator 1 view .LVU217
 580              	.LBB154:
 581              	.LBI154:
2022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 582              		.loc 2 2022 31 discriminator 1 view .LVU218
 583              	.LBB155:
2024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 584              		.loc 2 2024 3 discriminator 1 view .LVU219
2028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 585              		.loc 2 2028 3 discriminator 1 view .LVU220
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 63


2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 586              		.loc 2 2031 3 discriminator 1 view .LVU221
 587              		.syntax unified
 588              	@ 2031 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 589 019e C4FBD726 		smlaldx r2, r6, r4, r7
 590              	@ 0 "" 2
 591              	.LVL58:
 592              		.loc 2 2036 3 discriminator 1 view .LVU222
 593              		.loc 2 2036 3 is_stmt 0 discriminator 1 view .LVU223
 594              		.thumb
 595              		.syntax unified
 596              	.LBE155:
 597              	.LBE154:
 304:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 305:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* acc1 +=  x[1] * y[srcBLen - 1] + x[2] * y[srcBLen - 2] */
 306:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc1 = __SMLALDX(x1, c0, acc1);
 598              		.loc 1 306 9 is_stmt 1 discriminator 1 view .LVU224
 599              	.LBB156:
 600              	.LBI156:
2022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 601              		.loc 2 2022 31 discriminator 1 view .LVU225
 602              	.LBB157:
2024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 603              		.loc 2 2024 3 discriminator 1 view .LVU226
2028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 604              		.loc 2 2028 3 discriminator 1 view .LVU227
2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 605              		.loc 2 2031 3 discriminator 1 view .LVU228
 606              		.syntax unified
 607              	@ 2031 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 608 01a2 CEFBD758 		smlaldx r5, r8, lr, r7
 609              	@ 0 "" 2
 610              	.LVL59:
 611              		.loc 2 2036 3 discriminator 1 view .LVU229
 612              		.loc 2 2036 3 is_stmt 0 discriminator 1 view .LVU230
 613              		.thumb
 614              		.syntax unified
 615              	.LBE157:
 616              	.LBE156:
 307:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 308:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read x[2], x[3] */
 309:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         x2 = read_q15x2 ((q15_t *) px);
 617              		.loc 1 309 9 is_stmt 1 discriminator 1 view .LVU231
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 618              		.loc 3 457 3 discriminator 1 view .LVU232
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 619              		.loc 3 459 3 discriminator 1 view .LVU233
 620 01a6 DCF800E0 		ldr	lr, [ip]	@ unaligned
 621              	.LVL60:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 622              		.loc 3 461 3 discriminator 1 view .LVU234
 310:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 311:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read x[3], x[4] */
 312:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         x3 = read_q15x2 ((q15_t *) px + 1);
 623              		.loc 1 312 9 discriminator 1 view .LVU235
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 624              		.loc 3 457 3 discriminator 1 view .LVU236
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 64


 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 625              		.loc 3 459 3 discriminator 1 view .LVU237
 626 01aa DCF80240 		ldr	r4, [ip, #2]	@ unaligned
 627              	.LVL61:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 628              		.loc 3 461 3 discriminator 1 view .LVU238
 313:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 314:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* acc2 +=  x[2] * y[srcBLen - 1] + x[3] * y[srcBLen - 2] */
 315:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc2 = __SMLALDX(x2, c0, acc2);
 629              		.loc 1 315 9 discriminator 1 view .LVU239
 630              	.LBB158:
 631              	.LBI158:
2022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 632              		.loc 2 2022 31 discriminator 1 view .LVU240
 633              	.LBB159:
2024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 634              		.loc 2 2024 3 discriminator 1 view .LVU241
2028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 635              		.loc 2 2028 3 discriminator 1 view .LVU242
2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 636              		.loc 2 2031 3 discriminator 1 view .LVU243
 637              		.syntax unified
 638              	@ 2031 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 639 01ae CEFBD701 		smlaldx r0, r1, lr, r7
 640              	@ 0 "" 2
 641              	.LVL62:
 642              		.loc 2 2036 3 discriminator 1 view .LVU244
 643              		.loc 2 2036 3 is_stmt 0 discriminator 1 view .LVU245
 644              		.thumb
 645              		.syntax unified
 646              	.LBE159:
 647              	.LBE158:
 316:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 317:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* acc3 +=  x[3] * y[srcBLen - 1] + x[4] * y[srcBLen - 2] */
 318:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc3 = __SMLALDX(x3, c0, acc3);
 648              		.loc 1 318 9 is_stmt 1 discriminator 1 view .LVU246
 649              	.LBB160:
 650              	.LBI160:
2022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 651              		.loc 2 2022 31 discriminator 1 view .LVU247
 652              	.LBB161:
2024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 653              		.loc 2 2024 3 discriminator 1 view .LVU248
2028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 654              		.loc 2 2028 3 discriminator 1 view .LVU249
2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 655              		.loc 2 2031 3 discriminator 1 view .LVU250
 656              		.syntax unified
 657              	@ 2031 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 658 01b2 C4FBD73B 		smlaldx r3, fp, r4, r7
 659              	@ 0 "" 2
 660              	.LVL63:
 661              		.loc 2 2036 3 discriminator 1 view .LVU251
 662              		.loc 2 2036 3 is_stmt 0 discriminator 1 view .LVU252
 663              		.thumb
 664              		.syntax unified
 665              	.LBE161:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 65


 666              	.LBE160:
 319:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 320:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read y[srcBLen - 3] and y[srcBLen - 4] */
 321:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         c0 = read_q15x2_da ((q15_t **) &py);
 667              		.loc 1 321 9 is_stmt 1 discriminator 1 view .LVU253
 668              	.LBB162:
 669              	.LBI162:
 485:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 670              		.loc 3 485 28 discriminator 1 view .LVU254
 671              	.LBB163:
 488:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 672              		.loc 3 488 3 discriminator 1 view .LVU255
 490:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
 673              		.loc 3 490 3 discriminator 1 view .LVU256
 674 01b6 59F8047C 		ldr	r7, [r9, #-4]	@ unaligned
 675              	.LVL64:
 491:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 676              		.loc 3 491 3 discriminator 1 view .LVU257
 491:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 677              		.loc 3 491 3 is_stmt 0 discriminator 1 view .LVU258
 678 01ba A9F10809 		sub	r9, r9, #8
 679              	.LVL65:
 680              		.loc 3 493 3 is_stmt 1 discriminator 1 view .LVU259
 681              		.loc 3 493 3 is_stmt 0 discriminator 1 view .LVU260
 682              	.LBE163:
 683              	.LBE162:
 322:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 323:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* acc0 +=  x[2] * y[srcBLen - 3] + x[3] * y[srcBLen - 4] */
 324:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc0 = __SMLALDX(x2, c0, acc0);
 684              		.loc 1 324 9 is_stmt 1 discriminator 1 view .LVU261
 685              	.LBB164:
 686              	.LBI164:
2022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 687              		.loc 2 2022 31 discriminator 1 view .LVU262
 688              	.LBB165:
2024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 689              		.loc 2 2024 3 discriminator 1 view .LVU263
2028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 690              		.loc 2 2028 3 discriminator 1 view .LVU264
2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 691              		.loc 2 2031 3 discriminator 1 view .LVU265
 692              		.syntax unified
 693              	@ 2031 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 694 01be CEFBD726 		smlaldx r2, r6, lr, r7
 695              	@ 0 "" 2
 696              	.LVL66:
 697              		.loc 2 2036 3 discriminator 1 view .LVU266
 698              		.loc 2 2036 3 is_stmt 0 discriminator 1 view .LVU267
 699              		.thumb
 700              		.syntax unified
 701              	.LBE165:
 702              	.LBE164:
 325:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 326:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* acc1 +=  x[3] * y[srcBLen - 3] + x[4] * y[srcBLen - 4] */
 327:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc1 = __SMLALDX(x3, c0, acc1);
 703              		.loc 1 327 9 is_stmt 1 discriminator 1 view .LVU268
 704              	.LBB166:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 66


 705              	.LBI166:
2022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 706              		.loc 2 2022 31 discriminator 1 view .LVU269
 707              	.LBB167:
2024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 708              		.loc 2 2024 3 discriminator 1 view .LVU270
2028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 709              		.loc 2 2028 3 discriminator 1 view .LVU271
2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 710              		.loc 2 2031 3 discriminator 1 view .LVU272
 711              		.syntax unified
 712              	@ 2031 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 713 01c2 C4FBD758 		smlaldx r5, r8, r4, r7
 714              	@ 0 "" 2
 715              	.LVL67:
 716              		.loc 2 2036 3 discriminator 1 view .LVU273
 717              		.loc 2 2036 3 is_stmt 0 discriminator 1 view .LVU274
 718              		.thumb
 719              		.syntax unified
 720              	.LBE167:
 721              	.LBE166:
 328:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 329:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read x[4], x[5] */
 330:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         x0 = read_q15x2 ((q15_t *) px + 2);
 722              		.loc 1 330 9 is_stmt 1 discriminator 1 view .LVU275
 723              	.LBB168:
 724              	.LBI168:
 454:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 725              		.loc 3 454 28 discriminator 1 view .LVU276
 726              	.LBB169:
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 727              		.loc 3 457 3 discriminator 1 view .LVU277
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 728              		.loc 3 459 3 discriminator 1 view .LVU278
 729 01c6 DCF80440 		ldr	r4, [ip, #4]	@ unaligned
 730              	.LVL68:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 731              		.loc 3 461 3 discriminator 1 view .LVU279
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 732              		.loc 3 461 3 is_stmt 0 discriminator 1 view .LVU280
 733              	.LBE169:
 734              	.LBE168:
 331:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 332:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read x[5], x[6] */
 333:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         x1 = read_q15x2 ((q15_t *) px + 3);
 735              		.loc 1 333 9 is_stmt 1 discriminator 1 view .LVU281
 736              	.LBB170:
 737              	.LBI170:
 454:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t * pQ15)
 738              		.loc 3 454 28 discriminator 1 view .LVU282
 739              	.LBB171:
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 740              		.loc 3 457 3 discriminator 1 view .LVU283
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 741              		.loc 3 459 3 discriminator 1 view .LVU284
 742              	.LBE171:
 743              	.LBE170:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 67


 334:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 335:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         px += 4U;
 744              		.loc 1 335 12 is_stmt 0 discriminator 1 view .LVU285
 745 01ca 0CF1080C 		add	ip, ip, #8
 746              	.LVL69:
 747              		.loc 1 335 12 discriminator 1 view .LVU286
 748 01ce 5CF802EC 		ldr	lr, [ip, #-2]	@ unaligned
 749              	.LVL70:
 750              	.LBB173:
 751              	.LBB172:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 752              		.loc 3 461 3 is_stmt 1 discriminator 1 view .LVU287
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 753              		.loc 3 461 3 is_stmt 0 discriminator 1 view .LVU288
 754              	.LBE172:
 755              	.LBE173:
 756              		.loc 1 335 9 is_stmt 1 discriminator 1 view .LVU289
 336:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 337:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* acc2 +=  x[4] * y[srcBLen - 3] + x[5] * y[srcBLen - 4] */
 338:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc2 = __SMLALDX(x0, c0, acc2);
 757              		.loc 1 338 9 discriminator 1 view .LVU290
 758              	.LBB174:
 759              	.LBI174:
2022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 760              		.loc 2 2022 31 discriminator 1 view .LVU291
 761              	.LBB175:
2024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 762              		.loc 2 2024 3 discriminator 1 view .LVU292
2028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 763              		.loc 2 2028 3 discriminator 1 view .LVU293
2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 764              		.loc 2 2031 3 discriminator 1 view .LVU294
 765              		.syntax unified
 766              	@ 2031 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 767 01d2 C4FBD701 		smlaldx r0, r1, r4, r7
 768              	@ 0 "" 2
 769              	.LVL71:
 770              		.loc 2 2036 3 discriminator 1 view .LVU295
 771              		.loc 2 2036 3 is_stmt 0 discriminator 1 view .LVU296
 772              		.thumb
 773              		.syntax unified
 774              	.LBE175:
 775              	.LBE174:
 339:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 340:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* acc3 +=  x[5] * y[srcBLen - 3] + x[6] * y[srcBLen - 4] */
 341:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc3 = __SMLALDX(x1, c0, acc3);
 776              		.loc 1 341 9 is_stmt 1 discriminator 1 view .LVU297
 777              	.LBB176:
 778              	.LBI176:
2022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 779              		.loc 2 2022 31 discriminator 1 view .LVU298
 780              	.LBB177:
2024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 781              		.loc 2 2024 3 discriminator 1 view .LVU299
2028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 782              		.loc 2 2028 3 discriminator 1 view .LVU300
2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 68


 783              		.loc 2 2031 3 discriminator 1 view .LVU301
 784              		.syntax unified
 785              	@ 2031 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 786 01d6 CEFBD73B 		smlaldx r3, fp, lr, r7
 787              	@ 0 "" 2
 788              	.LVL72:
 789              		.loc 2 2036 3 discriminator 1 view .LVU302
 790              		.loc 2 2036 3 is_stmt 0 discriminator 1 view .LVU303
 791              		.thumb
 792              		.syntax unified
 793              	.LBE177:
 794              	.LBE176:
 342:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 343:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       } while (--k);
 795              		.loc 1 343 15 is_stmt 1 discriminator 1 view .LVU304
 796              		.loc 1 343 7 is_stmt 0 discriminator 1 view .LVU305
 797 01da BAF1010A 		subs	r10, r10, #1
 798              	.LVL73:
 799              		.loc 1 343 7 discriminator 1 view .LVU306
 800 01de DCD1     		bne	.L17
 801 01e0 019F     		ldr	r7, [sp, #4]
 802              	.LVL74:
 803              		.loc 1 343 7 discriminator 1 view .LVU307
 804 01e2 0494     		str	r4, [sp, #16]
 805 01e4 0B9C     		ldr	r4, [sp, #44]
 806              	.LVL75:
 807              		.loc 1 343 7 discriminator 1 view .LVU308
 808 01e6 2744     		add	r7, r7, r4
 344:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 345:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* For the next MAC operations, SIMD is not used
 346:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****        * So, the 16 bit pointer if inputB, py is updated */
 347:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 348:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 349:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****        ** No loop unrolling is used. */
 350:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       k = srcBLen % 0x4U;
 809              		.loc 1 350 7 is_stmt 1 view .LVU309
 810              	.LVL76:
 351:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 352:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       if (k == 1U)
 811              		.loc 1 352 7 view .LVU310
 812              		.loc 1 352 10 is_stmt 0 view .LVU311
 813 01e8 059C     		ldr	r4, [sp, #20]
 814 01ea 012C     		cmp	r4, #1
 815 01ec 00F06A81 		beq	.L95
 816              	.LVL77:
 353:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 354:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read y[srcBLen - 5] */
 355:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         c0 = *(py + 1);
 356:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 357:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         c0 = c0 << 16U;
 358:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #else
 359:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         c0 = c0 & 0x0000FFFF;
 360:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 361:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 362:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read x[7] */
 363:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         x3 = read_q15x2 ((q15_t *) px);
 364:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         px++;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 69


 365:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 366:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Perform the multiply-accumulate */
 367:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc0 = __SMLALD(x0, c0, acc0);
 368:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc1 = __SMLALD(x1, c0, acc1);
 369:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc2 = __SMLALDX(x1, c0, acc2);
 370:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc3 = __SMLALDX(x3, c0, acc3);
 371:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       }
 372:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 373:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       if (k == 2U)
 817              		.loc 1 373 7 is_stmt 1 view .LVU312
 818              		.loc 1 373 10 is_stmt 0 view .LVU313
 819 01f0 059C     		ldr	r4, [sp, #20]
 820 01f2 022C     		cmp	r4, #2
 821 01f4 00F05381 		beq	.L20
 374:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 375:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read y[srcBLen - 5], y[srcBLen - 6] */
 376:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         c0 = read_q15x2 ((q15_t *) py);
 377:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 378:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read x[7], x[8] */
 379:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         x3 = read_q15x2 ((q15_t *) px);
 380:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 381:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read x[9] */
 382:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         x2 = read_q15x2 ((q15_t *) px + 1);
 383:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         px += 2U;
 384:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 385:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Perform the multiply-accumulate */
 386:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc0 = __SMLALDX(x0, c0, acc0);
 387:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc1 = __SMLALDX(x1, c0, acc1);
 388:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc2 = __SMLALDX(x3, c0, acc2);
 389:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc3 = __SMLALDX(x2, c0, acc3);
 390:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       }
 391:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 392:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       if (k == 3U)
 822              		.loc 1 392 7 is_stmt 1 view .LVU314
 823              		.loc 1 392 10 is_stmt 0 view .LVU315
 824 01f8 032C     		cmp	r4, #3
 825 01fa 22D1     		bne	.L19
 393:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 394:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read y[srcBLen - 5], y[srcBLen - 6] */
 395:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         c0 = read_q15x2 ((q15_t *) py);
 826              		.loc 1 395 9 is_stmt 1 view .LVU316
 827              	.LVL78:
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 828              		.loc 3 457 3 view .LVU317
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 829              		.loc 3 459 3 view .LVU318
 830 01fc 0C9C     		ldr	r4, [sp, #48]
 831 01fe D7F800A0 		ldr	r10, [r7]	@ unaligned
 832 0202 54F8089C 		ldr	r9, [r4, #-8]	@ unaligned
 833              	.LVL79:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 834              		.loc 3 461 3 view .LVU319
 396:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 397:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read x[7], x[8] */
 398:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         x3 = read_q15x2 ((q15_t *) px);
 835              		.loc 1 398 9 view .LVU320
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 70


 836              		.loc 3 457 3 view .LVU321
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 837              		.loc 3 459 3 view .LVU322
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 838              		.loc 3 461 3 view .LVU323
 399:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 400:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read x[9] */
 401:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         x2 = read_q15x2 ((q15_t *) px + 1);
 839              		.loc 1 401 9 view .LVU324
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 840              		.loc 3 457 3 view .LVU325
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 841              		.loc 3 459 3 view .LVU326
 842 0206 0D94     		str	r4, [sp, #52]
 843 0208 D7F802C0 		ldr	ip, [r7, #2]	@ unaligned
 844              	.LVL80:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 845              		.loc 3 461 3 view .LVU327
 402:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 403:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Perform the multiply-accumulate */
 404:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc0 = __SMLALDX(x0, c0, acc0);
 846              		.loc 1 404 9 view .LVU328
 847              	.LBB178:
 848              	.LBI178:
2022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 849              		.loc 2 2022 31 view .LVU329
 850              	.LBB179:
2024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 851              		.loc 2 2024 3 view .LVU330
2028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 852              		.loc 2 2028 3 view .LVU331
2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 853              		.loc 2 2031 3 view .LVU332
 854 020c 049C     		ldr	r4, [sp, #16]
 855              		.syntax unified
 856              	@ 2031 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 857 020e C4FBD926 		smlaldx r2, r6, r4, r9
 858              	@ 0 "" 2
 859              	.LVL81:
 860              		.loc 2 2036 3 view .LVU333
 861              		.loc 2 2036 3 is_stmt 0 view .LVU334
 862              		.thumb
 863              		.syntax unified
 864              	.LBE179:
 865              	.LBE178:
 405:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc1 = __SMLALDX(x1, c0, acc1);
 866              		.loc 1 405 9 is_stmt 1 view .LVU335
 867              	.LBB181:
 868              	.LBI181:
2022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 869              		.loc 2 2022 31 view .LVU336
 870              	.LBB182:
2024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 871              		.loc 2 2024 3 view .LVU337
2028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 872              		.loc 2 2028 3 view .LVU338
2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 71


 873              		.loc 2 2031 3 view .LVU339
 874              	.LBE182:
 875              	.LBE181:
 876              	.LBB184:
 877              	.LBB180:
 878 0212 0492     		str	r2, [sp, #16]
 879              	.LVL82:
2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 880              		.loc 2 2031 3 is_stmt 0 view .LVU340
 881              	.LBE180:
 882              	.LBE184:
 883              	.LBB185:
 884              	.LBB183:
 885 0214 4446     		mov	r4, r8
 886              	.LVL83:
2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 887              		.loc 2 2031 3 view .LVU341
 888              		.syntax unified
 889              	@ 2031 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 890 0216 CEFBD954 		smlaldx r5, r4, lr, r9
 891              	@ 0 "" 2
 892              	.LVL84:
 893              		.loc 2 2036 3 is_stmt 1 view .LVU342
 894              		.loc 2 2036 3 is_stmt 0 view .LVU343
 895              		.thumb
 896              		.syntax unified
 897              	.LBE183:
 898              	.LBE185:
 406:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc2 = __SMLALDX(x3, c0, acc2);
 899              		.loc 1 406 9 is_stmt 1 view .LVU344
 900              	.LBB186:
 901              	.LBI186:
2022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 902              		.loc 2 2022 31 view .LVU345
 903              	.LBB187:
2024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 904              		.loc 2 2024 3 view .LVU346
2028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 905              		.loc 2 2028 3 view .LVU347
2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 906              		.loc 2 2031 3 view .LVU348
 907              		.syntax unified
 908              	@ 2031 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 909 021a CAFBD901 		smlaldx r0, r1, r10, r9
 910              	@ 0 "" 2
 911              	.LVL85:
 912              		.loc 2 2036 3 view .LVU349
 913              		.loc 2 2036 3 is_stmt 0 view .LVU350
 914              		.thumb
 915              		.syntax unified
 916              	.LBE187:
 917              	.LBE186:
 407:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc3 = __SMLALDX(x2, c0, acc3);
 918              		.loc 1 407 9 is_stmt 1 view .LVU351
 919              	.LBB188:
 920              	.LBI188:
2022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 72


 921              		.loc 2 2022 31 view .LVU352
 922              	.LBB189:
2024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 923              		.loc 2 2024 3 view .LVU353
2028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 924              		.loc 2 2028 3 view .LVU354
2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 925              		.loc 2 2031 3 view .LVU355
 926              		.syntax unified
 927              	@ 2031 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 928 021e CCFBD93B 		smlaldx r3, fp, ip, r9
 929              	@ 0 "" 2
 930              	.LVL86:
 931              		.loc 2 2036 3 view .LVU356
 932              		.loc 2 2036 3 is_stmt 0 view .LVU357
 933              		.thumb
 934              		.syntax unified
 935              	.LBE189:
 936              	.LBE188:
 408:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 409:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         c0 = *(py-1);
 937              		.loc 1 409 9 is_stmt 1 view .LVU358
 938              		.loc 1 409 12 is_stmt 0 view .LVU359
 939 0222 0D9A     		ldr	r2, [sp, #52]
 940 0224 7F68     		ldr	r7, [r7, #4]	@ unaligned
 941              	.LVL87:
 942              		.loc 1 409 12 view .LVU360
 943 0226 32F90A9C 		ldrsh	r9, [r2, #-10]
 944              	.LVL88:
 410:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 411:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         c0 = c0 << 16U;
 412:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #else
 413:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         c0 = c0 & 0x0000FFFF;
 945              		.loc 1 413 9 is_stmt 1 view .LVU361
 414:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 415:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 416:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Read x[10] */
 417:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         x3 =  read_q15x2 ((q15_t *) px + 2);
 946              		.loc 1 417 9 view .LVU362
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 947              		.loc 3 457 3 view .LVU363
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 948              		.loc 3 459 3 view .LVU364
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 949              		.loc 3 461 3 view .LVU365
 418:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         px += 3U;
 950              		.loc 1 418 9 view .LVU366
 419:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 420:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Perform the multiply-accumulates */
 421:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc0 = __SMLALDX(x1, c0, acc0);
 951              		.loc 1 421 9 view .LVU367
 952              	.LBB190:
 953              	.LBB191:
2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 954              		.loc 2 2031 3 is_stmt 0 view .LVU368
 955 022a 049A     		ldr	r2, [sp, #16]
 956              	.LBE191:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 73


 957              	.LBE190:
 413:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 958              		.loc 1 413 12 view .LVU369
 959 022c 1FFA89F9 		uxth	r9, r9
 960              	.LVL89:
 961              	.LBB193:
 962              	.LBI190:
2022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 963              		.loc 2 2022 31 is_stmt 1 view .LVU370
 964              	.LBB192:
2024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 965              		.loc 2 2024 3 view .LVU371
2028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 966              		.loc 2 2028 3 view .LVU372
2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 967              		.loc 2 2031 3 view .LVU373
 968              		.syntax unified
 969              	@ 2031 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 970 0230 CEFBD926 		smlaldx r2, r6, lr, r9
 971              	@ 0 "" 2
 972              	.LVL90:
 973              		.loc 2 2036 3 view .LVU374
 974              		.loc 2 2036 3 is_stmt 0 view .LVU375
 975              		.thumb
 976              		.syntax unified
 977              	.LBE192:
 978              	.LBE193:
 422:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc1 = __SMLALD(x2, c0, acc1);
 979              		.loc 1 422 9 is_stmt 1 view .LVU376
 980              	.LBB194:
 981              	.LBI194:
2005:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 982              		.loc 2 2005 31 view .LVU377
 983              	.LBB195:
2007:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 984              		.loc 2 2007 3 view .LVU378
2011:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 985              		.loc 2 2011 3 view .LVU379
2014:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 986              		.loc 2 2014 3 view .LVU380
 987              		.syntax unified
 988              	@ 2014 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 989 0234 CCFBC954 		smlald r5, r4, ip, r9
 990              	@ 0 "" 2
 991              	.LVL91:
2019:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 992              		.loc 2 2019 3 view .LVU381
2019:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 993              		.loc 2 2019 3 is_stmt 0 view .LVU382
 994              		.thumb
 995              		.syntax unified
 996              	.LBE195:
 997              	.LBE194:
 998              		.loc 1 422 14 view .LVU383
 999 0238 A046     		mov	r8, r4
 1000              	.LVL92:
 423:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc2 = __SMLALDX(x2, c0, acc2);
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 74


 1001              		.loc 1 423 9 is_stmt 1 view .LVU384
 1002              	.LBB196:
 1003              	.LBI196:
2022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1004              		.loc 2 2022 31 view .LVU385
 1005              	.LBB197:
2024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1006              		.loc 2 2024 3 view .LVU386
2028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1007              		.loc 2 2028 3 view .LVU387
2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1008              		.loc 2 2031 3 view .LVU388
 1009              		.syntax unified
 1010              	@ 2031 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1011 023a CCFBD901 		smlaldx r0, r1, ip, r9
 1012              	@ 0 "" 2
 1013              	.LVL93:
 1014              		.loc 2 2036 3 view .LVU389
 1015              		.loc 2 2036 3 is_stmt 0 view .LVU390
 1016              		.thumb
 1017              		.syntax unified
 1018              	.LBE197:
 1019              	.LBE196:
 424:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc3 = __SMLALDX(x3, c0, acc3);
 1020              		.loc 1 424 9 is_stmt 1 view .LVU391
 1021              	.LBB198:
 1022              	.LBI198:
2022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1023              		.loc 2 2022 31 view .LVU392
 1024              	.LBB199:
2024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1025              		.loc 2 2024 3 view .LVU393
2028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1026              		.loc 2 2028 3 view .LVU394
2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1027              		.loc 2 2031 3 view .LVU395
 1028              		.syntax unified
 1029              	@ 2031 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1030 023e C7FBD93B 		smlaldx r3, fp, r7, r9
 1031              	@ 0 "" 2
 1032              	.LVL94:
 1033              		.loc 2 2036 3 view .LVU396
 1034              		.thumb
 1035              		.syntax unified
 1036              	.L19:
 1037              		.loc 2 2036 3 is_stmt 0 view .LVU397
 1038              	.LBE199:
 1039              	.LBE198:
 425:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       }
 426:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 427:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 428:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #ifndef  ARM_MATH_BIG_ENDIAN
 429:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc0 >> 15), 16), __SSAT((acc1 >> 15), 16), 16));
 1040              		.loc 1 429 7 is_stmt 1 view .LVU398
 1041              	.LBB200:
 1042              		.loc 1 429 30 view .LVU399
 1043              		.loc 1 429 30 view .LVU400
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 75


 1044 0242 D20B     		lsrs	r2, r2, #15
 1045              	.LVL95:
 1046              		.loc 1 429 30 is_stmt 0 view .LVU401
 1047 0244 019C     		ldr	r4, [sp, #4]
 1048              	.LBE200:
 1049              	.LBB201:
 430:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1050              		.loc 1 430 30 view .LVU402
 1051 0246 C00B     		lsrs	r0, r0, #15
 1052              	.LVL96:
 1053              		.loc 1 430 30 view .LVU403
 1054              	.LBE201:
 1055              	.LBB202:
 429:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1056              		.loc 1 429 30 view .LVU404
 1057 0248 42EA4642 		orr	r2, r2, r6, lsl #17
 1058 024c 0834     		adds	r4, r4, #8
 1059              	.LBE202:
 1060              	.LBB203:
 1061              		.loc 1 430 30 view .LVU405
 1062 024e 40EA4140 		orr	r0, r0, r1, lsl #17
 1063              	.LBE203:
 1064              	.LBB204:
 429:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1065              		.loc 1 429 30 view .LVU406
 1066 0252 ED0B     		lsrs	r5, r5, #15
 1067              	.LVL97:
 429:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1068              		.loc 1 429 30 view .LVU407
 1069 0254 0194     		str	r4, [sp, #4]
 1070              	.LBE204:
 1071              	.LBB205:
 1072              		.loc 1 430 30 view .LVU408
 1073 0256 DB0B     		lsrs	r3, r3, #15
 1074              	.LVL98:
 1075              		.loc 1 430 30 view .LVU409
 1076              	.LBE205:
 1077              	.LBB206:
 429:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1078              		.loc 1 429 30 view .LVU410
 1079              		.syntax unified
 1080              	@ 429 ".//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c" 1
 1081 0258 02F30F02 		ssat r2, #16, r2
 1082              	@ 0 "" 2
 1083              	.LVL99:
 429:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1084              		.loc 1 429 30 is_stmt 1 view .LVU411
 1085              		.thumb
 1086              		.syntax unified
 1087              	.LBE206:
 1088              	.LBB207:
 429:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1089              		.loc 1 429 30 view .LVU412
 429:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1090              		.loc 1 429 30 view .LVU413
 1091              	.LBE207:
 1092              	.LBB208:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 76


 1093              		.loc 1 430 30 is_stmt 0 view .LVU414
 1094              		.syntax unified
 1095              	@ 430 ".//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c" 1
 1096 025c 00F30F00 		ssat r0, #16, r0
 1097              	@ 0 "" 2
 1098              		.thumb
 1099              		.syntax unified
 1100              	.LBE208:
 429:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1101              		.loc 1 429 30 view .LVU415
 1102 0260 92B2     		uxth	r2, r2
 1103              	.LVL100:
 1104              		.loc 1 430 30 view .LVU416
 1105 0262 80B2     		uxth	r0, r0
 1106              	.LBB209:
 429:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1107              		.loc 1 429 30 view .LVU417
 1108 0264 45EA4845 		orr	r5, r5, r8, lsl #17
 1109              	.LBE209:
 1110              	.LBB210:
 1111              		.loc 1 430 30 view .LVU418
 1112 0268 43EA4B43 		orr	r3, r3, fp, lsl #17
 1113              	.LBE210:
 1114              	.LBB211:
 429:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1115              		.loc 1 429 30 view .LVU419
 1116              		.syntax unified
 1117              	@ 429 ".//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c" 1
 1118 026c 05F30F05 		ssat r5, #16, r5
 1119              	@ 0 "" 2
 1120              	.LVL101:
 429:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1121              		.loc 1 429 30 is_stmt 1 view .LVU420
 429:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1122              		.loc 1 429 30 is_stmt 0 view .LVU421
 1123              		.thumb
 1124              		.syntax unified
 1125              	.LBE211:
 1126              	.LBB212:
 1127              	.LBI212:
 494:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 495:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 496:.//Libraries/CMSIS/DSP/Include/arm_math.h **** /**
 497:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @brief         Write 2 Q15 to Q15 pointer and increment pointer afterwards.
 498:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     pQ15      points to input value
 499:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @param[in]     value     Q31 value
 500:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   @return        none
 501:.//Libraries/CMSIS/DSP/Include/arm_math.h ****  */
 502:.//Libraries/CMSIS/DSP/Include/arm_math.h **** __STATIC_FORCEINLINE void write_q15x2_ia (
 1128              		.loc 3 502 27 is_stmt 1 view .LVU422
 1129              	.LBB213:
 503:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15,
 504:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t    value)
 505:.//Libraries/CMSIS/DSP/Include/arm_math.h **** {
 506:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q31_t val = value;
 1130              		.loc 3 506 3 view .LVU423
 507:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 77


 508:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   memcpy (*pQ15, &val, 4);
 1131              		.loc 3 508 3 view .LVU424
 1132              	.LBE213:
 1133              	.LBE212:
 1134              	.LBB215:
 1135              		.loc 1 430 30 is_stmt 0 view .LVU425
 1136              		.syntax unified
 1137              	@ 430 ".//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c" 1
 1138 0270 03F30F03 		ssat r3, #16, r3
 1139              	@ 0 "" 2
 1140              		.thumb
 1141              		.syntax unified
 1142              	.LBE215:
 429:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc2 >> 15), 16), __SSAT((acc3 >> 15), 16), 16));
 1143              		.loc 1 429 30 view .LVU426
 1144 0274 42EA0542 		orr	r2, r2, r5, lsl #16
 1145              		.loc 1 430 30 view .LVU427
 1146 0278 40EA0340 		orr	r0, r0, r3, lsl #16
 1147              	.LBB216:
 1148              	.LBB214:
 1149              		.loc 3 508 3 view .LVU428
 1150 027c 039B     		ldr	r3, [sp, #12]
 1151 027e 1A60     		str	r2, [r3]	@ unaligned
 509:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1152              		.loc 3 509 3 is_stmt 1 view .LVU429
 1153              	.LVL102:
 1154              		.loc 3 509 3 is_stmt 0 view .LVU430
 1155              	.LBE214:
 1156              	.LBE216:
 1157              		.loc 1 430 7 is_stmt 1 view .LVU431
 1158              	.LBB217:
 1159              		.loc 1 430 30 view .LVU432
 1160              		.loc 1 430 30 view .LVU433
 1161              		.loc 1 430 30 view .LVU434
 1162              	.LBE217:
 1163              	.LBB218:
 1164              		.loc 1 430 30 view .LVU435
 1165              		.loc 1 430 30 view .LVU436
 1166              		.loc 1 430 30 view .LVU437
 1167              		.loc 1 430 30 is_stmt 0 view .LVU438
 1168              	.LBE218:
 1169              	.LBB219:
 1170              	.LBI219:
 502:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15,
 1171              		.loc 3 502 27 is_stmt 1 view .LVU439
 1172              	.LBB220:
 506:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1173              		.loc 3 506 3 view .LVU440
 508:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1174              		.loc 3 508 3 view .LVU441
 1175 0280 0833     		adds	r3, r3, #8
 1176              	.LVL103:
 508:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1177              		.loc 3 508 3 is_stmt 0 view .LVU442
 1178 0282 43F8040C 		str	r0, [r3, #-4]	@ unaligned
 1179              		.loc 3 509 3 is_stmt 1 view .LVU443
 1180 0286 0393     		str	r3, [sp, #12]
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 78


 1181              	.LVL104:
 1182              		.loc 3 509 3 is_stmt 0 view .LVU444
 1183              	.LBE220:
 1184              	.LBE219:
 431:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #else
 432:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc1 >> 15), 16), __SSAT((acc0 >> 15), 16), 16));
 433:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       write_q15x2_ia (&pOut, __PKHBT(__SSAT((acc3 >> 15), 16), __SSAT((acc2 >> 15), 16), 16));
 434:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #endif /*      #ifndef  ARM_MATH_BIG_ENDIAN    */
 435:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 436:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Increment the pointer pIn1 index, count by 4 */
 437:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       count += 4U;
 1185              		.loc 1 437 7 is_stmt 1 view .LVU445
 438:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 439:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 440:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       px = pIn1 + count;
 1186              		.loc 1 440 7 view .LVU446
 441:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       py = pSrc2;
 1187              		.loc 1 441 7 view .LVU447
 442:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 443:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Decrement loop counter */
 444:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       blkCnt--;
 1188              		.loc 1 444 7 view .LVU448
 274:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 1189              		.loc 1 274 11 view .LVU449
 1190 0288 029B     		ldr	r3, [sp, #8]
 1191              	.LVL105:
 274:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 1192              		.loc 1 274 11 is_stmt 0 view .LVU450
 1193 028a 013B     		subs	r3, r3, #1
 1194              	.LVL106:
 274:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 1195              		.loc 1 274 11 view .LVU451
 1196 028c 0293     		str	r3, [sp, #8]
 1197 028e 7FF472AF 		bne	.L22
 1198 0292 1C9B     		ldr	r3, [sp, #112]
 1199              	.LVL107:
 274:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 1200              		.loc 1 274 11 view .LVU452
 1201 0294 1946     		mov	r1, r3
 1202 0296 119B     		ldr	r3, [sp, #68]
 1203 0298 01EBC302 		add	r2, r1, r3, lsl #3
 1204 029c 4FEA830E 		lsl	lr, r3, #2
 1205              	.LVL108:
 274:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 1206              		.loc 1 274 11 view .LVU453
 1207 02a0 1C92     		str	r2, [sp, #112]
 1208 02a2 079A     		ldr	r2, [sp, #28]
 1209 02a4 02EBC306 		add	r6, r2, r3, lsl #3
 1210              	.LVL109:
 1211              	.L23:
 445:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     }
 446:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 447:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* If the blockSize2 is not a multiple of 4, compute any remaining output samples here.
 448:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****      ** No loop unrolling is used. */
 449:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     blkCnt = blockSize2 % 0x4U;
 1212              		.loc 1 449 5 is_stmt 1 view .LVU454
 450:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 79


 451:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     while (blkCnt > 0U)
 1213              		.loc 1 451 5 view .LVU455
 1214              		.loc 1 451 11 view .LVU456
 1215 02a8 0F9B     		ldr	r3, [sp, #60]
 1216 02aa 13F00301 		ands	r1, r3, #3
 1217              	.LVL110:
 1218              		.loc 1 451 11 is_stmt 0 view .LVU457
 1219 02ae 00F04D81 		beq	.L45
 452:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 453:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Accumulator is made zero for every iteration */
 454:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       sum = 0;
 455:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 456:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 457:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       k = srcBLen >> 2U;
 1220              		.loc 1 457 9 view .LVU458
 1221 02b2 089B     		ldr	r3, [sp, #32]
 1222 02b4 0EF1010E 		add	lr, lr, #1
 1223              	.LVL111:
 1224              		.loc 1 457 9 view .LVU459
 1225 02b8 099A     		ldr	r2, [sp, #36]
 1226 02ba 4FEA9309 		lsr	r9, r3, #2
 1227 02be 03F0030A 		and	r10, r3, #3
 1228 02c2 1C9B     		ldr	r3, [sp, #112]
 1229 02c4 A2F1080B 		sub	fp, r2, #8
 1230 02c8 0798     		ldr	r0, [sp, #28]
 1231 02ca 4FEAC908 		lsl	r8, r9, #3
 1232 02ce 03EB4101 		add	r1, r3, r1, lsl #1
 1233              	.LVL112:
 1234              		.loc 1 457 9 view .LVU460
 1235 02d2 CDF804A0 		str	r10, [sp, #4]
 1236 02d6 C9EB4973 		rsb	r3, r9, r9, lsl #29
 1237 02da 00EB4E0E 		add	lr, r0, lr, lsl #1
 1238              	.LVL113:
 1239              		.loc 1 457 9 view .LVU461
 1240 02de 0F46     		mov	r7, r1
 1241 02e0 02EBC303 		add	r3, r2, r3, lsl #3
 1242 02e4 1C98     		ldr	r0, [sp, #112]
 1243 02e6 0393     		str	r3, [sp, #12]
 1244 02e8 4FEA4A03 		lsl	r3, r10, #1
 1245 02ec CA46     		mov	r10, r9
 1246 02ee C146     		mov	r9, r8
 1247 02f0 0293     		str	r3, [sp, #8]
 1248              	.LVL114:
 1249              	.L28:
 454:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1250              		.loc 1 454 7 is_stmt 1 view .LVU462
 1251              		.loc 1 457 7 view .LVU463
 458:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 459:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 460:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 461:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       while (k > 0U)
 1252              		.loc 1 461 7 view .LVU464
 1253              		.loc 1 461 13 view .LVU465
 1254 02f2 06F10802 		add	r2, r6, #8
 1255 02f6 5B46     		mov	r3, fp
 457:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1256              		.loc 1 457 9 is_stmt 0 view .LVU466
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 80


 1257 02f8 5146     		mov	r1, r10
 454:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1258              		.loc 1 454 11 view .LVU467
 1259 02fa 0024     		movs	r4, #0
 1260 02fc 0025     		movs	r5, #0
 1261 02fe B846     		mov	r8, r7
 1262 0300 1C90     		str	r0, [sp, #112]
 1263              	.LVL115:
 1264              	.L25:
 462:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 463:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Perform the multiply-accumulates */
 464:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         sum += (q63_t) ((q31_t) *px++ * *py--);
 1265              		.loc 1 464 9 is_stmt 1 view .LVU468
 1266              		.loc 1 464 13 is_stmt 0 view .LVU469
 1267 0302 32F808CC 		ldrh	ip, [r2, #-8]
 461:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 1268              		.loc 1 461 13 view .LVU470
 1269 0306 0139     		subs	r1, r1, #1
 1270              	.LVL116:
 1271              		.loc 1 464 13 view .LVU471
 1272 0308 1F89     		ldrh	r7, [r3, #8]
 1273 030a 02F10802 		add	r2, r2, #8
 1274              	.LVL117:
 465:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         sum += (q63_t) ((q31_t) *px++ * *py--);
 1275              		.loc 1 465 13 view .LVU472
 1276 030e 32F80E0C 		ldrh	r0, [r2, #-14]
 1277 0312 A3F10803 		sub	r3, r3, #8
 1278              	.LVL118:
 464:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         sum += (q63_t) ((q31_t) *px++ * *py--);
 1279              		.loc 1 464 13 view .LVU473
 1280 0316 CCFB8745 		smlalbb	r4, r5, ip, r7
 1281              	.LVL119:
 1282              		.loc 1 465 9 is_stmt 1 view .LVU474
 1283              		.loc 1 465 13 is_stmt 0 view .LVU475
 1284 031a DF89     		ldrh	r7, [r3, #14]
 466:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         sum += (q63_t) ((q31_t) *px++ * *py--);
 1285              		.loc 1 466 13 view .LVU476
 1286 031c 32F80CCC 		ldrh	ip, [r2, #-12]
 465:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         sum += (q63_t) ((q31_t) *px++ * *py--);
 1287              		.loc 1 465 13 view .LVU477
 1288 0320 C0FB8745 		smlalbb	r4, r5, r0, r7
 1289              	.LVL120:
 1290              		.loc 1 466 9 is_stmt 1 view .LVU478
 1291              		.loc 1 466 13 is_stmt 0 view .LVU479
 1292 0324 9889     		ldrh	r0, [r3, #12]
 467:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         sum += (q63_t) ((q31_t) *px++ * *py--);
 1293              		.loc 1 467 13 view .LVU480
 1294 0326 32F80A7C 		ldrh	r7, [r2, #-10]
 466:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         sum += (q63_t) ((q31_t) *px++ * *py--);
 1295              		.loc 1 466 13 view .LVU481
 1296 032a CCFB8045 		smlalbb	r4, r5, ip, r0
 1297              	.LVL121:
 1298              		.loc 1 467 9 is_stmt 1 view .LVU482
 1299              		.loc 1 467 13 is_stmt 0 view .LVU483
 1300 032e B3F80AC0 		ldrh	ip, [r3, #10]
 1301 0332 C7FB8C45 		smlalbb	r4, r5, r7, ip
 1302              	.LVL122:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 81


 468:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 469:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Decrement loop counter */
 470:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         k--;
 1303              		.loc 1 470 9 is_stmt 1 view .LVU484
 461:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 1304              		.loc 1 461 13 view .LVU485
 1305 0336 E4D1     		bne	.L25
 471:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       }
 472:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 473:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 474:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****        ** No loop unrolling is used. */
 475:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       k = srcBLen % 0x4U;
 476:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 477:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       while (k > 0U)
 1306              		.loc 1 477 13 is_stmt 0 view .LVU486
 1307 0338 019B     		ldr	r3, [sp, #4]
 1308 033a 4746     		mov	r7, r8
 1309 033c 1C98     		ldr	r0, [sp, #112]
 1310 033e 4E44     		add	r6, r6, r9
 475:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1311              		.loc 1 475 7 is_stmt 1 view .LVU487
 1312              		.loc 1 477 7 view .LVU488
 1313              	.LVL123:
 1314              		.loc 1 477 13 view .LVU489
 1315 0340 5BB1     		cbz	r3, .L26
 1316 0342 029B     		ldr	r3, [sp, #8]
 1317 0344 06EB030C 		add	ip, r6, r3
 467:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1318              		.loc 1 467 44 is_stmt 0 view .LVU490
 1319 0348 039B     		ldr	r3, [sp, #12]
 1320              	.L27:
 1321              	.LVL124:
 478:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 479:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Perform the multiply-accumulates */
 480:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         sum += (q63_t) ((q31_t) *px++ * *py--);
 1322              		.loc 1 480 9 is_stmt 1 view .LVU491
 1323              		.loc 1 480 13 is_stmt 0 view .LVU492
 1324 034a 36F8021B 		ldrh	r1, [r6], #2
 1325              	.LVL125:
 1326              		.loc 1 480 13 view .LVU493
 1327 034e 33F80229 		ldrh	r2, [r3], #-2
 1328              	.LVL126:
 477:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 1329              		.loc 1 477 13 view .LVU494
 1330 0352 6645     		cmp	r6, ip
 1331              		.loc 1 480 13 view .LVU495
 1332 0354 C1FB8245 		smlalbb	r4, r5, r1, r2
 1333              	.LVL127:
 481:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 482:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Decrement the loop counter */
 483:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         k--;
 1334              		.loc 1 483 9 is_stmt 1 view .LVU496
 477:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 1335              		.loc 1 477 13 view .LVU497
 1336 0358 F7D1     		bne	.L27
 1337              	.LVL128:
 1338              	.L26:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 82


 484:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       }
 485:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 486:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 487:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       *pOut++ = (q15_t) (__SSAT(sum >> 15, 16));
 1339              		.loc 1 487 7 view .LVU498
 1340              	.LBB221:
 1341              		.loc 1 487 26 view .LVU499
 1342              		.loc 1 487 26 view .LVU500
 1343 035a E30B     		lsrs	r3, r4, #15
 1344              	.LBE221:
 488:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 489:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Increment the pointer pIn1 index, count by 1 */
 490:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       count++;
 491:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 492:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 493:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       px = pIn1 + count;
 1345              		.loc 1 493 17 is_stmt 0 view .LVU501
 1346 035c 7646     		mov	r6, lr
 1347              	.LVL129:
 1348              		.loc 1 493 17 view .LVU502
 1349 035e 0EF1020E 		add	lr, lr, #2
 1350              	.LBB222:
 487:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1351              		.loc 1 487 26 view .LVU503
 1352 0362 43EA4543 		orr	r3, r3, r5, lsl #17
 1353              		.syntax unified
 1354              	@ 487 ".//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c" 1
 1355 0366 03F30F03 		ssat r3, #16, r3
 1356              	@ 0 "" 2
 1357              	.LVL130:
 487:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1358              		.loc 1 487 26 is_stmt 1 view .LVU504
 487:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1359              		.loc 1 487 26 is_stmt 0 view .LVU505
 1360              		.thumb
 1361              		.syntax unified
 1362              	.LBE222:
 487:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1363              		.loc 1 487 17 view .LVU506
 1364 036a 20F8023B 		strh	r3, [r0], #2	@ movhi
 1365              	.LVL131:
 490:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1366              		.loc 1 490 7 is_stmt 1 view .LVU507
 1367              		.loc 1 493 7 view .LVU508
 494:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       py = pSrc2;
 1368              		.loc 1 494 7 view .LVU509
 495:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 496:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Decrement the loop counter */
 497:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       blkCnt--;
 1369              		.loc 1 497 7 view .LVU510
 451:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 1370              		.loc 1 451 11 view .LVU511
 1371 036e B842     		cmp	r0, r7
 1372 0370 BFD1     		bne	.L28
 451:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 1373              		.loc 1 451 11 is_stmt 0 view .LVU512
 1374 0372 0F9B     		ldr	r3, [sp, #60]
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 83


 1375              	.LVL132:
 451:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 1376              		.loc 1 451 11 view .LVU513
 1377 0374 3946     		mov	r1, r7
 1378 0376 5800     		lsls	r0, r3, #1
 1379              	.LVL133:
 451:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 1380              		.loc 1 451 11 view .LVU514
 1381 0378 42E0     		b	.L24
 1382              	.LVL134:
 1383              	.L44:
 192:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1384              		.loc 1 192 9 view .LVU515
 1385 037a 2B46     		mov	r3, r5
 199:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 1386              		.loc 1 199 11 view .LVU516
 1387 037c 7546     		mov	r5, lr
 1388              	.LVL135:
 192:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1389              		.loc 1 192 9 view .LVU517
 1390 037e 1A46     		mov	r2, r3
 1391 0380 AEE6     		b	.L8
 1392              	.LVL136:
 1393              	.L3:
 253:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1394              		.loc 1 253 3 is_stmt 1 view .LVU518
 256:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   py = pSrc2;
 1395              		.loc 1 256 3 view .LVU519
 256:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   py = pSrc2;
 1396              		.loc 1 256 16 is_stmt 0 view .LVU520
 1397 0382 089A     		ldr	r2, [sp, #32]
 1398 0384 6FF00043 		mvn	r3, #-2147483648
 1399 0388 1344     		add	r3, r3, r2
 256:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   py = pSrc2;
 1400              		.loc 1 256 9 view .LVU521
 1401 038a 019A     		ldr	r2, [sp, #4]
 1402 038c 02EB4302 		add	r2, r2, r3, lsl #1
 256:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   py = pSrc2;
 1403              		.loc 1 256 16 view .LVU522
 1404 0390 5B00     		lsls	r3, r3, #1
 256:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   py = pSrc2;
 1405              		.loc 1 256 9 view .LVU523
 1406 0392 0992     		str	r2, [sp, #36]
 1407              	.LVL137:
 257:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1408              		.loc 1 257 3 is_stmt 1 view .LVU524
 260:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1409              		.loc 1 260 3 view .LVU525
 269:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
 1410              		.loc 1 269 3 view .LVU526
 1411              	.L42:
 498:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     }
 499:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   }
 500:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   else
 501:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
 502:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* If the srcBLen is not a multiple of 4,
 503:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****      * the blockSize2 loop cannot be unrolled by 4 */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 84


 504:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     blkCnt = blockSize2;
 505:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 506:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     while (blkCnt > 0U)
 1412              		.loc 1 506 11 view .LVU527
 1413 0394 0F9A     		ldr	r2, [sp, #60]
 1414 0396 002A     		cmp	r2, #0
 1415 0398 00F0CB80 		beq	.L96
 1416 039c 0233     		adds	r3, r3, #2
 1417 039e 079C     		ldr	r4, [sp, #28]
 1418 03a0 089A     		ldr	r2, [sp, #32]
 1419 03a2 0F99     		ldr	r1, [sp, #60]
 1420 03a4 E518     		adds	r5, r4, r3
 1421 03a6 1C9B     		ldr	r3, [sp, #112]
 1422 03a8 C2EBC27E 		rsb	lr, r2, r2, lsl #31
 1423 03ac 4800     		lsls	r0, r1, #1
 1424 03ae DDF824A0 		ldr	r10, [sp, #36]
 1425 03b2 03EB4101 		add	r1, r3, r1, lsl #1
 1426 03b6 2E46     		mov	r6, r5
 1427 03b8 4FEA4E0E 		lsl	lr, lr, #1
 1428 03bc 9846     		mov	r8, r3
 1429 03be 8946     		mov	r9, r1
 1430 03c0 1146     		mov	r1, r2
 1431              	.LVL138:
 1432              	.L30:
 1433              		.loc 1 506 11 is_stmt 0 view .LVU528
 1434 03c2 0EEB0603 		add	r3, lr, r6
 1435              	.LVL139:
 507:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 508:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Accumulator is made zero for every iteration */
 509:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       sum = 0;
 510:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 511:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* srcBLen number of MACS should be performed */
 512:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       k = srcBLen;
 513:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 514:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       while (k > 0U)
 1436              		.loc 1 514 13 is_stmt 1 view .LVU529
 1437 03c6 0029     		cmp	r1, #0
 1438 03c8 00F08F80 		beq	.L97
 1439              		.loc 1 514 13 is_stmt 0 view .LVU530
 1440 03cc 5246     		mov	r2, r10
 509:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1441              		.loc 1 509 11 view .LVU531
 1442 03ce 0024     		movs	r4, #0
 1443 03d0 0025     		movs	r5, #0
 1444              	.LVL140:
 1445              	.L29:
 515:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 516:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Perform the multiply-accumulate */
 517:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         sum += (q63_t) ((q31_t) *px++ * *py--);
 1446              		.loc 1 517 9 is_stmt 1 view .LVU532
 1447              		.loc 1 517 13 is_stmt 0 view .LVU533
 1448 03d2 33F802CB 		ldrh	ip, [r3], #2
 1449              	.LVL141:
 1450              		.loc 1 517 13 view .LVU534
 1451 03d6 32F80279 		ldrh	r7, [r2], #-2
 1452              	.LVL142:
 514:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 85


 1453              		.loc 1 514 13 view .LVU535
 1454 03da B342     		cmp	r3, r6
 1455              		.loc 1 517 13 view .LVU536
 1456 03dc CCFB8745 		smlalbb	r4, r5, ip, r7
 1457              	.LVL143:
 518:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 519:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* Decrement the loop counter */
 520:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         k--;
 1458              		.loc 1 520 9 is_stmt 1 view .LVU537
 514:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 1459              		.loc 1 514 13 view .LVU538
 1460 03e0 F7D1     		bne	.L29
 1461 03e2 E30B     		lsrs	r3, r4, #15
 1462              	.LVL144:
 514:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 1463              		.loc 1 514 13 is_stmt 0 view .LVU539
 1464 03e4 43EA4543 		orr	r3, r3, r5, lsl #17
 1465              	.LVL145:
 1466              	.L31:
 521:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       }
 522:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 523:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Store the result in the accumulator in the destination buffer. */
 524:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       *pOut++ = (q15_t) (__SSAT(sum >> 15, 16));
 1467              		.loc 1 524 7 is_stmt 1 view .LVU540
 1468              	.LBB223:
 1469              		.loc 1 524 26 view .LVU541
 1470              		.loc 1 524 26 view .LVU542
 1471              		.syntax unified
 1472              	@ 524 ".//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c" 1
 1473 03e8 03F30F03 		ssat r3, #16, r3
 1474              	@ 0 "" 2
 1475              	.LVL146:
 1476              		.loc 1 524 26 view .LVU543
 1477              		.loc 1 524 26 is_stmt 0 view .LVU544
 1478              		.thumb
 1479              		.syntax unified
 1480              	.LBE223:
 1481              		.loc 1 524 17 view .LVU545
 1482 03ec 28F8023B 		strh	r3, [r8], #2	@ movhi
 1483              	.LVL147:
 525:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 526:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Increment the MAC count */
 527:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       count++;
 1484              		.loc 1 527 7 is_stmt 1 view .LVU546
 528:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 529:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 530:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       px = pIn1 + count;
 1485              		.loc 1 530 7 view .LVU547
 531:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       py = pSrc2;
 1486              		.loc 1 531 7 view .LVU548
 532:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 533:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Decrement the loop counter */
 534:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       blkCnt--;
 1487              		.loc 1 534 7 view .LVU549
 506:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 1488              		.loc 1 506 11 view .LVU550
 1489 03f0 C845     		cmp	r8, r9
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 86


 1490 03f2 06F10206 		add	r6, r6, #2
 1491 03f6 E4D1     		bne	.L30
 1492 03f8 099B     		ldr	r3, [sp, #36]
 1493              	.LVL148:
 506:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 1494              		.loc 1 506 11 is_stmt 0 view .LVU551
 1495 03fa 4946     		mov	r1, r9
 1496 03fc 023B     		subs	r3, r3, #2
 1497 03fe 0693     		str	r3, [sp, #24]
 1498              	.LVL149:
 1499              	.L24:
 535:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     }
 536:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   }
 537:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 538:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 539:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* --------------------------
 540:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * Initializations of stage3
 541:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * -------------------------*/
 542:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 543:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* sum += x[srcALen-srcBLen+1] * y[srcBLen-1] + x[srcALen-srcBLen+2] * y[srcBLen-2] +...+ x[srcAL
 544:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * sum += x[srcALen-srcBLen+2] * y[srcBLen-1] + x[srcALen-srcBLen+3] * y[srcBLen-2] +...+ x[srcAL
 545:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * ....
 546:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * sum +=  x[srcALen-2] * y[srcBLen-1] + x[srcALen-1] * y[srcBLen-2]
 547:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * sum +=  x[srcALen-1] * y[srcBLen-1]
 548:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    */
 549:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 550:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* In this stage the MAC operations are decreased by 1 for every iteration.
 551:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****      The blockSize3 variable holds the number of MAC operations performed */
 552:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   blockSize3 = srcBLen - 1U;
 1500              		.loc 1 552 3 is_stmt 1 view .LVU552
 553:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 554:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* Working pointer of inputA */
 555:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   pSrc1 = (pIn1 + srcALen) - (srcBLen - 1U);
 1501              		.loc 1 555 3 view .LVU553
 1502              		.loc 1 555 9 is_stmt 0 view .LVU554
 1503 0400 079B     		ldr	r3, [sp, #28]
 556:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   px = pSrc1;
 557:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 558:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* Working pointer of inputB */
 559:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   pSrc2 = pIn2 + (srcBLen - 1U);
 560:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   pIn2 = pSrc2 - 1U;
 561:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   py = pIn2;
 562:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 563:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* -------------------
 564:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * Stage3 process
 565:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * ------------------*/
 566:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 567:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* For loop unrolling by 4, this stage is divided into two. */
 568:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* First part of this stage computes the MAC operations greater than 4 */
 569:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* Second part of this stage computes the MAC operations less than or equal to 4 */
 570:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 571:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* The first part of the stage starts here */
 572:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   j = blockSize3 >> 2U;
 573:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 574:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   while ((j > 0U) && (blockSize3 > 0U))
 1504              		.loc 1 574 9 view .LVU555
 1505 0402 0E9F     		ldr	r7, [sp, #56]
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 87


 555:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   px = pSrc1;
 1506              		.loc 1 555 9 view .LVU556
 1507 0404 0344     		add	r3, r3, r0
 1508              		.loc 1 574 9 view .LVU557
 1509 0406 BE08     		lsrs	r6, r7, #2
 555:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   px = pSrc1;
 1510              		.loc 1 555 9 view .LVU558
 1511 0408 1846     		mov	r0, r3
 1512              	.LVL150:
 556:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   px = pSrc1;
 1513              		.loc 1 556 3 is_stmt 1 view .LVU559
 559:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   pIn2 = pSrc2 - 1U;
 1514              		.loc 1 559 3 view .LVU560
 560:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   py = pIn2;
 1515              		.loc 1 560 3 view .LVU561
 561:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1516              		.loc 1 561 3 view .LVU562
 572:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1517              		.loc 1 572 3 view .LVU563
 1518              		.loc 1 574 3 view .LVU564
 1519              		.loc 1 574 9 view .LVU565
 1520 040a 71D0     		beq	.L32
 1521 040c 109B     		ldr	r3, [sp, #64]
 1522 040e 002B     		cmp	r3, #0
 1523 0410 6ED0     		beq	.L32
 1524              	.LVL151:
 575:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
 576:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Accumulator is made zero for every iteration */
 577:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     sum = 0;
 1525              		.loc 1 577 5 view .LVU566
 578:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 579:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Apply loop unrolling and compute 4 MACs simultaneously. */
 580:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     k = blockSize3 >> 2U;
 1526              		.loc 1 580 5 view .LVU567
 581:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 582:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 583:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****      ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 584:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     while (k > 0U)
 1527              		.loc 1 584 5 view .LVU568
 1528              		.loc 1 584 11 view .LVU569
 1529 0412 089B     		ldr	r3, [sp, #32]
 1530 0414 DDF818E0 		ldr	lr, [sp, #24]
 1531 0418 C3F1010C 		rsb	ip, r3, #1
 1532 041c B444     		add	ip, ip, r6
 1533 041e CEB3     		cbz	r6, .L47
 1534              	.LVL152:
 1535              	.L98:
 577:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1536              		.loc 1 577 9 is_stmt 0 view .LVU570
 1537 0420 0022     		movs	r2, #0
 1538              		.loc 1 584 11 view .LVU571
 1539 0422 7546     		mov	r5, lr
 1540 0424 0446     		mov	r4, r0
 1541 0426 B046     		mov	r8, r6
 577:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1542              		.loc 1 577 9 view .LVU572
 1543 0428 1346     		mov	r3, r2
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 88


 1544              	.LVL153:
 1545              	.L34:
 585:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 586:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Perform the multiply-accumulate */
 587:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* x[srcALen - srcBLen + 1], x[srcALen - srcBLen + 2] are multiplied
 588:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****        * with y[srcBLen - 1], y[srcBLen - 2] respectively */
 589:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       sum = __SMLALDX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
 1546              		.loc 1 589 7 is_stmt 1 view .LVU573
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1547              		.loc 3 472 3 view .LVU574
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1548              		.loc 3 474 3 view .LVU575
 1549 042a D4F80090 		ldr	r9, [r4]	@ unaligned
 1550              	.LVL154:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1551              		.loc 3 475 3 view .LVU576
 477:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1552              		.loc 3 477 3 view .LVU577
 488:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1553              		.loc 3 488 3 view .LVU578
 490:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
 1554              		.loc 3 490 3 view .LVU579
 1555 042e D5F800A0 		ldr	r10, [r5]	@ unaligned
 1556              	.LVL155:
 491:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1557              		.loc 3 491 3 view .LVU580
 493:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1558              		.loc 3 493 3 view .LVU581
 1559              	.LBB224:
 1560              	.LBI224:
2022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1561              		.loc 2 2022 31 view .LVU582
 1562              	.LBB225:
2024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1563              		.loc 2 2024 3 view .LVU583
2028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1564              		.loc 2 2028 3 view .LVU584
2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1565              		.loc 2 2031 3 view .LVU585
 1566              		.syntax unified
 1567              	@ 2031 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1568 0432 C9FBDA23 		smlaldx r2, r3, r9, r10
 1569              	@ 0 "" 2
 1570              	.LVL156:
 1571              		.loc 2 2036 3 view .LVU586
 1572              		.loc 2 2036 3 is_stmt 0 view .LVU587
 1573              		.thumb
 1574              		.syntax unified
 1575              	.LBE225:
 1576              	.LBE224:
 590:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* x[srcALen - srcBLen + 3], x[srcALen - srcBLen + 4] are multiplied
 591:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****        * with y[srcBLen - 3], y[srcBLen - 4] respectively */
 592:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       sum = __SMLALDX(read_q15x2_ia ((q15_t **) &px), read_q15x2_da ((q15_t **) &py), sum);
 1577              		.loc 1 592 7 is_stmt 1 view .LVU588
 1578              	.LBB226:
 1579              	.LBI226:
 469:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 89


 1580              		.loc 3 469 28 view .LVU589
 1581              	.LBB227:
 472:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1582              		.loc 3 472 3 view .LVU590
 474:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 += 2;
 1583              		.loc 3 474 3 view .LVU591
 1584 0436 D4F80490 		ldr	r9, [r4, #4]	@ unaligned
 1585              	.LVL157:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1586              		.loc 3 475 3 view .LVU592
 1587 043a 083D     		subs	r5, r5, #8
 1588              	.LVL158:
 475:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1589              		.loc 3 475 3 is_stmt 0 view .LVU593
 1590 043c D5F804A0 		ldr	r10, [r5, #4]	@ unaligned
 1591 0440 0834     		adds	r4, r4, #8
 1592              	.LVL159:
 477:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1593              		.loc 3 477 3 is_stmt 1 view .LVU594
 477:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1594              		.loc 3 477 3 is_stmt 0 view .LVU595
 1595              	.LBE227:
 1596              	.LBE226:
 1597              	.LBB228:
 1598              	.LBI228:
 485:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   q15_t ** pQ15)
 1599              		.loc 3 485 28 is_stmt 1 view .LVU596
 1600              	.LBB229:
 488:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1601              		.loc 3 488 3 view .LVU597
 490:.//Libraries/CMSIS/DSP/Include/arm_math.h ****   *pQ15 -= 2;
 1602              		.loc 3 490 3 view .LVU598
 491:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1603              		.loc 3 491 3 view .LVU599
 493:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1604              		.loc 3 493 3 view .LVU600
 493:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1605              		.loc 3 493 3 is_stmt 0 view .LVU601
 1606              	.LBE229:
 1607              	.LBE228:
 1608              	.LBB230:
 1609              	.LBI230:
2022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1610              		.loc 2 2022 31 is_stmt 1 view .LVU602
 1611              	.LBB231:
2024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1612              		.loc 2 2024 3 view .LVU603
2028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1613              		.loc 2 2028 3 view .LVU604
2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1614              		.loc 2 2031 3 view .LVU605
 1615              		.syntax unified
 1616              	@ 2031 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1617 0442 C9FBDA23 		smlaldx r2, r3, r9, r10
 1618              	@ 0 "" 2
 1619              	.LVL160:
 1620              		.loc 2 2036 3 view .LVU606
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 90


 1621              		.loc 2 2036 3 is_stmt 0 view .LVU607
 1622              		.thumb
 1623              		.syntax unified
 1624              	.LBE231:
 1625              	.LBE230:
 593:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 594:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Decrement loop counter */
 595:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       k--;
 1626              		.loc 1 595 7 is_stmt 1 view .LVU608
 584:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 1627              		.loc 1 584 11 view .LVU609
 1628 0446 B8F10108 		subs	r8, r8, #1
 1629              	.LVL161:
 584:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 1630              		.loc 1 584 11 is_stmt 0 view .LVU610
 1631 044a EED1     		bne	.L34
 1632 044c C6EB4674 		rsb	r4, r6, r6, lsl #29
 1633              	.LVL162:
 584:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 1634              		.loc 1 584 11 view .LVU611
 1635 0450 00EBC606 		add	r6, r0, r6, lsl #3
 1636 0454 0EEBC404 		add	r4, lr, r4, lsl #3
 1637 0458 0234     		adds	r4, r4, #2
 1638              	.LVL163:
 1639              	.L33:
 596:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     }
 597:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 598:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* For the next MAC operations, the pointer py is used without SIMD
 599:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****      * So, py is incremented by 1 */
 600:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     py = py + 1U;
 1640              		.loc 1 600 5 is_stmt 1 view .LVU612
 601:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 602:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* If the blockSize3 is not a multiple of 4, compute any remaining MACs here.
 603:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****      ** No loop unrolling is used. */
 604:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     k = blockSize3 % 0x4U;
 1641              		.loc 1 604 5 view .LVU613
 605:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 606:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     while (k > 0U)
 1642              		.loc 1 606 5 view .LVU614
 1643              		.loc 1 606 11 view .LVU615
 1644 045a 17F00309 		ands	r9, r7, #3
 1645              	.LVL164:
 1646              		.loc 1 606 11 is_stmt 0 view .LVU616
 1647 045e 09D0     		beq	.L35
 1648              		.loc 1 606 11 view .LVU617
 1649 0460 06EB4909 		add	r9, r6, r9, lsl #1
 1650              	.LVL165:
 1651              	.L36:
 607:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 608:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* sum += x[srcALen - srcBLen + 5] * y[srcBLen - 5] */
 609:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       sum = __SMLALD(*px++, *py--, sum);
 1652              		.loc 1 609 7 is_stmt 1 view .LVU618
 1653              		.loc 1 609 13 is_stmt 0 view .LVU619
 1654 0464 36F9025B 		ldrsh	r5, [r6], #2
 1655              	.LVL166:
 1656              		.loc 1 609 13 view .LVU620
 1657 0468 34F90289 		ldrsh	r8, [r4], #-2
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 91


 1658              	.LVL167:
 1659              	.LBB232:
 1660              	.LBI232:
2005:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1661              		.loc 2 2005 31 is_stmt 1 view .LVU621
 1662              	.LBB233:
2007:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1663              		.loc 2 2007 3 view .LVU622
2011:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1664              		.loc 2 2011 3 view .LVU623
2014:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1665              		.loc 2 2014 3 view .LVU624
 1666              		.syntax unified
 1667              	@ 2014 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1668 046c C5FBC823 		smlald r2, r3, r5, r8
 1669              	@ 0 "" 2
 1670              	.LVL168:
2019:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1671              		.loc 2 2019 3 view .LVU625
2019:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1672              		.loc 2 2019 3 is_stmt 0 view .LVU626
 1673              		.thumb
 1674              		.syntax unified
 1675              	.LBE233:
 1676              	.LBE232:
 610:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 611:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Decrement loop counter */
 612:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       k--;
 1677              		.loc 1 612 7 is_stmt 1 view .LVU627
 606:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 1678              		.loc 1 606 11 view .LVU628
 1679 0470 4E45     		cmp	r6, r9
 1680 0472 F7D1     		bne	.L36
 1681              	.LVL169:
 1682              	.L35:
 613:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     }
 614:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 615:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Store the result in the accumulator in the destination buffer. */
 616:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     *pOut++ = (q15_t) (__SSAT((sum >> 15), 16));
 1683              		.loc 1 616 5 view .LVU629
 1684              	.LBB234:
 1685              		.loc 1 616 24 view .LVU630
 1686              		.loc 1 616 24 view .LVU631
 1687              	.LBE234:
 617:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 618:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Update the inputA and inputB pointers for next MAC calculation */
 619:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     px = ++pSrc1;
 620:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     py = pIn2;
 621:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 622:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Decrement loop counter */
 623:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     blockSize3--;
 1688              		.loc 1 623 15 is_stmt 0 view .LVU632
 1689 0474 013F     		subs	r7, r7, #1
 1690              	.LVL170:
 1691              	.LBB235:
 616:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1692              		.loc 1 616 24 view .LVU633
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 92


 1693 0476 D20B     		lsrs	r2, r2, #15
 1694              	.LVL171:
 616:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1695              		.loc 1 616 24 view .LVU634
 1696              	.LBE235:
 619:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     py = pIn2;
 1697              		.loc 1 619 8 view .LVU635
 1698 0478 0230     		adds	r0, r0, #2
 1699              	.LVL172:
 574:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
 1700              		.loc 1 574 9 view .LVU636
 1701 047a 1CEB070F 		cmn	ip, r7
 1702              	.LBB236:
 616:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1703              		.loc 1 616 24 view .LVU637
 1704 047e 42EA4342 		orr	r2, r2, r3, lsl #17
 1705              		.syntax unified
 1706              	@ 616 ".//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c" 1
 1707 0482 02F30F02 		ssat r2, #16, r2
 1708              	@ 0 "" 2
 1709              	.LVL173:
 616:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1710              		.loc 1 616 24 is_stmt 1 view .LVU638
 616:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1711              		.loc 1 616 24 is_stmt 0 view .LVU639
 1712              		.thumb
 1713              		.syntax unified
 1714              	.LBE236:
 616:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1715              		.loc 1 616 15 view .LVU640
 1716 0486 21F8022B 		strh	r2, [r1], #2	@ movhi
 1717              	.LVL174:
 619:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     py = pIn2;
 1718              		.loc 1 619 5 is_stmt 1 view .LVU641
 620:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1719              		.loc 1 620 5 view .LVU642
 1720              		.loc 1 623 5 view .LVU643
 624:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 625:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     j--;
 1721              		.loc 1 625 5 view .LVU644
 574:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
 1722              		.loc 1 574 9 view .LVU645
 1723 048a 30D0     		beq	.L92
 1724 048c 7FB3     		cbz	r7, .L92
 1725 048e BE08     		lsrs	r6, r7, #2
 577:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1726              		.loc 1 577 5 view .LVU646
 1727              	.LVL175:
 580:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1728              		.loc 1 580 5 view .LVU647
 584:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 1729              		.loc 1 584 5 view .LVU648
 584:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 1730              		.loc 1 584 11 view .LVU649
 1731 0490 002E     		cmp	r6, #0
 1732 0492 C5D1     		bne	.L98
 1733              	.LVL176:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 93


 1734              	.L47:
 577:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1735              		.loc 1 577 9 is_stmt 0 view .LVU650
 1736 0494 3246     		mov	r2, r6
 584:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 1737              		.loc 1 584 11 view .LVU651
 1738 0496 099C     		ldr	r4, [sp, #36]
 1739 0498 0646     		mov	r6, r0
 1740              	.LVL177:
 577:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1741              		.loc 1 577 9 view .LVU652
 1742 049a 1346     		mov	r3, r2
 1743 049c DDE7     		b	.L33
 1744              	.LVL178:
 1745              	.L20:
 376:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1746              		.loc 1 376 9 is_stmt 1 view .LVU653
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1747              		.loc 3 457 3 view .LVU654
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1748              		.loc 3 459 3 view .LVU655
 1749 049e 0C9C     		ldr	r4, [sp, #48]
 1750 04a0 D7F80090 		ldr	r9, [r7]	@ unaligned
 1751              	.LVL179:
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1752              		.loc 3 459 3 is_stmt 0 view .LVU656
 1753 04a4 54F808CC 		ldr	ip, [r4, #-8]	@ unaligned
 1754              	.LVL180:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1755              		.loc 3 461 3 is_stmt 1 view .LVU657
 379:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1756              		.loc 1 379 9 view .LVU658
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1757              		.loc 3 457 3 view .LVU659
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1758              		.loc 3 459 3 view .LVU660
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1759              		.loc 3 461 3 view .LVU661
 382:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         px += 2U;
 1760              		.loc 1 382 9 view .LVU662
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1761              		.loc 3 457 3 view .LVU663
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1762              		.loc 3 459 3 view .LVU664
 1763 04a8 D7F80270 		ldr	r7, [r7, #2]	@ unaligned
 1764              	.LVL181:
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1765              		.loc 3 461 3 view .LVU665
 383:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1766              		.loc 1 383 9 view .LVU666
 386:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc1 = __SMLALDX(x1, c0, acc1);
 1767              		.loc 1 386 9 view .LVU667
 1768              	.LBB237:
 1769              	.LBI237:
2022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1770              		.loc 2 2022 31 view .LVU668
 1771              	.LBB238:
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 94


2024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1772              		.loc 2 2024 3 view .LVU669
2028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1773              		.loc 2 2028 3 view .LVU670
2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1774              		.loc 2 2031 3 view .LVU671
 1775 04ac 049C     		ldr	r4, [sp, #16]
 1776              		.syntax unified
 1777              	@ 2031 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1778 04ae C4FBDC26 		smlaldx r2, r6, r4, ip
 1779              	@ 0 "" 2
 1780              	.LVL182:
 1781              		.loc 2 2036 3 view .LVU672
 1782              		.loc 2 2036 3 is_stmt 0 view .LVU673
 1783              		.thumb
 1784              		.syntax unified
 1785              	.LBE238:
 1786              	.LBE237:
 387:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc2 = __SMLALDX(x3, c0, acc2);
 1787              		.loc 1 387 9 is_stmt 1 view .LVU674
 1788              	.LBB239:
 1789              	.LBI239:
2022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1790              		.loc 2 2022 31 view .LVU675
 1791              	.LBB240:
2024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1792              		.loc 2 2024 3 view .LVU676
2028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1793              		.loc 2 2028 3 view .LVU677
2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1794              		.loc 2 2031 3 view .LVU678
 1795 04b2 4446     		mov	r4, r8
 1796              		.syntax unified
 1797              	@ 2031 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1798 04b4 CEFBDC54 		smlaldx r5, r4, lr, ip
 1799              	@ 0 "" 2
 1800              	.LVL183:
 1801              		.loc 2 2036 3 view .LVU679
 1802              		.loc 2 2036 3 is_stmt 0 view .LVU680
 1803              		.thumb
 1804              		.syntax unified
 1805              	.LBE240:
 1806              	.LBE239:
 387:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc2 = __SMLALDX(x3, c0, acc2);
 1807              		.loc 1 387 14 view .LVU681
 1808 04b8 A046     		mov	r8, r4
 1809              	.LVL184:
 388:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc3 = __SMLALDX(x2, c0, acc3);
 1810              		.loc 1 388 9 is_stmt 1 view .LVU682
 1811              	.LBB241:
 1812              	.LBI241:
2022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1813              		.loc 2 2022 31 view .LVU683
 1814              	.LBB242:
2024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1815              		.loc 2 2024 3 view .LVU684
2028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 95


 1816              		.loc 2 2028 3 view .LVU685
2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1817              		.loc 2 2031 3 view .LVU686
 1818              		.syntax unified
 1819              	@ 2031 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1820 04ba C9FBDC01 		smlaldx r0, r1, r9, ip
 1821              	@ 0 "" 2
 1822              	.LVL185:
 1823              		.loc 2 2036 3 view .LVU687
 1824              		.loc 2 2036 3 is_stmt 0 view .LVU688
 1825              		.thumb
 1826              		.syntax unified
 1827              	.LBE242:
 1828              	.LBE241:
 389:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       }
 1829              		.loc 1 389 9 is_stmt 1 view .LVU689
 1830              	.LBB243:
 1831              	.LBI243:
2022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1832              		.loc 2 2022 31 view .LVU690
 1833              	.LBB244:
2024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1834              		.loc 2 2024 3 view .LVU691
2028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1835              		.loc 2 2028 3 view .LVU692
2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1836              		.loc 2 2031 3 view .LVU693
 1837              		.syntax unified
 1838              	@ 2031 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1839 04be C7FBDC3B 		smlaldx r3, fp, r7, ip
 1840              	@ 0 "" 2
 1841              	.LVL186:
 1842              		.loc 2 2036 3 view .LVU694
 1843              		.loc 2 2036 3 is_stmt 0 view .LVU695
 1844              		.thumb
 1845              		.syntax unified
 1846              	.LBE244:
 1847              	.LBE243:
 392:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 1848              		.loc 1 392 7 is_stmt 1 view .LVU696
 1849 04c2 BEE6     		b	.L19
 1850              	.LVL187:
 1851              	.L95:
 355:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 1852              		.loc 1 355 9 view .LVU697
 355:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 1853              		.loc 1 355 12 is_stmt 0 view .LVU698
 1854 04c4 0C9C     		ldr	r4, [sp, #48]
 1855 04c6 D7F80090 		ldr	r9, [r7]	@ unaligned
 1856              	.LVL188:
 355:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #ifdef  ARM_MATH_BIG_ENDIAN
 1857              		.loc 1 355 12 view .LVU699
 1858 04ca 34F906CC 		ldrsh	ip, [r4, #-6]
 1859              	.LVL189:
 359:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 1860              		.loc 1 359 9 is_stmt 1 view .LVU700
 363:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         px++;
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 96


 1861              		.loc 1 363 9 view .LVU701
 457:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1862              		.loc 3 457 3 view .LVU702
 459:.//Libraries/CMSIS/DSP/Include/arm_math.h **** 
 1863              		.loc 3 459 3 view .LVU703
 461:.//Libraries/CMSIS/DSP/Include/arm_math.h **** }
 1864              		.loc 3 461 3 view .LVU704
 364:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1865              		.loc 1 364 9 view .LVU705
 367:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc1 = __SMLALD(x1, c0, acc1);
 1866              		.loc 1 367 9 view .LVU706
 1867              	.LBB245:
 1868              	.LBB246:
2014:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1869              		.loc 2 2014 3 is_stmt 0 view .LVU707
 1870 04ce 049C     		ldr	r4, [sp, #16]
 1871              	.LBE246:
 1872              	.LBE245:
 359:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #endif /* #ifdef  ARM_MATH_BIG_ENDIAN */
 1873              		.loc 1 359 12 view .LVU708
 1874 04d0 1FFA8CF7 		uxth	r7, ip
 1875              	.LVL190:
 1876              	.LBB248:
 1877              	.LBI245:
2005:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1878              		.loc 2 2005 31 is_stmt 1 view .LVU709
 1879              	.LBB247:
2007:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1880              		.loc 2 2007 3 view .LVU710
2011:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1881              		.loc 2 2011 3 view .LVU711
2014:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1882              		.loc 2 2014 3 view .LVU712
 1883              		.syntax unified
 1884              	@ 2014 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1885 04d4 C4FBC726 		smlald r2, r6, r4, r7
 1886              	@ 0 "" 2
 1887              	.LVL191:
2019:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1888              		.loc 2 2019 3 view .LVU713
2019:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1889              		.loc 2 2019 3 is_stmt 0 view .LVU714
 1890              		.thumb
 1891              		.syntax unified
 1892              	.LBE247:
 1893              	.LBE248:
 368:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc2 = __SMLALDX(x1, c0, acc2);
 1894              		.loc 1 368 9 is_stmt 1 view .LVU715
 1895              	.LBB249:
 1896              	.LBI249:
2005:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1897              		.loc 2 2005 31 view .LVU716
 1898              	.LBB250:
2007:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1899              		.loc 2 2007 3 view .LVU717
2011:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1900              		.loc 2 2011 3 view .LVU718
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 97


2014:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1901              		.loc 2 2014 3 view .LVU719
 1902 04d8 4446     		mov	r4, r8
 1903              		.syntax unified
 1904              	@ 2014 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1905 04da CEFBC754 		smlald r5, r4, lr, r7
 1906              	@ 0 "" 2
 1907              	.LVL192:
2019:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1908              		.loc 2 2019 3 view .LVU720
2019:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 1909              		.loc 2 2019 3 is_stmt 0 view .LVU721
 1910              		.thumb
 1911              		.syntax unified
 1912              	.LBE250:
 1913              	.LBE249:
 368:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc2 = __SMLALDX(x1, c0, acc2);
 1914              		.loc 1 368 14 view .LVU722
 1915 04de A046     		mov	r8, r4
 1916              	.LVL193:
 369:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         acc3 = __SMLALDX(x3, c0, acc3);
 1917              		.loc 1 369 9 is_stmt 1 view .LVU723
 1918              	.LBB251:
 1919              	.LBI251:
2022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1920              		.loc 2 2022 31 view .LVU724
 1921              	.LBB252:
2024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1922              		.loc 2 2024 3 view .LVU725
2028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1923              		.loc 2 2028 3 view .LVU726
2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1924              		.loc 2 2031 3 view .LVU727
 1925              		.syntax unified
 1926              	@ 2031 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1927 04e0 CEFBD701 		smlaldx r0, r1, lr, r7
 1928              	@ 0 "" 2
 1929              	.LVL194:
 1930              		.loc 2 2036 3 view .LVU728
 1931              		.loc 2 2036 3 is_stmt 0 view .LVU729
 1932              		.thumb
 1933              		.syntax unified
 1934              	.LBE252:
 1935              	.LBE251:
 370:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       }
 1936              		.loc 1 370 9 is_stmt 1 view .LVU730
 1937              	.LBB253:
 1938              	.LBI253:
2022:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1939              		.loc 2 2022 31 view .LVU731
 1940              	.LBB254:
2024:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 1941              		.loc 2 2024 3 view .LVU732
2028:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 1942              		.loc 2 2028 3 view .LVU733
2031:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 1943              		.loc 2 2031 3 view .LVU734
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 98


 1944              		.syntax unified
 1945              	@ 2031 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 1946 04e4 C9FBD73B 		smlaldx r3, fp, r9, r7
 1947              	@ 0 "" 2
 1948              	.LVL195:
 1949              		.loc 2 2036 3 view .LVU735
 1950              		.loc 2 2036 3 is_stmt 0 view .LVU736
 1951              		.thumb
 1952              		.syntax unified
 1953              	.LBE254:
 1954              	.LBE253:
 373:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 1955              		.loc 1 373 7 is_stmt 1 view .LVU737
 392:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 1956              		.loc 1 392 7 view .LVU738
 1957 04e8 ABE6     		b	.L19
 1958              	.LVL196:
 1959              	.L97:
 514:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 1960              		.loc 1 514 13 is_stmt 0 view .LVU739
 1961 04ea 0B46     		mov	r3, r1
 1962              	.LVL197:
 514:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 1963              		.loc 1 514 13 view .LVU740
 1964 04ec 7CE7     		b	.L31
 1965              	.LVL198:
 1966              	.L92:
 514:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 1967              		.loc 1 514 13 view .LVU741
 1968 04ee 0E97     		str	r7, [sp, #56]
 1969              	.LVL199:
 1970              	.L32:
 626:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   }
 627:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 628:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* The second part of the stage starts here */
 629:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* SIMD is not used for the next MAC operations,
 630:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****    * so pointer py is updated to read only one sample at a time */
 631:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   py = py + 1U;
 632:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 633:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   while (blockSize3 > 0U)
 1971              		.loc 1 633 9 is_stmt 1 view .LVU742
 1972 04f0 0E9B     		ldr	r3, [sp, #56]
 1973 04f2 DBB1     		cbz	r3, .L1
 1974              		.loc 1 633 9 is_stmt 0 view .LVU743
 1975 04f4 DDF824E0 		ldr	lr, [sp, #36]
 1976 04f8 9C46     		mov	ip, r3
 1977              	.LVL200:
 1978              	.L39:
 634:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
 635:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Accumulator is made zero for every iteration */
 636:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     sum = 0;
 1979              		.loc 1 636 9 view .LVU744
 1980 04fa 0023     		movs	r3, #0
 577:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 1981              		.loc 1 577 9 view .LVU745
 1982 04fc F046     		mov	r8, lr
 1983 04fe 0746     		mov	r7, r0
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 99


 1984 0500 6446     		mov	r4, ip
 1985              		.loc 1 636 9 view .LVU746
 1986 0502 1A46     		mov	r2, r3
 1987              	.LVL201:
 1988              	.L40:
 637:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 638:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Apply loop unrolling and compute 4 MACs simultaneously. */
 639:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     k = blockSize3;
 640:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 641:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     while (k > 0U)
 642:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 643:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Perform the multiply-accumulates */
 644:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* sum +=  x[srcALen-1] * y[srcBLen-1] */
 645:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       sum = __SMLALD(*px++, *py--, sum);
 1989              		.loc 1 645 7 is_stmt 1 view .LVU747
 1990              		.loc 1 645 13 is_stmt 0 view .LVU748
 1991 0504 37F9025B 		ldrsh	r5, [r7], #2
 1992              	.LVL202:
 1993              		.loc 1 645 13 view .LVU749
 1994 0508 38F90269 		ldrsh	r6, [r8], #-2
 1995              	.LVL203:
 1996              	.LBB255:
 1997              	.LBI255:
2005:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** {
 1998              		.loc 2 2005 31 is_stmt 1 view .LVU750
 1999              	.LBB256:
2007:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h ****     uint32_t w32[2];
 2000              		.loc 2 2007 3 view .LVU751
2011:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** 
 2001              		.loc 2 2011 3 view .LVU752
2014:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** #else               /* Big endian */
 2002              		.loc 2 2014 3 view .LVU753
 2003              		.syntax unified
 2004              	@ 2014 ".//Libraries/CMSIS/Core/Include/cmsis_gcc.h" 1
 2005 050c C5FBC632 		smlald r3, r2, r5, r6
 2006              	@ 0 "" 2
 2007              	.LVL204:
2019:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2008              		.loc 2 2019 3 view .LVU754
2019:.//Libraries/CMSIS/Core/Include/cmsis_gcc.h **** }
 2009              		.loc 2 2019 3 is_stmt 0 view .LVU755
 2010              		.thumb
 2011              		.syntax unified
 2012              	.LBE256:
 2013              	.LBE255:
 646:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 647:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Decrement loop counter */
 648:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       k--;
 2014              		.loc 1 648 7 is_stmt 1 view .LVU756
 641:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 2015              		.loc 1 641 11 view .LVU757
 2016 0510 013C     		subs	r4, r4, #1
 2017              	.LVL205:
 641:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 2018              		.loc 1 641 11 is_stmt 0 view .LVU758
 2019 0512 F7D1     		bne	.L40
 649:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     }
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 100


 650:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 651:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Store the result in the accumulator in the destination buffer. */
 652:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     *pOut++ = (q15_t) (__SSAT((sum >> 15), 16));
 2020              		.loc 1 652 5 is_stmt 1 view .LVU759
 2021              	.LBB257:
 2022              		.loc 1 652 24 view .LVU760
 2023              	.LVL206:
 2024              		.loc 1 652 24 view .LVU761
 2025 0514 DB0B     		lsrs	r3, r3, #15
 2026              	.LVL207:
 2027              		.loc 1 652 24 is_stmt 0 view .LVU762
 2028              	.LBE257:
 633:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
 2029              		.loc 1 633 9 view .LVU763
 2030 0516 BCF1010C 		subs	ip, ip, #1
 2031              	.LVL208:
 653:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 654:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Update the inputA and inputB pointers for next MAC calculation */
 655:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     px = ++pSrc1;
 2032              		.loc 1 655 8 view .LVU764
 2033 051a 00F10200 		add	r0, r0, #2
 2034              	.LVL209:
 2035              	.LBB258:
 652:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 2036              		.loc 1 652 24 view .LVU765
 2037 051e 43EA4243 		orr	r3, r3, r2, lsl #17
 2038              		.syntax unified
 2039              	@ 652 ".//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c" 1
 2040 0522 03F30F03 		ssat r3, #16, r3
 2041              	@ 0 "" 2
 2042              	.LVL210:
 652:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 2043              		.loc 1 652 24 is_stmt 1 view .LVU766
 652:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 2044              		.loc 1 652 24 is_stmt 0 view .LVU767
 2045              		.thumb
 2046              		.syntax unified
 2047              	.LBE258:
 652:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 2048              		.loc 1 652 15 view .LVU768
 2049 0526 21F8023B 		strh	r3, [r1], #2	@ movhi
 2050              	.LVL211:
 2051              		.loc 1 655 5 is_stmt 1 view .LVU769
 656:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     py = pSrc2;
 2052              		.loc 1 656 5 view .LVU770
 657:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 658:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Decrement loop counter */
 659:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     blockSize3--;
 2053              		.loc 1 659 5 view .LVU771
 633:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
 2054              		.loc 1 633 9 view .LVU772
 2055 052a E6D1     		bne	.L39
 2056              	.LVL212:
 2057              	.L1:
 660:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   }
 661:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 662:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #else /* #if defined (ARM_MATH_DSP) */
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 101


 663:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 664:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   const q15_t *pIn1 = pSrcA;                           /* InputA pointer */
 665:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   const q15_t *pIn2 = pSrcB;                           /* InputB pointer */
 666:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         q63_t sum;                                     /* Accumulator */
 667:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         uint32_t i, j;                                 /* Loop counters */
 668:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 669:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   /* Loop to calculate convolution for output length number of values */
 670:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   for (i = 0; i < (srcALen + srcBLen - 1); i++)
 671:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   {
 672:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Initialize sum with zero to carry on MAC operations */
 673:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     sum = 0;
 674:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 675:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Loop to perform MAC operations according to convolution equation */
 676:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     for (j = 0U; j <= i; j++)
 677:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 678:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       /* Check the array limitations */
 679:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       if (((i - j) < srcBLen) && (j < srcALen))
 680:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       {
 681:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         /* z[i] += x[i-j] * y[j] */
 682:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****         sum += ((q31_t) pIn1[j] * pIn2[i - j]);
 683:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****       }
 684:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     }
 685:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 686:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     /* Store the output in the destination buffer */
 687:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     pDst[i] = (q15_t) __SSAT((sum >> 15U), 16U);
 688:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****   }
 689:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 690:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
 691:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 692:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** }
 2058              		.loc 1 692 1 is_stmt 0 view .LVU773
 2059 052c 13B0     		add	sp, sp, #76
 2060              	.LCFI2:
 2061              		.cfi_remember_state
 2062              		.cfi_def_cfa_offset 36
 2063              		@ sp needed
 2064 052e BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 2065              	.LVL213:
 2066              	.L96:
 2067              	.LCFI3:
 2068              		.cfi_restore_state
 2069              		.loc 1 692 1 view .LVU774
 2070 0532 099B     		ldr	r3, [sp, #36]
 506:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 2071              		.loc 1 506 11 view .LVU775
 2072 0534 1C99     		ldr	r1, [sp, #112]
 2073 0536 023B     		subs	r3, r3, #2
 2074 0538 0F98     		ldr	r0, [sp, #60]
 2075 053a 0693     		str	r3, [sp, #24]
 2076 053c 60E7     		b	.L24
 2077              	.LVL214:
 2078              	.L16:
 506:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 2079              		.loc 1 506 11 view .LVU776
 2080 053e 099B     		ldr	r3, [sp, #36]
 260:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 2081              		.loc 1 260 9 view .LVU777
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 102


 2082 0540 DDF844E0 		ldr	lr, [sp, #68]
 2083 0544 023B     		subs	r3, r3, #2
 253:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 2084              		.loc 1 253 6 view .LVU778
 2085 0546 079E     		ldr	r6, [sp, #28]
 2086 0548 0693     		str	r3, [sp, #24]
 2087 054a ADE6     		b	.L23
 2088              	.LVL215:
 2089              	.L45:
 253:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c **** 
 2090              		.loc 1 253 6 view .LVU779
 2091 054c 0F9B     		ldr	r3, [sp, #60]
 451:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 2092              		.loc 1 451 11 view .LVU780
 2093 054e 1C99     		ldr	r1, [sp, #112]
 2094              	.LVL216:
 451:.//Libraries/CMSIS/DSP/Source/FilteringFunctions/arm_conv_q15.c ****     {
 2095              		.loc 1 451 11 view .LVU781
 2096 0550 5800     		lsls	r0, r3, #1
 2097 0552 55E7     		b	.L24
 2098              		.cfi_endproc
 2099              	.LFE145:
 2101              		.text
 2102              	.Letext0:
 2103              		.file 4 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/machine/
 2104              		.file 5 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_std
 2105              		.file 6 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/lock
 2106              		.file 7 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/_typ
 2107              		.file 8 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/lib/gcc/arm-none-eabi/9.2.1/in
 2108              		.file 9 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/sys/reen
 2109              		.file 10 "/opt/homebrew/Cellar/arm-none-eabi-gcc/9-2019-q4-major/gcc/arm-none-eabi/include/math.h"
ARM GAS  /var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s 			page 103


DEFINED SYMBOLS
                            *ABS*:0000000000000000 arm_conv_q15.c
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s:17     .text.arm_conv_q15:0000000000000000 $t
/var/folders/wl/rshn8xbx1dsfj1zgryf4g1240000gn/T//ccgTnwPD.s:26     .text.arm_conv_q15:0000000000000000 arm_conv_q15

NO UNDEFINED SYMBOLS
