design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/tholin/Desktop/ci2406-rej-pommedeterrible-tholin/openlane/VLIW,vliw,24_06_02_22_27,flow completed,1h33m34s0ms,0h44m37s0ms,32534.576534576536,1.43,14640.559440559442,13.33,-1,3682.64,16442,0,0,0,0,0,0,0,79,74,0,-1,-1,2687071,256227,-0.84,-1,-1,-1,0.0,-54.0,-1,-1,-1,0.0,1657894729.0,0.0,47.47,35.55,48.63,18.55,-1,14914,18231,232,3360,0,0,0,16850,142,38,201,99,1128,343,60,11242,2303,2017,16,79999,19604,29208,42674,20936,192421,1369238.2079999999,-1,-1,-1,0.00612,0.00451,1.93e-07,-1,-1,-1,2.270000000000003,27.0,37.03703703703704,27,1,45,153.18,153.6,0.3,1,16,0.28,1,sky130_fd_sc_hd,AREA 0
