#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Sun Nov 19 17:51:00 2017
# Process ID: 4488
# Current directory: C:/Users/TAN/Desktop/CPU/CPU.runs/impl_1
# Command line: vivado.exe -log top.vdi -applog -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: C:/Users/TAN/Desktop/CPU/CPU.runs/impl_1/top.vdi
# Journal file: C:/Users/TAN/Desktop/CPU/CPU.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/TAN/Desktop/CPU/CPU.srcs/constrs_1/new/cpu.xdc]
Finished Parsing XDC File [C:/Users/TAN/Desktop/CPU/CPU.srcs/constrs_1/new/cpu.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 457.020 ; gain = 0.820
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1803eac82

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e66495c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 939.539 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 1e66495c8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.300 . Memory (MB): peak = 939.539 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 85 unconnected nets.
INFO: [Opt 31-11] Eliminated 1 unconnected cells.
Phase 3 Sweep | Checksum: 21a9af4e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.448 . Memory (MB): peak = 939.539 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 939.539 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 21a9af4e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.469 . Memory (MB): peak = 939.539 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 21a9af4e0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 939.539 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 939.539 ; gain = 484.723
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 939.539 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/TAN/Desktop/CPU/CPU.runs/impl_1/top_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 939.539 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 939.539 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: d2cf0b0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 939.539 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: d2cf0b0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.971 . Memory (MB): peak = 956.645 ; gain = 17.105

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: d2cf0b0d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.971 . Memory (MB): peak = 956.645 ; gain = 17.105

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 01c896a8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.971 . Memory (MB): peak = 956.645 ; gain = 17.105
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 0ef0547a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.971 . Memory (MB): peak = 956.645 ; gain = 17.105

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design
Phase 1.2.1 Place Init Design | Checksum: d026c4ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 956.645 ; gain = 17.105
Phase 1.2 Build Placer Netlist Model | Checksum: d026c4ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 956.645 ; gain = 17.105

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: d026c4ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 956.645 ; gain = 17.105
Phase 1.3 Constrain Clocks/Macros | Checksum: d026c4ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 956.645 ; gain = 17.105
Phase 1 Placer Initialization | Checksum: d026c4ec

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 956.645 ; gain = 17.105

Phase 2 Global Placement
SimPL: WL = 82968 (18513, 64455)
SimPL: WL = 83058 (14908, 68150)
SimPL: WL = 81208 (14092, 67116)
SimPL: WL = 81273 (13922, 67351)
SimPL: WL = 81311 (13975, 67336)
Phase 2 Global Placement | Checksum: 241be99b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 956.645 ; gain = 17.105

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 241be99b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 956.645 ; gain = 17.105

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18ff60862

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 956.645 ; gain = 17.105

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d2aa1a5a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 956.645 ; gain = 17.105

Phase 3.4 Small Shape Detail Placement

Phase 3.4.1 Commit Small Macros and Core Logic

Phase 3.4.1.1 Commit Slice Clusters
Phase 3.4.1.1 Commit Slice Clusters | Checksum: db721c62

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 956.645 ; gain = 17.105
Phase 3.4.1 Commit Small Macros and Core Logic | Checksum: db721c62

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 956.645 ; gain = 17.105

Phase 3.4.2 Clock Restriction Legalization for Leaf Columns
Phase 3.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: db721c62

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 956.645 ; gain = 17.105

Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: db721c62

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 956.645 ; gain = 17.105
Phase 3.4 Small Shape Detail Placement | Checksum: db721c62

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 956.645 ; gain = 17.105

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: db721c62

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 956.645 ; gain = 17.105
Phase 3 Detail Placement | Checksum: db721c62

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 956.645 ; gain = 17.105

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: db721c62

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 956.645 ; gain = 17.105

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: db721c62

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 956.645 ; gain = 17.105

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: db721c62

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 956.645 ; gain = 17.105

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: db721c62

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 956.645 ; gain = 17.105

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1b62a7f5f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 956.645 ; gain = 17.105
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b62a7f5f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 956.645 ; gain = 17.105
Ending Placer Task | Checksum: 10820d974

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 956.645 ; gain = 17.105
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.445 . Memory (MB): peak = 956.645 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 956.645 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 956.645 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 956.645 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 2040b8a5 ConstDB: 0 ShapeSum: e7e020cf RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 102d336f4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1031.035 ; gain = 74.391

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: 102d336f4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1035.738 ; gain = 79.094
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1b855972d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1045.020 ; gain = 88.375

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1893f1aea

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1045.020 ; gain = 88.375

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 861
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1360b2125

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1045.020 ; gain = 88.375
Phase 4 Rip-up And Reroute | Checksum: 1360b2125

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1045.020 ; gain = 88.375

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1360b2125

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1045.020 ; gain = 88.375

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: 1360b2125

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1045.020 ; gain = 88.375

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.26756 %
  Global Horizontal Routing Utilization  = 1.64433 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 46.8468%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1360b2125

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1045.020 ; gain = 88.375

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1360b2125

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 1045.020 ; gain = 88.375

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e41eedab

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1045.020 ; gain = 88.375
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1045.020 ; gain = 88.375

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1045.020 ; gain = 88.375
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.535 . Memory (MB): peak = 1045.020 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/TAN/Desktop/CPU/CPU.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
Writing bitstream ./top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1383.742 ; gain = 315.875
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file top.hwdef
INFO: [Common 17-206] Exiting Vivado at Sun Nov 19 17:52:14 2017...
