0.6
2018.2
Jun 14 2018
20:41:02
D:/Hossam/Digital_IC_Design/Verilog_Projects/project_6/project_6.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Hossam/Digital_IC_Design/Verilog_Projects/project_6/project_6.srcs/sim_1/new/Generic_Decoder_tb.v,1692885564,verilog,,,,Generic_Decoder_tb,,,,,,,,
D:/Hossam/Digital_IC_Design/Verilog_Projects/project_6/project_6.srcs/sim_1/new/Generic_Priority_Encoder_tb.v,1692891634,verilog,,,,Generic_Priority_Encoder_tb,,,,,,,,
D:/Hossam/Digital_IC_Design/Verilog_Projects/project_6/project_6.srcs/sources_1/new/Generic_Decoder.v,1692885407,verilog,,D:/Hossam/Digital_IC_Design/Verilog_Projects/project_6/project_6.srcs/sim_1/new/Generic_Decoder_tb.v,,Generic_Decoder,,,,,,,,
D:/Hossam/Digital_IC_Design/Verilog_Projects/project_6/project_6.srcs/sources_1/new/Generic_Priority_Encoder.v,1692891486,verilog,,D:/Hossam/Digital_IC_Design/Verilog_Projects/project_6/project_6.srcs/sim_1/new/Generic_Priority_Encoder_tb.v,,Generic_Priority_Encoder,,,,,,,,
