<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\HP\Desktop\The Tesseract\Prototype1-Linear\Prototype1\impl\gwsynthesis\Prototype1.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\HP\Desktop\The Tesseract\Prototype1-Linear\Prototype1\src\Prototype1.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Nov 23 13:09:30 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>102</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>93</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>frame_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>frame_clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>master_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>master_clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>frame_clk</td>
<td>50.000(MHz)</td>
<td>172.510(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>master_clk</td>
<td>50.000(MHz)</td>
<td>192.989(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>frame_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>frame_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>master_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>master_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>12.675</td>
<td>MEM1/mem_mem_0_0_s/DO[1]</td>
<td>SL1/DS_s0/D</td>
<td>frame_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.272</td>
<td>6.726</td>
</tr>
<tr>
<td>2</td>
<td>14.203</td>
<td>r_addr_3_s0/Q</td>
<td>r_addr_10_s0/D</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.500</td>
</tr>
<tr>
<td>3</td>
<td>14.205</td>
<td>r_addr_3_s0/Q</td>
<td>r_addr_13_s0/D</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.499</td>
</tr>
<tr>
<td>4</td>
<td>14.253</td>
<td>r_addr_3_s0/Q</td>
<td>r_addr_8_s0/D</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.451</td>
</tr>
<tr>
<td>5</td>
<td>14.253</td>
<td>r_addr_3_s0/Q</td>
<td>r_addr_11_s0/D</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.451</td>
</tr>
<tr>
<td>6</td>
<td>14.361</td>
<td>r_addr_3_s0/Q</td>
<td>MEM1/mem_mem_0_0_s/AD[9]</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.607</td>
</tr>
<tr>
<td>7</td>
<td>14.396</td>
<td>r_addr_8_s0/Q</td>
<td>MEM1/mem_mem_0_0_s/AD[3]</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.572</td>
</tr>
<tr>
<td>8</td>
<td>14.408</td>
<td>r_addr_3_s0/Q</td>
<td>r_addr_9_s0/D</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.295</td>
</tr>
<tr>
<td>9</td>
<td>14.615</td>
<td>r_addr_3_s0/Q</td>
<td>MEM1/mem_mem_0_0_s/AD[7]</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.352</td>
</tr>
<tr>
<td>10</td>
<td>14.629</td>
<td>r_addr_8_s0/Q</td>
<td>MEM1/mem_mem_0_0_s/AD[6]</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.339</td>
</tr>
<tr>
<td>11</td>
<td>14.679</td>
<td>r_addr_3_s0/Q</td>
<td>r_addr_12_s0/D</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.025</td>
</tr>
<tr>
<td>12</td>
<td>14.683</td>
<td>r_addr_3_s0/Q</td>
<td>r_addr_14_s0/D</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.021</td>
</tr>
<tr>
<td>13</td>
<td>14.683</td>
<td>r_addr_3_s0/Q</td>
<td>r_addr_15_s0/D</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.021</td>
</tr>
<tr>
<td>14</td>
<td>14.733</td>
<td>r_addr_8_s0/Q</td>
<td>MEM1/mem_mem_0_0_s/AD[5]</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.235</td>
</tr>
<tr>
<td>15</td>
<td>14.981</td>
<td>r_addr_8_s0/Q</td>
<td>r_addr_3_s0/D</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.723</td>
</tr>
<tr>
<td>16</td>
<td>15.137</td>
<td>r_addr_3_s0/Q</td>
<td>MEM1/mem_mem_0_0_s/AD[8]</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.831</td>
</tr>
<tr>
<td>17</td>
<td>15.178</td>
<td>SL1/count_1_s1/Q</td>
<td>SL1/DS_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.790</td>
</tr>
<tr>
<td>18</td>
<td>15.288</td>
<td>r_addr_3_s0/Q</td>
<td>r_addr_7_s0/D</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.416</td>
</tr>
<tr>
<td>19</td>
<td>15.331</td>
<td>r_addr_8_s0/Q</td>
<td>r_addr_2_s0/D</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.373</td>
</tr>
<tr>
<td>20</td>
<td>15.459</td>
<td>r_addr_8_s0/Q</td>
<td>r_addr_0_s0/D</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.244</td>
</tr>
<tr>
<td>21</td>
<td>15.825</td>
<td>r_addr_8_s0/Q</td>
<td>r_addr_6_s0/D</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.879</td>
</tr>
<tr>
<td>22</td>
<td>16.231</td>
<td>r_addr_3_s0/Q</td>
<td>r_addr_4_s0/D</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.473</td>
</tr>
<tr>
<td>23</td>
<td>16.504</td>
<td>SL1/count_1_s1/Q</td>
<td>SL1/finish_s0/CE</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.464</td>
</tr>
<tr>
<td>24</td>
<td>16.597</td>
<td>r_addr_3_s0/Q</td>
<td>r_addr_5_s0/D</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.107</td>
</tr>
<tr>
<td>25</td>
<td>16.935</td>
<td>SL1/count_1_s1/Q</td>
<td>SL1/count_0_s1/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.769</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.524</td>
<td>SL1/count_3_s0/Q</td>
<td>SL1/count_3_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>2</td>
<td>0.525</td>
<td>r_addr_3_s0/Q</td>
<td>r_addr_3_s0/D</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>3</td>
<td>0.525</td>
<td>r_addr_10_s0/Q</td>
<td>r_addr_10_s0/D</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>4</td>
<td>0.525</td>
<td>r_addr_12_s0/Q</td>
<td>r_addr_12_s0/D</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>5</td>
<td>0.525</td>
<td>r_addr_13_s0/Q</td>
<td>r_addr_13_s0/D</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>6</td>
<td>0.526</td>
<td>r_addr_4_s0/Q</td>
<td>r_addr_4_s0/D</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>7</td>
<td>0.526</td>
<td>r_addr_5_s0/Q</td>
<td>r_addr_5_s0/D</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>8</td>
<td>0.527</td>
<td>SL1/count_0_s1/Q</td>
<td>SL1/count_0_s1/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.527</td>
</tr>
<tr>
<td>9</td>
<td>0.527</td>
<td>r_addr_6_s0/Q</td>
<td>r_addr_6_s0/D</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.527</td>
</tr>
<tr>
<td>10</td>
<td>0.528</td>
<td>r_addr_0_s0/Q</td>
<td>r_addr_0_s0/D</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.528</td>
</tr>
<tr>
<td>11</td>
<td>0.662</td>
<td>r_addr_1_s0/Q</td>
<td>r_addr_1_s0/D</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.662</td>
</tr>
<tr>
<td>12</td>
<td>0.665</td>
<td>ready_s1/Q</td>
<td>r_addr_0_s0/CE</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.674</td>
</tr>
<tr>
<td>13</td>
<td>0.665</td>
<td>ready_s1/Q</td>
<td>r_addr_7_s0/CE</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.674</td>
</tr>
<tr>
<td>14</td>
<td>0.673</td>
<td>ready_s1/Q</td>
<td>r_addr_2_s0/CE</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.682</td>
</tr>
<tr>
<td>15</td>
<td>0.673</td>
<td>ready_s1/Q</td>
<td>r_addr_3_s0/CE</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.682</td>
</tr>
<tr>
<td>16</td>
<td>0.673</td>
<td>ready_s1/Q</td>
<td>r_addr_5_s0/CE</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.682</td>
</tr>
<tr>
<td>17</td>
<td>0.675</td>
<td>ready_s1/Q</td>
<td>r_addr_4_s0/CE</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.685</td>
</tr>
<tr>
<td>18</td>
<td>0.675</td>
<td>ready_s1/Q</td>
<td>r_addr_6_s0/CE</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.685</td>
</tr>
<tr>
<td>19</td>
<td>0.709</td>
<td>SL1/count_0_s1/Q</td>
<td>SL1/count_1_s1/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>20</td>
<td>0.785</td>
<td>r_addr_15_s0/Q</td>
<td>r_addr_15_s0/D</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.785</td>
</tr>
<tr>
<td>21</td>
<td>0.786</td>
<td>r_addr_9_s0/Q</td>
<td>r_addr_9_s0/D</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.786</td>
</tr>
<tr>
<td>22</td>
<td>0.786</td>
<td>r_addr_14_s0/Q</td>
<td>r_addr_14_s0/D</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.786</td>
</tr>
<tr>
<td>23</td>
<td>0.787</td>
<td>SL1/count_2_s0/Q</td>
<td>SL1/count_2_s0/D</td>
<td>master_clk:[R]</td>
<td>master_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.787</td>
</tr>
<tr>
<td>24</td>
<td>0.787</td>
<td>r_addr_2_s0/Q</td>
<td>r_addr_2_s0/D</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.787</td>
</tr>
<tr>
<td>25</td>
<td>0.787</td>
<td>r_addr_8_s0/Q</td>
<td>r_addr_8_s0/D</td>
<td>frame_clk:[R]</td>
<td>frame_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.787</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.425</td>
<td>8.351</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>frame_clk</td>
<td>r_addr_15_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.425</td>
<td>8.351</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>frame_clk</td>
<td>r_addr_13_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.425</td>
<td>8.351</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>frame_clk</td>
<td>r_addr_11_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.425</td>
<td>8.351</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>frame_clk</td>
<td>r_addr_10_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.425</td>
<td>8.351</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>frame_clk</td>
<td>MEM1/mem_mem_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>7.425</td>
<td>8.351</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>frame_clk</td>
<td>r_addr_12_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.425</td>
<td>8.351</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>frame_clk</td>
<td>reset_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.425</td>
<td>8.351</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>frame_clk</td>
<td>ready_s1</td>
</tr>
<tr>
<td>9</td>
<td>7.425</td>
<td>8.351</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>frame_clk</td>
<td>r_addr_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.425</td>
<td>8.351</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>frame_clk</td>
<td>r_addr_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.770</td>
</tr>
<tr>
<td class="label">From</td>
<td>MEM1/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/DS_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>3.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>BSRAM_R10[0]</td>
<td>MEM1/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.933</td>
<td>2.564</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">MEM1/mem_mem_0_0_s/DO[1]</td>
</tr>
<tr>
<td>6.528</td>
<td>0.595</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][B]</td>
<td>SL1/n8_s15/I0</td>
</tr>
<tr>
<td>7.342</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][B]</td>
<td style=" background: #97FFFF;">SL1/n8_s15/F</td>
</tr>
<tr>
<td>7.342</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td>SL1/n8_s10/I1</td>
</tr>
<tr>
<td>7.453</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td style=" background: #97FFFF;">SL1/n8_s10/O</td>
</tr>
<tr>
<td>7.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[2][B]</td>
<td>SL1/n8_s8/I0</td>
</tr>
<tr>
<td>7.573</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C2[2][B]</td>
<td style=" background: #97FFFF;">SL1/n8_s8/O</td>
</tr>
<tr>
<td>7.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[1][B]</td>
<td>SL1/n8_s7/I0</td>
</tr>
<tr>
<td>7.694</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C2[1][B]</td>
<td style=" background: #97FFFF;">SL1/n8_s7/O</td>
</tr>
<tr>
<td>10.095</td>
<td>2.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT26[B]</td>
<td style=" font-weight:bold;">SL1/DS_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT26[B]</td>
<td>SL1/DS_s0/CLK</td>
</tr>
<tr>
<td>23.067</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>SL1/DS_s0</td>
</tr>
<tr>
<td>22.770</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT26[B]</td>
<td>SL1/DS_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.272</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.166, 17.340%; route: 2.996, 44.542%; tC2Q: 2.564, 38.118%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>3.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>r_addr_3_s0/CLK</td>
</tr>
<tr>
<td>3.709</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">r_addr_3_s0/Q</td>
</tr>
<tr>
<td>5.036</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td>r_addr_c_4_s1/I3</td>
</tr>
<tr>
<td>5.851</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">r_addr_c_4_s1/F</td>
</tr>
<tr>
<td>6.954</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>n43_s3/I2</td>
</tr>
<tr>
<td>7.740</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C14[2][A]</td>
<td style=" background: #97FFFF;">n43_s3/F</td>
</tr>
<tr>
<td>8.055</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>n45_s2/I2</td>
</tr>
<tr>
<td>8.869</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>8.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">r_addr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>23.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>r_addr_10_s0/CLK</td>
</tr>
<tr>
<td>23.073</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>r_addr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.415, 43.905%; route: 2.746, 49.921%; tC2Q: 0.340, 6.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>3.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>r_addr_3_s0/CLK</td>
</tr>
<tr>
<td>3.709</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">r_addr_3_s0/Q</td>
</tr>
<tr>
<td>5.036</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td>r_addr_c_4_s1/I3</td>
</tr>
<tr>
<td>5.851</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">r_addr_c_4_s1/F</td>
</tr>
<tr>
<td>6.954</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n40_s3/I1</td>
</tr>
<tr>
<td>7.740</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n40_s3/F</td>
</tr>
<tr>
<td>8.054</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>n42_s2/I1</td>
</tr>
<tr>
<td>8.868</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">n42_s2/F</td>
</tr>
<tr>
<td>8.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">r_addr_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>23.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>r_addr_13_s0/CLK</td>
</tr>
<tr>
<td>23.073</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>r_addr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.415, 43.916%; route: 2.744, 49.908%; tC2Q: 0.340, 6.176%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>3.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>r_addr_3_s0/CLK</td>
</tr>
<tr>
<td>3.709</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">r_addr_3_s0/Q</td>
</tr>
<tr>
<td>5.036</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td>r_addr_c_4_s1/I3</td>
</tr>
<tr>
<td>5.851</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">r_addr_c_4_s1/F</td>
</tr>
<tr>
<td>6.954</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>n43_s3/I2</td>
</tr>
<tr>
<td>7.740</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C14[2][A]</td>
<td style=" background: #97FFFF;">n43_s3/F</td>
</tr>
<tr>
<td>8.055</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>n47_s2/I1</td>
</tr>
<tr>
<td>8.820</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">n47_s2/F</td>
</tr>
<tr>
<td>8.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" font-weight:bold;">r_addr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>23.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>r_addr_8_s0/CLK</td>
</tr>
<tr>
<td>23.073</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>r_addr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.365, 43.394%; route: 2.746, 50.375%; tC2Q: 0.340, 6.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.820</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>3.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>r_addr_3_s0/CLK</td>
</tr>
<tr>
<td>3.709</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">r_addr_3_s0/Q</td>
</tr>
<tr>
<td>5.036</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td>r_addr_c_4_s1/I3</td>
</tr>
<tr>
<td>5.851</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">r_addr_c_4_s1/F</td>
</tr>
<tr>
<td>6.954</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>n43_s3/I2</td>
</tr>
<tr>
<td>7.740</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C14[2][A]</td>
<td style=" background: #97FFFF;">n43_s3/F</td>
</tr>
<tr>
<td>8.055</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>n44_s2/I0</td>
</tr>
<tr>
<td>8.820</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">n44_s2/F</td>
</tr>
<tr>
<td>8.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" font-weight:bold;">r_addr_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>23.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>r_addr_11_s0/CLK</td>
</tr>
<tr>
<td>23.073</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>r_addr_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.365, 43.394%; route: 2.746, 50.375%; tC2Q: 0.340, 6.231%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MEM1/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>3.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>r_addr_3_s0/CLK</td>
</tr>
<tr>
<td>3.709</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">r_addr_3_s0/Q</td>
</tr>
<tr>
<td>5.036</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td>r_addr_c_4_s1/I3</td>
</tr>
<tr>
<td>5.851</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">r_addr_c_4_s1/F</td>
</tr>
<tr>
<td>6.471</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td>r_addr_c_6_s2/I1</td>
</tr>
<tr>
<td>7.285</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][A]</td>
<td style=" background: #97FFFF;">r_addr_c_6_s2/F</td>
</tr>
<tr>
<td>7.289</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td>r_addr_c_6_s0/I3</td>
</tr>
<tr>
<td>7.899</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[3][B]</td>
<td style=" background: #97FFFF;">r_addr_c_6_s0/F</td>
</tr>
<tr>
<td>8.976</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">MEM1/mem_mem_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>23.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>MEM1/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>23.337</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>MEM1/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.238, 39.915%; route: 3.029, 54.028%; tC2Q: 0.340, 6.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MEM1/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>3.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>r_addr_8_s0/CLK</td>
</tr>
<tr>
<td>3.709</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C15[0][B]</td>
<td style=" font-weight:bold;">r_addr_8_s0/Q</td>
</tr>
<tr>
<td>4.022</td>
<td>0.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>MEM1/r_data_0_s57/I0</td>
</tr>
<tr>
<td>4.837</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">MEM1/r_data_0_s57/F</td>
</tr>
<tr>
<td>5.812</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>r_addr_c_6_s1/I2</td>
</tr>
<tr>
<td>6.421</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C13[0][B]</td>
<td style=" background: #97FFFF;">r_addr_c_6_s1/F</td>
</tr>
<tr>
<td>7.400</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td>r_addr_c_0_s0/I0</td>
</tr>
<tr>
<td>7.864</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[1][A]</td>
<td style=" background: #97FFFF;">r_addr_c_0_s0/F</td>
</tr>
<tr>
<td>8.941</td>
<td>1.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">MEM1/mem_mem_0_0_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>23.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>MEM1/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>23.337</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>MEM1/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.887, 33.873%; route: 3.345, 60.032%; tC2Q: 0.340, 6.095%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.408</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.664</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>3.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>r_addr_3_s0/CLK</td>
</tr>
<tr>
<td>3.709</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">r_addr_3_s0/Q</td>
</tr>
<tr>
<td>5.036</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td>r_addr_c_4_s1/I3</td>
</tr>
<tr>
<td>5.851</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">r_addr_c_4_s1/F</td>
</tr>
<tr>
<td>6.954</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>n43_s3/I2</td>
</tr>
<tr>
<td>7.740</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R9C14[2][A]</td>
<td style=" background: #97FFFF;">n43_s3/F</td>
</tr>
<tr>
<td>8.055</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>n46_s2/I1</td>
</tr>
<tr>
<td>8.664</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">n46_s2/F</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" font-weight:bold;">r_addr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>23.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>r_addr_9_s0/CLK</td>
</tr>
<tr>
<td>23.073</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>r_addr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.210, 41.730%; route: 2.746, 51.856%; tC2Q: 0.340, 6.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MEM1/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>3.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>r_addr_3_s0/CLK</td>
</tr>
<tr>
<td>3.709</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">r_addr_3_s0/Q</td>
</tr>
<tr>
<td>5.036</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td>r_addr_c_4_s1/I3</td>
</tr>
<tr>
<td>5.851</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">r_addr_c_4_s1/F</td>
</tr>
<tr>
<td>6.818</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td>r_addr_c_4_s0/I1</td>
</tr>
<tr>
<td>7.632</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[0][B]</td>
<td style=" background: #97FFFF;">r_addr_c_4_s0/F</td>
</tr>
<tr>
<td>8.722</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">MEM1/mem_mem_0_0_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>23.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>MEM1/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>23.337</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>MEM1/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.629, 30.430%; route: 3.384, 63.225%; tC2Q: 0.340, 6.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MEM1/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>3.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>r_addr_8_s0/CLK</td>
</tr>
<tr>
<td>3.709</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C15[0][B]</td>
<td style=" font-weight:bold;">r_addr_8_s0/Q</td>
</tr>
<tr>
<td>4.022</td>
<td>0.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>MEM1/r_data_0_s57/I0</td>
</tr>
<tr>
<td>4.837</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">MEM1/r_data_0_s57/F</td>
</tr>
<tr>
<td>5.812</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>r_addr_c_6_s1/I2</td>
</tr>
<tr>
<td>6.421</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C13[0][B]</td>
<td style=" background: #97FFFF;">r_addr_c_6_s1/F</td>
</tr>
<tr>
<td>7.400</td>
<td>0.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td>r_addr_c_3_s0/I0</td>
</tr>
<tr>
<td>7.864</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C10[2][B]</td>
<td style=" background: #97FFFF;">r_addr_c_3_s0/F</td>
</tr>
<tr>
<td>8.708</td>
<td>0.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">MEM1/mem_mem_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>23.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>MEM1/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>23.337</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>MEM1/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.887, 35.350%; route: 3.112, 58.288%; tC2Q: 0.340, 6.361%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.679</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.394</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>3.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>r_addr_3_s0/CLK</td>
</tr>
<tr>
<td>3.709</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">r_addr_3_s0/Q</td>
</tr>
<tr>
<td>5.036</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td>r_addr_c_4_s1/I3</td>
</tr>
<tr>
<td>5.851</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">r_addr_c_4_s1/F</td>
</tr>
<tr>
<td>6.954</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[2][A]</td>
<td>n43_s3/I2</td>
</tr>
<tr>
<td>7.769</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C14[2][A]</td>
<td style=" background: #97FFFF;">n43_s3/F</td>
</tr>
<tr>
<td>7.785</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>n43_s2/I1</td>
</tr>
<tr>
<td>8.394</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">n43_s2/F</td>
</tr>
<tr>
<td>8.394</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">r_addr_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>23.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>r_addr_12_s0/CLK</td>
</tr>
<tr>
<td>23.073</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>r_addr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.238, 44.535%; route: 2.447, 48.706%; tC2Q: 0.340, 6.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>3.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>r_addr_3_s0/CLK</td>
</tr>
<tr>
<td>3.709</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">r_addr_3_s0/Q</td>
</tr>
<tr>
<td>5.036</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td>r_addr_c_4_s1/I3</td>
</tr>
<tr>
<td>5.851</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">r_addr_c_4_s1/F</td>
</tr>
<tr>
<td>6.954</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n40_s3/I1</td>
</tr>
<tr>
<td>7.769</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n40_s3/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>n41_s2/I1</td>
</tr>
<tr>
<td>8.390</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">n41_s2/F</td>
</tr>
<tr>
<td>8.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td style=" font-weight:bold;">r_addr_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>23.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>r_addr_14_s0/CLK</td>
</tr>
<tr>
<td>23.073</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>r_addr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.238, 44.571%; route: 2.443, 48.664%; tC2Q: 0.340, 6.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.390</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>3.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>r_addr_3_s0/CLK</td>
</tr>
<tr>
<td>3.709</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">r_addr_3_s0/Q</td>
</tr>
<tr>
<td>5.036</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td>r_addr_c_4_s1/I3</td>
</tr>
<tr>
<td>5.851</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">r_addr_c_4_s1/F</td>
</tr>
<tr>
<td>6.954</td>
<td>1.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[3][A]</td>
<td>n40_s3/I1</td>
</tr>
<tr>
<td>7.769</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C14[3][A]</td>
<td style=" background: #97FFFF;">n40_s3/F</td>
</tr>
<tr>
<td>7.781</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>n40_s2/I2</td>
</tr>
<tr>
<td>8.390</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">n40_s2/F</td>
</tr>
<tr>
<td>8.390</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" font-weight:bold;">r_addr_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>23.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>r_addr_15_s0/CLK</td>
</tr>
<tr>
<td>23.073</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>r_addr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.238, 44.571%; route: 2.443, 48.664%; tC2Q: 0.340, 6.764%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MEM1/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>3.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>r_addr_8_s0/CLK</td>
</tr>
<tr>
<td>3.709</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C15[0][B]</td>
<td style=" font-weight:bold;">r_addr_8_s0/Q</td>
</tr>
<tr>
<td>4.022</td>
<td>0.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>MEM1/r_data_0_s57/I0</td>
</tr>
<tr>
<td>4.837</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">MEM1/r_data_0_s57/F</td>
</tr>
<tr>
<td>5.812</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>r_addr_c_6_s1/I2</td>
</tr>
<tr>
<td>6.421</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C13[0][B]</td>
<td style=" background: #97FFFF;">r_addr_c_6_s1/F</td>
</tr>
<tr>
<td>7.044</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[2][A]</td>
<td>r_addr_c_2_s0/I0</td>
</tr>
<tr>
<td>7.653</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[2][A]</td>
<td style=" background: #97FFFF;">r_addr_c_2_s0/F</td>
</tr>
<tr>
<td>8.604</td>
<td>0.951</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">MEM1/mem_mem_0_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>23.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>MEM1/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>23.337</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>MEM1/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.033, 38.825%; route: 2.863, 54.688%; tC2Q: 0.340, 6.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>3.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>r_addr_8_s0/CLK</td>
</tr>
<tr>
<td>3.709</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C15[0][B]</td>
<td style=" font-weight:bold;">r_addr_8_s0/Q</td>
</tr>
<tr>
<td>4.022</td>
<td>0.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>MEM1/r_data_0_s57/I0</td>
</tr>
<tr>
<td>4.837</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">MEM1/r_data_0_s57/F</td>
</tr>
<tr>
<td>5.812</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>r_addr_c_6_s1/I2</td>
</tr>
<tr>
<td>6.421</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C13[0][B]</td>
<td style=" background: #97FFFF;">r_addr_c_6_s1/F</td>
</tr>
<tr>
<td>7.278</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>n52_s2/I2</td>
</tr>
<tr>
<td>8.092</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">n52_s2/F</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">r_addr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>23.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>r_addr_3_s0/CLK</td>
</tr>
<tr>
<td>23.073</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>r_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.238, 47.381%; route: 2.146, 45.428%; tC2Q: 0.340, 7.191%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.337</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>MEM1/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>3.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>r_addr_3_s0/CLK</td>
</tr>
<tr>
<td>3.709</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">r_addr_3_s0/Q</td>
</tr>
<tr>
<td>5.036</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td>r_addr_c_4_s1/I3</td>
</tr>
<tr>
<td>5.851</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">r_addr_c_4_s1/F</td>
</tr>
<tr>
<td>5.867</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td>r_addr_c_5_s1/I1</td>
</tr>
<tr>
<td>6.476</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">r_addr_c_5_s1/F</td>
</tr>
<tr>
<td>6.484</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[3][A]</td>
<td>r_addr_c_5_s0/I1</td>
</tr>
<tr>
<td>7.249</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[3][A]</td>
<td style=" background: #97FFFF;">r_addr_c_5_s0/F</td>
</tr>
<tr>
<td>8.200</td>
<td>0.951</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td style=" font-weight:bold;">MEM1/mem_mem_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>23.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>MEM1/mem_mem_0_0_s/CLK</td>
</tr>
<tr>
<td>23.337</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[0]</td>
<td>MEM1/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.188, 45.298%; route: 2.303, 47.671%; tC2Q: 0.340, 7.031%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.887</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/DS_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>SL1/count_1_s1/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C16[1][B]</td>
<td style=" font-weight:bold;">SL1/count_1_s1/Q</td>
</tr>
<tr>
<td>4.772</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td>SL1/n7_s0/I1</td>
</tr>
<tr>
<td>5.236</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C16[3][A]</td>
<td style=" background: #97FFFF;">SL1/n7_s0/F</td>
</tr>
<tr>
<td>6.211</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td>SL1/n74_s3/I3</td>
</tr>
<tr>
<td>6.997</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C17[0][B]</td>
<td style=" background: #97FFFF;">SL1/n74_s3/F</td>
</tr>
<tr>
<td>7.887</td>
<td>0.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT26[B]</td>
<td style=" font-weight:bold;">SL1/DS_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT26[B]</td>
<td>SL1/DS_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT26[B]</td>
<td>SL1/DS_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.250, 26.099%; route: 3.200, 66.811%; tC2Q: 0.340, 7.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>3.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>r_addr_3_s0/CLK</td>
</tr>
<tr>
<td>3.709</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">r_addr_3_s0/Q</td>
</tr>
<tr>
<td>5.036</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td>r_addr_c_4_s1/I3</td>
</tr>
<tr>
<td>5.851</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">r_addr_c_4_s1/F</td>
</tr>
<tr>
<td>5.867</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][B]</td>
<td>r_addr_c_5_s1/I1</td>
</tr>
<tr>
<td>6.476</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C11[2][B]</td>
<td style=" background: #97FFFF;">r_addr_c_5_s1/F</td>
</tr>
<tr>
<td>7.321</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[1][B]</td>
<td>n48_s2/I2</td>
</tr>
<tr>
<td>7.785</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[1][B]</td>
<td style=" background: #97FFFF;">n48_s2/F</td>
</tr>
<tr>
<td>7.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[1][B]</td>
<td style=" font-weight:bold;">r_addr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>23.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][B]</td>
<td>r_addr_7_s0/CLK</td>
</tr>
<tr>
<td>23.073</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C12[1][B]</td>
<td>r_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.887, 42.739%; route: 2.189, 49.571%; tC2Q: 0.340, 7.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>3.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>r_addr_8_s0/CLK</td>
</tr>
<tr>
<td>3.709</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C15[0][B]</td>
<td style=" font-weight:bold;">r_addr_8_s0/Q</td>
</tr>
<tr>
<td>4.022</td>
<td>0.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>MEM1/r_data_0_s57/I0</td>
</tr>
<tr>
<td>4.837</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">MEM1/r_data_0_s57/F</td>
</tr>
<tr>
<td>5.812</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>r_addr_c_6_s1/I2</td>
</tr>
<tr>
<td>6.421</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C13[0][B]</td>
<td style=" background: #97FFFF;">r_addr_c_6_s1/F</td>
</tr>
<tr>
<td>7.278</td>
<td>0.857</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>n53_s3/I0</td>
</tr>
<tr>
<td>7.742</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">n53_s3/F</td>
</tr>
<tr>
<td>7.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" font-weight:bold;">r_addr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>23.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>r_addr_2_s0/CLK</td>
</tr>
<tr>
<td>23.073</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>r_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.887, 43.163%; route: 2.146, 49.070%; tC2Q: 0.340, 7.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.614</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>3.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>r_addr_8_s0/CLK</td>
</tr>
<tr>
<td>3.709</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C15[0][B]</td>
<td style=" font-weight:bold;">r_addr_8_s0/Q</td>
</tr>
<tr>
<td>4.022</td>
<td>0.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>MEM1/r_data_0_s57/I0</td>
</tr>
<tr>
<td>4.837</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">MEM1/r_data_0_s57/F</td>
</tr>
<tr>
<td>5.812</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>r_addr_c_6_s1/I2</td>
</tr>
<tr>
<td>6.421</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C13[0][B]</td>
<td style=" background: #97FFFF;">r_addr_c_6_s1/F</td>
</tr>
<tr>
<td>6.799</td>
<td>0.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>n55_s2/I1</td>
</tr>
<tr>
<td>7.614</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">n55_s2/F</td>
</tr>
<tr>
<td>7.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">r_addr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>23.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>r_addr_0_s0/CLK</td>
</tr>
<tr>
<td>23.073</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>r_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.238, 52.723%; route: 1.667, 39.275%; tC2Q: 0.340, 8.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.248</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>3.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>r_addr_8_s0/CLK</td>
</tr>
<tr>
<td>3.709</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C15[0][B]</td>
<td style=" font-weight:bold;">r_addr_8_s0/Q</td>
</tr>
<tr>
<td>4.022</td>
<td>0.314</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[3][B]</td>
<td>MEM1/r_data_0_s57/I0</td>
</tr>
<tr>
<td>4.837</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R9C14[3][B]</td>
<td style=" background: #97FFFF;">MEM1/r_data_0_s57/F</td>
</tr>
<tr>
<td>5.812</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][B]</td>
<td>r_addr_c_6_s1/I2</td>
</tr>
<tr>
<td>6.421</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C13[0][B]</td>
<td style=" background: #97FFFF;">r_addr_c_6_s1/F</td>
</tr>
<tr>
<td>6.433</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>n49_s2/I2</td>
</tr>
<tr>
<td>7.248</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">n49_s2/F</td>
</tr>
<tr>
<td>7.248</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" font-weight:bold;">r_addr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>23.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>r_addr_6_s0/CLK</td>
</tr>
<tr>
<td>23.073</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>r_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.238, 57.696%; route: 1.301, 33.548%; tC2Q: 0.340, 8.756%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>3.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>r_addr_3_s0/CLK</td>
</tr>
<tr>
<td>3.709</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">r_addr_3_s0/Q</td>
</tr>
<tr>
<td>5.036</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td>r_addr_c_4_s1/I3</td>
</tr>
<tr>
<td>5.851</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">r_addr_c_4_s1/F</td>
</tr>
<tr>
<td>6.233</td>
<td>0.382</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>n51_s2/I1</td>
</tr>
<tr>
<td>6.842</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td style=" background: #97FFFF;">n51_s2/F</td>
</tr>
<tr>
<td>6.842</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">r_addr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>23.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>r_addr_4_s0/CLK</td>
</tr>
<tr>
<td>23.073</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>r_addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.423, 40.990%; route: 1.710, 49.230%; tC2Q: 0.340, 9.780%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.504</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/finish_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>SL1/count_1_s1/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C16[1][B]</td>
<td style=" font-weight:bold;">SL1/count_1_s1/Q</td>
</tr>
<tr>
<td>4.772</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td>SL1/n7_s0/I1</td>
</tr>
<tr>
<td>5.235</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R9C16[3][A]</td>
<td style=" background: #97FFFF;">SL1/n7_s0/F</td>
</tr>
<tr>
<td>5.552</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>SL1/finish_s2/I1</td>
</tr>
<tr>
<td>6.312</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" background: #97FFFF;">SL1/finish_s2/F</td>
</tr>
<tr>
<td>6.561</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">SL1/finish_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>SL1/finish_s0/CLK</td>
</tr>
<tr>
<td>23.065</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>SL1/finish_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.223, 35.314%; route: 1.901, 54.882%; tC2Q: 0.340, 9.804%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.597</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.073</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>3.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>r_addr_3_s0/CLK</td>
</tr>
<tr>
<td>3.709</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">r_addr_3_s0/Q</td>
</tr>
<tr>
<td>5.036</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[2][A]</td>
<td>r_addr_c_4_s1/I3</td>
</tr>
<tr>
<td>5.851</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C11[2][A]</td>
<td style=" background: #97FFFF;">r_addr_c_4_s1/F</td>
</tr>
<tr>
<td>5.867</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>n50_s3/I2</td>
</tr>
<tr>
<td>6.476</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">n50_s3/F</td>
</tr>
<tr>
<td>6.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">r_addr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>23.369</td>
<td>1.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>r_addr_5_s0/CLK</td>
</tr>
<tr>
<td>23.073</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>r_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.423, 45.816%; route: 1.344, 43.253%; tC2Q: 0.340, 10.931%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 61.975%; route: 1.281, 38.025%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.866</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.800</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>3.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>SL1/count_1_s1/CLK</td>
</tr>
<tr>
<td>3.436</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R9C16[1][B]</td>
<td style=" font-weight:bold;">SL1/count_1_s1/Q</td>
</tr>
<tr>
<td>4.772</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[3][A]</td>
<td>SL1/n7_s0/I1</td>
</tr>
<tr>
<td>5.236</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C16[3][A]</td>
<td style=" background: #97FFFF;">SL1/n7_s0/F</td>
</tr>
<tr>
<td>5.256</td>
<td>0.020</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>SL1/n13_s3/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">SL1/n13_s3/F</td>
</tr>
<tr>
<td>5.866</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>22.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>23.097</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>22.800</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>SL1/count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.073, 38.751%; route: 1.356, 48.983%; tC2Q: 0.340, 12.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>SL1/count_3_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">SL1/count_3_s0/Q</td>
</tr>
<tr>
<td>2.357</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>SL1/n10_s0/I3</td>
</tr>
<tr>
<td>2.632</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" background: #97FFFF;">SL1/n10_s0/F</td>
</tr>
<tr>
<td>2.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">SL1/count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>SL1/count_3_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>SL1/count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>r_addr_3_s0/CLK</td>
</tr>
<tr>
<td>2.551</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">r_addr_3_s0/Q</td>
</tr>
<tr>
<td>2.553</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>n52_s2/I3</td>
</tr>
<tr>
<td>2.829</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" background: #97FFFF;">n52_s2/F</td>
</tr>
<tr>
<td>2.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">r_addr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>r_addr_3_s0/CLK</td>
</tr>
<tr>
<td>2.304</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>r_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>r_addr_10_s0/CLK</td>
</tr>
<tr>
<td>2.551</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">r_addr_10_s0/Q</td>
</tr>
<tr>
<td>2.553</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>n45_s2/I3</td>
</tr>
<tr>
<td>2.829</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" background: #97FFFF;">n45_s2/F</td>
</tr>
<tr>
<td>2.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">r_addr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>r_addr_10_s0/CLK</td>
</tr>
<tr>
<td>2.304</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>r_addr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>r_addr_12_s0/CLK</td>
</tr>
<tr>
<td>2.551</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">r_addr_12_s0/Q</td>
</tr>
<tr>
<td>2.553</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>n43_s2/I3</td>
</tr>
<tr>
<td>2.829</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" background: #97FFFF;">n43_s2/F</td>
</tr>
<tr>
<td>2.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">r_addr_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>r_addr_12_s0/CLK</td>
</tr>
<tr>
<td>2.304</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>r_addr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>r_addr_13_s0/CLK</td>
</tr>
<tr>
<td>2.551</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">r_addr_13_s0/Q</td>
</tr>
<tr>
<td>2.553</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>n42_s2/I0</td>
</tr>
<tr>
<td>2.829</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" background: #97FFFF;">n42_s2/F</td>
</tr>
<tr>
<td>2.829</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">r_addr_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>r_addr_13_s0/CLK</td>
</tr>
<tr>
<td>2.304</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>r_addr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>r_addr_4_s0/CLK</td>
</tr>
<tr>
<td>2.551</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">r_addr_4_s0/Q</td>
</tr>
<tr>
<td>2.554</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>n51_s2/I0</td>
</tr>
<tr>
<td>2.830</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td style=" background: #97FFFF;">n51_s2/F</td>
</tr>
<tr>
<td>2.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">r_addr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>r_addr_4_s0/CLK</td>
</tr>
<tr>
<td>2.304</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>r_addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.830</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>r_addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.551</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">r_addr_5_s0/Q</td>
</tr>
<tr>
<td>2.554</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>n50_s3/I0</td>
</tr>
<tr>
<td>2.830</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" background: #97FFFF;">n50_s3/F</td>
</tr>
<tr>
<td>2.830</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">r_addr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>r_addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.304</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>r_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/Q</td>
</tr>
<tr>
<td>2.359</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>SL1/n13_s3/I0</td>
</tr>
<tr>
<td>2.635</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" background: #97FFFF;">SL1/n13_s3/F</td>
</tr>
<tr>
<td>2.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>SL1/count_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.303%; route: 0.004, 0.830%; tC2Q: 0.247, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.527</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>r_addr_6_s0/CLK</td>
</tr>
<tr>
<td>2.551</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C13[1][A]</td>
<td style=" font-weight:bold;">r_addr_6_s0/Q</td>
</tr>
<tr>
<td>2.555</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>n49_s2/I3</td>
</tr>
<tr>
<td>2.831</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" background: #97FFFF;">n49_s2/F</td>
</tr>
<tr>
<td>2.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" font-weight:bold;">r_addr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>r_addr_6_s0/CLK</td>
</tr>
<tr>
<td>2.304</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>r_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.303%; route: 0.004, 0.830%; tC2Q: 0.247, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>r_addr_0_s0/CLK</td>
</tr>
<tr>
<td>2.551</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">r_addr_0_s0/Q</td>
</tr>
<tr>
<td>2.556</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>n55_s2/I0</td>
</tr>
<tr>
<td>2.831</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td style=" background: #97FFFF;">n55_s2/F</td>
</tr>
<tr>
<td>2.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">r_addr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>r_addr_0_s0/CLK</td>
</tr>
<tr>
<td>2.304</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>r_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.217%; route: 0.005, 0.994%; tC2Q: 0.247, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>r_addr_1_s0/CLK</td>
</tr>
<tr>
<td>2.551</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R11C10[2][A]</td>
<td style=" font-weight:bold;">r_addr_1_s0/Q</td>
</tr>
<tr>
<td>2.554</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>n54_s2/I1</td>
</tr>
<tr>
<td>2.966</td>
<td>0.412</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" background: #97FFFF;">n54_s2/F</td>
</tr>
<tr>
<td>2.966</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td style=" font-weight:bold;">r_addr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>r_addr_1_s0/CLK</td>
</tr>
<tr>
<td>2.304</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C10[2][A]</td>
<td>r_addr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.412, 62.189%; route: 0.003, 0.528%; tC2Q: 0.247, 37.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.313</td>
</tr>
<tr>
<td class="label">From</td>
<td>ready_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>ready_s1/CLK</td>
</tr>
<tr>
<td>2.551</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R11C10[0][A]</td>
<td style=" font-weight:bold;">ready_s1/Q</td>
</tr>
<tr>
<td>2.978</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td style=" font-weight:bold;">r_addr_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>r_addr_0_s0/CLK</td>
</tr>
<tr>
<td>2.313</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C12[1][A]</td>
<td>r_addr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.427, 63.355%; tC2Q: 0.247, 36.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.313</td>
</tr>
<tr>
<td class="label">From</td>
<td>ready_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>ready_s1/CLK</td>
</tr>
<tr>
<td>2.551</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R11C10[0][A]</td>
<td style=" font-weight:bold;">ready_s1/Q</td>
</tr>
<tr>
<td>2.978</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][B]</td>
<td style=" font-weight:bold;">r_addr_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C12[1][B]</td>
<td>r_addr_7_s0/CLK</td>
</tr>
<tr>
<td>2.313</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C12[1][B]</td>
<td>r_addr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.427, 63.355%; tC2Q: 0.247, 36.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.313</td>
</tr>
<tr>
<td class="label">From</td>
<td>ready_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>ready_s1/CLK</td>
</tr>
<tr>
<td>2.551</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R11C10[0][A]</td>
<td style=" font-weight:bold;">ready_s1/Q</td>
</tr>
<tr>
<td>2.986</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" font-weight:bold;">r_addr_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>r_addr_2_s0/CLK</td>
</tr>
<tr>
<td>2.313</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>r_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.435, 63.803%; tC2Q: 0.247, 36.197%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.313</td>
</tr>
<tr>
<td class="label">From</td>
<td>ready_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>ready_s1/CLK</td>
</tr>
<tr>
<td>2.551</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R11C10[0][A]</td>
<td style=" font-weight:bold;">ready_s1/Q</td>
</tr>
<tr>
<td>2.986</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td style=" font-weight:bold;">r_addr_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>r_addr_3_s0/CLK</td>
</tr>
<tr>
<td>2.313</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C11[1][A]</td>
<td>r_addr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.435, 63.803%; tC2Q: 0.247, 36.197%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.313</td>
</tr>
<tr>
<td class="label">From</td>
<td>ready_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>ready_s1/CLK</td>
</tr>
<tr>
<td>2.551</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R11C10[0][A]</td>
<td style=" font-weight:bold;">ready_s1/Q</td>
</tr>
<tr>
<td>2.986</td>
<td>0.435</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td style=" font-weight:bold;">r_addr_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>r_addr_5_s0/CLK</td>
</tr>
<tr>
<td>2.313</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C11[0][A]</td>
<td>r_addr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.435, 63.803%; tC2Q: 0.247, 36.197%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.313</td>
</tr>
<tr>
<td class="label">From</td>
<td>ready_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>ready_s1/CLK</td>
</tr>
<tr>
<td>2.551</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R11C10[0][A]</td>
<td style=" font-weight:bold;">ready_s1/Q</td>
</tr>
<tr>
<td>2.988</td>
<td>0.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td style=" font-weight:bold;">r_addr_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>r_addr_4_s0/CLK</td>
</tr>
<tr>
<td>2.313</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C13[0][A]</td>
<td>r_addr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.438, 63.917%; tC2Q: 0.247, 36.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.675</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.313</td>
</tr>
<tr>
<td class="label">From</td>
<td>ready_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C10[0][A]</td>
<td>ready_s1/CLK</td>
</tr>
<tr>
<td>2.551</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R11C10[0][A]</td>
<td style=" font-weight:bold;">ready_s1/Q</td>
</tr>
<tr>
<td>2.988</td>
<td>0.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td style=" font-weight:bold;">r_addr_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>r_addr_6_s0/CLK</td>
</tr>
<tr>
<td>2.313</td>
<td>0.009</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C13[1][A]</td>
<td>r_addr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.438, 63.917%; tC2Q: 0.247, 36.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.817</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>SL1/count_0_s1/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">SL1/count_0_s1/Q</td>
</tr>
<tr>
<td>2.541</td>
<td>0.186</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>SL1/n12_s2/I1</td>
</tr>
<tr>
<td>2.817</td>
<td>0.276</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td style=" background: #97FFFF;">SL1/n12_s2/F</td>
</tr>
<tr>
<td>2.817</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td style=" font-weight:bold;">SL1/count_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>SL1/count_1_s1/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>SL1/count_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 38.891%; route: 0.186, 26.261%; tC2Q: 0.247, 34.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>r_addr_15_s0/CLK</td>
</tr>
<tr>
<td>2.551</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C14[0][B]</td>
<td style=" font-weight:bold;">r_addr_15_s0/Q</td>
</tr>
<tr>
<td>2.552</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>n40_s2/I3</td>
</tr>
<tr>
<td>3.089</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">n40_s2/F</td>
</tr>
<tr>
<td>3.089</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td style=" font-weight:bold;">r_addr_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>r_addr_15_s0/CLK</td>
</tr>
<tr>
<td>2.304</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>r_addr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 68.322%; route: 0.002, 0.223%; tC2Q: 0.247, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>r_addr_9_s0/CLK</td>
</tr>
<tr>
<td>2.551</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C13[1][B]</td>
<td style=" font-weight:bold;">r_addr_9_s0/Q</td>
</tr>
<tr>
<td>2.553</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>n46_s2/I2</td>
</tr>
<tr>
<td>3.090</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">n46_s2/F</td>
</tr>
<tr>
<td>3.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" font-weight:bold;">r_addr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>r_addr_9_s0/CLK</td>
</tr>
<tr>
<td>2.304</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>r_addr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 68.246%; route: 0.003, 0.334%; tC2Q: 0.247, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.786</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>r_addr_14_s0/CLK</td>
</tr>
<tr>
<td>2.551</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C14[1][B]</td>
<td style=" font-weight:bold;">r_addr_14_s0/Q</td>
</tr>
<tr>
<td>2.553</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>n41_s2/I2</td>
</tr>
<tr>
<td>3.090</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td style=" background: #97FFFF;">n41_s2/F</td>
</tr>
<tr>
<td>3.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td style=" font-weight:bold;">r_addr_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>r_addr_14_s0/CLK</td>
</tr>
<tr>
<td>2.304</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[1][B]</td>
<td>r_addr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 68.246%; route: 0.003, 0.334%; tC2Q: 0.247, 31.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>SL1/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>SL1/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>master_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>master_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td>SL1/count_2_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C16[0][B]</td>
<td style=" font-weight:bold;">SL1/count_2_s0/Q</td>
</tr>
<tr>
<td>2.359</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td>SL1/n11_s0/I2</td>
</tr>
<tr>
<td>2.895</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td style=" background: #97FFFF;">SL1/n11_s0/F</td>
</tr>
<tr>
<td>2.895</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td style=" font-weight:bold;">SL1/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>master_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>IOT13[A]</td>
<td>master_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td>SL1/count_2_s0/CLK</td>
</tr>
<tr>
<td>2.108</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[0][B]</td>
<td>SL1/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 68.170%; route: 0.003, 0.445%; tC2Q: 0.247, 31.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>r_addr_2_s0/CLK</td>
</tr>
<tr>
<td>2.551</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C11[1][B]</td>
<td style=" font-weight:bold;">r_addr_2_s0/Q</td>
</tr>
<tr>
<td>2.554</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>n53_s3/I1</td>
</tr>
<tr>
<td>3.090</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" background: #97FFFF;">n53_s3/F</td>
</tr>
<tr>
<td>3.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td style=" font-weight:bold;">r_addr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>r_addr_2_s0/CLK</td>
</tr>
<tr>
<td>2.304</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C11[1][B]</td>
<td>r_addr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 68.170%; route: 0.003, 0.445%; tC2Q: 0.247, 31.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.787</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.304</td>
</tr>
<tr>
<td class="label">From</td>
<td>r_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>r_addr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>frame_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>frame_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>r_addr_8_s0/CLK</td>
</tr>
<tr>
<td>2.551</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C15[0][B]</td>
<td style=" font-weight:bold;">r_addr_8_s0/Q</td>
</tr>
<tr>
<td>2.554</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>n47_s2/I0</td>
</tr>
<tr>
<td>3.090</td>
<td>0.536</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">n47_s2/F</td>
</tr>
<tr>
<td>3.090</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" font-weight:bold;">r_addr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>IOT7[A]</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>2.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>r_addr_8_s0/CLK</td>
</tr>
<tr>
<td>2.304</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>r_addr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.536, 68.170%; route: 0.003, 0.445%; tC2Q: 0.247, 31.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 60.429%; route: 0.912, 39.571%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.425</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.351</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>frame_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>r_addr_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>13.953</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>r_addr_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>22.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>r_addr_15_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.425</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.351</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>frame_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>r_addr_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>13.953</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>r_addr_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>22.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>r_addr_13_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.425</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.351</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>frame_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>r_addr_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>13.953</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>r_addr_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>22.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>r_addr_11_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.425</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.351</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>frame_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>r_addr_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>13.953</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>r_addr_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>22.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>r_addr_10_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.425</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.351</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>frame_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>MEM1/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>13.953</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>MEM1/mem_mem_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>22.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>MEM1/mem_mem_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.425</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.351</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>frame_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>r_addr_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>13.953</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>r_addr_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>22.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>r_addr_12_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.425</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.351</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>frame_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reset_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>13.953</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>reset_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>22.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>reset_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.425</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.351</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>frame_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ready_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>13.953</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>ready_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>22.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>ready_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.425</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.351</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>frame_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>r_addr_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>13.953</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>r_addr_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>22.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>r_addr_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.425</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.351</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>frame_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>r_addr_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>12.314</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>13.953</td>
<td>1.639</td>
<td>tNET</td>
<td>FF</td>
<td>r_addr_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>frame_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>frame_clk_ibuf/I</td>
</tr>
<tr>
<td>21.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>frame_clk_ibuf/O</td>
</tr>
<tr>
<td>22.304</td>
<td>0.912</td>
<td>tNET</td>
<td>RR</td>
<td>r_addr_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>27</td>
<td>ready</td>
<td>16.458</td>
<td>1.335</td>
</tr>
<tr>
<td>19</td>
<td>frame_clk_d</td>
<td>12.675</td>
<td>1.639</td>
</tr>
<tr>
<td>12</td>
<td>r_addr[7]</td>
<td>14.059</td>
<td>1.485</td>
</tr>
<tr>
<td>10</td>
<td>master_clk_out_d</td>
<td>14.818</td>
<td>1.513</td>
</tr>
<tr>
<td>9</td>
<td>r_data_0_96</td>
<td>13.198</td>
<td>1.211</td>
</tr>
<tr>
<td>9</td>
<td>r_data_0_97</td>
<td>13.195</td>
<td>1.221</td>
</tr>
<tr>
<td>9</td>
<td>r_addr[0]</td>
<td>15.160</td>
<td>0.614</td>
</tr>
<tr>
<td>9</td>
<td>count[0]</td>
<td>14.818</td>
<td>1.579</td>
</tr>
<tr>
<td>8</td>
<td>r_addr_c_4_5</td>
<td>14.203</td>
<td>1.104</td>
</tr>
<tr>
<td>8</td>
<td>r_addr_c_6_5</td>
<td>14.396</td>
<td>0.979</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C16</td>
<td>58.33%</td>
</tr>
<tr>
<td>R11C11</td>
<td>58.33%</td>
</tr>
<tr>
<td>R9C14</td>
<td>55.56%</td>
</tr>
<tr>
<td>R9C13</td>
<td>51.39%</td>
</tr>
<tr>
<td>R11C10</td>
<td>48.61%</td>
</tr>
<tr>
<td>R11C13</td>
<td>45.83%</td>
</tr>
<tr>
<td>R9C17</td>
<td>43.06%</td>
</tr>
<tr>
<td>R11C12</td>
<td>43.06%</td>
</tr>
<tr>
<td>R9C15</td>
<td>41.67%</td>
</tr>
<tr>
<td>R11C15</td>
<td>26.39%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
