// Seed: 2040809933
module module_0 ();
  initial begin
    id_1 = #id_2 id_2;
  end
  wor id_3 = id_3 < id_4;
  always @(posedge 1) begin
    id_4 = 1;
  end
endmodule
module module_1;
  wor id_2;
  assign id_1 = 1;
  module_0();
  assign id_1 = id_1;
  assign id_2 = 1;
  assign id_2 = 1;
endmodule
module module_2 (
    output uwire id_0,
    input supply0 id_1,
    output tri0 id_2,
    output supply1 id_3,
    input tri id_4
);
  assign id_3 = 1;
  module_0();
endmodule
