

================================================================
== Vitis HLS Report for 'convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4'
================================================================
* Date:           Mon Jun 23 18:38:57 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        convex_hull.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.666 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        5|    16388|  50.000 ns|  0.164 ms|    5|  16388|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_47_3_VITIS_LOOP_49_4  |        3|    16386|         3|          1|          1|  1 ~ 16384|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    204|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      73|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      73|    276|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln47_1_fu_302_p2              |         +|   0|  0|  15|           8|           1|
    |add_ln47_fu_262_p2                |         +|   0|  0|  23|          16|           1|
    |c_1_fu_390_p2                     |         +|   0|  0|  15|           8|           1|
    |count_3_fu_379_p2                 |         +|   0|  0|  39|          32|           1|
    |and_ln53_fu_374_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_451                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln47_fu_256_p2               |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln49_fu_289_p2               |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln53_1_fu_368_p2             |      icmp|   0|  0|  33|          26|           1|
    |icmp_ln53_fu_273_p2               |      icmp|   0|  0|  15|           8|           1|
    |select_ln47_1_fu_308_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln47_fu_294_p3             |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 204|         129|          45|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg       |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten9_load  |   9|          2|   16|         32|
    |c_fu_88                                |   9|          2|    8|         16|
    |count_fu_100                           |   9|          2|   32|         64|
    |in_img_data_blk_n                      |   9|          2|    1|          2|
    |indvar_flatten9_fu_96                  |   9|          2|   16|         32|
    |r_fu_92                                |   9|          2|    8|         16|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|   83|        166|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |c_fu_88                           |   8|   0|    8|          0|
    |count_fu_100                      |  32|   0|   32|          0|
    |icmp_ln47_reg_439                 |   1|   0|    1|          0|
    |icmp_ln47_reg_439_pp0_iter1_reg   |   1|   0|    1|          0|
    |icmp_ln53_reg_443                 |   1|   0|    1|          0|
    |indvar_flatten9_fu_96             |  16|   0|   16|          0|
    |r_fu_92                           |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  73|   0|   73|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+---------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  convex_hull_accel_Pipeline_VITIS_LOOP_47_3_VITIS_LOOP_49_4|  return value|
|in_img_data_dout     |   in|    8|     ap_fifo|                                                 in_img_data|       pointer|
|in_img_data_empty_n  |   in|    1|     ap_fifo|                                                 in_img_data|       pointer|
|in_img_data_read     |  out|    1|     ap_fifo|                                                 in_img_data|       pointer|
|bound                |   in|   16|     ap_none|                                                       bound|        scalar|
|empty                |   in|    8|     ap_none|                                                       empty|        scalar|
|pts_y_3_address0     |  out|    4|   ap_memory|                                                     pts_y_3|         array|
|pts_y_3_ce0          |  out|    1|   ap_memory|                                                     pts_y_3|         array|
|pts_y_3_we0          |  out|    1|   ap_memory|                                                     pts_y_3|         array|
|pts_y_3_d0           |  out|   32|   ap_memory|                                                     pts_y_3|         array|
|pts_y_2_address0     |  out|    4|   ap_memory|                                                     pts_y_2|         array|
|pts_y_2_ce0          |  out|    1|   ap_memory|                                                     pts_y_2|         array|
|pts_y_2_we0          |  out|    1|   ap_memory|                                                     pts_y_2|         array|
|pts_y_2_d0           |  out|   32|   ap_memory|                                                     pts_y_2|         array|
|pts_y_1_address0     |  out|    4|   ap_memory|                                                     pts_y_1|         array|
|pts_y_1_ce0          |  out|    1|   ap_memory|                                                     pts_y_1|         array|
|pts_y_1_we0          |  out|    1|   ap_memory|                                                     pts_y_1|         array|
|pts_y_1_d0           |  out|   32|   ap_memory|                                                     pts_y_1|         array|
|pts_y_address0       |  out|    4|   ap_memory|                                                       pts_y|         array|
|pts_y_ce0            |  out|    1|   ap_memory|                                                       pts_y|         array|
|pts_y_we0            |  out|    1|   ap_memory|                                                       pts_y|         array|
|pts_y_d0             |  out|   32|   ap_memory|                                                       pts_y|         array|
|pts_x_3_address0     |  out|    4|   ap_memory|                                                     pts_x_3|         array|
|pts_x_3_ce0          |  out|    1|   ap_memory|                                                     pts_x_3|         array|
|pts_x_3_we0          |  out|    1|   ap_memory|                                                     pts_x_3|         array|
|pts_x_3_d0           |  out|   32|   ap_memory|                                                     pts_x_3|         array|
|pts_x_2_address0     |  out|    4|   ap_memory|                                                     pts_x_2|         array|
|pts_x_2_ce0          |  out|    1|   ap_memory|                                                     pts_x_2|         array|
|pts_x_2_we0          |  out|    1|   ap_memory|                                                     pts_x_2|         array|
|pts_x_2_d0           |  out|   32|   ap_memory|                                                     pts_x_2|         array|
|pts_x_1_address0     |  out|    4|   ap_memory|                                                     pts_x_1|         array|
|pts_x_1_ce0          |  out|    1|   ap_memory|                                                     pts_x_1|         array|
|pts_x_1_we0          |  out|    1|   ap_memory|                                                     pts_x_1|         array|
|pts_x_1_d0           |  out|   32|   ap_memory|                                                     pts_x_1|         array|
|pts_x_address0       |  out|    4|   ap_memory|                                                       pts_x|         array|
|pts_x_ce0            |  out|    1|   ap_memory|                                                       pts_x|         array|
|pts_x_we0            |  out|    1|   ap_memory|                                                       pts_x|         array|
|pts_x_d0             |  out|   32|   ap_memory|                                                       pts_x|         array|
|count_out            |  out|   32|      ap_vld|                                                   count_out|       pointer|
|count_out_ap_vld     |  out|    1|      ap_vld|                                                   count_out|       pointer|
+---------------------+-----+-----+------------+------------------------------------------------------------+--------------+

