

================================================================
== Vitis HLS Report for 'max_pooling2d'
================================================================
* Date:           Fri Dec 22 00:43:54 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.221 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       72|       72|  0.720 us|  0.720 us|   72|   72|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_121_1_VITIS_LOOP_124_2_VITIS_LOOP_127_3  |       70|       70|         9|          2|          1|    32|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 2, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 11 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.48ns)   --->   "%br_ln121 = br void" [../src/hls/cnn.cpp:121]   --->   Operation 12 'br' 'br_ln121' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.40>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i6 0, void, i6 %add_ln121, void %.reset6" [../src/hls/cnn.cpp:121]   --->   Operation 13 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 0, void, i7 %select_ln124_17, void %.reset6" [../src/hls/cnn.cpp:124]   --->   Operation 14 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%iii = phi i6 0, void, i6 %add_ln127, void %.reset6" [../src/hls/cnn.cpp:127]   --->   Operation 15 'phi' 'iii' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.87ns)   --->   "%icmp_ln121 = icmp_eq  i6 %indvar_flatten23, i6 32" [../src/hls/cnn.cpp:121]   --->   Operation 16 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %.reset6, void" [../src/hls/cnn.cpp:121]   --->   Operation 17 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.86ns)   --->   "%icmp_ln124 = icmp_eq  i7 %indvar_flatten, i7 32" [../src/hls/cnn.cpp:124]   --->   Operation 18 'icmp' 'icmp_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node and_ln121)   --->   "%xor_ln121 = xor i1 %icmp_ln124, i1 1" [../src/hls/cnn.cpp:121]   --->   Operation 19 'xor' 'xor_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.87ns)   --->   "%icmp_ln127 = icmp_eq  i6 %iii, i6 32" [../src/hls/cnn.cpp:127]   --->   Operation 20 'icmp' 'icmp_ln127' <Predicate = (!icmp_ln121)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln121 = and i1 %icmp_ln127, i1 %xor_ln121" [../src/hls/cnn.cpp:121]   --->   Operation 21 'and' 'and_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln124)   --->   "%or_ln124 = or i1 %and_ln121, i1 %icmp_ln124" [../src/hls/cnn.cpp:124]   --->   Operation 22 'or' 'or_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln124 = select i1 %or_ln124, i6 0, i6 %iii" [../src/hls/cnn.cpp:124]   --->   Operation 23 'select' 'select_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%iii_cast3 = zext i6 %select_ln124" [../src/hls/cnn.cpp:124]   --->   Operation 24 'zext' 'iii_cast3' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %iii_cast3" [../src/hls/cnn.cpp:136]   --->   Operation 25 'getelementptr' 'input_addr' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (1.35ns)   --->   "%input_load = load i7 %input_addr" [../src/hls/cnn.cpp:136]   --->   Operation 26 'load' 'input_load' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 27 [1/1] (0.40ns)   --->   "%xor_ln136_1 = xor i6 %select_ln124, i6 32" [../src/hls/cnn.cpp:136]   --->   Operation 27 'xor' 'xor_ln136_1' <Predicate = (!icmp_ln121)> <Delay = 0.40> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i6 %xor_ln136_1" [../src/hls/cnn.cpp:136]   --->   Operation 28 'zext' 'zext_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr i32 %input_r, i64 0, i64 %zext_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 29 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (1.35ns)   --->   "%input_load_7 = load i7 %input_addr_7" [../src/hls/cnn.cpp:136]   --->   Operation 30 'load' 'input_load_7' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 31 [1/1] (0.89ns)   --->   "%add_ln124 = add i7 %indvar_flatten, i7 1" [../src/hls/cnn.cpp:124]   --->   Operation 31 'add' 'add_ln124' <Predicate = (!icmp_ln121)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.70>
ST_3 : Operation 32 [1/1] (0.88ns)   --->   "%add_ln121 = add i6 %indvar_flatten23, i6 1" [../src/hls/cnn.cpp:121]   --->   Operation 32 'add' 'add_ln121' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/2] (1.35ns)   --->   "%input_load = load i7 %input_addr" [../src/hls/cnn.cpp:136]   --->   Operation 33 'load' 'input_load' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 34 [2/2] (3.34ns)   --->   "%tmp_s = fcmp_ogt  i32 %input_load, i32 0" [../src/hls/cnn.cpp:136]   --->   Operation 34 'fcmp' 'tmp_s' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/2] (1.35ns)   --->   "%input_load_7 = load i7 %input_addr_7" [../src/hls/cnn.cpp:136]   --->   Operation 35 'load' 'input_load_7' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 36 [1/1] (0.88ns)   --->   "%add_ln127 = add i6 %select_ln124, i6 1" [../src/hls/cnn.cpp:127]   --->   Operation 36 'add' 'add_ln127' <Predicate = (!icmp_ln121)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.42ns)   --->   "%select_ln124_17 = select i1 %icmp_ln124, i7 1, i7 %add_ln124" [../src/hls/cnn.cpp:124]   --->   Operation 37 'select' 'select_ln124_17' <Predicate = (!icmp_ln121)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.22>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln136 = bitcast i32 %input_load" [../src/hls/cnn.cpp:136]   --->   Operation 38 'bitcast' 'bitcast_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 39 'partselect' 'tmp' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln136_14 = trunc i32 %bitcast_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 40 'trunc' 'trunc_ln136_14' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.85ns)   --->   "%icmp_ln136 = icmp_ne  i8 %tmp, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 41 'icmp' 'icmp_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.97ns)   --->   "%icmp_ln136_27 = icmp_eq  i23 %trunc_ln136_14, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 42 'icmp' 'icmp_ln136_27' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln136)   --->   "%or_ln136 = or i1 %icmp_ln136_27, i1 %icmp_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 43 'or' 'or_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/2] (3.34ns)   --->   "%tmp_s = fcmp_ogt  i32 %input_load, i32 0" [../src/hls/cnn.cpp:136]   --->   Operation 44 'fcmp' 'tmp_s' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln136)   --->   "%and_ln136 = and i1 %or_ln136, i1 %tmp_s" [../src/hls/cnn.cpp:136]   --->   Operation 45 'and' 'and_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136 = select i1 %and_ln136, i32 %input_load, i32 0" [../src/hls/cnn.cpp:136]   --->   Operation 46 'select' 'select_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 47 [2/2] (3.34ns)   --->   "%tmp_31 = fcmp_ogt  i32 %input_load_7, i32 %select_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 47 'fcmp' 'tmp_31' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%ii = phi i2 0, void, i2 %select_ln124_15, void %.reset6" [../src/hls/cnn.cpp:124]   --->   Operation 48 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.33ns)   --->   "%xor_ln136 = xor i2 %ii, i2 2" [../src/hls/cnn.cpp:136]   --->   Operation 49 'xor' 'xor_ln136' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln136 = trunc i2 %xor_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 50 'trunc' 'trunc_ln136' <Predicate = (!icmp_ln124 & !and_ln121)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %trunc_ln136, i5 0" [../src/hls/cnn.cpp:136]   --->   Operation 51 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln124 & !and_ln121)> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%or_ln136_3 = or i2 %xor_ln136, i2 1" [../src/hls/cnn.cpp:136]   --->   Operation 52 'or' 'or_ln136_3' <Predicate = (!icmp_ln124 & !and_ln121)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln136_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %or_ln136_3, i5 0" [../src/hls/cnn.cpp:136]   --->   Operation 53 'bitconcatenate' 'shl_ln136_5' <Predicate = (!icmp_ln124 & !and_ln121)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 54 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.26ns)   --->   "%select_ln121 = select i1 %icmp_ln124, i2 0, i2 %ii" [../src/hls/cnn.cpp:121]   --->   Operation 55 'select' 'select_ln121' <Predicate = (!icmp_ln121)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln136_17)   --->   "%select_ln121_16 = select i1 %icmp_ln124, i6 0, i6 %shl_ln" [../src/hls/cnn.cpp:121]   --->   Operation 56 'select' 'select_ln121_16' <Predicate = (!icmp_ln121 & !and_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln136)   --->   "%select_ln121_17 = select i1 %icmp_ln124, i7 96, i7 %shl_ln136_5" [../src/hls/cnn.cpp:121]   --->   Operation 57 'select' 'select_ln121_17' <Predicate = (!icmp_ln121 & !and_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_15)   --->   "%ii_5 = xor i2 %select_ln121, i2 2" [../src/hls/cnn.cpp:124]   --->   Operation 58 'xor' 'ii_5' <Predicate = (!icmp_ln121 & and_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln136_17)   --->   "%trunc_ln136_13 = trunc i2 %select_ln121" [../src/hls/cnn.cpp:136]   --->   Operation 59 'trunc' 'trunc_ln136_13' <Predicate = (!icmp_ln121 & and_ln121)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln136_17)   --->   "%shl_ln136_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %trunc_ln136_13, i5 0" [../src/hls/cnn.cpp:136]   --->   Operation 60 'bitconcatenate' 'shl_ln136_mid1' <Predicate = (!icmp_ln121 & and_ln121)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln136_17)   --->   "%select_ln124_13 = select i1 %and_ln121, i6 %shl_ln136_mid1, i6 %select_ln121_16" [../src/hls/cnn.cpp:124]   --->   Operation 61 'select' 'select_ln124_13' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln136)   --->   "%or_ln136_14 = or i2 %select_ln121, i2 1" [../src/hls/cnn.cpp:136]   --->   Operation 62 'or' 'or_ln136_14' <Predicate = (!icmp_ln121 & and_ln121)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln136)   --->   "%shl_ln136_5_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %or_ln136_14, i5 0" [../src/hls/cnn.cpp:136]   --->   Operation 63 'bitconcatenate' 'shl_ln136_5_mid1' <Predicate = (!icmp_ln121 & and_ln121)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln136)   --->   "%select_ln124_14 = select i1 %and_ln121, i7 %shl_ln136_5_mid1, i7 %select_ln121_17" [../src/hls/cnn.cpp:124]   --->   Operation 64 'select' 'select_ln124_14' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln124_15 = select i1 %and_ln121, i2 %ii_5, i2 %select_ln121" [../src/hls/cnn.cpp:124]   --->   Operation 65 'select' 'select_ln124_15' <Predicate = (!icmp_ln121)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln136)   --->   "%iii_cast = zext i6 %select_ln124" [../src/hls/cnn.cpp:124]   --->   Operation 66 'zext' 'iii_cast' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln136_13 = bitcast i32 %input_load_7" [../src/hls/cnn.cpp:136]   --->   Operation 67 'bitcast' 'bitcast_ln136_13' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_13, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 68 'partselect' 'tmp_29' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln136_15 = trunc i32 %bitcast_ln136_13" [../src/hls/cnn.cpp:136]   --->   Operation 69 'trunc' 'trunc_ln136_15' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln136_14 = bitcast i32 %select_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 70 'bitcast' 'bitcast_ln136_14' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_14, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 71 'partselect' 'tmp_30' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln136_16 = trunc i32 %bitcast_ln136_14" [../src/hls/cnn.cpp:136]   --->   Operation 72 'trunc' 'trunc_ln136_16' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.85ns)   --->   "%icmp_ln136_28 = icmp_ne  i8 %tmp_29, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 73 'icmp' 'icmp_ln136_28' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.97ns)   --->   "%icmp_ln136_29 = icmp_eq  i23 %trunc_ln136_15, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 74 'icmp' 'icmp_ln136_29' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_14)   --->   "%or_ln136_15 = or i1 %icmp_ln136_29, i1 %icmp_ln136_28" [../src/hls/cnn.cpp:136]   --->   Operation 75 'or' 'or_ln136_15' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.85ns)   --->   "%icmp_ln136_30 = icmp_ne  i8 %tmp_30, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 76 'icmp' 'icmp_ln136_30' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.97ns)   --->   "%icmp_ln136_31 = icmp_eq  i23 %trunc_ln136_16, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 77 'icmp' 'icmp_ln136_31' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_14)   --->   "%or_ln136_16 = or i1 %icmp_ln136_31, i1 %icmp_ln136_30" [../src/hls/cnn.cpp:136]   --->   Operation 78 'or' 'or_ln136_16' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_14)   --->   "%and_ln136_13 = and i1 %or_ln136_15, i1 %or_ln136_16" [../src/hls/cnn.cpp:136]   --->   Operation 79 'and' 'and_ln136_13' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/2] (3.34ns)   --->   "%tmp_31 = fcmp_ogt  i32 %input_load_7, i32 %select_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 80 'fcmp' 'tmp_31' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136_14 = and i1 %and_ln136_13, i1 %tmp_31" [../src/hls/cnn.cpp:136]   --->   Operation 81 'and' 'and_ln136_14' <Predicate = (!icmp_ln121)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_7 = select i1 %and_ln136_14, i32 %input_load_7, i32 %select_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 82 'select' 'select_ln136_7' <Predicate = (!icmp_ln121)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.44ns) (out node of the LUT)   --->   "%or_ln136_17 = or i6 %select_ln124_13, i6 %select_ln124" [../src/hls/cnn.cpp:136]   --->   Operation 83 'or' 'or_ln136_17' <Predicate = (!icmp_ln121)> <Delay = 0.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_16)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %select_ln121, i32 1" [../src/hls/cnn.cpp:136]   --->   Operation 84 'bitselect' 'tmp_1' <Predicate = (!icmp_ln121 & and_ln121)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_16)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i2.i32, i2 %xor_ln136, i32 1" [../src/hls/cnn.cpp:136]   --->   Operation 85 'bitselect' 'tmp_2' <Predicate = (!icmp_ln121 & !and_ln121)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln124_16)   --->   "%or_ln121 = or i1 %icmp_ln124, i1 %tmp_2" [../src/hls/cnn.cpp:121]   --->   Operation 86 'or' 'or_ln121' <Predicate = (!icmp_ln121 & !and_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln124_16 = select i1 %and_ln121, i1 %tmp_1, i1 %or_ln121" [../src/hls/cnn.cpp:124]   --->   Operation 87 'select' 'select_ln124_16' <Predicate = (!icmp_ln121)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%add_ln136_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 %select_ln124_16, i6 %or_ln136_17" [../src/hls/cnn.cpp:136]   --->   Operation 88 'bitconcatenate' 'add_ln136_s' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln136_10 = zext i7 %add_ln136_s" [../src/hls/cnn.cpp:136]   --->   Operation 89 'zext' 'zext_ln136_10' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr i32 %input_r, i64 0, i64 %zext_ln136_10" [../src/hls/cnn.cpp:136]   --->   Operation 90 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_5 : Operation 91 [2/2] (1.35ns)   --->   "%input_load_8 = load i7 %input_addr_8" [../src/hls/cnn.cpp:136]   --->   Operation 91 'load' 'input_load_8' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 92 [1/1] (0.89ns) (out node of the LUT)   --->   "%add_ln136 = add i7 %select_ln124_14, i7 %iii_cast" [../src/hls/cnn.cpp:136]   --->   Operation 92 'add' 'add_ln136' <Predicate = (!icmp_ln121)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.70>
ST_6 : Operation 93 [1/2] (1.35ns)   --->   "%input_load_8 = load i7 %input_addr_8" [../src/hls/cnn.cpp:136]   --->   Operation 93 'load' 'input_load_8' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 94 [2/2] (3.34ns)   --->   "%tmp_34 = fcmp_ogt  i32 %input_load_8, i32 %select_ln136_7" [../src/hls/cnn.cpp:136]   --->   Operation 94 'fcmp' 'tmp_34' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.20>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%bitcast_ln136_15 = bitcast i32 %input_load_8" [../src/hls/cnn.cpp:136]   --->   Operation 95 'bitcast' 'bitcast_ln136_15' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_15, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 96 'partselect' 'tmp_32' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln136_17 = trunc i32 %bitcast_ln136_15" [../src/hls/cnn.cpp:136]   --->   Operation 97 'trunc' 'trunc_ln136_17' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln136_16 = bitcast i32 %select_ln136_7" [../src/hls/cnn.cpp:136]   --->   Operation 98 'bitcast' 'bitcast_ln136_16' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_16, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 99 'partselect' 'tmp_33' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln136_18 = trunc i32 %bitcast_ln136_16" [../src/hls/cnn.cpp:136]   --->   Operation 100 'trunc' 'trunc_ln136_18' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.85ns)   --->   "%icmp_ln136_32 = icmp_ne  i8 %tmp_32, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 101 'icmp' 'icmp_ln136_32' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.97ns)   --->   "%icmp_ln136_33 = icmp_eq  i23 %trunc_ln136_17, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 102 'icmp' 'icmp_ln136_33' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_16)   --->   "%or_ln136_18 = or i1 %icmp_ln136_33, i1 %icmp_ln136_32" [../src/hls/cnn.cpp:136]   --->   Operation 103 'or' 'or_ln136_18' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.85ns)   --->   "%icmp_ln136_34 = icmp_ne  i8 %tmp_33, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 104 'icmp' 'icmp_ln136_34' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.97ns)   --->   "%icmp_ln136_35 = icmp_eq  i23 %trunc_ln136_18, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 105 'icmp' 'icmp_ln136_35' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_16)   --->   "%or_ln136_19 = or i1 %icmp_ln136_35, i1 %icmp_ln136_34" [../src/hls/cnn.cpp:136]   --->   Operation 106 'or' 'or_ln136_19' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_16)   --->   "%and_ln136_15 = and i1 %or_ln136_18, i1 %or_ln136_19" [../src/hls/cnn.cpp:136]   --->   Operation 107 'and' 'and_ln136_15' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/2] (3.34ns)   --->   "%tmp_34 = fcmp_ogt  i32 %input_load_8, i32 %select_ln136_7" [../src/hls/cnn.cpp:136]   --->   Operation 108 'fcmp' 'tmp_34' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136_16 = and i1 %and_ln136_15, i1 %tmp_34" [../src/hls/cnn.cpp:136]   --->   Operation 109 'and' 'and_ln136_16' <Predicate = (!icmp_ln121)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_8 = select i1 %and_ln136_16, i32 %input_load_8, i32 %select_ln136_7" [../src/hls/cnn.cpp:136]   --->   Operation 110 'select' 'select_ln136_8' <Predicate = (!icmp_ln121)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln136_11 = zext i7 %add_ln136" [../src/hls/cnn.cpp:136]   --->   Operation 111 'zext' 'zext_ln136_11' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr i32 %input_r, i64 0, i64 %zext_ln136_11" [../src/hls/cnn.cpp:136]   --->   Operation 112 'getelementptr' 'input_addr_9' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_7 : Operation 113 [2/2] (1.35ns)   --->   "%input_load_9 = load i7 %input_addr_9" [../src/hls/cnn.cpp:136]   --->   Operation 113 'load' 'input_load_9' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 8 <SV = 7> <Delay = 1.35>
ST_8 : Operation 114 [1/2] (1.35ns)   --->   "%input_load_9 = load i7 %input_addr_9" [../src/hls/cnn.cpp:136]   --->   Operation 114 'load' 'input_load_9' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 9 <SV = 8> <Delay = 3.34>
ST_9 : Operation 115 [2/2] (3.34ns)   --->   "%tmp_37 = fcmp_ogt  i32 %input_load_9, i32 %select_ln136_8" [../src/hls/cnn.cpp:136]   --->   Operation 115 'fcmp' 'tmp_37' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.55>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_121_1_VITIS_LOOP_124_2_VITIS_LOOP_127_3_str"   --->   Operation 116 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 117 'speclooptripcount' 'empty' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 118 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_124_2_VITIS_LOOP_127_3_str"   --->   Operation 119 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 120 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%specloopname_ln127 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../src/hls/cnn.cpp:127]   --->   Operation 121 'specloopname' 'specloopname_ln127' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln136_17 = bitcast i32 %input_load_9" [../src/hls/cnn.cpp:136]   --->   Operation 122 'bitcast' 'bitcast_ln136_17' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_17, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 123 'partselect' 'tmp_35' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln136_19 = trunc i32 %bitcast_ln136_17" [../src/hls/cnn.cpp:136]   --->   Operation 124 'trunc' 'trunc_ln136_19' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%bitcast_ln136_18 = bitcast i32 %select_ln136_8" [../src/hls/cnn.cpp:136]   --->   Operation 125 'bitcast' 'bitcast_ln136_18' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln136_18, i32 23, i32 30" [../src/hls/cnn.cpp:136]   --->   Operation 126 'partselect' 'tmp_36' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln136_20 = trunc i32 %bitcast_ln136_18" [../src/hls/cnn.cpp:136]   --->   Operation 127 'trunc' 'trunc_ln136_20' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.85ns)   --->   "%icmp_ln136_36 = icmp_ne  i8 %tmp_35, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 128 'icmp' 'icmp_ln136_36' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 129 [1/1] (0.97ns)   --->   "%icmp_ln136_37 = icmp_eq  i23 %trunc_ln136_19, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 129 'icmp' 'icmp_ln136_37' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_18)   --->   "%or_ln136_20 = or i1 %icmp_ln136_37, i1 %icmp_ln136_36" [../src/hls/cnn.cpp:136]   --->   Operation 130 'or' 'or_ln136_20' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.85ns)   --->   "%icmp_ln136_38 = icmp_ne  i8 %tmp_36, i8 255" [../src/hls/cnn.cpp:136]   --->   Operation 131 'icmp' 'icmp_ln136_38' <Predicate = (!icmp_ln121)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.97ns)   --->   "%icmp_ln136_39 = icmp_eq  i23 %trunc_ln136_20, i23 0" [../src/hls/cnn.cpp:136]   --->   Operation 132 'icmp' 'icmp_ln136_39' <Predicate = (!icmp_ln121)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_18)   --->   "%or_ln136_21 = or i1 %icmp_ln136_39, i1 %icmp_ln136_38" [../src/hls/cnn.cpp:136]   --->   Operation 133 'or' 'or_ln136_21' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln136_18)   --->   "%and_ln136_17 = and i1 %or_ln136_20, i1 %or_ln136_21" [../src/hls/cnn.cpp:136]   --->   Operation 134 'and' 'and_ln136_17' <Predicate = (!icmp_ln121)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/2] (3.34ns)   --->   "%tmp_37 = fcmp_ogt  i32 %input_load_9, i32 %select_ln136_8" [../src/hls/cnn.cpp:136]   --->   Operation 135 'fcmp' 'tmp_37' <Predicate = (!icmp_ln121)> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln136_18 = and i1 %and_ln136_17, i1 %tmp_37" [../src/hls/cnn.cpp:136]   --->   Operation 136 'and' 'and_ln136_18' <Predicate = (!icmp_ln121)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln136_9 = select i1 %and_ln136_18, i32 %input_load_9, i32 %select_ln136_8" [../src/hls/cnn.cpp:136]   --->   Operation 137 'select' 'select_ln136_9' <Predicate = (!icmp_ln121)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %iii_cast3" [../src/hls/cnn.cpp:142]   --->   Operation 138 'getelementptr' 'output_addr' <Predicate = (!icmp_ln121)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (1.35ns)   --->   "%store_ln142 = store i32 %select_ln136_9, i5 %output_addr" [../src/hls/cnn.cpp:142]   --->   Operation 139 'store' 'store_ln142' <Predicate = (!icmp_ln121)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 140 'br' 'br_ln0' <Predicate = (!icmp_ln121)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%ret_ln146 = ret" [../src/hls/cnn.cpp:146]   --->   Operation 141 'ret' 'ret_ln146' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten23', ../src/hls/cnn.cpp:121) with incoming values : ('add_ln121', ../src/hls/cnn.cpp:121) [5]  (0.489 ns)

 <State 2>: 3.4ns
The critical path consists of the following:
	'phi' operation ('iii', ../src/hls/cnn.cpp:127) with incoming values : ('add_ln127', ../src/hls/cnn.cpp:127) [8]  (0 ns)
	'icmp' operation ('icmp_ln127', ../src/hls/cnn.cpp:127) [27]  (0.87 ns)
	'and' operation ('and_ln121', ../src/hls/cnn.cpp:121) [28]  (0.331 ns)
	'or' operation ('or_ln124', ../src/hls/cnn.cpp:124) [31]  (0 ns)
	'select' operation ('select_ln124', ../src/hls/cnn.cpp:124) [32]  (0.44 ns)
	'xor' operation ('xor_ln136_1', ../src/hls/cnn.cpp:136) [55]  (0.409 ns)
	'getelementptr' operation ('input_addr_7', ../src/hls/cnn.cpp:136) [57]  (0 ns)
	'load' operation ('input_load_7', ../src/hls/cnn.cpp:136) on array 'input_r' [58]  (1.35 ns)

 <State 3>: 4.7ns
The critical path consists of the following:
	'load' operation ('input_load', ../src/hls/cnn.cpp:136) on array 'input_r' [45]  (1.35 ns)
	'fcmp' operation ('tmp_s', ../src/hls/cnn.cpp:136) [52]  (3.35 ns)

 <State 4>: 7.22ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', ../src/hls/cnn.cpp:136) [52]  (3.35 ns)
	'and' operation ('and_ln136', ../src/hls/cnn.cpp:136) [53]  (0 ns)
	'select' operation ('select_ln136', ../src/hls/cnn.cpp:136) [54]  (0.525 ns)
	'fcmp' operation ('tmp_31', ../src/hls/cnn.cpp:136) [72]  (3.35 ns)

 <State 5>: 4.2ns
The critical path consists of the following:
	'fcmp' operation ('tmp_31', ../src/hls/cnn.cpp:136) [72]  (3.35 ns)
	'and' operation ('and_ln136_14', ../src/hls/cnn.cpp:136) [73]  (0.331 ns)
	'select' operation ('select_ln136_7', ../src/hls/cnn.cpp:136) [74]  (0.525 ns)

 <State 6>: 4.7ns
The critical path consists of the following:
	'load' operation ('input_load_8', ../src/hls/cnn.cpp:136) on array 'input_r' [83]  (1.35 ns)
	'fcmp' operation ('tmp_34', ../src/hls/cnn.cpp:136) [97]  (3.35 ns)

 <State 7>: 4.2ns
The critical path consists of the following:
	'fcmp' operation ('tmp_34', ../src/hls/cnn.cpp:136) [97]  (3.35 ns)
	'and' operation ('and_ln136_16', ../src/hls/cnn.cpp:136) [98]  (0.331 ns)
	'select' operation ('select_ln136_8', ../src/hls/cnn.cpp:136) [99]  (0.525 ns)

 <State 8>: 1.35ns
The critical path consists of the following:
	'load' operation ('input_load_9', ../src/hls/cnn.cpp:136) on array 'input_r' [103]  (1.35 ns)

 <State 9>: 3.35ns
The critical path consists of the following:
	'fcmp' operation ('tmp_37', ../src/hls/cnn.cpp:136) [117]  (3.35 ns)

 <State 10>: 5.56ns
The critical path consists of the following:
	'fcmp' operation ('tmp_37', ../src/hls/cnn.cpp:136) [117]  (3.35 ns)
	'and' operation ('and_ln136_18', ../src/hls/cnn.cpp:136) [118]  (0.331 ns)
	'select' operation ('select_ln136_9', ../src/hls/cnn.cpp:136) [119]  (0.525 ns)
	'store' operation ('store_ln142', ../src/hls/cnn.cpp:142) of variable 'select_ln136_9', ../src/hls/cnn.cpp:136 on array 'output_r' [121]  (1.35 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
