

================================================================
== Vitis HLS Report for 'matrixmult_Pipeline_VITIS_LOOP_249_27'
================================================================
* Date:           Sun Jun 23 03:45:18 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        matrixmult
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    49159|    49159|  0.246 ms|  0.246 ms|  49159|  49159|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_249_27  |    49157|    49157|        12|          6|          1|  8192|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     197|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     105|    -|
|Register             |        -|     -|      223|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      223|     302|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln249_fu_137_p2     |         +|   0|  0|  21|          14|           1|
    |add_ln250_fu_147_p2     |         +|   0|  0|  20|          13|          13|
    |and_ln252_1_fu_239_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln252_fu_230_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln249_fu_131_p2    |      icmp|   0|  0|  22|          14|          15|
    |icmp_ln252_1_fu_189_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln252_2_fu_209_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln252_3_fu_215_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln252_fu_183_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln252_1_fu_235_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln252_2_fu_244_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln252_fu_226_p2      |        or|   0|  0|   2|           1|           1|
    |s_2_10_fu_254_p3        |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 197|         110|          74|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  37|          7|    1|          7|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j       |   9|          2|   14|         28|
    |grp_fu_109_p0            |  14|          3|   32|         96|
    |j_17_fu_58               |   9|          2|   14|         28|
    |s_2_9_fu_54              |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 105|         22|   96|        229|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |B_3_load_reg_303             |  32|   0|   32|          0|
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln249_reg_283           |   1|   0|    1|          0|
    |icmp_ln252_1_reg_313         |   1|   0|    1|          0|
    |icmp_ln252_2_reg_318         |   1|   0|    1|          0|
    |icmp_ln252_3_reg_323         |   1|   0|    1|          0|
    |icmp_ln252_reg_308           |   1|   0|    1|          0|
    |j_17_fu_58                   |  14|   0|   14|          0|
    |mul_reg_349                  |  32|   0|   32|          0|
    |or_ln252_2_reg_344           |   1|   0|    1|          0|
    |s_2_9_fu_54                  |  32|   0|   32|          0|
    |s_2_9_load_reg_354           |  32|   0|   32|          0|
    |s_2_reg_360                  |  32|   0|   32|          0|
    |temp_a_reg_297               |  32|   0|   32|          0|
    |tmp_68_reg_334               |   1|   0|    1|          0|
    |tmp_70_reg_339               |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 223|   0|  223|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_249_27|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_249_27|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_249_27|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_249_27|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_249_27|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_249_27|  return value|
|grp_fu_3756_p_din0    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_249_27|  return value|
|grp_fu_3756_p_din1    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_249_27|  return value|
|grp_fu_3756_p_opcode  |  out|    2|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_249_27|  return value|
|grp_fu_3756_p_dout0   |   in|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_249_27|  return value|
|grp_fu_3756_p_ce      |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_249_27|  return value|
|grp_fu_3760_p_din0    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_249_27|  return value|
|grp_fu_3760_p_din1    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_249_27|  return value|
|grp_fu_3760_p_dout0   |   in|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_249_27|  return value|
|grp_fu_3760_p_ce      |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_249_27|  return value|
|grp_fu_3764_p_din0    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_249_27|  return value|
|grp_fu_3764_p_din1    |  out|   32|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_249_27|  return value|
|grp_fu_3764_p_opcode  |  out|    5|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_249_27|  return value|
|grp_fu_3764_p_dout0   |   in|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_249_27|  return value|
|grp_fu_3764_p_ce      |  out|    1|  ap_ctrl_hs|  matrixmult_Pipeline_VITIS_LOOP_249_27|  return value|
|zext_ln233_1          |   in|    5|     ap_none|                           zext_ln233_1|        scalar|
|A_2_address0          |  out|   13|   ap_memory|                                    A_2|         array|
|A_2_ce0               |  out|    1|   ap_memory|                                    A_2|         array|
|A_2_q0                |   in|   32|   ap_memory|                                    A_2|         array|
|B_3_address0          |  out|   13|   ap_memory|                                    B_3|         array|
|B_3_ce0               |  out|    1|   ap_memory|                                    B_3|         array|
|B_3_q0                |   in|   32|   ap_memory|                                    B_3|         array|
|s_2_9_out             |  out|   32|      ap_vld|                              s_2_9_out|       pointer|
|s_2_9_out_ap_vld      |  out|    1|      ap_vld|                              s_2_9_out|       pointer|
+----------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 6, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.78>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%s_2_9 = alloca i32 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:248]   --->   Operation 15 'alloca' 's_2_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j_17 = alloca i32 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:249]   --->   Operation 16 'alloca' 'j_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln233_1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln233_1"   --->   Operation 17 'read' 'zext_ln233_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln233_1_cast = zext i5 %zext_ln233_1_read"   --->   Operation 18 'zext' 'zext_ln233_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_3, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_2, void @empty_16, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln249 = store i14 0, i14 %j_17" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:249]   --->   Operation 21 'store' 'store_ln249' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln248 = store i32 0, i32 %s_2_9" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:248]   --->   Operation 22 'store' 'store_ln248' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body789"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j = load i14 %j_17" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:249]   --->   Operation 24 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.05ns)   --->   "%icmp_ln249 = icmp_eq  i14 %j, i14 8192" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:249]   --->   Operation 25 'icmp' 'icmp_ln249' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.05ns)   --->   "%add_ln249 = add i14 %j, i14 1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:249]   --->   Operation 26 'add' 'add_ln249' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln249 = br i1 %icmp_ln249, void %for.body789.split, void %VITIS_LOOP_257_28.exitStub" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:249]   --->   Operation 27 'br' 'br_ln249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln249 = trunc i14 %j" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:249]   --->   Operation 28 'trunc' 'trunc_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.02ns)   --->   "%add_ln250 = add i13 %trunc_ln249, i13 %zext_ln233_1_cast" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:250]   --->   Operation 29 'add' 'add_ln250' <Predicate = (!icmp_ln249)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i13 %add_ln250" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:250]   --->   Operation 30 'zext' 'zext_ln250' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i32 %A_2, i64 0, i64 %zext_ln250" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:250]   --->   Operation 31 'getelementptr' 'A_2_addr' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.29ns)   --->   "%A_2_load = load i13 %A_2_addr" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:250]   --->   Operation 32 'load' 'A_2_load' <Predicate = (!icmp_ln249)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%B_3_addr = getelementptr i32 %B_3, i64 0, i64 %zext_ln250" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:251]   --->   Operation 33 'getelementptr' 'B_3_addr' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.29ns)   --->   "%B_3_load = load i13 %B_3_addr" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:251]   --->   Operation 34 'load' 'B_3_load' <Predicate = (!icmp_ln249)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_1 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln249 = store i14 %add_ln249, i14 %j_17" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:249]   --->   Operation 35 'store' 'store_ln249' <Predicate = (!icmp_ln249)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 3.21>
ST_2 : Operation 36 [1/2] (1.29ns)   --->   "%A_2_load = load i13 %A_2_addr" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:250]   --->   Operation 36 'load' 'A_2_load' <Predicate = (!icmp_ln249)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%temp_a = bitcast i32 %A_2_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:250]   --->   Operation 37 'bitcast' 'temp_a' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (1.29ns)   --->   "%B_3_load = load i13 %B_3_addr" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:251]   --->   Operation 38 'load' 'B_3_load' <Predicate = (!icmp_ln249)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8192> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %A_2_load, i32 23, i32 30" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:252]   --->   Operation 39 'partselect' 'tmp_67' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln252 = trunc i32 %A_2_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:252]   --->   Operation 40 'trunc' 'trunc_ln252' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.87ns)   --->   "%icmp_ln252 = icmp_ne  i8 %tmp_67, i8 255" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:252]   --->   Operation 41 'icmp' 'icmp_ln252' <Predicate = (!icmp_ln249)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.13ns)   --->   "%icmp_ln252_1 = icmp_eq  i23 %trunc_ln252, i23 0" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:252]   --->   Operation 42 'icmp' 'icmp_ln252_1' <Predicate = (!icmp_ln249)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [2/2] (1.91ns)   --->   "%tmp_68 = fcmp_oeq  i32 %temp_a, i32 0" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:252]   --->   Operation 43 'fcmp' 'tmp_68' <Predicate = (!icmp_ln249)> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %B_3_load, i32 23, i32 30" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:252]   --->   Operation 44 'partselect' 'tmp_69' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln252_1 = trunc i32 %B_3_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:252]   --->   Operation 45 'trunc' 'trunc_ln252_1' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.87ns)   --->   "%icmp_ln252_2 = icmp_ne  i8 %tmp_69, i8 255" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:252]   --->   Operation 46 'icmp' 'icmp_ln252_2' <Predicate = (!icmp_ln249)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.13ns)   --->   "%icmp_ln252_3 = icmp_eq  i23 %trunc_ln252_1, i23 0" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:252]   --->   Operation 47 'icmp' 'icmp_ln252_3' <Predicate = (!icmp_ln249)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.78>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%temp_b = bitcast i32 %B_3_load" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:251]   --->   Operation 48 'bitcast' 'temp_b' <Predicate = (!icmp_ln249)> <Delay = 0.00>
ST_3 : Operation 49 [1/2] (1.91ns)   --->   "%tmp_68 = fcmp_oeq  i32 %temp_a, i32 0" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:252]   --->   Operation 49 'fcmp' 'tmp_68' <Predicate = (!icmp_ln249)> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [2/2] (1.91ns)   --->   "%tmp_70 = fcmp_oeq  i32 %temp_b, i32 0" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:252]   --->   Operation 50 'fcmp' 'tmp_70' <Predicate = (!icmp_ln249)> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [4/4] (2.78ns)   --->   "%mul = fmul i32 %temp_a, i32 %temp_b" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:253]   --->   Operation 51 'fmul' 'mul' <Predicate = (!icmp_ln249)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 52 [1/2] (1.91ns)   --->   "%tmp_70 = fcmp_oeq  i32 %temp_b, i32 0" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:252]   --->   Operation 52 'fcmp' 'tmp_70' <Predicate = (!icmp_ln249)> <Delay = 1.91> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [3/4] (2.78ns)   --->   "%mul = fmul i32 %temp_a, i32 %temp_b" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:253]   --->   Operation 53 'fmul' 'mul' <Predicate = (!icmp_ln249)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.78>
ST_5 : Operation 54 [2/4] (2.78ns)   --->   "%mul = fmul i32 %temp_a, i32 %temp_b" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:253]   --->   Operation 54 'fmul' 'mul' <Predicate = (!icmp_ln249)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln252_2)   --->   "%or_ln252 = or i1 %icmp_ln252_1, i1 %icmp_ln252" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:252]   --->   Operation 55 'or' 'or_ln252' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln252_2)   --->   "%and_ln252 = and i1 %or_ln252, i1 %tmp_68" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:252]   --->   Operation 56 'and' 'and_ln252' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln252_2)   --->   "%or_ln252_1 = or i1 %icmp_ln252_3, i1 %icmp_ln252_2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:252]   --->   Operation 57 'or' 'or_ln252_1' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln252_2)   --->   "%and_ln252_1 = and i1 %or_ln252_1, i1 %tmp_70" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:252]   --->   Operation 58 'and' 'and_ln252_1' <Predicate = (!icmp_ln249)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.14ns) (out node of the LUT)   --->   "%or_ln252_2 = or i1 %and_ln252, i1 %and_ln252_1" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:252]   --->   Operation 59 'or' 'or_ln252_2' <Predicate = (!icmp_ln249)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/4] (2.78ns)   --->   "%mul = fmul i32 %temp_a, i32 %temp_b" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:253]   --->   Operation 60 'fmul' 'mul' <Predicate = (!icmp_ln249)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%s_2_9_load_1 = load i32 %s_2_9"   --->   Operation 73 'load' 's_2_9_load_1' <Predicate = (icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %s_2_9_out, i32 %s_2_9_load_1"   --->   Operation 74 'write' 'write_ln0' <Predicate = (icmp_ln249)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln249)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.57>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%s_2_9_load = load i32 %s_2_9" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:253]   --->   Operation 61 'load' 's_2_9_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [5/5] (3.57ns)   --->   "%s_2 = fadd i32 %s_2_9_load, i32 %mul" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:253]   --->   Operation 62 'fadd' 's_2' <Predicate = (!or_ln252_2)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.57>
ST_8 : Operation 63 [4/5] (3.57ns)   --->   "%s_2 = fadd i32 %s_2_9_load, i32 %mul" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:253]   --->   Operation 63 'fadd' 's_2' <Predicate = (!or_ln252_2)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.57>
ST_9 : Operation 64 [3/5] (3.57ns)   --->   "%s_2 = fadd i32 %s_2_9_load, i32 %mul" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:253]   --->   Operation 64 'fadd' 's_2' <Predicate = (!or_ln252_2)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.57>
ST_10 : Operation 65 [2/5] (3.57ns)   --->   "%s_2 = fadd i32 %s_2_9_load, i32 %mul" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:253]   --->   Operation 65 'fadd' 's_2' <Predicate = (!or_ln252_2)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.57>
ST_11 : Operation 66 [1/5] (3.57ns)   --->   "%s_2 = fadd i32 %s_2_9_load, i32 %mul" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:253]   --->   Operation 66 'fadd' 's_2' <Predicate = (!or_ln252_2)> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 0.74>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln249 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:249]   --->   Operation 67 'specpipeline' 'specpipeline_ln249' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln249 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:249]   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln249' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln249 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:249]   --->   Operation 69 'specloopname' 'specloopname_ln249' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.28ns) (out node of the LUT)   --->   "%s_2_10 = select i1 %or_ln252_2, i32 %s_2_9_load, i32 %s_2" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:252]   --->   Operation 70 'select' 's_2_10' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 71 [1/1] (0.46ns)   --->   "%store_ln248 = store i32 %s_2_10, i32 %s_2_9" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:248]   --->   Operation 71 'store' 'store_ln248' <Predicate = true> <Delay = 0.46>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln249 = br void %for.body789" [HLS-benchmarks/Inter-Block/matrixmult/matrixmult.cpp:249]   --->   Operation 72 'br' 'br_ln249' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln233_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ s_2_9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s_2_9                   (alloca           ) [ 0111111111111]
j_17                    (alloca           ) [ 0100000000000]
zext_ln233_1_read       (read             ) [ 0000000000000]
zext_ln233_1_cast       (zext             ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
specinterface_ln0       (specinterface    ) [ 0000000000000]
store_ln249             (store            ) [ 0000000000000]
store_ln248             (store            ) [ 0000000000000]
br_ln0                  (br               ) [ 0000000000000]
j                       (load             ) [ 0000000000000]
icmp_ln249              (icmp             ) [ 0111111000000]
add_ln249               (add              ) [ 0000000000000]
br_ln249                (br               ) [ 0000000000000]
trunc_ln249             (trunc            ) [ 0000000000000]
add_ln250               (add              ) [ 0000000000000]
zext_ln250              (zext             ) [ 0000000000000]
A_2_addr                (getelementptr    ) [ 0010000000000]
B_3_addr                (getelementptr    ) [ 0010000000000]
store_ln249             (store            ) [ 0000000000000]
A_2_load                (load             ) [ 0000000000000]
temp_a                  (bitcast          ) [ 0001111000000]
B_3_load                (load             ) [ 0001000000000]
tmp_67                  (partselect       ) [ 0000000000000]
trunc_ln252             (trunc            ) [ 0000000000000]
icmp_ln252              (icmp             ) [ 0001111000000]
icmp_ln252_1            (icmp             ) [ 0001111000000]
tmp_69                  (partselect       ) [ 0000000000000]
trunc_ln252_1           (trunc            ) [ 0000000000000]
icmp_ln252_2            (icmp             ) [ 0001111000000]
icmp_ln252_3            (icmp             ) [ 0001111000000]
temp_b                  (bitcast          ) [ 0000111000000]
tmp_68                  (fcmp             ) [ 0000111000000]
tmp_70                  (fcmp             ) [ 0000011000000]
or_ln252                (or               ) [ 0000000000000]
and_ln252               (and              ) [ 0000000000000]
or_ln252_1              (or               ) [ 0000000000000]
and_ln252_1             (and              ) [ 0000000000000]
or_ln252_2              (or               ) [ 0111111111111]
mul                     (fmul             ) [ 0111110111110]
s_2_9_load              (load             ) [ 0011111011111]
s_2                     (fadd             ) [ 0000001000001]
specpipeline_ln249      (specpipeline     ) [ 0000000000000]
speclooptripcount_ln249 (speclooptripcount) [ 0000000000000]
specloopname_ln249      (specloopname     ) [ 0000000000000]
s_2_10                  (select           ) [ 0000000000000]
store_ln248             (store            ) [ 0000000000000]
br_ln249                (br               ) [ 0000000000000]
s_2_9_load_1            (load             ) [ 0000000000000]
write_ln0               (write            ) [ 0000000000000]
ret_ln0                 (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln233_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln233_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_2_9_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_2_9_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="s_2_9_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s_2_9/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="j_17_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_17/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="zext_ln233_1_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="5" slack="0"/>
<pin id="64" dir="0" index="1" bw="5" slack="0"/>
<pin id="65" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln233_1_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln0_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/6 "/>
</bind>
</comp>

<comp id="75" class="1004" name="A_2_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="13" slack="0"/>
<pin id="79" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_2_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="13" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_2_load/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="B_3_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="13" slack="0"/>
<pin id="92" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_3_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="13" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_3_load/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="1"/>
<pin id="104" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="s_2/7 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="1"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_68/2 tmp_70/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln233_1_cast_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln233_1_cast/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln249_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="14" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln248_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln248/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="j_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="14" slack="0"/>
<pin id="130" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln249_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="14" slack="0"/>
<pin id="133" dir="0" index="1" bw="14" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln249/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln249_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="14" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln249/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="trunc_ln249_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="14" slack="0"/>
<pin id="145" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln249/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="add_ln250_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="13" slack="0"/>
<pin id="149" dir="0" index="1" bw="5" slack="0"/>
<pin id="150" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln250/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln250_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="13" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln250/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln249_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="14" slack="0"/>
<pin id="161" dir="0" index="1" bw="14" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln249/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="temp_a_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="temp_a/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_67_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="6" slack="0"/>
<pin id="173" dir="0" index="3" bw="6" slack="0"/>
<pin id="174" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_67/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="trunc_ln252_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln252/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln252_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="8" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln252/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln252_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="23" slack="0"/>
<pin id="191" dir="0" index="1" bw="23" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln252_1/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_69_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="6" slack="0"/>
<pin id="199" dir="0" index="3" bw="6" slack="0"/>
<pin id="200" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_69/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="trunc_ln252_1_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln252_1/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln252_2_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="8" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln252_2/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln252_3_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="23" slack="0"/>
<pin id="217" dir="0" index="1" bw="23" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln252_3/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="temp_b_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="temp_b/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="or_ln252_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="4"/>
<pin id="228" dir="0" index="1" bw="1" slack="4"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln252/6 "/>
</bind>
</comp>

<comp id="230" class="1004" name="and_ln252_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="3"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln252/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="or_ln252_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="4"/>
<pin id="237" dir="0" index="1" bw="1" slack="4"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln252_1/6 "/>
</bind>
</comp>

<comp id="239" class="1004" name="and_ln252_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="2"/>
<pin id="242" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln252_1/6 "/>
</bind>
</comp>

<comp id="244" class="1004" name="or_ln252_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln252_2/6 "/>
</bind>
</comp>

<comp id="250" class="1004" name="s_2_9_load_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="6"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_2_9_load/7 "/>
</bind>
</comp>

<comp id="254" class="1004" name="s_2_10_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="6"/>
<pin id="256" dir="0" index="1" bw="32" slack="5"/>
<pin id="257" dir="0" index="2" bw="32" slack="1"/>
<pin id="258" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_2_10/12 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln248_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="11"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln248/12 "/>
</bind>
</comp>

<comp id="264" class="1004" name="s_2_9_load_1_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="5"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_2_9_load_1/6 "/>
</bind>
</comp>

<comp id="268" class="1005" name="s_2_9_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="s_2_9 "/>
</bind>
</comp>

<comp id="276" class="1005" name="j_17_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="14" slack="0"/>
<pin id="278" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="j_17 "/>
</bind>
</comp>

<comp id="283" class="1005" name="icmp_ln249_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln249 "/>
</bind>
</comp>

<comp id="287" class="1005" name="A_2_addr_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="13" slack="1"/>
<pin id="289" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="A_2_addr "/>
</bind>
</comp>

<comp id="292" class="1005" name="B_3_addr_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="13" slack="1"/>
<pin id="294" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="B_3_addr "/>
</bind>
</comp>

<comp id="297" class="1005" name="temp_a_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_a "/>
</bind>
</comp>

<comp id="303" class="1005" name="B_3_load_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="B_3_load "/>
</bind>
</comp>

<comp id="308" class="1005" name="icmp_ln252_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="4"/>
<pin id="310" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln252 "/>
</bind>
</comp>

<comp id="313" class="1005" name="icmp_ln252_1_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="4"/>
<pin id="315" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln252_1 "/>
</bind>
</comp>

<comp id="318" class="1005" name="icmp_ln252_2_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="4"/>
<pin id="320" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln252_2 "/>
</bind>
</comp>

<comp id="323" class="1005" name="icmp_ln252_3_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="4"/>
<pin id="325" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln252_3 "/>
</bind>
</comp>

<comp id="328" class="1005" name="temp_b_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_b "/>
</bind>
</comp>

<comp id="334" class="1005" name="tmp_68_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="3"/>
<pin id="336" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="339" class="1005" name="tmp_70_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="2"/>
<pin id="341" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_70 "/>
</bind>
</comp>

<comp id="344" class="1005" name="or_ln252_2_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="1"/>
<pin id="346" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="or_ln252_2 "/>
</bind>
</comp>

<comp id="349" class="1005" name="mul_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="354" class="1005" name="s_2_9_load_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_2_9_load "/>
</bind>
</comp>

<comp id="360" class="1005" name="s_2_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="52" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="30" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="30" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="113"><net_src comp="24" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="117"><net_src comp="62" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="135"><net_src comp="128" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="128" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="128" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="114" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="147" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="163"><net_src comp="137" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="82" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="82" pin="3"/><net_sink comp="169" pin=1"/></net>

<net id="177"><net_src comp="34" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="178"><net_src comp="36" pin="0"/><net_sink comp="169" pin=3"/></net>

<net id="182"><net_src comp="82" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="169" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="38" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="179" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="40" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="32" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="95" pin="3"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="34" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="204"><net_src comp="36" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="208"><net_src comp="95" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="195" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="205" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="40" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="221" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="234"><net_src comp="226" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="243"><net_src comp="235" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="230" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="239" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="250" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="263"><net_src comp="254" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="267"><net_src comp="264" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="271"><net_src comp="54" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="274"><net_src comp="268" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="275"><net_src comp="268" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="279"><net_src comp="58" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="286"><net_src comp="131" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="75" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="295"><net_src comp="88" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="300"><net_src comp="164" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="306"><net_src comp="95" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="311"><net_src comp="183" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="316"><net_src comp="189" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="321"><net_src comp="209" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="326"><net_src comp="215" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="331"><net_src comp="221" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="337"><net_src comp="109" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="342"><net_src comp="109" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="347"><net_src comp="244" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="352"><net_src comp="105" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="357"><net_src comp="250" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="363"><net_src comp="101" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="254" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_2 | {}
	Port: B_3 | {}
	Port: s_2_9_out | {6 }
 - Input state : 
	Port: matrixmult_Pipeline_VITIS_LOOP_249_27 : zext_ln233_1 | {1 }
	Port: matrixmult_Pipeline_VITIS_LOOP_249_27 : A_2 | {1 2 }
	Port: matrixmult_Pipeline_VITIS_LOOP_249_27 : B_3 | {1 2 }
  - Chain level:
	State 1
		store_ln249 : 1
		store_ln248 : 1
		j : 1
		icmp_ln249 : 2
		add_ln249 : 2
		br_ln249 : 3
		trunc_ln249 : 2
		add_ln250 : 3
		zext_ln250 : 4
		A_2_addr : 5
		A_2_load : 6
		B_3_addr : 5
		B_3_load : 6
		store_ln249 : 3
	State 2
		temp_a : 1
		tmp_67 : 1
		trunc_ln252 : 1
		icmp_ln252 : 2
		icmp_ln252_1 : 2
		tmp_68 : 2
		tmp_69 : 1
		trunc_ln252_1 : 1
		icmp_ln252_2 : 2
		icmp_ln252_3 : 2
	State 3
		tmp_70 : 1
		mul : 1
	State 4
	State 5
	State 6
		write_ln0 : 1
	State 7
		s_2 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
		store_ln248 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   fadd   |          grp_fu_101          |    2    |   205   |   219   |
|----------|------------------------------|---------|---------|---------|
|   fmul   |          grp_fu_105          |    3    |   143   |    78   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln249_fu_131      |    0    |    0    |    21   |
|          |       icmp_ln252_fu_183      |    0    |    0    |    15   |
|   icmp   |      icmp_ln252_1_fu_189     |    0    |    0    |    30   |
|          |      icmp_ln252_2_fu_209     |    0    |    0    |    15   |
|          |      icmp_ln252_3_fu_215     |    0    |    0    |    30   |
|----------|------------------------------|---------|---------|---------|
|    add   |       add_ln249_fu_137       |    0    |    0    |    21   |
|          |       add_ln250_fu_147       |    0    |    0    |    20   |
|----------|------------------------------|---------|---------|---------|
|  select  |         s_2_10_fu_254        |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln252_fu_226       |    0    |    0    |    2    |
|    or    |       or_ln252_1_fu_235      |    0    |    0    |    2    |
|          |       or_ln252_2_fu_244      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    and   |       and_ln252_fu_230       |    0    |    0    |    2    |
|          |      and_ln252_1_fu_239      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|   read   | zext_ln233_1_read_read_fu_62 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_68    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   fcmp   |          grp_fu_109          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   zext   |   zext_ln233_1_cast_fu_114   |    0    |    0    |    0    |
|          |       zext_ln250_fu_153      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |      trunc_ln249_fu_143      |    0    |    0    |    0    |
|   trunc  |      trunc_ln252_fu_179      |    0    |    0    |    0    |
|          |     trunc_ln252_1_fu_205     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|         tmp_67_fu_169        |    0    |    0    |    0    |
|          |         tmp_69_fu_195        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    5    |   348   |   491   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  A_2_addr_reg_287  |   13   |
|  B_3_addr_reg_292  |   13   |
|  B_3_load_reg_303  |   32   |
| icmp_ln249_reg_283 |    1   |
|icmp_ln252_1_reg_313|    1   |
|icmp_ln252_2_reg_318|    1   |
|icmp_ln252_3_reg_323|    1   |
| icmp_ln252_reg_308 |    1   |
|    j_17_reg_276    |   14   |
|     mul_reg_349    |   32   |
| or_ln252_2_reg_344 |    1   |
| s_2_9_load_reg_354 |   32   |
|    s_2_9_reg_268   |   32   |
|     s_2_reg_360    |   32   |
|   temp_a_reg_297   |   32   |
|   temp_b_reg_328   |   32   |
|   tmp_68_reg_334   |    1   |
|   tmp_70_reg_339   |    1   |
+--------------------+--------+
|        Total       |   272  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_82 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_95 |  p0  |   2  |  13  |   26   ||    9    |
|    grp_fu_101    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_105    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_109    |  p0  |   4  |  32  |   128  ||    20   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   308  || 2.38429 ||    56   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   491  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   56   |
|  Register |    -   |    -   |   272  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   620  |   547  |
+-----------+--------+--------+--------+--------+
