{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 28 20:08:47 2019 " "Info: Processing started: Sun Jul 28 20:08:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE2_115_NIOS_HOST_MOUSE_VGA -c DE2_115_NIOS_HOST_MOUSE_VGA " "Info: Command: quartus_sta DE2_115_NIOS_HOST_MOUSE_VGA -c DE2_115_NIOS_HOST_MOUSE_VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MDCK2395 " "Info (332165): Entity MDCK2395" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical LJMV0916_0\] " "Info (332166): set_disable_timing \[get_cells -hierarchical LJMV0916_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_0\] " "Info (332166): set_disable_timing \[get_cells -hierarchical EPEO2888_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_1\] " "Info (332166): set_disable_timing \[get_cells -hierarchical EPEO2888_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_2\] " "Info (332166): set_disable_timing \[get_cells -hierarchical EPEO2888_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_3\] " "Info (332166): set_disable_timing \[get_cells -hierarchical EPEO2888_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_4\] " "Info (332166): set_disable_timing \[get_cells -hierarchical EPEO2888_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_5\] " "Info (332166): set_disable_timing \[get_cells -hierarchical EPEO2888_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_6\] " "Info (332166): set_disable_timing \[get_cells -hierarchical EPEO2888_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical EPEO2888_7\] " "Info (332166): set_disable_timing \[get_cells -hierarchical EPEO2888_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical WCRO7487_0\] " "Info (332166): set_disable_timing \[get_cells -hierarchical WCRO7487_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Info (332165): Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "Info (332166): set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Info (332165): Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "Info (332166): set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Info (332165): Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "Info (332166): set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Info (332165): Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "Info (332166): set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc " "Info (332104): Reading SDC File: 'DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_reset_controller.sdc 17 *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr pin " "Warning (332174): Ignored filter at altera_reset_controller.sdc(17): *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr could not be matched with a pin" {  } { { "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "" 0 -1}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_reset_controller.sdc 17 Argument <to> is an empty collection " "Warning (332049): Ignored set_false_path at altera_reset_controller.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -compatibility_mode -nocase *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr\] " "Info (332050): set_false_path -to \[get_pins -compatibility_mode -nocase *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr\]" {  } { { "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "" 0 -1}  } { { "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc" "" { Text "C:/altera/work/Modified_DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_NIOS_HOST_MOUSE_VGA/DE2_115_SOPC/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.sdc " "Info (332104): Reading SDC File: 'DE2_115_SOPC/synthesis/submodules/DE2_115_SOPC_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_FOUND" "DE2_115_NIOS_HOST_MOUSE_VGA.sdc " "Info (332104): Reading SDC File: 'DE2_115_NIOS_HOST_MOUSE_VGA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info (332110): Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\} " "Info (332110): create_generated_clock -source \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\} \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -63.00 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[1\]\} \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[1\]\} " "Info (332110): create_generated_clock -source \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|inclk\[0\]\} -multiply_by 2 -phase -63.00 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[1\]\} \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\} \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\} " "Info (332110): create_generated_clock -source \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\} \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\} \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\} " "Info (332110): create_generated_clock -source \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\} \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Info (332151): Clock uncertainty calculation is delayed until the next update_timing_netlist call" {  } {  } 0 332151 "Clock uncertainty calculation is delayed until the next update_timing_netlist call" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|clk_NIOS_16\[0\] " "Warning (332060): Node: DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|clk_NIOS_16\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.197 " "Info (332146): Worst-case setup slack is -2.197" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.197       -50.671 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):    -2.197       -50.671 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.910       -17.092 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):    -0.910       -17.092 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.443         0.000 clock_50_1  " "Info (332119):    16.443         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.713         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):    38.713         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.652         0.000 altera_reserved_tck  " "Info (332119):    43.652         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.251 " "Info (332146): Worst-case hold slack is 0.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.251         0.000 altera_reserved_tck  " "Info (332119):     0.251         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     0.332         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):     0.354         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403         0.000 clock_50_1  " "Info (332119):     0.403         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):     0.405         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.706 " "Info (332146): Worst-case recovery slack is 0.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.706         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     0.706         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.927         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):     5.927         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.562         0.000 clock_50_1  " "Info (332119):    17.562         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.620         0.000 altera_reserved_tck  " "Info (332119):    42.620         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.267         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):    93.267         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.451 " "Info (332146): Worst-case removal slack is -2.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.451        -2.451 altera_reserved_tck  " "Info (332119):    -2.451        -2.451 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.014         0.000 clock_50_1  " "Info (332119):     1.014         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):     2.751         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.881         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     2.881         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.088         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):     5.088         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.622 " "Info (332146): Worst-case minimum pulse width slack is 4.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.622         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     4.622         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.684         0.000 clock_50_1  " "Info (332119):     9.684         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 clock_50_2  " "Info (332119):    16.000         0.000 clock_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 clock_50_3  " "Info (332119):    16.000         0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.713         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):    19.713         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.213         0.000 altera_reserved_tck  " "Info (332119):    29.213         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.030         0.000 clock_27  " "Info (332119):    33.030         0.000 clock_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.702         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):    49.702         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 50 synchronizer chains. " "Info (332114): Report Metastability: Found 50 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|clk_NIOS_16\[0\] " "Warning (332060): Node: DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|clk_NIOS_16\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.657 " "Info (332146): Worst-case setup slack is -1.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.657       -37.494 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):    -1.657       -37.494 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.474        -1.058 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):    -0.474        -1.058 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.749         0.000 clock_50_1  " "Info (332119):    16.749         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.512         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):    39.512         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.921         0.000 altera_reserved_tck  " "Info (332119):    43.921         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.037 " "Info (332146): Worst-case hold slack is 0.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.037         0.000 altera_reserved_tck  " "Info (332119):     0.037         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):     0.324         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     0.337         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354         0.000 clock_50_1  " "Info (332119):     0.354         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):     0.355         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.127 " "Info (332146): Worst-case recovery slack is 1.127" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.127         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     1.127         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.315         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):     6.315         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.738         0.000 clock_50_1  " "Info (332119):    17.738         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.068         0.000 altera_reserved_tck  " "Info (332119):    43.068         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.917         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):    93.917         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -2.417 " "Info (332146): Worst-case removal slack is -2.417" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.417        -2.417 altera_reserved_tck  " "Info (332119):    -2.417        -2.417 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.922         0.000 clock_50_1  " "Info (332119):     0.922         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.436         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):     2.436         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.551         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     2.551         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.605         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):     4.605         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.652 " "Info (332146): Worst-case minimum pulse width slack is 4.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.652         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     4.652         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.690         0.000 clock_50_1  " "Info (332119):     9.690         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 clock_50_2  " "Info (332119):    16.000         0.000 clock_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 clock_50_3  " "Info (332119):    16.000         0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.698         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):    19.698         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.426         0.000 altera_reserved_tck  " "Info (332119):    29.426         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.030         0.000 clock_27  " "Info (332119):    33.030         0.000 clock_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.693         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):    49.693         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 50 synchronizer chains. " "Info (332114): Report Metastability: Found 50 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 50 " "Info (332114): Number of Synchronizer Chains Found: 50" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info (332114): Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.202 ns " "Info (332114): Worst Case Available Settling Time: 9.202 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info (332114): " {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|clk_NIOS_16\[0\] " "Warning (332060): Node: DE2_115_SOPC:DE2_115_SOPC_inst\|VGA_NIOS_CTRL:vpg\|clk_NIOS_16\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -setup 0.070" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]\}\] -hold 0.100" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -rise_to \[get_clocks \{clock_50_1\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clock_50_1\}\] -fall_to \[get_clocks \{clock_50_1\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -rise_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{altera_reserved_tck\}\] -fall_to \[get_clocks \{altera_reserved_tck\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.375 " "Info (332146): Worst-case setup slack is 1.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.375         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):     1.375         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.115         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     2.115         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.272         0.000 clock_50_1  " "Info (332119):    18.272         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.180         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):    44.180         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.452         0.000 altera_reserved_tck  " "Info (332119):    47.452         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.130 " "Info (332146): Worst-case hold slack is 0.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     0.130         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):     0.133         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):     0.169         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181         0.000 altera_reserved_tck  " "Info (332119):     0.181         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182         0.000 clock_50_1  " "Info (332119):     0.182         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.817 " "Info (332146): Worst-case recovery slack is 2.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.817         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     2.817         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.845         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):     7.845         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.756         0.000 clock_50_1  " "Info (332119):    18.756         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.816         0.000 altera_reserved_tck  " "Info (332119):    45.816         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.348         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):    96.348         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.982 " "Info (332146): Worst-case removal slack is -0.982" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.982        -0.982 altera_reserved_tck  " "Info (332119):    -0.982        -0.982 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482         0.000 clock_50_1  " "Info (332119):     0.482         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.433         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):     1.433         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.513         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     1.513         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.604         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):     2.604         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.745 " "Info (332146): Worst-case minimum pulse width slack is 4.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.745         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\]  " "Info (332119):     4.745         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.245         0.000 clock_50_1  " "Info (332119):     9.245         0.000 clock_50_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 clock_50_2  " "Info (332119):    16.000         0.000 clock_50_2 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000         0.000 clock_50_3  " "Info (332119):    16.000         0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.749         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\]  " "Info (332119):    19.749         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.248         0.000 altera_reserved_tck  " "Info (332119):    29.248         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.030         0.000 clock_27  " "Info (332119):    33.030         0.000 clock_27 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.751         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\]  " "Info (332119):    49.751         0.000 DE2_115_SOPC_inst\|pll\|sd1\|pll7\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 50 synchronizer chains. " "Info (332114): Report Metastability: Found 50 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 50 " "Info (332114): Number of Synchronizer Chains Found: 50" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Info (332114): Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 11.912 ns " "Info (332114): Worst Case Available Settling Time: 11.912 ns" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "Info (332114): " {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332114 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Info: Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 28 20:09:37 2019 " "Info: Processing ended: Sun Jul 28 20:09:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Info: Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Info: Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
