###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        66703   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        48608   # Number of read row buffer hits
num_read_cmds                  =        66703   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        18115   # Number of ACT commands
num_pre_cmds                   =        18098   # Number of PRE commands
num_ondemand_pres              =         7361   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6523054   # Cyles of rank active rank.0
rank_active_cycles.1           =      5997594   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3476946   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      4002406   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        59053   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          142   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           22   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           27   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           21   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           15   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           17   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           12   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            7   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           11   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7376   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        35058   # Read request latency (cycles)
read_latency[40-59]            =        13937   # Read request latency (cycles)
read_latency[60-79]            =         7887   # Read request latency (cycles)
read_latency[80-99]            =         1334   # Read request latency (cycles)
read_latency[100-119]          =         1569   # Read request latency (cycles)
read_latency[120-139]          =         1085   # Read request latency (cycles)
read_latency[140-159]          =          551   # Read request latency (cycles)
read_latency[160-179]          =          424   # Read request latency (cycles)
read_latency[180-199]          =          454   # Read request latency (cycles)
read_latency[200-]             =         4404   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.68946e+08   # Read energy
act_energy                     =  4.95626e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.66893e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.92115e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.07039e+09   # Active standby energy rank.0
act_stb_energy.1               =   3.7425e+09   # Active standby energy rank.1
average_read_latency           =      75.5602   # Average read request latency (cycles)
average_interarrival           =      149.913   # Average request interarrival latency (cycles)
total_energy                   =  1.24261e+10   # Total energy (pJ)
average_power                  =      1242.61   # Average power (mW)
average_bandwidth              =     0.569199   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        67794   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        52244   # Number of read row buffer hits
num_read_cmds                  =        67794   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        15559   # Number of ACT commands
num_pre_cmds                   =        15539   # Number of PRE commands
num_ondemand_pres              =         4267   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6212682   # Cyles of rank active rank.0
rank_active_cycles.1           =      6140050   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3787318   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3859950   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        60115   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          145   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           36   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           32   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           21   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           13   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           12   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =           16   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           10   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            8   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7386   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        37244   # Read request latency (cycles)
read_latency[40-59]            =        14606   # Read request latency (cycles)
read_latency[60-79]            =         6267   # Read request latency (cycles)
read_latency[80-99]            =         1399   # Read request latency (cycles)
read_latency[100-119]          =         1275   # Read request latency (cycles)
read_latency[120-139]          =          875   # Read request latency (cycles)
read_latency[140-159]          =          493   # Read request latency (cycles)
read_latency[160-179]          =          499   # Read request latency (cycles)
read_latency[180-199]          =          390   # Read request latency (cycles)
read_latency[200-]             =         4746   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  2.73345e+08   # Read energy
act_energy                     =  4.25694e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.81791e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.85278e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  3.87671e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.83139e+09   # Active standby energy rank.1
average_read_latency           =       69.177   # Average read request latency (cycles)
average_interarrival           =        147.5   # Average request interarrival latency (cycles)
total_energy                   =  1.23994e+10   # Total energy (pJ)
average_power                  =      1239.94   # Average power (mW)
average_bandwidth              =     0.578509   # Average bandwidth
