Release 11.5 - xst L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> 
PMSPEC -- Overriding Xilinx file </tools/xilinx/11.5/EDK/virtex5/data/virtex5.acd> with local file </tools/xilinx/11.5/ISE/virtex5/data/virtex5.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/pcores/" "/tools/xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/" }

---- Target Parameters
Target Device                      : xc5vsx95tff1136-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" in Library work.
Entity <system> compiled.
Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4646: Unconnected output port 'sys_clk' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4646: Unconnected output port 'sys_clk90' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4646: Unconnected output port 'sys_clk180' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4646: Unconnected output port 'sys_clk270' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4646: Unconnected output port 'sys_clk_lock' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4646: Unconnected output port 'sys_clk2x' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4646: Unconnected output port 'sys_clk2x90' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4646: Unconnected output port 'sys_clk2x180' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4646: Unconnected output port 'sys_clk2x270' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4646: Unconnected output port 'dly_clk' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4646: Unconnected output port 'aux0_clk' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4646: Unconnected output port 'aux0_clk90' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4646: Unconnected output port 'aux0_clk180' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4646: Unconnected output port 'aux0_clk270' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4646: Unconnected output port 'aux1_clk' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4646: Unconnected output port 'aux1_clk90' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4646: Unconnected output port 'aux1_clk180' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4646: Unconnected output port 'aux1_clk270' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4646: Unconnected output port 'aux0_clk2x' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4646: Unconnected output port 'aux0_clk2x90' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4646: Unconnected output port 'aux0_clk2x180' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4646: Unconnected output port 'aux0_clk2x270' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4646: Unconnected output port 'idelay_rdy' of component 'infrastructure_inst_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4692: Unconnected output port 'OPB_MRequest' of component 'opb0_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4692: Unconnected output port 'OPB_beXfer' of component 'opb0_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4692: Unconnected output port 'OPB_beAck' of component 'opb0_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4692: Unconnected output port 'OPB_busLock' of component 'opb0_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4692: Unconnected output port 'OPB_rdDBus' of component 'opb0_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4692: Unconnected output port 'OPB_wrDBus' of component 'opb0_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4692: Unconnected output port 'OPB_dwAck' of component 'opb0_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4692: Unconnected output port 'OPB_dwXfer' of component 'opb0_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4692: Unconnected output port 'OPB_fwAck' of component 'opb0_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4692: Unconnected output port 'OPB_fwXfer' of component 'opb0_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4692: Unconnected output port 'OPB_hwAck' of component 'opb0_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4692: Unconnected output port 'OPB_hwXfer' of component 'opb0_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4692: Unconnected output port 'OPB_pendReq' of component 'opb0_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4692: Unconnected output port 'OPB_toutSup' of component 'opb0_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 4806: Unconnected output port 'soft_reset' of component 'sys_block_inst_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 5036: Unconnected output port 'adc1_clk' of component 'rpoco8_testbench_v11_adc_s_quadc0_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 5036: Unconnected output port 'adc2_clk' of component 'rpoco8_testbench_v11_adc_s_quadc0_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 5036: Unconnected output port 'adc3_clk' of component 'rpoco8_testbench_v11_adc_s_quadc0_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 5072: Unconnected output port 'adc0_clk' of component 'rpoco8_testbench_v11_adc_s_quadc1_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 5072: Unconnected output port 'adc1_clk' of component 'rpoco8_testbench_v11_adc_s_quadc1_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 5072: Unconnected output port 'adc2_clk' of component 'rpoco8_testbench_v11_adc_s_quadc1_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 5072: Unconnected output port 'adc3_clk' of component 'rpoco8_testbench_v11_adc_s_quadc1_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 5072: Unconnected output port 'adc0_clk90' of component 'rpoco8_testbench_v11_adc_s_quadc1_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 7937: Unconnected output port 'OPB_MRequest' of component 'opb1_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 7937: Unconnected output port 'OPB_beXfer' of component 'opb1_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 7937: Unconnected output port 'OPB_beAck' of component 'opb1_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 7937: Unconnected output port 'OPB_busLock' of component 'opb1_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 7937: Unconnected output port 'OPB_rdDBus' of component 'opb1_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 7937: Unconnected output port 'OPB_wrDBus' of component 'opb1_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 7937: Unconnected output port 'OPB_dwAck' of component 'opb1_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 7937: Unconnected output port 'OPB_dwXfer' of component 'opb1_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 7937: Unconnected output port 'OPB_fwAck' of component 'opb1_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 7937: Unconnected output port 'OPB_fwXfer' of component 'opb1_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 7937: Unconnected output port 'OPB_hwAck' of component 'opb1_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 7937: Unconnected output port 'OPB_hwXfer' of component 'opb1_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 7937: Unconnected output port 'OPB_pendReq' of component 'opb1_wrapper'.
WARNING:Xst:753 - "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd" line 7937: Unconnected output port 'OPB_toutSup' of component 'opb1_wrapper'.
Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <system>.
    Related source file is "/scratch/zaki/workspace/pocket_corr/rpoco8_testbench_v11/XPS_ROACH_base/hdl/system.vhd".
Unit <system> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/infrastructure_inst_wrapper.ngc>.
Reading core <../implementation/reset_block_inst_wrapper.ngc>.
Reading core <../implementation/opb0_wrapper.ngc>.
Reading core <../implementation/epb_opb_bridge_inst_wrapper.ngc>.
Reading core <../implementation/epb_infrastructure_inst_wrapper.ngc>.
Reading core <../implementation/sys_block_inst_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xsg_core_config_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_adc_s_quadc0_wrapper.ngc>.
Reading Secure Unit <U0/fgas>.
Reading core <../implementation/rpoco8_testbench_v11_adc_s_quadc1_wrapper.ngc>.
Reading Secure Unit <U0/fgas>.
Reading core <../implementation/rpoco8_testbench_v11_sync_arm_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_sync_sync_pulse_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_sync_sync_sel_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_aa_real_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_aa_real_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_aa_real_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_acc_length_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_acc_num_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_adc0_3_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_adc0_3_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_adc0_3_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_adc4_7_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_adc4_7_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_adc4_7_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_ctrl_sw_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_delay_delay_data_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_eq_coeff_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_fft_pol02_imag_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_fft_pol02_imag_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_fft_pol02_imag_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_fft_pol02_real_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_fft_pol02_real_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_fft_pol02_real_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_iadc0_3_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_iadc0_3_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_iadc0_3_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_iadc4_7_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_iadc4_7_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_iadc4_7_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_insel_insel_data_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_led_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_mux_sel_pfb_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_mux_sel_pfb_sync_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_new_raw_capture_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_new_raw_capture_trig_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_not_or_not_delay1_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_not_or_not_delay2_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_not_or_not_delay3_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_not_or_not_delay4_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_not_or_not_delay5_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_not_or_not_delay6_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_not_or_not_delay7_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_not_or_not_delay8_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_seed_seed_data_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_walsh_codes_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_walsh_codes_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_walsh_codes_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_walsh_trig_sel_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_walsh_walsh1_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_walsh_walsh2_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_walsh_walsh3_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_walsh_walsh4_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_walsh_walsh5_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_walsh_walsh6_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_walsh_walsh7_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_walsh_walsh8_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_aa_real_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_aa_real_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_aa_real_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ab_imag_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ab_imag_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ab_imag_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ab_real_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ab_real_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ab_real_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ac_imag_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ac_imag_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ac_imag_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ac_real_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ac_real_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ac_real_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ad_imag_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ad_imag_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ad_imag_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ad_real_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ad_real_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ad_real_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ae_imag_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ae_imag_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ae_imag_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ae_real_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ae_real_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ae_real_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_af_imag_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_af_imag_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_af_imag_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_af_real_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_af_real_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_af_real_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_bb_real_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_bb_real_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_bb_real_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_bc_imag_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_bc_imag_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_bc_imag_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_bc_real_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_bc_real_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_bc_real_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_bd_imag_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_bd_imag_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_bd_imag_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_bd_real_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_bd_real_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_bd_real_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_be_imag_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_be_imag_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_be_imag_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_be_real_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_be_real_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_be_real_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_bf_imag_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_bf_imag_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_bf_imag_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_bf_real_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_bf_real_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_bf_real_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_cc_real_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_cc_real_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_cc_real_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_cd_imag_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_cd_imag_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_cd_imag_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_cd_real_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_cd_real_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_cd_real_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_cg_imag_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_cg_imag_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_cg_imag_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_cg_real_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_cg_real_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_cg_real_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ch_imag_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ch_imag_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ch_imag_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ch_real_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ch_real_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_ch_real_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_dd_real_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_dd_real_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_dd_real_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_dg_imag_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_dg_imag_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_dg_imag_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_dg_real_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_dg_real_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_dg_real_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_dh_imag_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_dh_imag_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_dh_imag_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_dh_real_ramif_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_dh_real_ramblk_wrapper.ngc>.
Reading core <../implementation/rpoco8_testbench_v11_xengine8_muxed_dh_real_wrapper.ngc>.
Reading core <../implementation/opb1_wrapper.ngc>.
Reading core <../implementation/opb2opb_bridge_opb1_wrapper.ngc>.
Loading core <infrastructure_inst_wrapper> for timing and area information for instance <infrastructure_inst>.
Loading core <reset_block_inst_wrapper> for timing and area information for instance <reset_block_inst>.
Loading core <opb0_wrapper> for timing and area information for instance <opb0>.
Loading core <epb_opb_bridge_inst_wrapper> for timing and area information for instance <epb_opb_bridge_inst>.
Loading core <epb_infrastructure_inst_wrapper> for timing and area information for instance <epb_infrastructure_inst>.
Loading core <sys_block_inst_wrapper> for timing and area information for instance <sys_block_inst>.
Loading core <rpoco8_testbench_v11_xsg_core_config_wrapper> for timing and area information for instance <rpoco8_testbench_v11_XSG_core_config>.
Loading core <rpoco8_testbench_v11_adc_s_quadc0_wrapper> for timing and area information for instance <rpoco8_testbench_v11_ADC_s_quadc0>.
Loading core <rpoco8_testbench_v11_adc_s_quadc1_wrapper> for timing and area information for instance <rpoco8_testbench_v11_ADC_s_quadc1>.
Loading core <rpoco8_testbench_v11_sync_arm_wrapper> for timing and area information for instance <rpoco8_testbench_v11_Sync_arm>.
Loading core <rpoco8_testbench_v11_sync_sync_pulse_wrapper> for timing and area information for instance <rpoco8_testbench_v11_Sync_sync_pulse>.
Loading core <rpoco8_testbench_v11_sync_sync_sel_wrapper> for timing and area information for instance <rpoco8_testbench_v11_Sync_sync_sel>.
Loading core <rpoco8_testbench_v11_aa_real_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_aa_real_ramif>.
Loading core <rpoco8_testbench_v11_aa_real_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_aa_real_ramblk>.
Loading core <rpoco8_testbench_v11_aa_real_wrapper> for timing and area information for instance <rpoco8_testbench_v11_aa_real>.
Loading core <rpoco8_testbench_v11_acc_length_wrapper> for timing and area information for instance <rpoco8_testbench_v11_acc_length>.
Loading core <rpoco8_testbench_v11_acc_num_wrapper> for timing and area information for instance <rpoco8_testbench_v11_acc_num>.
Loading core <rpoco8_testbench_v11_adc0_3_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_adc0_3_ramif>.
Loading core <rpoco8_testbench_v11_adc0_3_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_adc0_3_ramblk>.
Loading core <rpoco8_testbench_v11_adc0_3_wrapper> for timing and area information for instance <rpoco8_testbench_v11_adc0_3>.
Loading core <rpoco8_testbench_v11_adc4_7_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_adc4_7_ramif>.
Loading core <rpoco8_testbench_v11_adc4_7_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_adc4_7_ramblk>.
Loading core <rpoco8_testbench_v11_adc4_7_wrapper> for timing and area information for instance <rpoco8_testbench_v11_adc4_7>.
Loading core <rpoco8_testbench_v11_ctrl_sw_wrapper> for timing and area information for instance <rpoco8_testbench_v11_ctrl_sw>.
Loading core <rpoco8_testbench_v11_delay_delay_data_wrapper> for timing and area information for instance <rpoco8_testbench_v11_delay_delay_data>.
Loading core <rpoco8_testbench_v11_eq_coeff_wrapper> for timing and area information for instance <rpoco8_testbench_v11_eq_coeff>.
Loading core <rpoco8_testbench_v11_fft_pol02_imag_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_fft_pol02_imag_ramif>.
Loading core <rpoco8_testbench_v11_fft_pol02_imag_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_fft_pol02_imag_ramblk>.
Loading core <rpoco8_testbench_v11_fft_pol02_imag_wrapper> for timing and area information for instance <rpoco8_testbench_v11_fft_pol02_imag>.
Loading core <rpoco8_testbench_v11_fft_pol02_real_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_fft_pol02_real_ramif>.
Loading core <rpoco8_testbench_v11_fft_pol02_real_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_fft_pol02_real_ramblk>.
Loading core <rpoco8_testbench_v11_fft_pol02_real_wrapper> for timing and area information for instance <rpoco8_testbench_v11_fft_pol02_real>.
Loading core <rpoco8_testbench_v11_iadc0_3_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_iadc0_3_ramif>.
Loading core <rpoco8_testbench_v11_iadc0_3_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_iadc0_3_ramblk>.
Loading core <rpoco8_testbench_v11_iadc0_3_wrapper> for timing and area information for instance <rpoco8_testbench_v11_iadc0_3>.
Loading core <rpoco8_testbench_v11_iadc4_7_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_iadc4_7_ramif>.
Loading core <rpoco8_testbench_v11_iadc4_7_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_iadc4_7_ramblk>.
Loading core <rpoco8_testbench_v11_iadc4_7_wrapper> for timing and area information for instance <rpoco8_testbench_v11_iadc4_7>.
Loading core <rpoco8_testbench_v11_insel_insel_data_wrapper> for timing and area information for instance <rpoco8_testbench_v11_insel_insel_data>.
Loading core <rpoco8_testbench_v11_led_wrapper> for timing and area information for instance <rpoco8_testbench_v11_led>.
Loading core <rpoco8_testbench_v11_mux_sel_pfb_wrapper> for timing and area information for instance <rpoco8_testbench_v11_mux_sel_pfb>.
Loading core <rpoco8_testbench_v11_mux_sel_pfb_sync_wrapper> for timing and area information for instance <rpoco8_testbench_v11_mux_sel_pfb_sync>.
Loading core <rpoco8_testbench_v11_new_raw_capture_wrapper> for timing and area information for instance <rpoco8_testbench_v11_new_raw_capture>.
Loading core <rpoco8_testbench_v11_new_raw_capture_trig_wrapper> for timing and area information for instance <rpoco8_testbench_v11_new_raw_capture_trig>.
Loading core <rpoco8_testbench_v11_not_or_not_delay1_wrapper> for timing and area information for instance <rpoco8_testbench_v11_not_or_not_delay1>.
Loading core <rpoco8_testbench_v11_not_or_not_delay2_wrapper> for timing and area information for instance <rpoco8_testbench_v11_not_or_not_delay2>.
Loading core <rpoco8_testbench_v11_not_or_not_delay3_wrapper> for timing and area information for instance <rpoco8_testbench_v11_not_or_not_delay3>.
Loading core <rpoco8_testbench_v11_not_or_not_delay4_wrapper> for timing and area information for instance <rpoco8_testbench_v11_not_or_not_delay4>.
Loading core <rpoco8_testbench_v11_not_or_not_delay5_wrapper> for timing and area information for instance <rpoco8_testbench_v11_not_or_not_delay5>.
Loading core <rpoco8_testbench_v11_not_or_not_delay6_wrapper> for timing and area information for instance <rpoco8_testbench_v11_not_or_not_delay6>.
Loading core <rpoco8_testbench_v11_not_or_not_delay7_wrapper> for timing and area information for instance <rpoco8_testbench_v11_not_or_not_delay7>.
Loading core <rpoco8_testbench_v11_not_or_not_delay8_wrapper> for timing and area information for instance <rpoco8_testbench_v11_not_or_not_delay8>.
Loading core <rpoco8_testbench_v11_seed_seed_data_wrapper> for timing and area information for instance <rpoco8_testbench_v11_seed_seed_data>.
Loading core <rpoco8_testbench_v11_walsh_codes_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_walsh_codes_ramif>.
Loading core <rpoco8_testbench_v11_walsh_codes_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_walsh_codes_ramblk>.
Loading core <rpoco8_testbench_v11_walsh_codes_wrapper> for timing and area information for instance <rpoco8_testbench_v11_walsh_codes>.
Loading core <rpoco8_testbench_v11_walsh_trig_sel_wrapper> for timing and area information for instance <rpoco8_testbench_v11_walsh_trig_sel>.
Loading core <rpoco8_testbench_v11_walsh_walsh1_wrapper> for timing and area information for instance <rpoco8_testbench_v11_walsh_walsh1>.
Loading core <rpoco8_testbench_v11_walsh_walsh2_wrapper> for timing and area information for instance <rpoco8_testbench_v11_walsh_walsh2>.
Loading core <rpoco8_testbench_v11_walsh_walsh3_wrapper> for timing and area information for instance <rpoco8_testbench_v11_walsh_walsh3>.
Loading core <rpoco8_testbench_v11_walsh_walsh4_wrapper> for timing and area information for instance <rpoco8_testbench_v11_walsh_walsh4>.
Loading core <rpoco8_testbench_v11_walsh_walsh5_wrapper> for timing and area information for instance <rpoco8_testbench_v11_walsh_walsh5>.
Loading core <rpoco8_testbench_v11_walsh_walsh6_wrapper> for timing and area information for instance <rpoco8_testbench_v11_walsh_walsh6>.
Loading core <rpoco8_testbench_v11_walsh_walsh7_wrapper> for timing and area information for instance <rpoco8_testbench_v11_walsh_walsh7>.
Loading core <rpoco8_testbench_v11_walsh_walsh8_wrapper> for timing and area information for instance <rpoco8_testbench_v11_walsh_walsh8>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_aa_real_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_aa_real_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_aa_real_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_aa_real_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_aa_real_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_aa_real>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ab_imag_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ab_imag_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ab_imag_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ab_imag_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ab_imag_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ab_imag>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ab_real_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ab_real_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ab_real_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ab_real_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ab_real_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ab_real>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ac_imag_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ac_imag_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ac_imag_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ac_imag_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ac_imag_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ac_imag>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ac_real_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ac_real_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ac_real_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ac_real_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ac_real_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ac_real>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ad_imag_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ad_imag_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ad_imag_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ad_imag_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ad_imag_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ad_imag>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ad_real_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ad_real_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ad_real_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ad_real_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ad_real_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ad_real>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ae_imag_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ae_imag_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ae_imag_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ae_imag_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ae_imag_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ae_imag>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ae_real_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ae_real_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ae_real_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ae_real_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ae_real_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ae_real>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_af_imag_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_af_imag_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_af_imag_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_af_imag_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_af_imag_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_af_imag>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_af_real_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_af_real_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_af_real_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_af_real_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_af_real_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_af_real>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_bb_real_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_bb_real_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_bb_real_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_bb_real_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_bb_real_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_bb_real>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_bc_imag_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_bc_imag_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_bc_imag_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_bc_imag_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_bc_imag_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_bc_imag>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_bc_real_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_bc_real_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_bc_real_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_bc_real_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_bc_real_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_bc_real>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_bd_imag_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_bd_imag_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_bd_imag_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_bd_imag_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_bd_imag_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_bd_imag>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_bd_real_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_bd_real_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_bd_real_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_bd_real_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_bd_real_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_bd_real>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_be_imag_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_be_imag_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_be_imag_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_be_imag_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_be_imag_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_be_imag>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_be_real_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_be_real_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_be_real_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_be_real_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_be_real_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_be_real>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_bf_imag_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_bf_imag_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_bf_imag_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_bf_imag_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_bf_imag_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_bf_imag>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_bf_real_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_bf_real_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_bf_real_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_bf_real_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_bf_real_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_bf_real>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_cc_real_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_cc_real_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_cc_real_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_cc_real_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_cc_real_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_cc_real>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_cd_imag_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_cd_imag_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_cd_imag_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_cd_imag_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_cd_imag_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_cd_imag>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_cd_real_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_cd_real_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_cd_real_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_cd_real_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_cd_real_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_cd_real>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_cg_imag_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_cg_imag_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_cg_imag_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_cg_imag_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_cg_imag_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_cg_imag>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_cg_real_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_cg_real_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_cg_real_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_cg_real_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_cg_real_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_cg_real>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ch_imag_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ch_imag_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ch_imag_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ch_imag_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ch_imag_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ch_imag>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ch_real_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ch_real_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ch_real_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ch_real_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_ch_real_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_ch_real>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_dd_real_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_dd_real_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_dd_real_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_dd_real_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_dd_real_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_dd_real>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_dg_imag_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_dg_imag_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_dg_imag_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_dg_imag_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_dg_imag_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_dg_imag>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_dg_real_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_dg_real_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_dg_real_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_dg_real_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_dg_real_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_dg_real>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_dh_imag_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_dh_imag_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_dh_imag_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_dh_imag_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_dh_imag_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_dh_imag>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_dh_real_ramif_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_dh_real_ramif>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_dh_real_ramblk_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_dh_real_ramblk>.
Loading core <rpoco8_testbench_v11_xengine8_muxed_dh_real_wrapper> for timing and area information for instance <rpoco8_testbench_v11_xengine8_muxed_dh_real>.
Loading core <opb1_wrapper> for timing and area information for instance <opb1>.
Loading core <opb2opb_bridge_opb1_wrapper> for timing and area information for instance <opb2opb_bridge_opb1>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_23> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_18> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_24> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_29> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_25> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_30> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_26> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_27> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_28> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_10> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_25> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_13> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_15> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_20> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_22> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_18> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_23> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_24> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_29> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_25> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_30> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_26> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_27> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_28> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/mux/pipe_16_22_0_3> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_1> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_3> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_4> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_6> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_7> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_25> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_0> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_25> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_0> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_23> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_24> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_10> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_13> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_15> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_20> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_22> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_23> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_18> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_29> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_24> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_10> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_30> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_25> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_26> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_27> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_13> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_28> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_20> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_15> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_22> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_23> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_18> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_29> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_24> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_30> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_25> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_26> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_27> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_28> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_25> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_23> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_24> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_5> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_12> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_8> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_14> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_9> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_16> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_11> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_17> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_19> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_21> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_0> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_0> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_5> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_12> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_8> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_14> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_9> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_11> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_16> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_17> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_19> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/mux/pipe_16_22_0_3> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_21> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_1> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_3> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_4> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_6> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_7> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_23> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_24> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_5> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_12> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_8> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_14> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_9> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_16> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_11> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_17> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_19> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_21> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_5> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_12> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_8> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_14> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_9> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_11> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_16> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_17> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_19> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_21> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/mux/pipe_16_22_0_3> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_1> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_3> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_4> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_6> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_7> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_seed_gen_9e38b6b8ee/r_edge_detect_d2d38b3264/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following 3 FFs/Latches : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_seed_gen_9e38b6b8ee/r_edge_detect_d2d38b3264/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_seed_gen_9e38b6b8ee/r_edge_detect_d2d38b3264/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2>
   <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_seed_gen_9e38b6b8ee/r_edge_detect_d2d38b3264/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_23> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_24> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/mux/pipe_16_22_0_3> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_1> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_3> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_4> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_6> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_7> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_10> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_13> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_15> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_20> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_22> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0> in Unit <U0/fgas> is equivalent to the following FF/Latch : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_1> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0> in Unit <U0/fgas> is equivalent to the following FF/Latch : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_1> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_23> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_18> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_24> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_29> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_25> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_30> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_26> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_27> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_28> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_10> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_25> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_13> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_15> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_20> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_22> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_18> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_23> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_24> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_29> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_25> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_30> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_26> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_27> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_28> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay5/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay6/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay7/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/walsh_6332507c5f/delay8/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/mux/pipe_16_22_0_3> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_1> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_3> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_4> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_6> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_7> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_25> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_0> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_25> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_0> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_23> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_24> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_10> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_13> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_15> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_20> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_22> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_23> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_18> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_29> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_24> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_10> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_30> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_25> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_26> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_27> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_13> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_28> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_20> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_15> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_22> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_23> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[24].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_18> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[19].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_29> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[30].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_24> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[25].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_30> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[31].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_25> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[26].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_26> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[27].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_27> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[28].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_28> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[29].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_25> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_23> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_24> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_5> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_12> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_8> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_14> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_9> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_16> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_11> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_17> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_19> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_21> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_0> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_0> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[1].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_5> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_12> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_8> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_14> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_9> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_11> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_16> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_17> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_19> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/mux/pipe_16_22_0_3> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_21> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_1> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_3> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_4> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_6> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_7> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_23> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_24> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_5> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_12> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_8> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_14> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_9> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_16> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_11> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_17> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_19> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_21> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[3].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_5> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[6].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_12> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[13].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_8> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_14> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[15].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_9> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[10].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_11> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[12].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_16> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[17].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_17> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[18].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_19> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[20].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_21> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[22].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/mux/pipe_16_22_0_3> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_1> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_3> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_4> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_6> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_7> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_seed_gen_9e38b6b8ee/r_edge_detect_d2d38b3264/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following 3 FFs/Latches : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_seed_gen_9e38b6b8ee/r_edge_detect_d2d38b3264/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_seed_gen_9e38b6b8ee/r_edge_detect_d2d38b3264/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2>
   <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_seed_gen_9e38b6b8ee/r_edge_detect_d2d38b3264/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_23> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/logical4/latency_pipe_5_26_0_24> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[9].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/simple_bram_vacc1_9ad86dbfbf/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/simple_bram_vacc_48234cb721/pulse_ext_3277005e5f/posedge_1c1f10c149/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/mux/pipe_16_22_0_3> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_1> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[2].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_3> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[4].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_4> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[5].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_6> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[7].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_7> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[8].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_10> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[11].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_13> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[14].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_15> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[16].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_20> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[21].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/rshift_1/op_mem_46_20_0_22> in Unit <rpoco8_testbench_v11_XSG_core_config> is equivalent to the following FF/Latch : <rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/tt800_uprng_5ddb2422ae/tt800_engine_8eab8aba54/output_3c5ce915bc/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[23].fde_used.u2> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0> in Unit <U0/fgas> is equivalent to the following FF/Latch : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_1> 
INFO:Xst:2260 - The FF/Latch <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0> in Unit <U0/fgas> is equivalent to the following FF/Latch : <cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0_1> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 218

Cell Usage :
# BELS                             : 22647
#      GND                         : 425
#      INV                         : 296
#      LUT1                        : 2437
#      LUT2                        : 3839
#      LUT2_D                      : 4
#      LUT2_L                      : 8
#      LUT3                        : 918
#      LUT3_D                      : 2
#      LUT3_L                      : 2
#      LUT4                        : 742
#      LUT4_D                      : 2
#      LUT4_L                      : 10
#      LUT5                        : 805
#      LUT6                        : 2634
#      MUXCY                       : 5266
#      MUXF7                       : 60
#      VCC                         : 304
#      XORCY                       : 4893
# FlipFlops/Latches                : 11590
#      FD                          : 2448
#      FD_1                        : 83
#      FDC                         : 58
#      FDCE                        : 172
#      FDE                         : 6993
#      FDP                         : 8
#      FDPE                        : 10
#      FDR                         : 257
#      FDRE                        : 1409
#      FDRS                        : 2
#      FDS                         : 15
#      FDSE                        : 135
# RAMS                             : 244
#      RAM16X1D                    : 66
#      RAMB18                      : 16
#      RAMB36_EXP                  : 162
# Shift Registers                  : 2236
#      SRL16                       : 2
#      SRL16E                      : 598
#      SRLC16E                     : 1572
#      SRLC32E                     : 64
# Clock Buffers                    : 20
#      BUFG                        : 20
# IO Buffers                       : 140
#      IBUF                        : 34
#      IBUFDS                      : 71
#      IBUFG                       : 1
#      IBUFGDS                     : 7
#      IOBUF                       : 17
#      OBUF                        : 10
# DCM_ADVs                         : 8
#      DCM_ADV                     : 8
# DSPs                             : 82
#      DSP48E                      : 82
# Others                           : 7
#      fft_1024ch_core             : 2
#      IDELAYCTRL                  : 1
#      pfb_core                    : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vsx95tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:           11515  out of  58880    19%  
 Number of Slice LUTs:                14067  out of  58880    23%  
    Number used as Logic:             11699  out of  58880    19%  
    Number used as Memory:             2368  out of  24320     9%  
       Number used as RAM:              132
       Number used as SRL:             2236

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  17835
   Number with an unused Flip Flop:    6320  out of  17835    35%  
   Number with an unused LUT:          3768  out of  17835    21%  
   Number of fully used LUT-FF pairs:  7747  out of  17835    43%  
   Number of unique control sets:       417

IO Utilization: 
 Number of IOs:                         218
 Number of bonded IOBs:                  61  out of    640     9%  
    IOB Flip Flops/Latches:              75

Specific Feature Utilization:
 Number of Block RAM/FIFO:              170  out of    244    69%  
    Number using Block RAM only:        170
 Number of BUFG/BUFGCTRLs:               20  out of     32    62%  
 Number of DCM_ADVs:                      8  out of     12    66%  
 Number of DSP48Es:                      82  out of    640    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                                                                                 | Clock buffer(FF name)                                                                                                                                                                                                                                                                                                       | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
epb_clk_in                                                                                                                                                                                                                                   | infrastructure_inst/dcm_epb_inst:CLK0                                                                                                                                                                                                                                                                                       | 2743  |
quadc0_adc0_clk_in_p                                                                                                                                                                                                                         | rpoco8_testbench_v11_ADC_s_quadc0/GEN_DCM..DCM_ADC0CLK:CLK0                                                                                                                                                                                                                                                                 | 11297 |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr| NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr| NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr| NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr| NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr| NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr| NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr| NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr| NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr| NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr| NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr| NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr| NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr| NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr| NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 2     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/reordering_6e66868728/reorder_f8fbd5db9c/bram0/comp1.core_instance1/BU2/dbiterr                                                            | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/reordering_6e66868728/reorder_f8fbd5db9c/bram0/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)                                                            | 8     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom0/comp0.core_instance0/BU2/dbiterr                    | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom0/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                    | 1     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom1/comp1.core_instance1/BU2/dbiterr                    | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom1/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                    | 1     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/u2n_7a3f6ed825/log_lut/comp2.core_instance2/BU2/dbiterr                                   | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise3_6c54c41815/wgn_61d53da098/u2n_7a3f6ed825/log_lut/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                                   | 1     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom0/comp0.core_instance0/BU2/dbiterr                    | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom0/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                    | 1     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom1/comp1.core_instance1/BU2/dbiterr                    | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom1/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                    | 1     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/u2n_7a3f6ed825/log_lut/comp2.core_instance2/BU2/dbiterr                                   | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise2_b9c8e4ffd4/wgn_61d53da098/u2n_7a3f6ed825/log_lut/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                                   | 1     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom0/comp0.core_instance0/BU2/dbiterr                    | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom0/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                    | 1     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom1/comp1.core_instance1/BU2/dbiterr                    | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom1/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                    | 1     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/u2n_7a3f6ed825/log_lut/comp2.core_instance2/BU2/dbiterr                                   | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise1_4fbcecd53e/wgn_61d53da098/u2n_7a3f6ed825/log_lut/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                                   | 1     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom0/comp0.core_instance0/BU2/dbiterr                    | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom0/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                    | 1     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom1/comp1.core_instance1/BU2/dbiterr                    | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/u2n_7a3f6ed825/sincos_b4f4e7b6b8/rom1/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                    | 1     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/u2n_7a3f6ed825/log_lut/comp2.core_instance2/BU2/dbiterr                                   | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/wgns_1ab29848d8/noise0_eafca60d7f/wgn_61d53da098/u2n_7a3f6ed825/log_lut/comp2.core_instance2/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM18.SP)                                   | 1     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/aa_1973c2cd86/simple_bram_vacc_4ba107ba2e/delay_bram_e0877c919e/single_port_ram/comp0.core_instance0/BU2/dbiterr                           | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/aa_1973c2cd86/simple_bram_vacc_4ba107ba2e/delay_bram_e0877c919e/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)                           | 2     |
quadc0_adc0_clk_in_p                                                                                                                                                                                                                         | rpoco8_testbench_v11_ADC_s_quadc0/GEN_DCM..DCM_ADC0CLK:CLK90                                                                                                                                                                                                                                                                | 33    |
quadc1_adc0_clk_in_p                                                                                                                                                                                                                         | rpoco8_testbench_v11_ADC_s_quadc1/GEN_DCM..DCM_ADC0CLK:CLK0                                                                                                                                                                                                                                                                 | 126   |
quadc1_adc0_clk_in_p                                                                                                                                                                                                                         | rpoco8_testbench_v11_ADC_s_quadc1/GEN_DCM..DCM_ADC0CLK:CLK90                                                                                                                                                                                                                                                                | 33    |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | Buffer(FF name)                                                                                                                                                                                                                                                                                                             | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
N0(XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | NONE(reset_block_inst/reset_block_inst/delay_counter_0)                                                                                                                                                                                                                                                                     | 73    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/reordering_6e66868728/reorder_f8fbd5db9c/bram0/comp1.core_instance1/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/reordering_6e66868728/reorder_f8fbd5db9c/bram0/comp1.core_instance1/BU2/XST_GND:G)                                                                                                                        | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/reordering_6e66868728/reorder_f8fbd5db9c/bram0/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)                                                            | 64    |
rpoco8_testbench_v11_ADC_s_quadc0/rpoco8_testbench_v11_ADC_s_quadc0/async_fifo_adc_data/BU2/U0/fgas/inblk/rd_rst_int<3>(rpoco8_testbench_v11_ADC_s_quadc0/rpoco8_testbench_v11_ADC_s_quadc0/async_fifo_adc_data/BU2/U0/fgas/inblk/rd_rst_fb:Q)                                                                                                                                                                                                                                                | NONE(rpoco8_testbench_v11_ADC_s_quadc0/rpoco8_testbench_v11_ADC_s_quadc0/async_fifo_adc_data/BU2/U0/fgas/cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0)                                                                                                                                                                | 59    |
rpoco8_testbench_v11_ADC_s_quadc1/rpoco8_testbench_v11_ADC_s_quadc1/async_fifo_adc_data/BU2/U0/fgas/inblk/rd_rst_int<3>(rpoco8_testbench_v11_ADC_s_quadc1/rpoco8_testbench_v11_ADC_s_quadc1/async_fifo_adc_data/BU2/U0/fgas/inblk/rd_rst_fb:Q)                                                                                                                                                                                                                                                | NONE(rpoco8_testbench_v11_ADC_s_quadc1/rpoco8_testbench_v11_ADC_s_quadc1/async_fifo_adc_data/BU2/U0/fgas/cntblk/gen_rd_cntr/bin_cnt_top/bld_bin_cnt/count_0)                                                                                                                                                                | 59    |
rpoco8_testbench_v11_ADC_s_quadc0/rpoco8_testbench_v11_ADC_s_quadc0/async_fifo_adc_data/BU2/U0/fgas/inblk/wr_rst_int<3>(rpoco8_testbench_v11_ADC_s_quadc0/rpoco8_testbench_v11_ADC_s_quadc0/async_fifo_adc_data/BU2/U0/fgas/inblk/wr_rst_int_1:Q)                                                                                                                                                                                                                                             | NONE(rpoco8_testbench_v11_ADC_s_quadc0/rpoco8_testbench_v11_ADC_s_quadc0/async_fifo_adc_data/BU2/U0/fgas/cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_0)                                                                                                                                                                | 25    |
rpoco8_testbench_v11_ADC_s_quadc1/rpoco8_testbench_v11_ADC_s_quadc1/async_fifo_adc_data/BU2/U0/fgas/inblk/wr_rst_int<3>(rpoco8_testbench_v11_ADC_s_quadc1/rpoco8_testbench_v11_ADC_s_quadc1/async_fifo_adc_data/BU2/U0/fgas/inblk/wr_rst_int_1:Q)                                                                                                                                                                                                                                             | NONE(rpoco8_testbench_v11_ADC_s_quadc1/rpoco8_testbench_v11_ADC_s_quadc1/async_fifo_adc_data/BU2/U0/fgas/cntblk/gen_wr_cntr/bin_cnt_top/bld_bin_cnt/count_0)                                                                                                                                                                | 25    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/aa_1973c2cd86/simple_bram_vacc_4ba107ba2e/delay_bram_e0877c919e/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/aa_1973c2cd86/simple_bram_vacc_4ba107ba2e/delay_bram_e0877c919e/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)                                                      | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/aa_1973c2cd86/simple_bram_vacc_4ba107ba2e/delay_bram_e0877c919e/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)                           | 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/aa_83d96afb65/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ab_0c1a63c33c/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ac_3235dcb7b5/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ad_0969b37a3a/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ae_be535f1517/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/af_4eaad891f9/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bb_1d0e40145a/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bc_e759aa7234/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bd_6d8aba8fa9/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/be_300430d288/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/bf_f8fc86d250/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cc_a27ff437ef/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cd_85caa3fb40/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/cg_fcd2606ffe/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/ch_5d2010d013/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dd_1baefba425/simple_bram_vacc_a571cb392d/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dg_2ad32fce8b/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)| NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/simple_bram_vacc1_9ad86dbfbf/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP)| 16    |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/XST_GND:G)  | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/xengine8_muxed_cac8d4c9c9/dh_d429c854bc/simple_bram_vacc_48234cb721/delay_bram_8b007fed00/single_port_ram/comp0.core_instance0/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP) | 16    |
rpoco8_testbench_v11_aa_real_ramblk/rpoco8_testbench_v11_aa_real_ramblk/net_gnd0(rpoco8_testbench_v11_aa_real_ramblk/rpoco8_testbench_v11_aa_real_ramblk/XST_GND:G)                                                                                                                                                                                                                                                                                                                           | NONE(rpoco8_testbench_v11_aa_real_ramblk/rpoco8_testbench_v11_aa_real_ramblk/ramb36_0)                                                                                                                                                                                                                                      | 16    |
rpoco8_testbench_v11_adc0_3_ramblk/rpoco8_testbench_v11_adc0_3_ramblk/net_gnd0(rpoco8_testbench_v11_adc0_3_ramblk/rpoco8_testbench_v11_adc0_3_ramblk/XST_GND:G)                                                                                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_adc0_3_ramblk/rpoco8_testbench_v11_adc0_3_ramblk/ramb36_0)                                                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_adc4_7_ramblk/rpoco8_testbench_v11_adc4_7_ramblk/net_gnd0(rpoco8_testbench_v11_adc4_7_ramblk/rpoco8_testbench_v11_adc4_7_ramblk/XST_GND:G)                                                                                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_adc4_7_ramblk/rpoco8_testbench_v11_adc4_7_ramblk/ramb36_0)                                                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_fft_pol02_imag_ramblk/rpoco8_testbench_v11_fft_pol02_imag_ramblk/net_gnd0(rpoco8_testbench_v11_fft_pol02_imag_ramblk/rpoco8_testbench_v11_fft_pol02_imag_ramblk/XST_GND:G)                                                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_fft_pol02_imag_ramblk/rpoco8_testbench_v11_fft_pol02_imag_ramblk/ramb36_0)                                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_fft_pol02_real_ramblk/rpoco8_testbench_v11_fft_pol02_real_ramblk/net_gnd0(rpoco8_testbench_v11_fft_pol02_real_ramblk/rpoco8_testbench_v11_fft_pol02_real_ramblk/XST_GND:G)                                                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_fft_pol02_real_ramblk/rpoco8_testbench_v11_fft_pol02_real_ramblk/ramb36_0)                                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_iadc0_3_ramblk/rpoco8_testbench_v11_iadc0_3_ramblk/net_gnd0(rpoco8_testbench_v11_iadc0_3_ramblk/rpoco8_testbench_v11_iadc0_3_ramblk/XST_GND:G)                                                                                                                                                                                                                                                                                                                           | NONE(rpoco8_testbench_v11_iadc0_3_ramblk/rpoco8_testbench_v11_iadc0_3_ramblk/ramb36_0)                                                                                                                                                                                                                                      | 16    |
rpoco8_testbench_v11_iadc4_7_ramblk/rpoco8_testbench_v11_iadc4_7_ramblk/net_gnd0(rpoco8_testbench_v11_iadc4_7_ramblk/rpoco8_testbench_v11_iadc4_7_ramblk/XST_GND:G)                                                                                                                                                                                                                                                                                                                           | NONE(rpoco8_testbench_v11_iadc4_7_ramblk/rpoco8_testbench_v11_iadc4_7_ramblk/ramb36_0)                                                                                                                                                                                                                                      | 16    |
rpoco8_testbench_v11_walsh_codes_ramblk/rpoco8_testbench_v11_walsh_codes_ramblk/net_gnd0(rpoco8_testbench_v11_walsh_codes_ramblk/rpoco8_testbench_v11_walsh_codes_ramblk/XST_GND:G)                                                                                                                                                                                                                                                                                                           | NONE(rpoco8_testbench_v11_walsh_codes_ramblk/rpoco8_testbench_v11_walsh_codes_ramblk/ramb36_0)                                                                                                                                                                                                                              | 16    |
rpoco8_testbench_v11_xengine8_muxed_aa_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_aa_real_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_aa_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_aa_real_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_aa_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_aa_real_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_ab_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_ab_imag_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_ab_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_ab_imag_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_ab_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_ab_imag_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_ab_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_ab_real_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_ab_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_ab_real_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_ab_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_ab_real_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_ac_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_ac_imag_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_ac_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_ac_imag_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_ac_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_ac_imag_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_ac_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_ac_real_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_ac_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_ac_real_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_ac_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_ac_real_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_ad_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_ad_imag_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_ad_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_ad_imag_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_ad_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_ad_imag_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_ad_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_ad_real_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_ad_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_ad_real_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_ad_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_ad_real_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_ae_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_ae_imag_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_ae_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_ae_imag_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_ae_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_ae_imag_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_ae_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_ae_real_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_ae_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_ae_real_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_ae_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_ae_real_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_af_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_af_imag_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_af_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_af_imag_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_af_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_af_imag_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_af_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_af_real_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_af_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_af_real_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_af_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_af_real_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_bb_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_bb_real_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_bb_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_bb_real_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_bb_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_bb_real_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_bc_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_bc_imag_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_bc_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_bc_imag_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_bc_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_bc_imag_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_bc_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_bc_real_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_bc_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_bc_real_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_bc_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_bc_real_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_bd_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_bd_imag_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_bd_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_bd_imag_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_bd_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_bd_imag_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_bd_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_bd_real_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_bd_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_bd_real_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_bd_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_bd_real_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_be_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_be_imag_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_be_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_be_imag_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_be_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_be_imag_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_be_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_be_real_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_be_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_be_real_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_be_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_be_real_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_bf_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_bf_imag_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_bf_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_bf_imag_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_bf_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_bf_imag_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_bf_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_bf_real_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_bf_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_bf_real_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_bf_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_bf_real_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_cc_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_cc_real_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_cc_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_cc_real_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_cc_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_cc_real_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_cd_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_cd_imag_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_cd_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_cd_imag_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_cd_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_cd_imag_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_cd_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_cd_real_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_cd_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_cd_real_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_cd_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_cd_real_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_cg_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_cg_imag_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_cg_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_cg_imag_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_cg_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_cg_imag_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_cg_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_cg_real_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_cg_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_cg_real_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_cg_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_cg_real_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_ch_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_ch_imag_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_ch_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_ch_imag_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_ch_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_ch_imag_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_ch_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_ch_real_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_ch_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_ch_real_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_ch_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_ch_real_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_dd_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_dd_real_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_dd_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_dd_real_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_dd_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_dd_real_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_dg_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_dg_imag_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_dg_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_dg_imag_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_dg_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_dg_imag_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_dg_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_dg_real_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_dg_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_dg_real_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_dg_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_dg_real_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_dh_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_dh_imag_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_dh_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_dh_imag_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_dh_imag_ramblk/rpoco8_testbench_v11_xengine8_muxed_dh_imag_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
rpoco8_testbench_v11_xengine8_muxed_dh_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_dh_real_ramblk/net_gnd0(rpoco8_testbench_v11_xengine8_muxed_dh_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_dh_real_ramblk/XST_GND:G)                                                                                                                                                                                                                                                               | NONE(rpoco8_testbench_v11_xengine8_muxed_dh_real_ramblk/rpoco8_testbench_v11_xengine8_muxed_dh_real_ramblk/ramb36_0)                                                                                                                                                                                                        | 16    |
opb2opb_bridge_opb1/opb2opb_bridge_opb1/sopb_select_not(opb2opb_bridge_opb1/opb2opb_bridge_opb1/sopb_select_not1_INV_0:O)                                                                                                                                                                                                                                                                                                                                                                     | NONE(opb2opb_bridge_opb1/opb2opb_bridge_opb1/ERRACK_FF_I)                                                                                                                                                                                                                                                                   | 5     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp1_19442d33d6/dual_port_ram/comp1.core_instance1/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp1_19442d33d6/dual_port_ram/comp1.core_instance1/BU2/XST_GND:G)                                                                                | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp1_19442d33d6/dual_port_ram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                  | 4     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp2_9393ecab03/dual_port_ram/comp1.core_instance1/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp2_9393ecab03/dual_port_ram/comp1.core_instance1/BU2/XST_GND:G)                                                                                | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp2_9393ecab03/dual_port_ram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                  | 4     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp3_8ee827bc45/dual_port_ram/comp1.core_instance1/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp3_8ee827bc45/dual_port_ram/comp1.core_instance1/BU2/XST_GND:G)                                                                                | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp3_8ee827bc45/dual_port_ram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                  | 4     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp4_d058a4e49d/dual_port_ram/comp1.core_instance1/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp4_d058a4e49d/dual_port_ram/comp1.core_instance1/BU2/XST_GND:G)                                                                                | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp4_d058a4e49d/dual_port_ram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                  | 4     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp5_28fcda6f2b/dual_port_ram/comp1.core_instance1/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp5_28fcda6f2b/dual_port_ram/comp1.core_instance1/BU2/XST_GND:G)                                                                                | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp5_28fcda6f2b/dual_port_ram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                  | 4     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp6_d84ca6839f/dual_port_ram/comp1.core_instance1/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp6_d84ca6839f/dual_port_ram/comp1.core_instance1/BU2/XST_GND:G)                                                                                | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp6_d84ca6839f/dual_port_ram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                  | 4     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp7_74dd199184/dual_port_ram/comp1.core_instance1/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp7_74dd199184/dual_port_ram/comp1.core_instance1/BU2/XST_GND:G)                                                                                | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp7_74dd199184/dual_port_ram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                  | 4     |
rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp8_b3c4c81a92/dual_port_ram/comp1.core_instance1/BU2/dbiterr(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp8_b3c4c81a92/dual_port_ram/comp1.core_instance1/BU2/XST_GND:G)                                                                                | NONE(rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/delay_bram_prog_dp8_b3c4c81a92/dual_port_ram/comp1.core_instance1/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_init.ram/TRUE_DP.SINGLE_PRIM36.TDP)                                  | 4     |
opb0/OPB_Rst(opb0/opb0/POR_FF_I:Q)                                                                                                                                                                                                                                                                                                                                                                                                                                                            | NONE(opb2opb_bridge_opb1/opb2opb_bridge_opb1/RNW_INT_FF_I)                                                                                                                                                                                                                                                                  | 2     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 6.840ns (Maximum Frequency: 146.196MHz)
   Minimum input arrival time before clock: 1.796ns
   Maximum output required time after clock: 4.273ns
   Maximum combinational path delay: 4.765ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'epb_clk_in'
  Clock period: 6.840ns (frequency: 146.196MHz)
  Total number of paths / destination ports: 415135 / 6749
-------------------------------------------------------------------------
Delay:               6.840ns (Levels of Logic = 11)
  Source:            epb_opb_bridge_inst/epb_opb_bridge_inst/prev_cs_n (FF)
  Destination:       rpoco8_testbench_v11_Sync_arm/rpoco8_testbench_v11_Sync_arm/reg_buffer_2 (FF)
  Source Clock:      epb_clk_in rising +127
  Destination Clock: epb_clk_in rising +127

  Data Path: epb_opb_bridge_inst/epb_opb_bridge_inst/prev_cs_n to rpoco8_testbench_v11_Sync_arm/rpoco8_testbench_v11_Sync_arm/reg_buffer_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              65   0.471   0.922  epb_opb_bridge_inst/prev_cs_n (epb_opb_bridge_inst/prev_cs_n)
     LUT4:I0->O           43   0.094   1.102  epb_opb_bridge_inst/M_ABus<28>1 (M_ABus<28>)
     end scope: 'epb_opb_bridge_inst'
     begin scope: 'opb0'
     end scope: 'opb0'
     begin scope: 'sys_block_inst'
     LUT5:I0->O           31   0.094   0.916  sys_block_inst/Sl_DBus_0_mux000011 (sys_block_inst/N2)
     LUT4:I0->O            1   0.094   0.480  sys_block_inst/Sl_DBus_9_mux00001 (Sl_DBus<9>)
     end scope: 'sys_block_inst'
     begin scope: 'opb0'
     LUT6:I5->O            1   0.094   0.710  opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_9_or000040 (opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_9_or000040)
     LUT6:I3->O            1   0.094   0.480  opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_9_or0000100 (OPB_rdDBus<9>)
     LUT2:I1->O           32   0.094   1.100  opb0/OPB_DBus_I/Y_9_or00001 (OPB_DBus<9>)
     end scope: 'opb0'
     begin scope: 'rpoco8_testbench_v11_Sync_arm'
     LUT6:I1->O            1   0.094   0.000  rpoco8_testbench_v11_Sync_arm/reg_buffer_22_rstpot (rpoco8_testbench_v11_Sync_arm/reg_buffer_22_rstpot)
     FD:D                     -0.018          rpoco8_testbench_v11_Sync_arm/reg_buffer_22
    ----------------------------------------
    Total                      6.840ns (1.129ns logic, 5.711ns route)
                                       (16.5% logic, 83.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'quadc0_adc0_clk_in_p'
  Clock period: 4.213ns (frequency: 237.344MHz)
  Total number of paths / destination ports: 411769 / 23349
-------------------------------------------------------------------------
Delay:               4.213ns (Levels of Logic = 15)
  Source:            rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/counter2/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Destination:       rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/counter2/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Source Clock:      quadc0_adc0_clk_in_p rising
  Destination Clock: quadc0_adc0_clk_in_p rising

  Data Path: rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/counter2/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 to rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/counter2/comp6.core_instance6/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.471   1.074  U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (q(0))
     end scope: 'BU2'
     end scope: 'rpoco8_testbench_v11_x0/counter2/comp6.core_instance6'
     LUT6:I0->O            1   0.094   0.000  rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_lut(0) (rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_lut(0))
     MUXCY:S->O            1   0.372   0.000  rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(0) (rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(0))
     MUXCY:CI->O           1   0.026   0.000  rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(1) (rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(1))
     MUXCY:CI->O           1   0.026   0.000  rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(2) (rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(2))
     MUXCY:CI->O           1   0.026   0.000  rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(3) (rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(3))
     MUXCY:CI->O           1   0.026   0.000  rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(4) (rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(4))
     MUXCY:CI->O           1   0.026   0.000  rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(5) (rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(5))
     MUXCY:CI->O           1   0.026   0.000  rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(6) (rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(6))
     MUXCY:CI->O           1   0.026   0.000  rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(7) (rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(7))
     MUXCY:CI->O           1   0.026   0.000  rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(8) (rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(8))
     MUXCY:CI->O           1   0.026   0.000  rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(9) (rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(9))
     MUXCY:CI->O          20   0.254   0.584  rpoco8_testbench_v11_x0/relational1/Mcompar_result_12_3_rel(0)_cy(10) (rpoco8_testbench_v11_x0/relational1_op_net_x18)
     LUT2:I1->O           32   0.094   0.463  rpoco8_testbench_v11_x0/mux1/unregy_join_6_11 (rpoco8_testbench_v11_x0/counter2/core_sinit)
     begin scope: 'rpoco8_testbench_v11_x0/counter2/comp6.core_instance6'
     begin scope: 'BU2'
     FDRE:R                    0.573          U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    ----------------------------------------
    Total                      4.213ns (2.092ns logic, 2.121ns route)
                                       (49.7% logic, 50.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'quadc1_adc0_clk_in_p'
  Clock period: 2.267ns (frequency: 441.112MHz)
  Total number of paths / destination ports: 342 / 299
-------------------------------------------------------------------------
Delay:               2.267ns (Levels of Logic = 3)
  Source:            rpoco8_testbench_v11_ADC_s_quadc1/rpoco8_testbench_v11_ADC_s_quadc1/async_fifo_adc_data/BU2/U0/fgas/flblk/clkmod/rdx/PNTR_B_3 (FF)
  Destination:       rpoco8_testbench_v11_ADC_s_quadc1/rpoco8_testbench_v11_ADC_s_quadc1/async_fifo_adc_data/BU2/U0/fgas/flblk/thrmod/flogic/RAM_FULL_i (FF)
  Source Clock:      quadc1_adc0_clk_in_p rising
  Destination Clock: quadc1_adc0_clk_in_p rising

  Data Path: rpoco8_testbench_v11_ADC_s_quadc1/rpoco8_testbench_v11_ADC_s_quadc1/async_fifo_adc_data/BU2/U0/fgas/flblk/clkmod/rdx/PNTR_B_3 to rpoco8_testbench_v11_ADC_s_quadc1/rpoco8_testbench_v11_ADC_s_quadc1/async_fifo_adc_data/BU2/U0/fgas/flblk/thrmod/flogic/RAM_FULL_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.471   0.794  flblk/clkmod/rdx/PNTR_B_3 (debug_rd_pntr_w<3>)
     LUT4:I0->O            1   0.094   0.480  flblk/thrmod/flogic/comp1/dout_i53 (CHOICE44)
     LUT4_L:I3->LO         1   0.094   0.240  flblk/thrmod/flogic/comp1/dout_i59 (flblk/thrmod/flogic/comp_full1)
     LUT4_L:I2->LO         1   0.094   0.000  flblk/thrmod/flogic/FULL_NONREG_i1 (flblk/thrmod/flogic/FULL_NONREG)
     FDP:D                    -0.018          flblk/thrmod/flogic/RAM_FULL_i
    ----------------------------------------
    Total                      2.267ns (0.753ns logic, 1.514ns route)
                                       (33.2% logic, 66.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'epb_clk_in'
  Total number of paths / destination ports: 35 / 35
-------------------------------------------------------------------------
Offset:              1.738ns (Levels of Logic = 3)
  Source:            epb_cs_n (PAD)
  Destination:       epb_opb_bridge_inst/epb_opb_bridge_inst/epb_rdy_reg (FF)
  Destination Clock: epb_clk_in rising +127

  Data Path: epb_cs_n to epb_opb_bridge_inst/epb_opb_bridge_inst/epb_rdy_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.818   0.347  epb_cs_n_IBUF (epb_cs_n_IBUF)
     begin scope: 'epb_infrastructure_inst'
     end scope: 'epb_infrastructure_inst'
     begin scope: 'epb_opb_bridge_inst'
     FDRS:R                    0.573          epb_opb_bridge_inst/epb_rdy_reg
    ----------------------------------------
    Total                      1.738ns (1.391ns logic, 0.347ns route)
                                       (80.0% logic, 20.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'quadc0_adc0_clk_in_p'
  Total number of paths / destination ports: 584 / 443
-------------------------------------------------------------------------
Offset:              1.796ns (Levels of Logic = 4)
  Source:            rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/fft_real_biplex_1024chout:sync_out (PAD)
  Destination:       rpoco8_testbench_v11_fft_pol02_imag_ramblk/rpoco8_testbench_v11_fft_pol02_imag_ramblk/ramb36_0 (RAM)
  Destination Clock: quadc0_adc0_clk_in_p rising

  Data Path: rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/fft_real_biplex_1024chout:sync_out to rpoco8_testbench_v11_fft_pol02_imag_ramblk/rpoco8_testbench_v11_fft_pol02_imag_ramblk/ramb36_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    fft_1024ch_core:sync_out   74   0.000   0.615  rpoco8_testbench_v11_x0/fft_real_biplex_1024chout (rpoco8_testbench_v11_x0/counter/core_sinit)
     LUT6:I5->O           32   0.094   0.463  rpoco8_testbench_v11_x0/freeze_cntr_2f60b4c116/logical1/fully_2_1_bit1 (rpoco8_testbench_v11_fft_pol02_imag_we)
     end scope: 'rpoco8_testbench_v11_XSG_core_config'
     end scope: 'rpoco8_testbench_v11_XSG_core_config'
     begin scope: 'rpoco8_testbench_v11_fft_pol02_real_ramif'
     end scope: 'rpoco8_testbench_v11_fft_pol02_real_ramif'
     begin scope: 'rpoco8_testbench_v11_fft_pol02_real_ramblk'
     begin scope: 'rpoco8_testbench_v11_fft_pol02_real_ramblk'
     RAMB36_EXP:WEAU1          0.624          ramb36_0
    ----------------------------------------
    Total                      1.796ns (0.718ns logic, 1.078ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'quadc1_adc0_clk_in_p'
  Total number of paths / destination ports: 66 / 33
-------------------------------------------------------------------------
Offset:              1.154ns (Levels of Logic = 2)
  Source:            quadc1_sync_in_p (PAD)
  Destination:       rpoco8_testbench_v11_ADC_s_quadc1/rpoco8_testbench_v11_ADC_s_quadc1/sync_capture (FF)
  Destination Clock: quadc1_adc0_clk_in_p falling

  Data Path: quadc1_sync_in_p to rpoco8_testbench_v11_ADC_s_quadc1/rpoco8_testbench_v11_ADC_s_quadc1/sync_capture
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'rpoco8_testbench_v11_ADC_s_quadc1'
     IBUFDS:I->O           1   0.818   0.336  rpoco8_testbench_v11_ADC_s_quadc1/IBUFDS_SYNC (rpoco8_testbench_v11_ADC_s_quadc1/sync_in)
     FD_1:D                   -0.018          rpoco8_testbench_v11_ADC_s_quadc1/sync_capture
    ----------------------------------------
    Total                      1.154ns (0.818ns logic, 0.336ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'epb_clk_in'
  Total number of paths / destination ports: 65 / 17
-------------------------------------------------------------------------
Offset:              4.273ns (Levels of Logic = 4)
  Source:            epb_opb_bridge_inst/epb_opb_bridge_inst/epb_r_w_n_reg (FF)
  Destination:       epb_data<15> (PAD)
  Source Clock:      epb_clk_in rising +127

  Data Path: epb_opb_bridge_inst/epb_opb_bridge_inst/epb_r_w_n_reg to epb_data<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              38   0.471   0.838  epb_opb_bridge_inst/epb_r_w_n_reg (epb_opb_bridge_inst/epb_r_w_n_reg)
     LUT3:I0->O           16   0.094   0.418  epb_opb_bridge_inst/epb_data_oe_n1 (epb_data_oe_n)
     end scope: 'epb_opb_bridge_inst'
     begin scope: 'epb_infrastructure_inst'
     IOBUF:T->IO               2.452          epb_infrastructure_inst/iob_data[0] (epb_data_buf<0>)
     end scope: 'epb_infrastructure_inst'
    ----------------------------------------
    Total                      4.273ns (3.017ns logic, 1.256ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'quadc0_adc0_clk_in_p'
  Total number of paths / destination ports: 405 / 109
-------------------------------------------------------------------------
Offset:              3.563ns (Levels of Logic = 4)
  Source:            rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/input_mux_19565016bf/muxin0_4d9ac5c75c/addressable_shift_register/comp0.core_instance0/BU2/U0/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg (FF)
  Destination:       rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/pfb_fir_bb_4_tap_add_lat_1:pol1_in1(15) (PAD)
  Source Clock:      quadc0_adc0_clk_in_p rising

  Data Path: rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/input_mux_19565016bf/muxin0_4d9ac5c75c/addressable_shift_register/comp0.core_instance0/BU2/U0/i_bb_inst/lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg to rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_XSG_core_config/rpoco8_testbench_v11_x0/pfb_fir_bb_4_tap_add_lat_1:pol1_in1(15)
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRLC32E:CLK->Q        5   1.731   0.732  lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only/usecarry32.shreg (q(4))
     end scope: 'U0/i_bb_inst'
     end scope: 'BU2'
     end scope: 'rpoco8_testbench_v11_x0/input_mux_19565016bf/muxin0_4d9ac5c75c/addressable_shift_register/comp0.core_instance0'
     LUT3:I0->O            1   0.094   0.576  rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/mux_y_net_x0(7)_SW0 (N112)
     LUT6:I4->O            1   0.094   0.336  rpoco8_testbench_v11_x0/not_or_not_8c5e725a77/mux_y_net_x0(7) (rpoco8_testbench_v11_iadc0_3_data_in<7>)
    pfb_core:pol1_in1(15)        0.000          rpoco8_testbench_v11_x0/pfb_fir_bb_4_tap_add_lat_1
    ----------------------------------------
    Total                      3.563ns (1.919ns logic, 1.644ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 147 / 147
-------------------------------------------------------------------------
Delay:               4.765ns (Levels of Logic = 7)
  Source:            epb_cs_n (PAD)
  Destination:       epb_rdy (PAD)

  Data Path: epb_cs_n to epb_rdy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.818   0.347  epb_cs_n_IBUF (epb_cs_n_IBUF)
     begin scope: 'epb_infrastructure_inst'
     end scope: 'epb_infrastructure_inst'
     begin scope: 'epb_opb_bridge_inst'
     INV:I->O              1   0.238   0.336  epb_opb_bridge_inst/epb_rdy_oe1_INV_0 (epb_rdy_oe)
     end scope: 'epb_opb_bridge_inst'
     begin scope: 'epb_infrastructure_inst'
     INV:I->O              1   0.238   0.336  epb_infrastructure_inst/iob_epb_rdy_not00001_INV_0 (epb_infrastructure_inst/iob_epb_rdy_not0000)
     IOBUF:T->IO               2.452          epb_infrastructure_inst/iob_epb_rdy (epb_rdy_buf)
     end scope: 'epb_infrastructure_inst'
    ----------------------------------------
    Total                      4.765ns (3.746ns logic, 1.019ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================


Total REAL time to Xst completion: 285.00 secs
Total CPU time to Xst completion: 284.09 secs
 
--> 


Total memory usage is 807880 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   60 (   0 filtered)
Number of infos    :  331 (   0 filtered)

