#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Jan 24 15:51:43 2019
# Process ID: 4616
# Current directory: C:/EAAES/asignments/LineArray/LineArray.runs/impl_1
# Command line: vivado.exe -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: C:/EAAES/asignments/LineArray/LineArray.runs/impl_1/system_wrapper.vdi
# Journal file: C:/EAAES/asignments/LineArray/LineArray.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'C:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_DelayUnit_0_0/system_DelayUnit_0_0.dcp' for cell 'system_i/DelayUnit_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_PWM_GENERATOR_0_2/system_PWM_GENERATOR_0_2.dcp' for cell 'system_i/PWM_GENERATOR_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_PWM_GENERATOR_1_0/system_PWM_GENERATOR_1_0.dcp' for cell 'system_i/PWM_GENERATOR_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_PWM_GENERATOR_2_0/system_PWM_GENERATOR_2_0.dcp' for cell 'system_i/PWM_GENERATOR_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_PWM_GENERATOR_3_0/system_PWM_GENERATOR_3_0.dcp' for cell 'system_i/PWM_GENERATOR_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_PWM_GENERATOR_4_0/system_PWM_GENERATOR_4_0.dcp' for cell 'system_i/PWM_GENERATOR_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_PWM_GENERATOR_5_0/system_PWM_GENERATOR_5_0.dcp' for cell 'system_i/PWM_GENERATOR_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_PWM_GENERATOR_6_0/system_PWM_GENERATOR_6_0.dcp' for cell 'system_i/PWM_GENERATOR_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_PWM_GENERATOR_7_0/system_PWM_GENERATOR_7_0.dcp' for cell 'system_i/PWM_GENERATOR_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_PWM_GENERATOR_8_0/system_PWM_GENERATOR_8_0.dcp' for cell 'system_i/PWM_GENERATOR_8'
INFO: [Project 1-454] Reading design checkpoint 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_SystemReset_0_0/system_SystemReset_0_0.dcp' for cell 'system_i/SystemReset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_all_pass_filter_0_0/system_all_pass_filter_0_0.dcp' for cell 'system_i/all_pass_filter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp' for cell 'system_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_0_0/system_fir_compiler_0_0.dcp' for cell 'system_i/fir_compiler_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_1_0/system_fir_compiler_1_0.dcp' for cell 'system_i/fir_compiler_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_2_0/system_fir_compiler_2_0.dcp' for cell 'system_i/fir_compiler_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_3_0/system_fir_compiler_3_0.dcp' for cell 'system_i/fir_compiler_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_4_0/system_fir_compiler_4_0.dcp' for cell 'system_i/fir_compiler_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_5_0/system_fir_compiler_5_0.dcp' for cell 'system_i/fir_compiler_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_6_0/system_fir_compiler_6_0.dcp' for cell 'system_i/fir_compiler_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_7_0/system_fir_compiler_7_0.dcp' for cell 'system_i/fir_compiler_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_8_0/system_fir_compiler_8_0.dcp' for cell 'system_i/fir_compiler_8'
INFO: [Project 1-454] Reading design checkpoint 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'C:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_translatorV2_0_0/system_translatorV2_0_0.dcp' for cell 'system_i/translatorV2_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.dcp' for cell 'system_i/xadc_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/system_xlconstant_0_0.dcp' for cell 'system_i/xlconstant_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 518 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/U0'
Finished Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.xdc] for cell 'system_i/xadc_wiz_0/U0'
Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_board.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 993.887 ; gain = 405.555
Finished Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.xdc] for cell 'system_i/clk_wiz_0/inst'
Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/fir_compiler_0/U0'
Finished Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/fir_compiler_0/U0'
Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/fir_compiler_1/U0'
Finished Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/fir_compiler_1/U0'
Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_2_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/fir_compiler_2/U0'
Finished Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_2_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/fir_compiler_2/U0'
Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_3_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/fir_compiler_3/U0'
Finished Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_3_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/fir_compiler_3/U0'
Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_4_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/fir_compiler_4/U0'
Finished Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_4_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/fir_compiler_4/U0'
Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_5_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/fir_compiler_5/U0'
Finished Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_5_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/fir_compiler_5/U0'
Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_6_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/fir_compiler_6/U0'
Finished Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_6_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/fir_compiler_6/U0'
Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_7_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/fir_compiler_7/U0'
Finished Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_7_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/fir_compiler_7/U0'
Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_8_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/fir_compiler_8/U0'
Finished Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_8_0/constraints/fir_compiler_v7_2.xdc] for cell 'system_i/fir_compiler_8/U0'
Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/EAAES/asignments/LineArray/LineArray.srcs/constrs_1/new/constrains.xdc]
Finished Parsing XDC File [C:/EAAES/asignments/LineArray/LineArray.srcs/constrs_1/new/constrains.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_xadc_wiz_0_0/system_xadc_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_0_0/system_fir_compiler_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_1_0/system_fir_compiler_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_2_0/system_fir_compiler_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_3_0/system_fir_compiler_3_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_4_0/system_fir_compiler_4_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_5_0/system_fir_compiler_5_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_6_0/system_fir_compiler_6_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_7_0/system_fir_compiler_7_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_fir_compiler_8_0/system_fir_compiler_8_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/EAAES/asignments/LineArray/LineArray.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 192 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 160 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 32 instances

link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 993.949 ; gain = 783.828
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 993.949 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1139253b3

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10b9047a8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.658 . Memory (MB): peak = 999.512 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 13 cells.
Phase 2 Constant propagation | Checksum: 1f8f61f2c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 999.512 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2133 unconnected nets.
INFO: [Opt 31-11] Eliminated 455 unconnected cells.
Phase 3 Sweep | Checksum: 134907039

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 999.512 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 14500d49e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 999.512 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 999.512 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 14500d49e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 999.512 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 27 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 18 Total Ports: 54
Number of Flops added for Enable Generation: 27

Ending PowerOpt Patch Enables Task | Checksum: 112560608

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1187.480 ; gain = 0.000
Ending Power Optimization Task | Checksum: 112560608

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1187.480 ; gain = 187.969
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1187.480 ; gain = 193.531
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 1187.480 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/EAAES/asignments/LineArray/LineArray.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/EAAES/asignments/LineArray/LineArray.runs/impl_1/system_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1187.480 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dc73ef5b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 128591c1f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 128591c1f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1187.480 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 128591c1f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: e4c100cb

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e4c100cb

Time (s): cpu = 00:00:25 ; elapsed = 00:00:17 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d7be8417

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: d68a8300

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: d68a8300

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 114a74385

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 12cedb14c

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 669f2334

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: b5104f0d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: b5104f0d

Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1c756e21c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1187.480 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c756e21c

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.459. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1609c4595

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 1187.480 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1609c4595

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1609c4595

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1609c4595

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: e89d8266

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 1187.480 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e89d8266

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 1187.480 ; gain = 0.000
Ending Placer Task | Checksum: 4c7183c6

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 1187.480 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:51 . Memory (MB): peak = 1187.480 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1187.480 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/EAAES/asignments/LineArray/LineArray.runs/impl_1/system_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 1187.480 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1187.480 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1187.480 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 30f6082 ConstDB: 0 ShapeSum: 49622344 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 127f353ad

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 127f353ad

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 127f353ad

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 127f353ad

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1187.480 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14b76bdd8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1187.480 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.292 | TNS=-3976.250| WHS=-0.361 | THS=-128.941|

Phase 2 Router Initialization | Checksum: aa89fddf

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 109df7812

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 317
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 985f14bd

Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 1187.480 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.922 | TNS=-7350.915| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 119aaa938

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1329c4bf2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1187.480 ; gain = 0.000
Phase 4.1.2 GlobIterForTiming | Checksum: 10a1eb323

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1187.480 ; gain = 0.000
Phase 4.1 Global Iteration 0 | Checksum: 10a1eb323

Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 8107ea64

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1187.480 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.921 | TNS=-7133.252| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18091296c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1187.480 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 18091296c

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1783dd9f2

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 1187.480 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.806 | TNS=-6761.929| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1a2e8ba6e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a2e8ba6e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 1187.480 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1a2e8ba6e

Time (s): cpu = 00:00:39 ; elapsed = 00:00:29 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: c833763e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1187.480 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.772 | TNS=-6759.166| WHS=0.021  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1929f562b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1187.480 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1929f562b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.68975 %
  Global Horizontal Routing Utilization  = 5.08847 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 55.8559%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 69.1176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
Phase 7 Route finalize | Checksum: ecfce351

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ecfce351

Time (s): cpu = 00:00:40 ; elapsed = 00:00:30 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 112d4c830

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1187.480 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.772 | TNS=-6759.166| WHS=0.021  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 112d4c830

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 1187.480 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 1187.480 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:34 . Memory (MB): peak = 1187.480 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1187.480 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/EAAES/asignments/LineArray/LineArray.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/EAAES/asignments/LineArray/LineArray.runs/impl_1/system_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/EAAES/asignments/LineArray/LineArray.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
113 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
Command: write_bitstream -force -no_partial_bitfile system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/EAAES/asignments/LineArray/LineArray.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Jan 24 15:54:41 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 1526.992 ; gain = 339.512
INFO: [Common 17-206] Exiting Vivado at Thu Jan 24 15:54:42 2019...
