<stg><name>diff_sq_acc</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([10 x i16]* %a_V), !map !22

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([10 x i16]* %b_V), !map !28

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i48* %dout_V), !map !32

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @diff_sq_acc_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i4 [ 0, %0 ], [ %i, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %val_assign = phi i32 [ 0, %0 ], [ %acc, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %icmp_ln38 = icmp eq i4 %i_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln38, label %2, label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="4">
<![CDATA[
hls_label_0:2  %zext_ln42 = zext i4 %i_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:3  %a_V_addr = getelementptr [10 x i16]* %a_V, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="a_V_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="4">
<![CDATA[
hls_label_0:4  %a_V_load = load i16* %a_V_addr, align 2

]]></Node>
<StgValue><ssdm name="a_V_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_0:6  %b_V_addr = getelementptr [10 x i16]* %b_V, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="b_V_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="4">
<![CDATA[
hls_label_0:7  %b_V_load = load i16* %b_V_addr, align 2

]]></Node>
<StgValue><ssdm name="b_V_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="4">
<![CDATA[
hls_label_0:4  %a_V_load = load i16* %a_V_addr, align 2

]]></Node>
<StgValue><ssdm name="a_V_load"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="4">
<![CDATA[
hls_label_0:7  %b_V_load = load i16* %b_V_addr, align 2

]]></Node>
<StgValue><ssdm name="b_V_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:5  %sext_ln42 = sext i16 %a_V_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:8  %sext_ln43 = sext i16 %b_V_load to i17

]]></Node>
<StgValue><ssdm name="sext_ln43"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:9  %sub = sub i17 %sext_ln42, %sext_ln43

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="17">
<![CDATA[
hls_label_0:10  %sext_ln44 = sext i17 %sub to i32

]]></Node>
<StgValue><ssdm name="sext_ln44"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:11  %sub2 = mul nsw i32 %sext_ln44, %sext_ln44

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="31" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:11  %sub2 = mul nsw i32 %sext_ln44, %sext_ln44

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="32" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="33" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln40"/></StgValue>
</operation>

<operation id="34" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:11  %sub2 = mul nsw i32 %sext_ln44, %sext_ln44

]]></Node>
<StgValue><ssdm name="sub2"/></StgValue>
</operation>

<operation id="35" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_0:12  %acc = add nsw i32 %sub2, %val_assign

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:13  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:14  br label %1

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="38" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="48" op_0_bw="32">
<![CDATA[
:0  %sext_ln160 = sext i32 %val_assign to i48

]]></Node>
<StgValue><ssdm name="sext_ln160"/></StgValue>
</operation>

<operation id="39" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.i48P(i48* %dout_V, i48 %sext_ln160)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="40" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0">
<![CDATA[
:2  ret void

]]></Node>
<StgValue><ssdm name="ret_ln50"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="56" name="a_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="57" name="b_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="58" name="dout_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="dout_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="60" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="59" toId="8">
</dataflow>
<dataflow id="61" from="a_V" to="specbitsmap_ln0" fromId="56" toId="8">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="59" toId="9">
</dataflow>
<dataflow id="63" from="b_V" to="specbitsmap_ln0" fromId="57" toId="9">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="59" toId="10">
</dataflow>
<dataflow id="65" from="dout_V" to="specbitsmap_ln0" fromId="58" toId="10">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="66" toId="11">
</dataflow>
<dataflow id="69" from="diff_sq_acc_str" to="spectopmodule_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="71" from="StgValue_70" to="i_0" fromId="70" toId="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="72" from="br_ln38" to="i_0" fromId="12" toId="13">
</dataflow>
<dataflow id="73" from="i" to="i_0" fromId="17" toId="13">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="74" from="br_ln38" to="i_0" fromId="37" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="76" from="StgValue_75" to="val_assign" fromId="75" toId="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="77" from="br_ln38" to="val_assign" fromId="12" toId="14">
</dataflow>
<dataflow id="78" from="acc" to="val_assign" fromId="35" toId="14">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="79" from="br_ln38" to="val_assign" fromId="37" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="80" from="i_0" to="icmp_ln38" fromId="13" toId="15">
</dataflow>
<dataflow id="82" from="StgValue_81" to="icmp_ln38" fromId="81" toId="15">
</dataflow>
<dataflow id="84" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="83" toId="16">
</dataflow>
<dataflow id="86" from="StgValue_85" to="empty" fromId="85" toId="16">
</dataflow>
<dataflow id="87" from="StgValue_85" to="empty" fromId="85" toId="16">
</dataflow>
<dataflow id="88" from="StgValue_85" to="empty" fromId="85" toId="16">
</dataflow>
<dataflow id="89" from="i_0" to="i" fromId="13" toId="17">
</dataflow>
<dataflow id="91" from="StgValue_90" to="i" fromId="90" toId="17">
</dataflow>
<dataflow id="92" from="icmp_ln38" to="br_ln38" fromId="15" toId="18">
</dataflow>
<dataflow id="93" from="i_0" to="zext_ln42" fromId="13" toId="19">
</dataflow>
<dataflow id="94" from="a_V" to="a_V_addr" fromId="56" toId="20">
</dataflow>
<dataflow id="96" from="StgValue_95" to="a_V_addr" fromId="95" toId="20">
</dataflow>
<dataflow id="97" from="zext_ln42" to="a_V_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="98" from="a_V_addr" to="a_V_load" fromId="20" toId="21">
</dataflow>
<dataflow id="99" from="b_V" to="b_V_addr" fromId="57" toId="22">
</dataflow>
<dataflow id="100" from="StgValue_95" to="b_V_addr" fromId="95" toId="22">
</dataflow>
<dataflow id="101" from="zext_ln42" to="b_V_addr" fromId="19" toId="22">
</dataflow>
<dataflow id="102" from="b_V_addr" to="b_V_load" fromId="22" toId="23">
</dataflow>
<dataflow id="103" from="a_V_addr" to="a_V_load" fromId="20" toId="24">
</dataflow>
<dataflow id="104" from="b_V_addr" to="b_V_load" fromId="22" toId="25">
</dataflow>
<dataflow id="105" from="a_V_load" to="sext_ln42" fromId="24" toId="26">
</dataflow>
<dataflow id="106" from="b_V_load" to="sext_ln43" fromId="25" toId="27">
</dataflow>
<dataflow id="107" from="sext_ln42" to="sub" fromId="26" toId="28">
</dataflow>
<dataflow id="108" from="sext_ln43" to="sub" fromId="27" toId="28">
</dataflow>
<dataflow id="109" from="sub" to="sext_ln44" fromId="28" toId="29">
</dataflow>
<dataflow id="110" from="sext_ln44" to="sub2" fromId="29" toId="30">
</dataflow>
<dataflow id="111" from="sext_ln44" to="sub2" fromId="29" toId="30">
</dataflow>
<dataflow id="112" from="sext_ln44" to="sub2" fromId="29" toId="31">
</dataflow>
<dataflow id="113" from="sext_ln44" to="sub2" fromId="29" toId="31">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecRegionBegin" to="tmp" fromId="114" toId="32">
</dataflow>
<dataflow id="117" from="p_str" to="tmp" fromId="116" toId="32">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecPipeline" to="specpipeline_ln40" fromId="118" toId="33">
</dataflow>
<dataflow id="121" from="StgValue_120" to="specpipeline_ln40" fromId="120" toId="33">
</dataflow>
<dataflow id="122" from="StgValue_120" to="specpipeline_ln40" fromId="120" toId="33">
</dataflow>
<dataflow id="123" from="StgValue_120" to="specpipeline_ln40" fromId="120" toId="33">
</dataflow>
<dataflow id="124" from="StgValue_75" to="specpipeline_ln40" fromId="75" toId="33">
</dataflow>
<dataflow id="126" from="p_str1" to="specpipeline_ln40" fromId="125" toId="33">
</dataflow>
<dataflow id="127" from="sext_ln44" to="sub2" fromId="29" toId="34">
</dataflow>
<dataflow id="128" from="sext_ln44" to="sub2" fromId="29" toId="34">
</dataflow>
<dataflow id="129" from="sub2" to="acc" fromId="34" toId="35">
</dataflow>
<dataflow id="130" from="val_assign" to="acc" fromId="14" toId="35">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecRegionEnd" to="empty_2" fromId="131" toId="36">
</dataflow>
<dataflow id="133" from="p_str" to="empty_2" fromId="116" toId="36">
</dataflow>
<dataflow id="134" from="tmp" to="empty_2" fromId="32" toId="36">
</dataflow>
<dataflow id="135" from="val_assign" to="sext_ln160" fromId="14" toId="38">
</dataflow>
<dataflow id="137" from="_ssdm_op_Write.ap_auto.i48P" to="write_ln49" fromId="136" toId="39">
</dataflow>
<dataflow id="138" from="dout_V" to="write_ln49" fromId="58" toId="39">
</dataflow>
<dataflow id="139" from="sext_ln160" to="write_ln49" fromId="38" toId="39">
</dataflow>
<dataflow id="140" from="icmp_ln38" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="141" from="icmp_ln38" to="StgValue_3" fromId="15" toId="3">
</dataflow>
<dataflow id="142" from="icmp_ln38" to="StgValue_4" fromId="15" toId="4">
</dataflow>
<dataflow id="143" from="icmp_ln38" to="StgValue_5" fromId="15" toId="5">
</dataflow>
<dataflow id="144" from="icmp_ln38" to="StgValue_6" fromId="15" toId="6">
</dataflow>
</dataflows>


</stg>
