{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598757448949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598757448954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 30 15:17:28 2020 " "Processing started: Sun Aug 30 15:17:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598757448954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757448954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0_nano -c de0_nano " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0_nano -c de0_nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757448954 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1598757450236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1598757450236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/ml_inference/convolution_calc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/ml_inference/convolution_calc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_calc " "Found entity 1: convolution_calc" {  } { { "../../../../verilog_src/verilog/ml_inference/convolution_calc.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_mlt " "Found entity 1: fp_mlt" {  } { { "../../../../verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add_tree " "Found entity 1: fp_add_tree" {  } { { "../../../../verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fp_add " "Found entity 1: fp_add" {  } { { "../../../../verilog_src/verilog/floating_point/low_latency/fp_add.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/floating_point/fp_common/zero_count.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/floating_point/fp_common/zero_count.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zero_count " "Found entity 1: zero_count" {  } { { "../../../../verilog_src/verilog/floating_point/fp_common/zero_count.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/fp_common/zero_count.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/memory/stream_to_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/memory/stream_to_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stream_to_memory " "Found entity 1: stream_to_memory" {  } { { "../../../../verilog_src/verilog/memory/stream_to_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_to_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/memory/stream_from_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/memory/stream_from_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stream_from_memory " "Found entity 1: stream_from_memory" {  } { { "../../../../verilog_src/verilog/memory/stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/memory/burst_from_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/memory/burst_from_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 burst_from_memory " "Found entity 1: burst_from_memory" {  } { { "../../../../verilog_src/verilog/memory/burst_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/burst_from_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_projects/fpga_inference/verilog_src/verilog/common/system_monitor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartus_projects/fpga_inference/verilog_src/verilog/common/system_monitor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_monitor " "Found entity 1: system_monitor" {  } { { "../../../../verilog_src/verilog/common/system_monitor.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/common/system_monitor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/qsys_block.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/qsys_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block " "Found entity 1: qsys_block" {  } { { "qsys_block/synthesis/qsys_block.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/qsys_block.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qsys_block/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qsys_block/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_irq_mapper " "Found entity 1: qsys_block_irq_mapper" {  } { { "qsys_block/synthesis/submodules/qsys_block_irq_mapper.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0 " "Found entity 1: qsys_block_mm_interconnect_0" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: qsys_block_mm_interconnect_0_avalon_st_adapter_004" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_avalon_st_adapter " "Found entity 1: qsys_block_mm_interconnect_0_avalon_st_adapter" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "qsys_block/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_rsp_mux_002 " "Found entity 1: qsys_block_mm_interconnect_0_rsp_mux_002" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459524 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_rsp_mux_001 " "Found entity 1: qsys_block_mm_interconnect_0_rsp_mux_001" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_rsp_mux " "Found entity 1: qsys_block_mm_interconnect_0_rsp_mux" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_rsp_demux_004 " "Found entity 1: qsys_block_mm_interconnect_0_rsp_demux_004" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_rsp_demux_001 " "Found entity 1: qsys_block_mm_interconnect_0_rsp_demux_001" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_rsp_demux " "Found entity 1: qsys_block_mm_interconnect_0_rsp_demux" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_cmd_mux_004 " "Found entity 1: qsys_block_mm_interconnect_0_cmd_mux_004" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_cmd_mux_001 " "Found entity 1: qsys_block_mm_interconnect_0_cmd_mux_001" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_cmd_mux " "Found entity 1: qsys_block_mm_interconnect_0_cmd_mux" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_cmd_demux_002 " "Found entity 1: qsys_block_mm_interconnect_0_cmd_demux_002" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_cmd_demux_001 " "Found entity 1: qsys_block_mm_interconnect_0_cmd_demux_001" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_cmd_demux " "Found entity 1: qsys_block_mm_interconnect_0_cmd_demux" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459661 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459661 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459661 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459661 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598757459677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "qsys_block/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459689 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "qsys_block/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598757459697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "qsys_block/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "qsys_block/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "qsys_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "qsys_block/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459723 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_block_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_010.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598757459732 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_block_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_010.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598757459732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_router_010_default_decode " "Found entity 1: qsys_block_mm_interconnect_0_router_010_default_decode" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_010.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459735 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_block_mm_interconnect_0_router_010 " "Found entity 2: qsys_block_mm_interconnect_0_router_010" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_010.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459735 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_block_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_007.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598757459738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_block_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_007.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598757459738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_router_007_default_decode " "Found entity 1: qsys_block_mm_interconnect_0_router_007_default_decode" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_007.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459741 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_block_mm_interconnect_0_router_007 " "Found entity 2: qsys_block_mm_interconnect_0_router_007" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_007.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459741 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_block_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598757459744 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_block_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598757459745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_router_006_default_decode " "Found entity 1: qsys_block_mm_interconnect_0_router_006_default_decode" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459747 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_block_mm_interconnect_0_router_006 " "Found entity 2: qsys_block_mm_interconnect_0_router_006" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459747 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_block_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598757459751 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_block_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598757459752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_router_002_default_decode " "Found entity 1: qsys_block_mm_interconnect_0_router_002_default_decode" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459754 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_block_mm_interconnect_0_router_002 " "Found entity 2: qsys_block_mm_interconnect_0_router_002" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459754 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_block_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598757459763 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_block_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598757459763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_router_001_default_decode " "Found entity 1: qsys_block_mm_interconnect_0_router_001_default_decode" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459766 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_block_mm_interconnect_0_router_001 " "Found entity 2: qsys_block_mm_interconnect_0_router_001" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459766 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qsys_block_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598757459775 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qsys_block_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at qsys_block_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1598757459775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_mm_interconnect_0_router_default_decode " "Found entity 1: qsys_block_mm_interconnect_0_router_default_decode" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459778 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_block_mm_interconnect_0_router " "Found entity 2: qsys_block_mm_interconnect_0_router" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "qsys_block/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qsys_block/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "qsys_block/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file qsys_block/synthesis/submodules/qsys_block_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_sdram_input_efifo_module " "Found entity 1: qsys_block_sdram_input_efifo_module" {  } { { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459853 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_block_sdram " "Found entity 2: qsys_block_sdram" {  } { { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_onchip_ram " "Found entity 1: qsys_block_onchip_ram" {  } { { "qsys_block/synthesis/submodules/qsys_block_onchip_ram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_nios2e.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios2e.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_nios2e " "Found entity 1: qsys_block_nios2e" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_nios2e_cpu_register_bank_a_module " "Found entity 1: qsys_block_nios2e_cpu_register_bank_a_module" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459914 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_block_nios2e_cpu_register_bank_b_module " "Found entity 2: qsys_block_nios2e_cpu_register_bank_b_module" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459914 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_block_nios2e_cpu_nios2_oci_debug " "Found entity 3: qsys_block_nios2e_cpu_nios2_oci_debug" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459914 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_block_nios2e_cpu_nios2_oci_break " "Found entity 4: qsys_block_nios2e_cpu_nios2_oci_break" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459914 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_block_nios2e_cpu_nios2_oci_xbrk " "Found entity 5: qsys_block_nios2e_cpu_nios2_oci_xbrk" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459914 ""} { "Info" "ISGN_ENTITY_NAME" "6 qsys_block_nios2e_cpu_nios2_oci_dbrk " "Found entity 6: qsys_block_nios2e_cpu_nios2_oci_dbrk" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459914 ""} { "Info" "ISGN_ENTITY_NAME" "7 qsys_block_nios2e_cpu_nios2_oci_itrace " "Found entity 7: qsys_block_nios2e_cpu_nios2_oci_itrace" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459914 ""} { "Info" "ISGN_ENTITY_NAME" "8 qsys_block_nios2e_cpu_nios2_oci_td_mode " "Found entity 8: qsys_block_nios2e_cpu_nios2_oci_td_mode" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459914 ""} { "Info" "ISGN_ENTITY_NAME" "9 qsys_block_nios2e_cpu_nios2_oci_dtrace " "Found entity 9: qsys_block_nios2e_cpu_nios2_oci_dtrace" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459914 ""} { "Info" "ISGN_ENTITY_NAME" "10 qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459914 ""} { "Info" "ISGN_ENTITY_NAME" "11 qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459914 ""} { "Info" "ISGN_ENTITY_NAME" "12 qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459914 ""} { "Info" "ISGN_ENTITY_NAME" "13 qsys_block_nios2e_cpu_nios2_oci_fifo " "Found entity 13: qsys_block_nios2e_cpu_nios2_oci_fifo" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459914 ""} { "Info" "ISGN_ENTITY_NAME" "14 qsys_block_nios2e_cpu_nios2_oci_pib " "Found entity 14: qsys_block_nios2e_cpu_nios2_oci_pib" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459914 ""} { "Info" "ISGN_ENTITY_NAME" "15 qsys_block_nios2e_cpu_nios2_oci_im " "Found entity 15: qsys_block_nios2e_cpu_nios2_oci_im" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459914 ""} { "Info" "ISGN_ENTITY_NAME" "16 qsys_block_nios2e_cpu_nios2_performance_monitors " "Found entity 16: qsys_block_nios2e_cpu_nios2_performance_monitors" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459914 ""} { "Info" "ISGN_ENTITY_NAME" "17 qsys_block_nios2e_cpu_nios2_avalon_reg " "Found entity 17: qsys_block_nios2e_cpu_nios2_avalon_reg" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459914 ""} { "Info" "ISGN_ENTITY_NAME" "18 qsys_block_nios2e_cpu_ociram_sp_ram_module " "Found entity 18: qsys_block_nios2e_cpu_ociram_sp_ram_module" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459914 ""} { "Info" "ISGN_ENTITY_NAME" "19 qsys_block_nios2e_cpu_nios2_ocimem " "Found entity 19: qsys_block_nios2e_cpu_nios2_ocimem" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459914 ""} { "Info" "ISGN_ENTITY_NAME" "20 qsys_block_nios2e_cpu_nios2_oci " "Found entity 20: qsys_block_nios2e_cpu_nios2_oci" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459914 ""} { "Info" "ISGN_ENTITY_NAME" "21 qsys_block_nios2e_cpu " "Found entity 21: qsys_block_nios2e_cpu" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_nios2e_cpu_debug_slave_sysclk " "Found entity 1: qsys_block_nios2e_cpu_debug_slave_sysclk" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_sysclk.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_nios2e_cpu_debug_slave_tck " "Found entity 1: qsys_block_nios2e_cpu_debug_slave_tck" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_tck.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_nios2e_cpu_debug_slave_wrapper " "Found entity 1: qsys_block_nios2e_cpu_debug_slave_wrapper" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_nios2e_cpu_test_bench " "Found entity 1: qsys_block_nios2e_cpu_test_bench" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_test_bench.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_led.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/qsys_block_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_led " "Found entity 1: qsys_block_led" {  } { { "qsys_block/synthesis/submodules/qsys_block_led.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_block_jtag_uart_sim_scfifo_w " "Found entity 1: qsys_block_jtag_uart_sim_scfifo_w" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459990 ""} { "Info" "ISGN_ENTITY_NAME" "2 qsys_block_jtag_uart_scfifo_w " "Found entity 2: qsys_block_jtag_uart_scfifo_w" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459990 ""} { "Info" "ISGN_ENTITY_NAME" "3 qsys_block_jtag_uart_sim_scfifo_r " "Found entity 3: qsys_block_jtag_uart_sim_scfifo_r" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459990 ""} { "Info" "ISGN_ENTITY_NAME" "4 qsys_block_jtag_uart_scfifo_r " "Found entity 4: qsys_block_jtag_uart_scfifo_r" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459990 ""} { "Info" "ISGN_ENTITY_NAME" "5 qsys_block_jtag_uart " "Found entity 5: qsys_block_jtag_uart" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/convolution_burst.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/convolution_burst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_burst " "Found entity 1: convolution_burst" {  } { { "qsys_block/synthesis/submodules/convolution_burst.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/convolution_burst.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757459999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757459999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/convolution_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/convolution_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convolution_csr " "Found entity 1: convolution_csr" {  } { { "qsys_block/synthesis/submodules/convolution_csr.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/convolution_csr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757460010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757460010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_block/synthesis/submodules/pad_video.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys_block/synthesis/submodules/pad_video.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pad_video " "Found entity 1: pad_video" {  } { { "qsys_block/synthesis/submodules/pad_video.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/pad_video.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757460019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757460019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_nano.sv 1 1 " "Found 1 design units, including 1 entities, in source file de0_nano.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de0_nano " "Found entity 1: de0_nano" {  } { { "de0_nano.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757460025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757460025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL0 " "Found entity 1: PLL0" {  } { { "PLL0.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/PLL0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757460032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757460032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscillator.v 2 2 " "Found 2 design units, including 2 entities, in source file oscillator.v" { { "Info" "ISGN_ENTITY_NAME" "1 oscillator_altint_osc_i57 " "Found entity 1: oscillator_altint_osc_i57" {  } { { "oscillator.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/oscillator.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757460043 ""} { "Info" "ISGN_ENTITY_NAME" "2 oscillator " "Found entity 2: oscillator" {  } { { "oscillator.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/oscillator.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757460043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757460043 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_block_sdram.v(318) " "Verilog HDL or VHDL warning at qsys_block_sdram.v(318): conditional expression evaluates to a constant" {  } { { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1598757460060 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_block_sdram.v(328) " "Verilog HDL or VHDL warning at qsys_block_sdram.v(328): conditional expression evaluates to a constant" {  } { { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1598757460060 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_block_sdram.v(338) " "Verilog HDL or VHDL warning at qsys_block_sdram.v(338): conditional expression evaluates to a constant" {  } { { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1598757460060 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qsys_block_sdram.v(682) " "Verilog HDL or VHDL warning at qsys_block_sdram.v(682): conditional expression evaluates to a constant" {  } { { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1598757460061 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "de0_nano.sv(24) " "Verilog HDL Instantiation warning at de0_nano.sv(24): instance has no name" {  } { { "de0_nano.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1598757460093 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_nano " "Elaborating entity \"de0_nano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1598757460313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oscillator oscillator:comb_3 " "Elaborating entity \"oscillator\" for hierarchy \"oscillator:comb_3\"" {  } { { "de0_nano.sv" "comb_3" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757460331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oscillator_altint_osc_i57 oscillator:comb_3\|oscillator_altint_osc_i57:oscillator_altint_osc_i57_component " "Elaborating entity \"oscillator_altint_osc_i57\" for hierarchy \"oscillator:comb_3\|oscillator_altint_osc_i57:oscillator_altint_osc_i57_component\"" {  } { { "oscillator.v" "oscillator_altint_osc_i57_component" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/oscillator.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757460352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL0 PLL0:pll0 " "Elaborating entity \"PLL0\" for hierarchy \"PLL0:pll0\"" {  } { { "de0_nano.sv" "pll0" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757460386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL0:pll0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL0:pll0\|altpll:altpll_component\"" {  } { { "PLL0.v" "altpll_component" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/PLL0.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757460468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL0:pll0\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL0:pll0\|altpll:altpll_component\"" {  } { { "PLL0.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/PLL0.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757460486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL0:pll0\|altpll:altpll_component " "Instantiated megafunction \"PLL0:pll0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -1667 " "Parameter \"clk1_phase_shift\" = \"-1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK1 " "Parameter \"compensate_clock\" = \"CLK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460486 ""}  } { { "PLL0.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/PLL0.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598757460486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL0_altpll " "Found entity 1: PLL0_altpll" {  } { { "db/pll0_altpll.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/pll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757460548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757460548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL0_altpll PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated " "Elaborating entity \"PLL0_altpll\" for hierarchy \"PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757460552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_monitor system_monitor:monitor0 " "Elaborating entity \"system_monitor\" for hierarchy \"system_monitor:monitor0\"" {  } { { "de0_nano.sv" "monitor0" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757460580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block qsys_block:qsys " "Elaborating entity \"qsys_block\" for hierarchy \"qsys_block:qsys\"" {  } { { "de0_nano.sv" "qsys" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757460596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_burst qsys_block:qsys\|convolution_burst:convolution " "Elaborating entity \"convolution_burst\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\"" {  } { { "qsys_block/synthesis/qsys_block.v" "convolution" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/qsys_block.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757460635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_csr qsys_block:qsys\|convolution_burst:convolution\|convolution_csr:csr " "Elaborating entity \"convolution_csr\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|convolution_csr:csr\"" {  } { { "qsys_block/synthesis/submodules/convolution_burst.sv" "csr" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/convolution_burst.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757460664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burst_from_memory qsys_block:qsys\|convolution_burst:convolution\|burst_from_memory:kernel_weights " "Elaborating entity \"burst_from_memory\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|burst_from_memory:kernel_weights\"" {  } { { "qsys_block/synthesis/submodules/convolution_burst.sv" "kernel_weights" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/convolution_burst.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757460699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stream_from_memory qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1 " "Elaborating entity \"stream_from_memory\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\"" {  } { { "qsys_block/synthesis/submodules/convolution_burst.sv" "from_memory1" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/convolution_burst.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757460718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\"" {  } { { "../../../../verilog_src/verilog/memory/stream_from_memory.sv" "src_rd_fifo" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757460949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo " "Elaborated megafunction instantiation \"qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\"" {  } { { "../../../../verilog_src/verilog/memory/stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757460963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo " "Instantiated megafunction \"qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757460963 ""}  } { { "../../../../verilog_src/verilog/memory/stream_from_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_from_memory.sv" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598757460963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_rnv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_rnv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_rnv " "Found entity 1: scfifo_rnv" {  } { { "db/scfifo_rnv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/scfifo_rnv.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757461020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757461020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_rnv qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated " "Elaborating entity \"scfifo_rnv\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757461023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_efv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_efv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_efv " "Found entity 1: a_dpfifo_efv" {  } { { "db/a_dpfifo_efv.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/a_dpfifo_efv.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757461054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757461054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_efv qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo " "Elaborating entity \"a_dpfifo_efv\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\"" {  } { { "db/scfifo_rnv.tdf" "dpfifo" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/scfifo_rnv.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757461059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tb1 " "Found entity 1: altsyncram_9tb1" {  } { { "db/altsyncram_9tb1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/altsyncram_9tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757461116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757461116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tb1 qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram " "Elaborating entity \"altsyncram_9tb1\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|altsyncram_9tb1:FIFOram\"" {  } { { "db/a_dpfifo_efv.tdf" "FIFOram" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/a_dpfifo_efv.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757461123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ms8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ms8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ms8 " "Found entity 1: cmpr_ms8" {  } { { "db/cmpr_ms8.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cmpr_ms8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757461183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757461183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cmpr_ms8:almost_full_comparer " "Elaborating entity \"cmpr_ms8\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cmpr_ms8:almost_full_comparer\"" {  } { { "db/a_dpfifo_efv.tdf" "almost_full_comparer" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/a_dpfifo_efv.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757461190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cmpr_ms8:three_comparison " "Elaborating entity \"cmpr_ms8\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cmpr_ms8:three_comparison\"" {  } { { "db/a_dpfifo_efv.tdf" "three_comparison" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/a_dpfifo_efv.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757461207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ab " "Found entity 1: cntr_1ab" {  } { { "db/cntr_1ab.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_1ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757461259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757461259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ab qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_1ab:rd_ptr_msb " "Elaborating entity \"cntr_1ab\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_1ab:rd_ptr_msb\"" {  } { { "db/a_dpfifo_efv.tdf" "rd_ptr_msb" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/a_dpfifo_efv.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757461266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ea7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ea7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ea7 " "Found entity 1: cntr_ea7" {  } { { "db/cntr_ea7.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_ea7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757461322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757461322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ea7 qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_ea7:usedw_counter " "Elaborating entity \"cntr_ea7\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_ea7:usedw_counter\"" {  } { { "db/a_dpfifo_efv.tdf" "usedw_counter" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/a_dpfifo_efv.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757461328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ab " "Found entity 1: cntr_2ab" {  } { { "db/cntr_2ab.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_2ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757461386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757461386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ab qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_2ab:wr_ptr " "Elaborating entity \"cntr_2ab\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|stream_from_memory:from_memory1\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_2ab:wr_ptr\"" {  } { { "db/a_dpfifo_efv.tdf" "wr_ptr" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/a_dpfifo_efv.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757461392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pad_video qsys_block:qsys\|convolution_burst:convolution\|pad_video:pad_video " "Elaborating entity \"pad_video\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|pad_video:pad_video\"" {  } { { "qsys_block/synthesis/submodules/convolution_burst.sv" "pad_video" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/convolution_burst.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757461422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution_calc qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution " "Elaborating entity \"convolution_calc\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\"" {  } { { "qsys_block/synthesis/submodules/convolution_burst.sv" "convolution" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/convolution_burst.sv" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757461450 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "kernel " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"kernel\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598757462007 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "buffer " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"buffer\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598757462007 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "buffer_taps " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"buffer_taps\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1598757462007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_mlt qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt " "Elaborating entity \"fp_mlt\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\"" {  } { { "../../../../verilog_src/verilog/ml_inference/convolution_calc.sv" "my\[0\].mx\[0\].mlt" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757462132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply " "Elaborating entity \"lpm_mult\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\"" {  } { { "../../../../verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" "multiply" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757462214 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply " "Elaborated megafunction instantiation \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\"" {  } { { "../../../../verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757462228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply " "Instantiated megafunction \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757462228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757462228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757462228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757462228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757462228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757462228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757462228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757462228 ""}  } { { "../../../../verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_mlt.sv" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598757462228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aco.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aco.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aco " "Found entity 1: mult_aco" {  } { { "db/mult_aco.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/mult_aco.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757462286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757462286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_aco qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated " "Elaborating entity \"mult_aco\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_mlt:my\[0\].mx\[0\].mlt\|lpm_mult:multiply\|mult_aco:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757462289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_add_tree:adder_tree " "Elaborating entity \"fp_add_tree\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_add_tree:adder_tree\"" {  } { { "../../../../verilog_src/verilog/ml_inference/convolution_calc.sv" "adder_tree" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/ml_inference/convolution_calc.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757462519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\"" {  } { { "../../../../verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" "addera" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757462533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\"" {  } { { "../../../../verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" "addera" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757462553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add_tree qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera " "Elaborating entity \"fp_add_tree\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\"" {  } { { "../../../../verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" "addera" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757462567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera " "Elaborating entity \"fp_add\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera\"" {  } { { "../../../../verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" "addera" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add_tree.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757462578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_count qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera\|zero_count:zc " "Elaborating entity \"zero_count\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|fp_add_tree:adder_tree\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add_tree:addera\|fp_add:addera\|zero_count:zc\"" {  } { { "../../../../verilog_src/verilog/floating_point/low_latency/fp_add.sv" "zc" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/floating_point/low_latency/fp_add.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757462600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fp_add qsys_block:qsys\|convolution_burst:convolution\|fp_add:adder " "Elaborating entity \"fp_add\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|fp_add:adder\"" {  } { { "qsys_block/synthesis/submodules/convolution_burst.sv" "adder" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/convolution_burst.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757462895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stream_to_memory qsys_block:qsys\|convolution_burst:convolution\|stream_to_memory:to_memory " "Elaborating entity \"stream_to_memory\" for hierarchy \"qsys_block:qsys\|convolution_burst:convolution\|stream_to_memory:to_memory\"" {  } { { "qsys_block/synthesis/submodules/convolution_burst.sv" "to_memory" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/convolution_burst.sv" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757462916 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "stream_to_memory.sv(68) " "Verilog HDL Case Statement information at stream_to_memory.sv(68): all case item expressions in this case statement are onehot" {  } { { "../../../../verilog_src/verilog/memory/stream_to_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_to_memory.sv" 68 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1598757462917 "|de0_nano|qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "stream_to_memory.sv(86) " "Verilog HDL Case Statement information at stream_to_memory.sv(86): all case item expressions in this case statement are onehot" {  } { { "../../../../verilog_src/verilog/memory/stream_to_memory.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/memory/stream_to_memory.sv" 86 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1598757462917 "|de0_nano|qsys_block:qsys|convolution_burst:convolution|stream_to_memory:to_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_jtag_uart qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart " "Elaborating entity \"qsys_block_jtag_uart\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\"" {  } { { "qsys_block/synthesis/qsys_block.v" "jtag_uart" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/qsys_block.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757463167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_jtag_uart_scfifo_w qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w " "Elaborating entity \"qsys_block_jtag_uart_scfifo_w\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "the_qsys_block_jtag_uart_scfifo_w" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757463192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "wfifo" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757463346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757463357 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757463357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757463357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757463357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757463357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757463357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757463357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757463357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757463357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757463357 ""}  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598757463357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757463413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757463413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757463417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757463449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757463449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757463456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757463487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757463487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757463496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757463552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757463552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757463563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757463627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757463627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757463636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757463695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757463695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_w:the_qsys_block_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757463703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_jtag_uart_scfifo_r qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r " "Elaborating entity \"qsys_block_jtag_uart_scfifo_r\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|qsys_block_jtag_uart_scfifo_r:the_qsys_block_jtag_uart_scfifo_r\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "the_qsys_block_jtag_uart_scfifo_r" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757463745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "qsys_block_jtag_uart_alt_jtag_atlantic" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757464098 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757464121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757464121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757464121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757464121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757464121 ""}  } { { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598757464121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757464633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"qsys_block:qsys\|qsys_block_jtag_uart:jtag_uart\|alt_jtag_atlantic:qsys_block_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757464781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_led qsys_block:qsys\|qsys_block_led:led " "Elaborating entity \"qsys_block_led\" for hierarchy \"qsys_block:qsys\|qsys_block_led:led\"" {  } { { "qsys_block/synthesis/qsys_block.v" "led" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/qsys_block.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757464834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e qsys_block:qsys\|qsys_block_nios2e:nios2e " "Elaborating entity \"qsys_block_nios2e\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\"" {  } { { "qsys_block/synthesis/qsys_block.v" "nios2e" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/qsys_block.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757464857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu " "Elaborating entity \"qsys_block_nios2e_cpu\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e.v" "cpu" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757464878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_test_bench qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_test_bench:the_qsys_block_nios2e_cpu_test_bench " "Elaborating entity \"qsys_block_nios2e_cpu_test_bench\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_test_bench:the_qsys_block_nios2e_cpu_test_bench\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_test_bench" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757464986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_register_bank_a_module qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a " "Elaborating entity \"qsys_block_nios2e_cpu_register_bank_a_module\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "qsys_block_nios2e_cpu_register_bank_a" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757465012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_altsyncram" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757465135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757465151 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757465152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757465152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757465152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757465152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757465152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757465152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757465152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757465152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757465152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757465152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757465152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757465152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757465152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757465152 ""}  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598757465152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757465220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757465220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_a_module:qsys_block_nios2e_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757465225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_register_bank_b_module qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_b_module:qsys_block_nios2e_cpu_register_bank_b " "Elaborating entity \"qsys_block_nios2e_cpu_register_bank_b_module\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_register_bank_b_module:qsys_block_nios2e_cpu_register_bank_b\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "qsys_block_nios2e_cpu_register_bank_b" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757465275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757465331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_debug qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_debug\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_debug" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757465369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_altera_std_synchronizer" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757465418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757465433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757465433 ""}  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598757465433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_break qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_break:the_qsys_block_nios2e_cpu_nios2_oci_break " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_break\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_break:the_qsys_block_nios2e_cpu_nios2_oci_break\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_break" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757465443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_xbrk qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_xbrk:the_qsys_block_nios2e_cpu_nios2_oci_xbrk " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_xbrk\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_xbrk:the_qsys_block_nios2e_cpu_nios2_oci_xbrk\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_xbrk" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757465498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_dbrk qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_dbrk:the_qsys_block_nios2e_cpu_nios2_oci_dbrk " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_dbrk\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_dbrk:the_qsys_block_nios2e_cpu_nios2_oci_dbrk\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_dbrk" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757465520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_itrace qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_itrace:the_qsys_block_nios2e_cpu_nios2_oci_itrace " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_itrace\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_itrace:the_qsys_block_nios2e_cpu_nios2_oci_itrace\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_itrace" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757465539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_dtrace qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_dtrace:the_qsys_block_nios2e_cpu_nios2_oci_dtrace " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_dtrace\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_dtrace:the_qsys_block_nios2e_cpu_nios2_oci_dtrace\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_dtrace" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757465557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_td_mode qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_dtrace:the_qsys_block_nios2e_cpu_nios2_oci_dtrace\|qsys_block_nios2e_cpu_nios2_oci_td_mode:qsys_block_nios2e_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_td_mode\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_dtrace:the_qsys_block_nios2e_cpu_nios2_oci_dtrace\|qsys_block_nios2e_cpu_nios2_oci_td_mode:qsys_block_nios2e_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "qsys_block_nios2e_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757465618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_fifo qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_fifo\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_fifo" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757465638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo\|qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo\|qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt:the_qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757465675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo\|qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo\|qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc:the_qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757465694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo\|qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc:the_qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_fifo:the_qsys_block_nios2e_cpu_nios2_oci_fifo\|qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc:the_qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757465711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_pib qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_pib:the_qsys_block_nios2e_cpu_nios2_oci_pib " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_pib\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_pib:the_qsys_block_nios2e_cpu_nios2_oci_pib\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_pib" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757465728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_oci_im qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_im:the_qsys_block_nios2e_cpu_nios2_oci_im " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_oci_im\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_im:the_qsys_block_nios2e_cpu_nios2_oci_im\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_oci_im" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757465741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_avalon_reg qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_avalon_reg\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_avalon_reg:the_qsys_block_nios2e_cpu_nios2_avalon_reg\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_avalon_reg" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757465765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_nios2_ocimem qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem " "Elaborating entity \"qsys_block_nios2e_cpu_nios2_ocimem\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_nios2_ocimem" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757465788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_ociram_sp_ram_module qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram " "Elaborating entity \"qsys_block_nios2e_cpu_ociram_sp_ram_module\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "qsys_block_nios2e_cpu_ociram_sp_ram" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757465837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_altsyncram" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757465862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757465878 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757465879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757465879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757465879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757465879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757465879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757465879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757465879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757465879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757465879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757465879 ""}  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598757465879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757465948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757465948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_ocimem:the_qsys_block_nios2e_cpu_nios2_ocimem\|qsys_block_nios2e_cpu_ociram_sp_ram_module:qsys_block_nios2e_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757465953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_debug_slave_wrapper qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper " "Elaborating entity \"qsys_block_nios2e_cpu_debug_slave_wrapper\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "the_qsys_block_nios2e_cpu_debug_slave_wrapper" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757465999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_debug_slave_tck qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck " "Elaborating entity \"qsys_block_nios2e_cpu_debug_slave_tck\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|qsys_block_nios2e_cpu_debug_slave_tck:the_qsys_block_nios2e_cpu_debug_slave_tck\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" "the_qsys_block_nios2e_cpu_debug_slave_tck" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757466018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_nios2e_cpu_debug_slave_sysclk qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk " "Elaborating entity \"qsys_block_nios2e_cpu_debug_slave_sysclk\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|qsys_block_nios2e_cpu_debug_slave_sysclk:the_qsys_block_nios2e_cpu_debug_slave_sysclk\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" "the_qsys_block_nios2e_cpu_debug_slave_sysclk" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757466081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" "qsys_block_nios2e_cpu_debug_slave_phy" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757466172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757466186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy " "Instantiated megafunction \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757466186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757466186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757466186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757466186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757466186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757466186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757466186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757466186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757466186 ""}  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598757466186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757466195 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757466211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757466221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_debug_slave_wrapper:the_qsys_block_nios2e_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:qsys_block_nios2e_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757466253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_onchip_ram qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram " "Elaborating entity \"qsys_block_onchip_ram\" for hierarchy \"qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram\"" {  } { { "qsys_block/synthesis/qsys_block.v" "onchip_ram" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/qsys_block.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757466285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_onchip_ram.v" "the_altsyncram" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_onchip_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757466309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_onchip_ram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_onchip_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757466324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757466324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file qsys_block_onchip_ram.hex " "Parameter \"init_file\" = \"qsys_block_onchip_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757466324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757466324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757466324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757466324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757466324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757466324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757466324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757466324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757466324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757466324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757466324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757466324 ""}  } { { "qsys_block/synthesis/submodules/qsys_block_onchip_ram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_onchip_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598757466324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lug1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lug1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lug1 " "Found entity 1: altsyncram_lug1" {  } { { "db/altsyncram_lug1.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/altsyncram_lug1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757466395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757466395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lug1 qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_lug1:auto_generated " "Elaborating entity \"altsyncram_lug1\" for hierarchy \"qsys_block:qsys\|qsys_block_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_lug1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757466399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_sdram qsys_block:qsys\|qsys_block_sdram:sdram " "Elaborating entity \"qsys_block_sdram\" for hierarchy \"qsys_block:qsys\|qsys_block_sdram:sdram\"" {  } { { "qsys_block/synthesis/qsys_block.v" "sdram" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/qsys_block.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757466734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_sdram_input_efifo_module qsys_block:qsys\|qsys_block_sdram:sdram\|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module " "Elaborating entity \"qsys_block_sdram_input_efifo_module\" for hierarchy \"qsys_block:qsys\|qsys_block_sdram:sdram\|qsys_block_sdram_input_efifo_module:the_qsys_block_sdram_input_efifo_module\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "the_qsys_block_sdram_input_efifo_module" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757466809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"qsys_block_mm_interconnect_0\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\"" {  } { { "qsys_block/synthesis/qsys_block.v" "mm_interconnect_0" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/qsys_block.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757466835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_data_master_translator\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "nios2e_data_master_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757467130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2e_instruction_master_translator\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "nios2e_instruction_master_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757467155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:convolution_read_master_1_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:convolution_read_master_1_translator\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "convolution_read_master_1_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757467180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:convolution_write_master_1_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:convolution_write_master_1_translator\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "convolution_write_master_1_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757467222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757467253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2e_debug_mem_slave_translator\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "nios2e_debug_mem_slave_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757467279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "onchip_ram_s1_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757467306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "led_s1_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757467333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757467361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:convolution_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:convolution_slave_translator\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "convolution_slave_translator" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757467383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_data_master_agent\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "nios2e_data_master_agent" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757467408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2e_instruction_master_agent\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "nios2e_instruction_master_agent" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757467435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:convolution_read_master_1_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:convolution_read_master_1_agent\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "convolution_read_master_1_agent" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757467457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:convolution_read_master_2_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:convolution_read_master_2_agent\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "convolution_read_master_2_agent" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757467482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:convolution_read_master_3_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:convolution_read_master_3_agent\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "convolution_read_master_3_agent" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757467503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:convolution_write_master_1_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:convolution_write_master_1_agent\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "convolution_write_master_1_agent" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 1967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757467524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 2051 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757467543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757467571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757467601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 2133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757467640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 2715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757467739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757467766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 2756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757467796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 2797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757467872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router:router " "Elaborating entity \"qsys_block_mm_interconnect_0_router\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router:router\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "router" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 2979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757467923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_default_decode qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router:router\|qsys_block_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"qsys_block_mm_interconnect_0_router_default_decode\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router:router\|qsys_block_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757467957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_001 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"qsys_block_mm_interconnect_0_router_001\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_001:router_001\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "router_001" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 2995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757467975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_001_default_decode qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_001:router_001\|qsys_block_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"qsys_block_mm_interconnect_0_router_001_default_decode\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_001:router_001\|qsys_block_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_002 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"qsys_block_mm_interconnect_0_router_002\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_002:router_002\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "router_002" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_002_default_decode qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_002:router_002\|qsys_block_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"qsys_block_mm_interconnect_0_router_002_default_decode\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_002:router_002\|qsys_block_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_006 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"qsys_block_mm_interconnect_0_router_006\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_006:router_006\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "router_006" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_006_default_decode qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_006:router_006\|qsys_block_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"qsys_block_mm_interconnect_0_router_006_default_decode\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_006:router_006\|qsys_block_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_007 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"qsys_block_mm_interconnect_0_router_007\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_007:router_007\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "router_007" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_007_default_decode qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_007:router_007\|qsys_block_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"qsys_block_mm_interconnect_0_router_007_default_decode\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_007:router_007\|qsys_block_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_010 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"qsys_block_mm_interconnect_0_router_010\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_010:router_010\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "router_010" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_router_010_default_decode qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_010:router_010\|qsys_block_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"qsys_block_mm_interconnect_0_router_010_default_decode\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_router_010:router_010\|qsys_block_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_router_010.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468270 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 3 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 9 to match size of target (3)" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1598757468277 "|de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_cmd_demux qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"qsys_block_mm_interconnect_0_cmd_demux\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "cmd_demux" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_cmd_demux_001 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"qsys_block_mm_interconnect_0_cmd_demux_001\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_cmd_demux_002 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"qsys_block_mm_interconnect_0_cmd_demux_002\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_cmd_mux qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"qsys_block_mm_interconnect_0_cmd_mux\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "cmd_mux" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_cmd_mux_001 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"qsys_block_mm_interconnect_0_cmd_mux_001\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_cmd_mux_004 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"qsys_block_mm_interconnect_0_cmd_mux_004\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_cmd_mux_004.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_rsp_demux qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"qsys_block_mm_interconnect_0_rsp_demux\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "rsp_demux" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_rsp_demux_001 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"qsys_block_mm_interconnect_0_rsp_demux_001\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_rsp_demux_004 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"qsys_block_mm_interconnect_0_rsp_demux_004\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_rsp_mux qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"qsys_block_mm_interconnect_0_rsp_mux\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "rsp_mux" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_rsp_mux_001 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"qsys_block_mm_interconnect_0_rsp_mux_001\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_rsp_mux_002 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"qsys_block_mm_interconnect_0_rsp_mux_002\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2e_data_master_to_sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2e_data_master_to_sdram_s1_cmd_width_adapter\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "nios2e_data_master_to_sdram_s1_cmd_width_adapter" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757468960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_nios2e_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_to_nios2e_data_master_rsp_width_adapter\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "sdram_s1_to_nios2e_data_master_rsp_width_adapter" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 3979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757469006 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598757469014 "|de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2e_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598757469015 "|de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2e_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1598757469015 "|de0_nano|qsys_block:qsys|qsys_block_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_to_nios2e_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_avalon_st_adapter qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"qsys_block_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 4074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757469072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|qsys_block_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757469088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_avalon_st_adapter_004 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"qsys_block_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0.v" 4190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757469129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|qsys_block_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|qsys_block_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757469143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qsys_block_irq_mapper qsys_block:qsys\|qsys_block_irq_mapper:irq_mapper " "Elaborating entity \"qsys_block_irq_mapper\" for hierarchy \"qsys_block:qsys\|qsys_block_irq_mapper:irq_mapper\"" {  } { { "qsys_block/synthesis/qsys_block.v" "irq_mapper" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/qsys_block.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757469169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qsys_block:qsys\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qsys_block:qsys\|altera_reset_controller:rst_controller\"" {  } { { "qsys_block/synthesis/qsys_block.v" "rst_controller" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/qsys_block.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757469184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_block:qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_block:qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qsys_block/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757469203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qsys_block:qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qsys_block:qsys\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "qsys_block/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757469215 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1598757470908 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.08.30.15:17:54 Progress: Loading sldbdeafd9f/alt_sld_fab_wrapper_hw.tcl " "2020.08.30.15:17:54 Progress: Loading sldbdeafd9f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757474900 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757477747 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757477876 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757481970 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757482072 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757482179 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757482303 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757482307 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757482307 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1598757482991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldbdeafd9f/alt_sld_fab.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/ip/sldbdeafd9f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757483231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757483231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757483321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757483321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757483339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757483339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757483404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757483404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757483491 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757483491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757483491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/ip/sldbdeafd9f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757483562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757483562 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"qsys_block:qsys\|qsys_block_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1598757490644 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1598757490644 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|buffer\[128\]\[1\]\[15\]_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|buffer\[128\]\[1\]\[15\]_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598757493583 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 128 " "Parameter TAP_DISTANCE set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598757493583 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598757493583 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598757493583 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|buffer\[64\]\[1\]\[15\]_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|buffer\[64\]\[1\]\[15\]_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598757493583 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 63 " "Parameter TAP_DISTANCE set to 63" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598757493583 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598757493583 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598757493583 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|buffer\[32\]\[1\]\[15\]_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|buffer\[32\]\[1\]\[15\]_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598757493583 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 31 " "Parameter TAP_DISTANCE set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598757493583 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598757493583 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598757493583 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|buffer\[3\]\[1\]\[15\]_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|buffer\[3\]\[1\]\[15\]_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598757493583 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 13 " "Parameter TAP_DISTANCE set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598757493583 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1598757493583 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1598757493583 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1598757493583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[128\]\[1\]\[15\]_rtl_0 " "Elaborated megafunction instantiation \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[128\]\[1\]\[15\]_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757493748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[128\]\[1\]\[15\]_rtl_0 " "Instantiated megafunction \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[128\]\[1\]\[15\]_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757493748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 128 " "Parameter \"TAP_DISTANCE\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757493748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757493748 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598757493748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_vqm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_vqm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_vqm " "Found entity 1: shift_taps_vqm" {  } { { "db/shift_taps_vqm.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/shift_taps_vqm.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757493807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757493807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kk81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kk81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kk81 " "Found entity 1: altsyncram_kk81" {  } { { "db/altsyncram_kk81.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/altsyncram_kk81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757493878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757493878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hsf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hsf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hsf " "Found entity 1: cntr_hsf" {  } { { "db/cntr_hsf.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_hsf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757493953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757493953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757494021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757494021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[64\]\[1\]\[15\]_rtl_0 " "Elaborated megafunction instantiation \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[64\]\[1\]\[15\]_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757494138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[64\]\[1\]\[15\]_rtl_0 " "Instantiated megafunction \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[64\]\[1\]\[15\]_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757494138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 63 " "Parameter \"TAP_DISTANCE\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757494138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757494138 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598757494138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_dpm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_dpm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_dpm " "Found entity 1: shift_taps_dpm" {  } { { "db/shift_taps_dpm.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/shift_taps_dpm.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757494197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757494197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eh81 " "Found entity 1: altsyncram_eh81" {  } { { "db/altsyncram_eh81.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/altsyncram_eh81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757494268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757494268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uqf " "Found entity 1: cntr_uqf" {  } { { "db/cntr_uqf.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_uqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757494347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757494347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757494418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757494418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[32\]\[1\]\[15\]_rtl_0 " "Elaborated megafunction instantiation \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[32\]\[1\]\[15\]_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757494528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[32\]\[1\]\[15\]_rtl_0 " "Instantiated megafunction \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[32\]\[1\]\[15\]_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757494528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 31 " "Parameter \"TAP_DISTANCE\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757494528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757494528 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598757494528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_8pm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_8pm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_8pm " "Found entity 1: shift_taps_8pm" {  } { { "db/shift_taps_8pm.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/shift_taps_8pm.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757494589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757494589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kh81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kh81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kh81 " "Found entity 1: altsyncram_kh81" {  } { { "db/altsyncram_kh81.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/altsyncram_kh81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757494662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757494662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1rf " "Found entity 1: cntr_1rf" {  } { { "db/cntr_1rf.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_1rf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757494740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757494740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757494812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757494812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[3\]\[1\]\[15\]_rtl_0 " "Elaborated megafunction instantiation \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[3\]\[1\]\[15\]_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757494924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[3\]\[1\]\[15\]_rtl_0 " "Instantiated megafunction \"qsys_block:qsys\|convolution_burst:convolution\|convolution_calc:convolution\|altshift_taps:buffer\[3\]\[1\]\[15\]_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757494924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 13 " "Parameter \"TAP_DISTANCE\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757494924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1598757494924 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1598757494924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_9pm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_9pm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_9pm " "Found entity 1: shift_taps_9pm" {  } { { "db/shift_taps_9pm.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/shift_taps_9pm.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757494985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757494985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ah81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ah81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ah81 " "Found entity 1: altsyncram_ah81" {  } { { "db/altsyncram_ah81.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/altsyncram_ah81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757495062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757495062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nqf " "Found entity 1: cntr_nqf" {  } { { "db/cntr_nqf.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_nqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757495149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757495149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598757495218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757495218 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1598757496102 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 356 -1 0 } } { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 352 -1 0 } } { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2878 -1 0 } } { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 3896 -1 0 } } { "qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_jtag_uart.v" 398 -1 0 } } { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 3500 -1 0 } } { "qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 2099 -1 0 } } { "qsys_block/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1598757496321 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1598757496321 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "de0_nano.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1598757499560 "|de0_nano|sdram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1598757499560 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757499951 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "510 " "510 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1598757503410 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1598757503622 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1598757503623 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757503778 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/output_files/de0_nano.map.smsg " "Generated suppressed messages file C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/output_files/de0_nano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757504896 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1598757508123 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598757508123 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8252 " "Implemented 8252 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1598757508775 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1598757508775 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1598757508775 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7836 " "Implemented 7836 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1598757508775 ""} { "Info" "ICUT_CUT_TM_RAMS" "352 " "Implemented 352 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1598757508775 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1598757508775 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "9 " "Implemented 9 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1598757508775 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1598757508775 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4996 " "Peak virtual memory: 4996 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598757508910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 30 15:18:28 2020 " "Processing ended: Sun Aug 30 15:18:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598757508910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598757508910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:18 " "Total CPU time (on all processors): 00:01:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598757508910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598757508910 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1598757510379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598757510385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 30 15:18:29 2020 " "Processing started: Sun Aug 30 15:18:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598757510385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1598757510385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de0_nano -c de0_nano " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de0_nano -c de0_nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1598757510385 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1598757510510 ""}
{ "Info" "0" "" "Project  = de0_nano" {  } {  } 0 0 "Project  = de0_nano" 0 0 "Fitter" 0 0 1598757510511 ""}
{ "Info" "0" "" "Revision = de0_nano" {  } {  } 0 0 "Revision = de0_nano" 0 0 "Fitter" 0 0 1598757510511 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1598757510730 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1598757510730 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de0_nano EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"de0_nano\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1598757510808 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1598757510854 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1598757510854 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll0_altpll.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/pll0_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 4653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1598757510897 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -60 -1667 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -60 degrees (-1667 ps) for PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll0_altpll.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/pll0_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 4654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1598757510897 ""}  } { { "db/pll0_altpll.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/pll0_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 4653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1598757510897 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1598757511083 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1598757511636 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1598757511636 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1598757511636 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1598757511636 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "11 " "Fitter converted 11 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 21030 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598757511650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 21032 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598757511650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 21034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598757511650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 21036 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598757511650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 21038 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598757511650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA2~ E8 " "Pin ~ALTERA_DATA2~ is reserved at location E8" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA2~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 21040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598757511650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA3~ F8 " "Pin ~ALTERA_DATA3~ is reserved at location F8" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA3~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 21042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598757511650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA4~ B7 " "Pin ~ALTERA_DATA4~ is reserved at location B7" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA4~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 21044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598757511650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA5~ E7 " "Pin ~ALTERA_DATA5~ is reserved at location E7" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA5~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 21046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598757511650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA6~ E6 " "Pin ~ALTERA_DATA6~ is reserved at location E6" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA6~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 21048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598757511650 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA7~ A5 " "Pin ~ALTERA_DATA7~ is reserved at location A5" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA7~ } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 21050 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1598757511650 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1598757511650 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1598757511655 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1598757511946 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_EXTCLK_FREQ_OUT_OF_RANGE_WARN" "sdram_clock PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1 3.3-V LVCMOS 2mA 0 100 MHz 96 MHz " "Output pin \"sdram_clock\" (external output clock of PLL \"PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1\") uses I/O standard 3.3-V LVCMOS, has current strength 2mA, output load 0pF, and output clock frequency of 100 MHz, but target device can support only maximum output clock frequency of 96 MHz for this combination of I/O standard, current strength and load" {  } { { "de0_nano.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 32 0 0 } } { "db/pll0_altpll.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/pll0_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 4653 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 374 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_clock" } } } } { "de0_nano.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 6 0 0 } } { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_clock } } }  } 1 176584 "Output pin \"%1!s!\" (external output clock of PLL \"%2!s!\") uses I/O standard %3!s!, has current strength %4!s!, output load %5!d!pF, and output clock frequency of %6!s!, but target device can support only maximum output clock frequency of %7!s! for this combination of I/O standard, current strength and load" 0 0 "Fitter" 0 -1 1598757512493 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1598757513204 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1598757513204 ""}
{ "Info" "ISTA_SDC_FOUND" "de0_nano.sdc " "Reading SDC File: 'de0_nano.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1598757513275 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1598757513276 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1598757513282 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1598757513282 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1598757513282 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1598757513282 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_block/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys_block/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1598757513317 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.sdc " "Reading SDC File: 'qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1598757513330 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1598757513448 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1598757513450 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1598757513450 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1598757513450 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1598757513450 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      clock50 " "  20.000      clock50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1598757513450 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1598757513450 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1598757513450 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1598757513450 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4) " "Automatically promoted node PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1598757514040 ""}  } { { "db/pll0_altpll.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/pll0_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 4653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1598757514040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_4) " "Automatically promoted node PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1598757514040 ""}  } { { "db/pll0_altpll.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/pll0_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 4653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1598757514040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1598757514040 ""}  } { { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 20524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1598757514040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "oscillator:comb_3\|oscillator_altint_osc_i57:oscillator_altint_osc_i57_component\|wire_sd1_clkout  " "Automatically promoted node oscillator:comb_3\|oscillator_altint_osc_i57:oscillator_altint_osc_i57_component\|wire_sd1_clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1598757514040 ""}  } { { "oscillator.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/oscillator.v" 58 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 4676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1598757514040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qsys_block:qsys\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node qsys_block:qsys\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1598757514040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_block:qsys\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node qsys_block:qsys\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "qsys_block/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 8251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1598757514040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_block:qsys\|qsys_block_sdram:sdram\|active_rnw~2 " "Destination node qsys_block:qsys\|qsys_block_sdram:sdram\|active_rnw~2" {  } { { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 8421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1598757514040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_block:qsys\|qsys_block_sdram:sdram\|active_cs_n~1 " "Destination node qsys_block:qsys\|qsys_block_sdram:sdram\|active_cs_n~1" {  } { { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 8435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1598757514040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|W_rf_wren " "Destination node qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|W_rf_wren" {  } { { "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 2998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1598757514040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_block:qsys\|qsys_block_sdram:sdram\|i_refs\[2\] " "Destination node qsys_block:qsys\|qsys_block_sdram:sdram\|i_refs\[2\]" {  } { { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 1610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1598757514040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_block:qsys\|qsys_block_sdram:sdram\|i_refs\[1\] " "Destination node qsys_block:qsys\|qsys_block_sdram:sdram\|i_refs\[1\]" {  } { { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 1611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1598757514040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_block:qsys\|qsys_block_sdram:sdram\|i_refs\[0\] " "Destination node qsys_block:qsys\|qsys_block_sdram:sdram\|i_refs\[0\]" {  } { { "qsys_block/synthesis/submodules/qsys_block_sdram.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/qsys_block_sdram.v" 356 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 1612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1598757514040 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "qsys_block:qsys\|qsys_block_nios2e:nios2e\|qsys_block_nios2e_cpu:cpu\|qsys_block_nios2e_cpu_nios2_oci:the_qsys_block_nios2e_cpu_nios2_oci\|qsys_block_nios2e_cpu_nios2_oci_debug:the_qsys_block_nios2e_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 2229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1598757514040 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1598757514040 ""}  } { { "qsys_block/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/qsys_block/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1598757514040 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_monitor:monitor0\|pll_sreset\[0\]  " "Automatically promoted node system_monitor:monitor0\|pll_sreset\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1598757514041 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_block:qsys\|convolution_burst:convolution\|stream_to_memory:to_memory\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[8\] " "Destination node qsys_block:qsys\|convolution_burst:convolution\|stream_to_memory:to_memory\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[8\]" {  } { { "db/cntr_2ab.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_2ab.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 5198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1598757514041 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_block:qsys\|convolution_burst:convolution\|stream_to_memory:to_memory\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[7\] " "Destination node qsys_block:qsys\|convolution_burst:convolution\|stream_to_memory:to_memory\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[7\]" {  } { { "db/cntr_2ab.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_2ab.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 5199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1598757514041 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_block:qsys\|convolution_burst:convolution\|stream_to_memory:to_memory\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[6\] " "Destination node qsys_block:qsys\|convolution_burst:convolution\|stream_to_memory:to_memory\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[6\]" {  } { { "db/cntr_2ab.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_2ab.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 5200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1598757514041 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_block:qsys\|convolution_burst:convolution\|stream_to_memory:to_memory\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[5\] " "Destination node qsys_block:qsys\|convolution_burst:convolution\|stream_to_memory:to_memory\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[5\]" {  } { { "db/cntr_2ab.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_2ab.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 5201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1598757514041 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_block:qsys\|convolution_burst:convolution\|stream_to_memory:to_memory\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[4\] " "Destination node qsys_block:qsys\|convolution_burst:convolution\|stream_to_memory:to_memory\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_2ab.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_2ab.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 5202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1598757514041 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_block:qsys\|convolution_burst:convolution\|stream_to_memory:to_memory\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[3\] " "Destination node qsys_block:qsys\|convolution_burst:convolution\|stream_to_memory:to_memory\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_2ab.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_2ab.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 5203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1598757514041 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_block:qsys\|convolution_burst:convolution\|stream_to_memory:to_memory\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[2\] " "Destination node qsys_block:qsys\|convolution_burst:convolution\|stream_to_memory:to_memory\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_2ab.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_2ab.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 5204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1598757514041 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_block:qsys\|convolution_burst:convolution\|stream_to_memory:to_memory\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[1\] " "Destination node qsys_block:qsys\|convolution_burst:convolution\|stream_to_memory:to_memory\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_2ab.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_2ab.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 5205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1598757514041 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_block:qsys\|convolution_burst:convolution\|stream_to_memory:to_memory\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[0\] " "Destination node qsys_block:qsys\|convolution_burst:convolution\|stream_to_memory:to_memory\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_2ab:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_2ab.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_2ab.tdf" 78 17 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 5206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1598757514041 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_block:qsys\|convolution_burst:convolution\|stream_to_memory:to_memory\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_ea7:usedw_counter\|counter_reg_bit\[8\] " "Destination node qsys_block:qsys\|convolution_burst:convolution\|stream_to_memory:to_memory\|scfifo:src_rd_fifo\|scfifo_rnv:auto_generated\|a_dpfifo_efv:dpfifo\|cntr_ea7:usedw_counter\|counter_reg_bit\[8\]" {  } { { "db/cntr_ea7.tdf" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/cntr_ea7.tdf" 79 17 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 5227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1598757514041 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1598757514041 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1598757514041 ""}  } { { "../../../../verilog_src/verilog/common/system_monitor.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/common/system_monitor.sv" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 4629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1598757514041 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_monitor:monitor0\|pll_areset  " "Automatically promoted node system_monitor:monitor0\|pll_areset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1598757514042 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_monitor:monitor0\|pll_areset_flop~0 " "Destination node system_monitor:monitor0\|pll_areset_flop~0" {  } { { "../../../../verilog_src/verilog/common/system_monitor.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/common/system_monitor.sv" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 12104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1598757514042 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1598757514042 ""}  } { { "../../../../verilog_src/verilog/common/system_monitor.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/verilog_src/verilog/common/system_monitor.sv" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 4650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1598757514042 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1598757514952 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1598757514962 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1598757514962 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1598757514974 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1598757515006 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1598757515006 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1598757515006 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1598757515006 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1598757515006 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1598757515006 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1598757515006 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1598757515006 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1598757515006 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1598757515006 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1598757515006 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1598757515006 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1598757515006 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1598757515006 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1598757515006 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1598757515006 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1598757515006 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1598757515006 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1598757515006 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1598757515006 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1598757515006 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1598757515006 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1598757515007 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1598757515024 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1598757516071 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "40 Block RAM " "Packed 40 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1598757516081 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1598757516081 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1598757516081 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1598757516081 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1598757516081 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1 compensate_clock 1 " "PLL \"PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[1\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/pll0_altpll.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/pll0_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL0.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/PLL0.v" 107 0 0 } } { "de0_nano.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 32 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1598757516192 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1 clk\[1\] sdram_clock~output " "PLL \"PLL0:pll0\|altpll:altpll_component\|PLL0_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clock~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll0_altpll.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/db/pll0_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL0.v" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/PLL0.v" 107 0 0 } } { "de0_nano.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 32 0 0 } } { "de0_nano.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 6 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1598757516194 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598757516489 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1598757516507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1598757517713 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598757519457 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1598757519528 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1598757529606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598757529606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1598757530873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1598757534893 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1598757534893 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1598757536886 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1598757536886 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1598757536886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598757536891 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.50 " "Total time spent on timing analysis during the Fitter is 5.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1598757537155 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1598757537206 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1598757537811 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1598757537815 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1598757538371 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1598757539648 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1598757540205 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "17 Cyclone IV E " "17 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[0\] 3.3-V LVCMOS G2 " "Pin sdram_dq\[0\] uses I/O standard 3.3-V LVCMOS at G2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[0] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } } { "de0_nano.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598757540232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[1\] 3.3-V LVCMOS G1 " "Pin sdram_dq\[1\] uses I/O standard 3.3-V LVCMOS at G1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[1] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } } { "de0_nano.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598757540232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[2\] 3.3-V LVCMOS L8 " "Pin sdram_dq\[2\] uses I/O standard 3.3-V LVCMOS at L8" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[2] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } } { "de0_nano.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598757540232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[3\] 3.3-V LVCMOS K5 " "Pin sdram_dq\[3\] uses I/O standard 3.3-V LVCMOS at K5" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[3] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } } { "de0_nano.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598757540232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[4\] 3.3-V LVCMOS K2 " "Pin sdram_dq\[4\] uses I/O standard 3.3-V LVCMOS at K2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[4] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } } { "de0_nano.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598757540232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[5\] 3.3-V LVCMOS J2 " "Pin sdram_dq\[5\] uses I/O standard 3.3-V LVCMOS at J2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[5] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } } { "de0_nano.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598757540232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[6\] 3.3-V LVCMOS J1 " "Pin sdram_dq\[6\] uses I/O standard 3.3-V LVCMOS at J1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[6] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } } { "de0_nano.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598757540232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[7\] 3.3-V LVCMOS R7 " "Pin sdram_dq\[7\] uses I/O standard 3.3-V LVCMOS at R7" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[7] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } } { "de0_nano.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598757540232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[8\] 3.3-V LVCMOS T4 " "Pin sdram_dq\[8\] uses I/O standard 3.3-V LVCMOS at T4" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[8] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } } { "de0_nano.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598757540232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[9\] 3.3-V LVCMOS T2 " "Pin sdram_dq\[9\] uses I/O standard 3.3-V LVCMOS at T2" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[9] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } } { "de0_nano.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598757540232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[10\] 3.3-V LVCMOS T3 " "Pin sdram_dq\[10\] uses I/O standard 3.3-V LVCMOS at T3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[10] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } } { "de0_nano.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598757540232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[11\] 3.3-V LVCMOS R3 " "Pin sdram_dq\[11\] uses I/O standard 3.3-V LVCMOS at R3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[11] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } } { "de0_nano.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598757540232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[12\] 3.3-V LVCMOS R5 " "Pin sdram_dq\[12\] uses I/O standard 3.3-V LVCMOS at R5" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[12] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } } { "de0_nano.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598757540232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[13\] 3.3-V LVCMOS P3 " "Pin sdram_dq\[13\] uses I/O standard 3.3-V LVCMOS at P3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[13] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } } { "de0_nano.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598757540232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[14\] 3.3-V LVCMOS N3 " "Pin sdram_dq\[14\] uses I/O standard 3.3-V LVCMOS at N3" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[14] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } } { "de0_nano.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598757540232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[15\] 3.3-V LVCMOS K1 " "Pin sdram_dq\[15\] uses I/O standard 3.3-V LVCMOS at K1" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { sdram_dq[15] } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } } { "de0_nano.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598757540232 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock50 3.3-V LVCMOS R8 " "Pin clock50 uses I/O standard 3.3-V LVCMOS at R8" {  } { { "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.1/quartus/bin64/pin_planner.ppl" { clock50 } } } { "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock50" } } } } { "de0_nano.sv" "" { Text "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/de0_nano.sv" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1598757540232 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1598757540232 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/output_files/de0_nano.fit.smsg " "Generated suppressed messages file C:/Quartus_Projects/FPGA_Inference/Development_Kits/Terasic_DE0_Nano/Base_Project/18.1/output_files/de0_nano.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1598757540678 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5689 " "Peak virtual memory: 5689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598757542326 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 30 15:19:02 2020 " "Processing ended: Sun Aug 30 15:19:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598757542326 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598757542326 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598757542326 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1598757542326 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1598757543449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598757543455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 30 15:19:03 2020 " "Processing started: Sun Aug 30 15:19:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598757543455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1598757543455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off de0_nano -c de0_nano " "Command: quartus_asm --read_settings_files=off --write_settings_files=off de0_nano -c de0_nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1598757543455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1598757543958 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1598757544982 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1598757545016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598757545344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 30 15:19:05 2020 " "Processing ended: Sun Aug 30 15:19:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598757545344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598757545344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598757545344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1598757545344 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1598757546019 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1598757546684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598757546690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 30 15:19:06 2020 " "Processing started: Sun Aug 30 15:19:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598757546690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1598757546690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta de0_nano -c de0_nano " "Command: quartus_sta de0_nano -c de0_nano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1598757546690 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1598757546821 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1598757547777 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1598757547777 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598757547821 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598757547821 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1598757548340 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1598757548340 ""}
{ "Info" "ISTA_SDC_FOUND" "de0_nano.sdc " "Reading SDC File: 'de0_nano.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1598757548400 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1598757548401 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1598757548403 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -60.00 -duty_cycle 50.00 -name \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1598757548403 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598757548403 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1598757548403 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_block/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'qsys_block/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1598757548431 ""}
{ "Info" "ISTA_SDC_FOUND" "qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.sdc " "Reading SDC File: 'qsys_block/synthesis/submodules/qsys_block_nios2e_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1598757548445 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598757548530 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1598757548532 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1598757548558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.253 " "Worst-case setup slack is 1.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757548683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757548683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.253               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.253               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757548683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.304               0.000 altera_reserved_tck  " "   47.304               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757548683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598757548683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.224 " "Worst-case hold slack is 0.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757548708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757548708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.224               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757548708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757548708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598757548708 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.728 " "Worst-case recovery slack is 4.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757548722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757548722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.728               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.728               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757548722 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.308               0.000 altera_reserved_tck  " "   48.308               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757548722 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598757548722 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.186 " "Worst-case removal slack is 1.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757548735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757548735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.186               0.000 altera_reserved_tck  " "    1.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757548735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.964               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.964               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757548735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598757548735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.738 " "Worst-case minimum pulse width slack is 4.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757548743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757548743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.738               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.738               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757548743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.747               0.000 clock50  " "    9.747               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757548743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.537               0.000 altera_reserved_tck  " "   49.537               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757548743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598757548743 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598757548926 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598757548926 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598757548926 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.286 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.286" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598757548926 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.477 ns " "Worst Case Available Settling Time: 18.477 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598757548926 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598757548926 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598757548926 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598757548926 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598757548926 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1598757548936 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1598757548965 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1598757549769 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598757550042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.211 " "Worst-case setup slack is 2.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.211               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.211               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.679               0.000 altera_reserved_tck  " "   47.679               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598757550113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.222 " "Worst-case hold slack is 0.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.222               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598757550139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.303 " "Worst-case recovery slack is 5.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.303               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.303               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.551               0.000 altera_reserved_tck  " "   48.551               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598757550154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.078 " "Worst-case removal slack is 1.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.078               0.000 altera_reserved_tck  " "    1.078               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.586               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.586               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598757550168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.742 " "Worst-case minimum pulse width slack is 4.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.742               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.742               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.709               0.000 clock50  " "    9.709               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550178 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.498               0.000 altera_reserved_tck  " "   49.498               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550178 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598757550178 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598757550370 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598757550370 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598757550370 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.286 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.286" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598757550370 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.643 ns " "Worst Case Available Settling Time: 18.643 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598757550370 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598757550370 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598757550370 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598757550370 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598757550370 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1598757550382 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598757550585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.114 " "Worst-case setup slack is 5.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.114               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.114               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.787               0.000 altera_reserved_tck  " "   48.787               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598757550617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.097 " "Worst-case hold slack is 0.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.097               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 altera_reserved_tck  " "    0.188               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598757550649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.837 " "Worst-case recovery slack is 6.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.837               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.837               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.336               0.000 altera_reserved_tck  " "   49.336               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598757550665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.652 " "Worst-case removal slack is 0.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.652               0.000 altera_reserved_tck  " "    0.652               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.327               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.327               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598757550684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.749 " "Worst-case minimum pulse width slack is 4.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.749               0.000 pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.416               0.000 clock50  " "    9.416               0.000 clock50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550695 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.309               0.000 altera_reserved_tck  " "   49.309               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1598757550695 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1598757550695 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598757550923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598757550923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598757550923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.286 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.286" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598757550923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.149 ns " "Worst Case Available Settling Time: 19.149 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598757550923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598757550923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598757550923 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1598757550923 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1598757550923 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1598757551315 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1598757551316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598757551486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 30 15:19:11 2020 " "Processing ended: Sun Aug 30 15:19:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598757551486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598757551486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598757551486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1598757551486 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus Prime Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1598757552274 ""}
