Analysis & Synthesis report for cq_viola_top
Wed May 14 00:58:57 2014
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state
 12. State Machine - |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state
 13. State Machine - |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state
 14. State Machine - |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_wrstate:U2|lcdc_state
 15. State Machine - |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|dma_state
 16. State Machine - |cq_viola_top|cq_viola:inst|avalonif_mmcdma:mmcdma|state
 17. State Machine - |cq_viola_top|cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state
 18. State Machine - |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|DRsize
 19. State Machine - |cq_viola_top|cq_viola:inst|cq_viola_sdram:sdram|m_next
 20. State Machine - |cq_viola_top|cq_viola:inst|cq_viola_sdram:sdram|m_state
 21. State Machine - |cq_viola_top|cq_viola:inst|cq_viola_sdram:sdram|i_next
 22. State Machine - |cq_viola_top|cq_viola:inst|cq_viola_sdram:sdram|i_state
 23. Registers Protected by Synthesis
 24. Registers Removed During Synthesis
 25. Removed Registers Triggering Further Register Optimizations
 26. General Register Statistics
 27. Inverted Register Statistics
 28. Physical Synthesis Netlist Optimizations
 29. Multiplexer Restructuring Statistics (Restructuring Performed)
 30. Source assignments for cq_viola:inst|cq_viola_sdram:sdram
 31. Source assignments for cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated
 32. Source assignments for cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 33. Source assignments for cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 34. Source assignments for cq_viola:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component|altsyncram_p7o1:auto_generated
 35. Source assignments for cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated
 36. Source assignments for cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_s57:rdptr_g1p
 37. Source assignments for cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p
 38. Source assignments for cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|altsyncram_5b11:fifo_ram
 39. Source assignments for cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
 40. Source assignments for cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12
 41. Source assignments for cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|dffpipe_8d9:wrfull_reg
 42. Source assignments for cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|dffpipe_gd9:ws_brp
 43. Source assignments for cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|dffpipe_gd9:ws_bwp
 44. Source assignments for cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
 45. Source assignments for cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17
 46. Source assignments for cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux
 47. Source assignments for cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001
 48. Source assignments for cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002
 49. Source assignments for cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux
 50. Source assignments for cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001
 51. Source assignments for cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_002
 52. Source assignments for cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003
 53. Source assignments for cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 54. Source assignments for cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 55. Source assignments for cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 56. Source assignments for cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 57. Source assignments for cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux
 58. Source assignments for cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux
 59. Source assignments for cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_001
 60. Source assignments for cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_002
 61. Source assignments for cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_003
 62. Source assignments for cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_004
 63. Source assignments for cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_demux_005:rsp_xbar_demux_005
 64. Source assignments for cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_006
 65. Source assignments for cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 66. Source assignments for cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 67. Source assignments for cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
 68. Source assignments for cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
 69. Source assignments for cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 70. Source assignments for cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 71. Source assignments for cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 72. Source assignments for cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 73. Source assignments for cq_viola:inst|altera_reset_controller:rst_controller
 74. Source assignments for cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 75. Source assignments for cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 76. Source assignments for cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 77. Source assignments for cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 78. Parameter Settings for User Entity Instance: syspll:inst2|altpll:altpll_component
 79. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_ipl_memory:ipl_memory
 80. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram
 81. Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0
 82. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo
 83. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo
 84. Parameter Settings for User Entity Instance: cq_viola:inst|avalonif_mmcdma:mmcdma
 85. Parameter Settings for User Entity Instance: cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif
 86. Parameter Settings for User Entity Instance: cq_viola:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component
 87. Parameter Settings for User Entity Instance: cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1
 88. Parameter Settings for User Entity Instance: cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 89. Parameter Settings for User Entity Instance: cq_viola:inst|lcdc_component:lcdc|lcdc_wrstate:U2
 90. Parameter Settings for User Entity Instance: cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component
 91. Parameter Settings for User Entity Instance: cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0|lpm_mult:lpm_mult_component
 92. Parameter Settings for User Entity Instance: cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1|lpm_mult:lpm_mult_component
 93. Parameter Settings for User Entity Instance: cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1|lpm_mult:lpm_mult_component
 94. Parameter Settings for User Entity Instance: cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component
 95. Parameter Settings for User Entity Instance: cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component
 96. Parameter Settings for User Entity Instance: cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component
 97. Parameter Settings for User Entity Instance: cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component
 98. Parameter Settings for User Entity Instance: cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component
 99. Parameter Settings for User Entity Instance: cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component
100. Parameter Settings for User Entity Instance: cq_viola:inst|altera_customins_master_translator:nios2_s_custom_instruction_master_translator
101. Parameter Settings for User Entity Instance: cq_viola:inst|altera_customins_slave_translator:nios2_s_custom_instruction_master_multi_slave_translator0
102. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_instruction_master_translator
103. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_data_master_translator
104. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcdc_m1_translator
105. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_s_jtag_debug_module_translator
106. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
107. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ipl_memory_s1_translator
108. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_bridge_0_s0_translator
109. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_s_instruction_master_translator_avalon_universal_master_0_agent
110. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_s_data_master_translator_avalon_universal_master_0_agent
111. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent
112. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent
113. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
114. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
115. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo
116. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent
117. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
118. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
119. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
120. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent
121. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
122. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
123. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
124. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent
125. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
126. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo
127. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo
128. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router:addr_router|cq_viola_mm_interconnect_0_addr_router_default_decode:the_default_decode
129. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router_001:addr_router_001|cq_viola_mm_interconnect_0_addr_router_001_default_decode:the_default_decode
130. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router_002:addr_router_002|cq_viola_mm_interconnect_0_addr_router_002_default_decode:the_default_decode
131. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_id_router:id_router|cq_viola_mm_interconnect_0_id_router_default_decode:the_default_decode
132. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_id_router_001:id_router_001|cq_viola_mm_interconnect_0_id_router_001_default_decode:the_default_decode
133. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_id_router:id_router_002|cq_viola_mm_interconnect_0_id_router_default_decode:the_default_decode
134. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_id_router_003:id_router_003|cq_viola_mm_interconnect_0_id_router_003_default_decode:the_default_decode
135. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter
136. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter
137. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba
138. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size
139. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
140. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min
141. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
142. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
143. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
144. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
145. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
146. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
147. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
148. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
149. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
150. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
151. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
152. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
153. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001
154. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba
155. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size
156. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
157. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min
158. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
159. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
160. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
161. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
162. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
163. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
164. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
165. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
166. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
167. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
168. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
169. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
170. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002
171. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba
172. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size
173. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
174. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min
175. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
176. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
177. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
178. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
179. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
180. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
181. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
182. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
183. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
184. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
185. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
186. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
187. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb
188. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
189. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb
190. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
191. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb
192. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
193. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
194. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
195. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb
196. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
197. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter
198. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001
199. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002
200. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor
201. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003
202. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor
203. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
204. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
205. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
206. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
207. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
208. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
209. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
210. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
211. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_bridge_0_m0_translator
212. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator
213. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator
214. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
215. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator
216. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mmcdma_s1_translator
217. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcdc_s1_translator
218. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:touchpanel_spi_control_port_translator
219. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_bridge_0_m0_translator_avalon_universal_master_0_agent
220. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent
221. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
222. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
223. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent
224. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
225. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
226. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent
227. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
228. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
229. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent
230. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
231. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
232. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mmcdma_s1_translator_avalon_universal_slave_0_agent
233. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mmcdma_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
234. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
235. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcdc_s1_translator_avalon_universal_slave_0_agent
236. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcdc_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
237. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo
238. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo
239. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent
240. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
241. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo
242. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_addr_router:addr_router|cq_viola_mm_interconnect_1_addr_router_default_decode:the_default_decode
243. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_id_router:id_router|cq_viola_mm_interconnect_1_id_router_default_decode:the_default_decode
244. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_id_router:id_router_001|cq_viola_mm_interconnect_1_id_router_default_decode:the_default_decode
245. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_id_router:id_router_002|cq_viola_mm_interconnect_1_id_router_default_decode:the_default_decode
246. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_id_router:id_router_003|cq_viola_mm_interconnect_1_id_router_default_decode:the_default_decode
247. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_id_router:id_router_004|cq_viola_mm_interconnect_1_id_router_default_decode:the_default_decode
248. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_id_router_005:id_router_005|cq_viola_mm_interconnect_1_id_router_005_default_decode:the_default_decode
249. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_id_router:id_router_006|cq_viola_mm_interconnect_1_id_router_default_decode:the_default_decode
250. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter
251. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb
252. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
253. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser
254. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
255. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
256. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
257. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001
258. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
259. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer
260. Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer
261. Parameter Settings for User Entity Instance: cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer
262. Parameter Settings for User Entity Instance: cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
263. Parameter Settings for User Entity Instance: cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001
264. Parameter Settings for User Entity Instance: cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync
265. Parameter Settings for User Entity Instance: cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002
266. Parameter Settings for User Entity Instance: cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync
267. Parameter Settings for User Entity Instance: cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_003
268. Parameter Settings for User Entity Instance: cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync
269. Parameter Settings for User Entity Instance: cq_viola:inst|altera_reset_controller:rst_controller
270. Parameter Settings for User Entity Instance: cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
271. Parameter Settings for User Entity Instance: cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
272. Parameter Settings for User Entity Instance: cq_viola:inst|altera_reset_controller:rst_controller_001
273. Parameter Settings for User Entity Instance: cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
274. Parameter Settings for User Entity Instance: cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
275. altpll Parameter Settings by Entity Instance
276. altsyncram Parameter Settings by Entity Instance
277. scfifo Parameter Settings by Entity Instance
278. lpm_mult Parameter Settings by Entity Instance
279. Port Connectivity Checks: "cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
280. Port Connectivity Checks: "cq_viola:inst|altera_reset_controller:rst_controller_001"
281. Port Connectivity Checks: "cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
282. Port Connectivity Checks: "cq_viola:inst|altera_reset_controller:rst_controller"
283. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001"
284. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser"
285. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
286. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_id_router_005:id_router_005|cq_viola_mm_interconnect_1_id_router_005_default_decode:the_default_decode"
287. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_id_router:id_router|cq_viola_mm_interconnect_1_id_router_default_decode:the_default_decode"
288. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_addr_router:addr_router|cq_viola_mm_interconnect_1_addr_router_default_decode:the_default_decode"
289. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo"
290. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent"
291. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
292. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
293. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcdc_s1_translator_avalon_universal_slave_0_agent"
294. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
295. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mmcdma_s1_translator_avalon_universal_slave_0_agent"
296. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
297. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent"
298. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
299. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent"
300. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
301. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent"
302. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
303. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent"
304. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_bridge_0_m0_translator_avalon_universal_master_0_agent"
305. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:touchpanel_spi_control_port_translator"
306. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcdc_s1_translator"
307. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mmcdma_s1_translator"
308. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator"
309. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
310. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator"
311. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator"
312. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_bridge_0_m0_translator"
313. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
314. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
315. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor"
316. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003"
317. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor"
318. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002"
319. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001"
320. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"
321. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
322. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
323. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
324. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
325. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min"
326. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"
327. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
328. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
329. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
330. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
331. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
332. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
333. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
334. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min"
335. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"
336. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_id_router_003:id_router_003|cq_viola_mm_interconnect_0_id_router_003_default_decode:the_default_decode"
337. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_id_router_001:id_router_001|cq_viola_mm_interconnect_0_id_router_001_default_decode:the_default_decode"
338. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_id_router:id_router|cq_viola_mm_interconnect_0_id_router_default_decode:the_default_decode"
339. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router_002:addr_router_002|cq_viola_mm_interconnect_0_addr_router_002_default_decode:the_default_decode"
340. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router_001:addr_router_001|cq_viola_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
341. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router:addr_router|cq_viola_mm_interconnect_0_addr_router_default_decode:the_default_decode"
342. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo"
343. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo"
344. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent"
345. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
346. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
347. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent"
348. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
349. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
350. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent"
351. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo"
352. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
353. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent"
354. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent"
355. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_s_data_master_translator_avalon_universal_master_0_agent"
356. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_s_instruction_master_translator_avalon_universal_master_0_agent"
357. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_bridge_0_s0_translator"
358. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ipl_memory_s1_translator"
359. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
360. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_s_jtag_debug_module_translator"
361. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcdc_m1_translator"
362. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_data_master_translator"
363. Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_instruction_master_translator"
364. Port Connectivity Checks: "cq_viola:inst|altera_customins_slave_translator:nios2_s_custom_instruction_master_multi_slave_translator0"
365. Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_s_custom_instruction_master_multi_xconnect:nios2_s_custom_instruction_master_multi_xconnect"
366. Port Connectivity Checks: "cq_viola:inst|altera_customins_master_translator:nios2_s_custom_instruction_master_translator"
367. Port Connectivity Checks: "cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1"
368. Port Connectivity Checks: "cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1"
369. Port Connectivity Checks: "cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0"
370. Port Connectivity Checks: "cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0"
371. Port Connectivity Checks: "cq_viola:inst|cq_viola_touchpanel:touchpanel"
372. Port Connectivity Checks: "cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1"
373. Port Connectivity Checks: "cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif"
374. Port Connectivity Checks: "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic"
375. Port Connectivity Checks: "cq_viola:inst|cq_viola_jtag_uart:jtag_uart"
376. Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_s:nios2_s"
377. Port Connectivity Checks: "cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module"
378. Elapsed Time Per Partition
379. Analysis & Synthesis Messages
380. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 14 00:58:57 2014      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; cq_viola_top                               ;
; Top-level Entity Name              ; cq_viola_top                               ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 7,515                                      ;
;     Total combinational functions  ; 5,705                                      ;
;     Dedicated logic registers      ; 4,553                                      ;
; Total registers                    ; 4553                                       ;
; Total pins                         ; 59                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 156,416                                    ;
; Embedded Multiplier 9-bit elements ; 18                                         ;
; Total PLLs                         ; 1                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; cq_viola_top       ; cq_viola_top       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path                                                           ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                                       ; Library  ;
+--------------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; cq_viola/synthesis/cq_viola.v                                                              ; yes             ; User Verilog HDL File                  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/cq_viola.v                                                              ; cq_viola ;
; cq_viola/synthesis/submodules/altera_reset_controller.v                                    ; yes             ; User Verilog HDL File                  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/altera_reset_controller.v                                    ; cq_viola ;
; cq_viola/synthesis/submodules/altera_reset_synchronizer.v                                  ; yes             ; User Verilog HDL File                  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/altera_reset_synchronizer.v                                  ; cq_viola ;
; cq_viola/synthesis/submodules/altera_irq_clock_crosser.sv                                  ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/altera_irq_clock_crosser.sv                                  ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_irq_mapper.sv                                       ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_irq_mapper.sv                                       ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1.v                                 ; yes             ; User Verilog HDL File                  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1.v                                 ; cq_viola ;
; cq_viola/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                   ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                   ; cq_viola ;
; cq_viola/synthesis/submodules/altera_avalon_st_clock_crosser.v                             ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/altera_avalon_st_clock_crosser.v                             ; cq_viola ;
; cq_viola/synthesis/submodules/altera_merlin_arbitrator.sv                                  ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/altera_merlin_arbitrator.sv                                  ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1_rsp_xbar_mux.sv                   ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1_rsp_xbar_mux.sv                   ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1_rsp_xbar_demux_005.sv             ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1_rsp_xbar_demux_005.sv             ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1_rsp_xbar_demux.sv                 ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1_rsp_xbar_demux.sv                 ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1_cmd_xbar_mux_005.sv               ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1_cmd_xbar_mux_005.sv               ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1_cmd_xbar_mux.sv                   ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1_cmd_xbar_mux.sv                   ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1_cmd_xbar_demux.sv                 ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1_cmd_xbar_demux.sv                 ; cq_viola ;
; cq_viola/synthesis/submodules/altera_merlin_traffic_limiter.sv                             ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/altera_merlin_traffic_limiter.sv                             ; cq_viola ;
; cq_viola/synthesis/submodules/altera_avalon_sc_fifo.v                                      ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/altera_avalon_sc_fifo.v                                      ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1_id_router_005.sv                  ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1_id_router_005.sv                  ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1_id_router.sv                      ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1_id_router.sv                      ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1_addr_router.sv                    ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1_addr_router.sv                    ; cq_viola ;
; cq_viola/synthesis/submodules/altera_merlin_slave_agent.sv                                 ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/altera_merlin_slave_agent.sv                                 ; cq_viola ;
; cq_viola/synthesis/submodules/altera_merlin_burst_uncompressor.sv                          ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/altera_merlin_burst_uncompressor.sv                          ; cq_viola ;
; cq_viola/synthesis/submodules/altera_merlin_master_agent.sv                                ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/altera_merlin_master_agent.sv                                ; cq_viola ;
; cq_viola/synthesis/submodules/altera_merlin_slave_translator.sv                            ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/altera_merlin_slave_translator.sv                            ; cq_viola ;
; cq_viola/synthesis/submodules/altera_merlin_master_translator.sv                           ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/altera_merlin_master_translator.sv                           ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0.v                                 ; yes             ; User Verilog HDL File                  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0.v                                 ; cq_viola ;
; cq_viola/synthesis/submodules/altera_merlin_width_adapter.sv                               ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/altera_merlin_width_adapter.sv                               ; cq_viola ;
; cq_viola/synthesis/submodules/altera_merlin_address_alignment.sv                           ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/altera_merlin_address_alignment.sv                           ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_rsp_xbar_mux_002.sv               ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_rsp_xbar_mux_002.sv               ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_rsp_xbar_mux_001.sv               ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_rsp_xbar_mux_001.sv               ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_rsp_xbar_mux.sv                   ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_rsp_xbar_mux.sv                   ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_rsp_xbar_demux_003.sv             ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_rsp_xbar_demux_003.sv             ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_rsp_xbar_demux_001.sv             ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_rsp_xbar_demux_001.sv             ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_rsp_xbar_demux.sv                 ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_rsp_xbar_demux.sv                 ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_cmd_xbar_mux_003.sv               ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_cmd_xbar_mux_003.sv               ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_cmd_xbar_mux_001.sv               ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_cmd_xbar_mux_001.sv               ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_cmd_xbar_mux.sv                   ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_cmd_xbar_mux.sv                   ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_cmd_xbar_demux_002.sv             ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_cmd_xbar_demux_002.sv             ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_cmd_xbar_demux_001.sv             ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_cmd_xbar_demux_001.sv             ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_cmd_xbar_demux.sv                 ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_cmd_xbar_demux.sv                 ; cq_viola ;
; cq_viola/synthesis/submodules/altera_merlin_burst_adapter.sv                               ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/altera_merlin_burst_adapter.sv                               ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_id_router_003.sv                  ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_id_router_003.sv                  ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_id_router_001.sv                  ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_id_router_001.sv                  ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_id_router.sv                      ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_id_router.sv                      ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_addr_router_002.sv                ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_addr_router_002.sv                ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_addr_router_001.sv                ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_addr_router_001.sv                ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_addr_router.sv                    ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_addr_router.sv                    ; cq_viola ;
; cq_viola/synthesis/submodules/altera_customins_slave_translator.sv                         ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/altera_customins_slave_translator.sv                         ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_nios2_s_custom_instruction_master_multi_xconnect.sv ; yes             ; User SystemVerilog HDL File            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_nios2_s_custom_instruction_master_multi_xconnect.sv ; cq_viola ;
; cq_viola/synthesis/submodules/altera_customins_master_translator.v                         ; yes             ; User Verilog HDL File                  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/altera_customins_master_translator.v                         ; cq_viola ;
; cq_viola/synthesis/submodules/pixelsimd.vhd                                                ; yes             ; User VHDL File                         ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/pixelsimd.vhd                                                ; cq_viola ;
; cq_viola/synthesis/submodules/pixelsimd_blend_u8.vhd                                       ; yes             ; User VHDL File                         ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/pixelsimd_blend_u8.vhd                                       ; cq_viola ;
; cq_viola/synthesis/submodules/pixelsimd_mult_s8xs10.vhd                                    ; yes             ; User Wizard-Generated File             ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/pixelsimd_mult_s8xs10.vhd                                    ; cq_viola ;
; cq_viola/synthesis/submodules/pixelsimd_mult_u8xu8.vhd                                     ; yes             ; User Wizard-Generated File             ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/pixelsimd_mult_u8xu8.vhd                                     ; cq_viola ;
; cq_viola/synthesis/submodules/pixelsimd_sat_u8.vhd                                         ; yes             ; User VHDL File                         ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/pixelsimd_sat_u8.vhd                                         ; cq_viola ;
; cq_viola/synthesis/submodules/pixelsimd_yuvdec.vhd                                         ; yes             ; User VHDL File                         ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/pixelsimd_yuvdec.vhd                                         ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_touchpanel.v                                        ; yes             ; User Verilog HDL File                  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_touchpanel.v                                        ; cq_viola ;
; cq_viola/synthesis/submodules/lcdc_component.vhd                                           ; yes             ; User VHDL File                         ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/lcdc_component.vhd                                           ; cq_viola ;
; cq_viola/synthesis/submodules/lcdc_dma.vhd                                                 ; yes             ; User VHDL File                         ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/lcdc_dma.vhd                                                 ; cq_viola ;
; cq_viola/synthesis/submodules/lcdc_dmafifo.vhd                                             ; yes             ; User Wizard-Generated File             ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/lcdc_dmafifo.vhd                                             ; cq_viola ;
; cq_viola/synthesis/submodules/lcdc_regs.vhd                                                ; yes             ; User VHDL File                         ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/lcdc_regs.vhd                                                ; cq_viola ;
; cq_viola/synthesis/submodules/lcdc_wrstate.vhd                                             ; yes             ; User VHDL File                         ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/lcdc_wrstate.vhd                                             ; cq_viola ;
; cq_viola/synthesis/submodules/avalonif_mmcdma.vhd                                          ; yes             ; User VHDL File                         ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/avalonif_mmcdma.vhd                                          ; cq_viola ;
; cq_viola/synthesis/submodules/avalonif_mmc.vhd                                             ; yes             ; User VHDL File                         ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/avalonif_mmc.vhd                                             ; cq_viola ;
; cq_viola/synthesis/submodules/dmamem.vhd                                                   ; yes             ; User Wizard-Generated File             ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/dmamem.vhd                                                   ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_led.v                                               ; yes             ; User Verilog HDL File                  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_led.v                                               ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_jtag_uart.v                                         ; yes             ; User Verilog HDL File                  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_jtag_uart.v                                         ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_systimer.v                                          ; yes             ; User Verilog HDL File                  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_systimer.v                                          ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_sysid.v                                             ; yes             ; User Verilog HDL File                  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_sysid.v                                             ; cq_viola ;
; cq_viola/synthesis/submodules/altera_avalon_mm_bridge.v                                    ; yes             ; User Verilog HDL File                  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/altera_avalon_mm_bridge.v                                    ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_nios2_s.v                                           ; yes             ; Encrypted User Verilog HDL File        ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_nios2_s.v                                           ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_nios2_s_jtag_debug_module_sysclk.v                  ; yes             ; User Verilog HDL File                  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_nios2_s_jtag_debug_module_sysclk.v                  ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_nios2_s_jtag_debug_module_tck.v                     ; yes             ; User Verilog HDL File                  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_nios2_s_jtag_debug_module_tck.v                     ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_nios2_s_jtag_debug_module_wrapper.v                 ; yes             ; User Verilog HDL File                  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_nios2_s_jtag_debug_module_wrapper.v                 ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_nios2_s_mult_cell.v                                 ; yes             ; User Verilog HDL File                  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_nios2_s_mult_cell.v                                 ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_nios2_s_oci_test_bench.v                            ; yes             ; User Verilog HDL File                  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_nios2_s_oci_test_bench.v                            ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_nios2_s_test_bench.v                                ; yes             ; User Verilog HDL File                  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_nios2_s_test_bench.v                                ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_ipl_memory.v                                        ; yes             ; User Verilog HDL File                  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_ipl_memory.v                                        ; cq_viola ;
; cq_viola/synthesis/submodules/cq_viola_sdram.v                                             ; yes             ; User Verilog HDL File                  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_sdram.v                                             ; cq_viola ;
; syspll.vhd                                                                                 ; yes             ; User Wizard-Generated File             ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/syspll.vhd                                                                                 ;          ;
; cq_viola_top.bdf                                                                           ; yes             ; User Block Diagram/Schematic File      ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola_top.bdf                                                                           ;          ;
; altpll.tdf                                                                                 ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/altpll.tdf                                                                                  ;          ;
; aglobal131.inc                                                                             ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                                                              ;          ;
; stratix_pll.inc                                                                            ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                             ;          ;
; stratixii_pll.inc                                                                          ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                           ;          ;
; cycloneii_pll.inc                                                                          ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                           ;          ;
; db/syspll_altpll.v                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/syspll_altpll.v                                                                         ;          ;
; altsyncram.tdf                                                                             ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                              ;          ;
; stratix_ram_block.inc                                                                      ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                       ;          ;
; lpm_mux.inc                                                                                ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                 ;          ;
; lpm_decode.inc                                                                             ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                              ;          ;
; a_rdenreg.inc                                                                              ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                               ;          ;
; altrom.inc                                                                                 ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                                                  ;          ;
; altram.inc                                                                                 ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                                                  ;          ;
; altdpram.inc                                                                               ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                                                                ;          ;
; db/altsyncram_n1c1.tdf                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/altsyncram_n1c1.tdf                                                                     ;          ;
; cq_viola_boot.hex                                                                          ; yes             ; Auto-Found Memory Initialization File  ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola_boot.hex                                                                          ;          ;
; db/altsyncram_sjd1.tdf                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/altsyncram_sjd1.tdf                                                                     ;          ;
; db/altsyncram_seh1.tdf                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/altsyncram_seh1.tdf                                                                     ;          ;
; db/altsyncram_n4h1.tdf                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/altsyncram_n4h1.tdf                                                                     ;          ;
; db/altsyncram_o4h1.tdf                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/altsyncram_o4h1.tdf                                                                     ;          ;
; altera_mult_add.tdf                                                                        ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                         ;          ;
; db/altera_mult_add_q1u2.v                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/altera_mult_add_q1u2.v                                                                  ;          ;
; altera_mult_add_rtl.v                                                                      ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                       ;          ;
; db/altera_mult_add_s1u2.v                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/altera_mult_add_s1u2.v                                                                  ;          ;
; altera_std_synchronizer.v                                                                  ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                   ;          ;
; db/altsyncram_nq81.tdf                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/altsyncram_nq81.tdf                                                                     ;          ;
; sld_virtual_jtag_basic.v                                                                   ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                    ;          ;
; scfifo.tdf                                                                                 ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                  ;          ;
; a_regfifo.inc                                                                              ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                               ;          ;
; a_dpfifo.inc                                                                               ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                ;          ;
; a_i2fifo.inc                                                                               ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                ;          ;
; a_fffifo.inc                                                                               ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                ;          ;
; a_f2fifo.inc                                                                               ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                ;          ;
; db/scfifo_jr21.tdf                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/scfifo_jr21.tdf                                                                         ;          ;
; db/a_dpfifo_q131.tdf                                                                       ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/a_dpfifo_q131.tdf                                                                       ;          ;
; db/a_fefifo_7cf.tdf                                                                        ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/a_fefifo_7cf.tdf                                                                        ;          ;
; db/cntr_do7.tdf                                                                            ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/cntr_do7.tdf                                                                            ;          ;
; db/dpram_nl21.tdf                                                                          ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/dpram_nl21.tdf                                                                          ;          ;
; db/altsyncram_r1m1.tdf                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/altsyncram_r1m1.tdf                                                                     ;          ;
; db/cntr_1ob.tdf                                                                            ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/cntr_1ob.tdf                                                                            ;          ;
; alt_jtag_atlantic.v                                                                        ; yes             ; Encrypted Megafunction                 ; c:/develop/altera/13.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                         ;          ;
; db/altsyncram_p7o1.tdf                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/altsyncram_p7o1.tdf                                                                     ;          ;
; dcfifo_mixed_widths.tdf                                                                    ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                                                     ;          ;
; db/dcfifo_kak1.tdf                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/dcfifo_kak1.tdf                                                                         ;          ;
; db/a_gray2bin_ugb.tdf                                                                      ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/a_gray2bin_ugb.tdf                                                                      ;          ;
; db/a_graycounter_s57.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/a_graycounter_s57.tdf                                                                   ;          ;
; db/a_graycounter_pjc.tdf                                                                   ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/a_graycounter_pjc.tdf                                                                   ;          ;
; db/altsyncram_5b11.tdf                                                                     ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/altsyncram_5b11.tdf                                                                     ;          ;
; db/alt_synch_pipe_ikd.tdf                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/alt_synch_pipe_ikd.tdf                                                                  ;          ;
; db/dffpipe_hd9.tdf                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/dffpipe_hd9.tdf                                                                         ;          ;
; db/dffpipe_8d9.tdf                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/dffpipe_8d9.tdf                                                                         ;          ;
; db/dffpipe_gd9.tdf                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/dffpipe_gd9.tdf                                                                         ;          ;
; db/alt_synch_pipe_jkd.tdf                                                                  ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/alt_synch_pipe_jkd.tdf                                                                  ;          ;
; db/dffpipe_id9.tdf                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/dffpipe_id9.tdf                                                                         ;          ;
; db/cmpr_f66.tdf                                                                            ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/cmpr_f66.tdf                                                                            ;          ;
; db/cntr_54e.tdf                                                                            ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/cntr_54e.tdf                                                                            ;          ;
; lpm_mult.tdf                                                                               ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                ;          ;
; lpm_add_sub.inc                                                                            ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                             ;          ;
; multcore.inc                                                                               ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/multcore.inc                                                                                ;          ;
; bypassff.inc                                                                               ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/bypassff.inc                                                                                ;          ;
; altshift.inc                                                                               ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/altshift.inc                                                                                ;          ;
; db/mult_47n.tdf                                                                            ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/mult_47n.tdf                                                                            ;          ;
; db/mult_scn.tdf                                                                            ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/mult_scn.tdf                                                                            ;          ;
; altera_std_synchronizer_bundle.v                                                           ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v                                                            ;          ;
; sld_hub.vhd                                                                                ; yes             ; Encrypted Megafunction                 ; c:/develop/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                 ;          ;
; sld_jtag_hub.vhd                                                                           ; yes             ; Encrypted Megafunction                 ; c:/develop/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                            ;          ;
; sld_rom_sr.vhd                                                                             ; yes             ; Encrypted Megafunction                 ; c:/develop/altera/13.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                              ;          ;
; lpm_add_sub.tdf                                                                            ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                             ;          ;
; addcore.inc                                                                                ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/addcore.inc                                                                                 ;          ;
; look_add.inc                                                                               ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/look_add.inc                                                                                ;          ;
; alt_stratix_add_sub.inc                                                                    ; yes             ; Megafunction                           ; c:/develop/altera/13.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                     ;          ;
; db/add_sub_qvi.tdf                                                                         ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/add_sub_qvi.tdf                                                                         ;          ;
; db/mult_jp01.tdf                                                                           ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/mult_jp01.tdf                                                                           ;          ;
; db/mult_j011.tdf                                                                           ; yes             ; Auto-Generated Megafunction            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/db/mult_j011.tdf                                                                           ;          ;
+--------------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                      ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 7,515                                                                              ;
;                                             ;                                                                                    ;
; Total combinational functions               ; 5705                                                                               ;
; Logic element usage by number of LUT inputs ;                                                                                    ;
;     -- 4 input functions                    ; 2748                                                                               ;
;     -- 3 input functions                    ; 2049                                                                               ;
;     -- <=2 input functions                  ; 908                                                                                ;
;                                             ;                                                                                    ;
; Logic elements by mode                      ;                                                                                    ;
;     -- normal mode                          ; 5029                                                                               ;
;     -- arithmetic mode                      ; 676                                                                                ;
;                                             ;                                                                                    ;
; Total registers                             ; 4553                                                                               ;
;     -- Dedicated logic registers            ; 4553                                                                               ;
;     -- I/O registers                        ; 0                                                                                  ;
;                                             ;                                                                                    ;
; I/O pins                                    ; 59                                                                                 ;
; Total memory bits                           ; 156416                                                                             ;
; Embedded Multiplier 9-bit elements          ; 18                                                                                 ;
; Total PLLs                                  ; 1                                                                                  ;
;     -- PLLs                                 ; 1                                                                                  ;
;                                             ;                                                                                    ;
; Maximum fan-out node                        ; syspll:inst2|altpll:altpll_component|syspll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 4588                                                                               ;
; Total fan-out                               ; 38770                                                                              ;
; Average fan-out                             ; 3.64                                                                               ;
+---------------------------------------------+------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Library Name ;
+--------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |cq_viola_top                                                                                                      ; 5705 (1)          ; 4553 (0)     ; 156416      ; 18           ; 6       ; 6         ; 59   ; 0            ; |cq_viola_top                                                                                                                                                                                                                                                                                                                                         ; work         ;
;    |cq_viola:inst|                                                                                                 ; 5541 (0)          ; 4455 (0)     ; 156416      ; 18           ; 6       ; 6         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst                                                                                                                                                                                                                                                                                                                           ; cq_viola     ;
;       |altera_avalon_mm_bridge:mm_bridge_0|                                                                        ; 50 (50)           ; 125 (125)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0                                                                                                                                                                                                                                                                                       ; cq_viola     ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                              ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                             ; cq_viola     ;
;          |altera_std_synchronizer_bundle:sync|                                                                     ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                         ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                       ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_002|                                                              ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                                                                                                                                                                                             ; cq_viola     ;
;          |altera_std_synchronizer_bundle:sync|                                                                     ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                         ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                       ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer_003|                                                              ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_003                                                                                                                                                                                                                                                                             ; cq_viola     ;
;          |altera_std_synchronizer_bundle:sync|                                                                     ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                         ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                       ; work         ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                  ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                 ; cq_viola     ;
;          |altera_std_synchronizer_bundle:sync|                                                                     ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                             ; work         ;
;             |altera_std_synchronizer:sync[0].u|                                                                    ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                           ; work         ;
;       |altera_reset_controller:rst_controller_001|                                                                 ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                ; cq_viola     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                     ; cq_viola     ;
;       |altera_reset_controller:rst_controller|                                                                     ; 6 (5)             ; 16 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                    ; cq_viola     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                          ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                     ; cq_viola     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                              ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                         ; cq_viola     ;
;       |avalonif_mmcdma:mmcdma|                                                                                     ; 269 (136)         ; 142 (61)     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|avalonif_mmcdma:mmcdma                                                                                                                                                                                                                                                                                                    ; cq_viola     ;
;          |avalonif_mmc:U_mmcif|                                                                                    ; 133 (133)         ; 81 (81)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif                                                                                                                                                                                                                                                                               ; cq_viola     ;
;          |dmamem:U_mem|                                                                                            ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem                                                                                                                                                                                                                                                                                       ; cq_viola     ;
;             |altsyncram:altsyncram_component|                                                                      ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component                                                                                                                                                                                                                                                       ; work         ;
;                |altsyncram_p7o1:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component|altsyncram_p7o1:auto_generated                                                                                                                                                                                                                        ; work         ;
;       |cq_viola_ipl_memory:ipl_memory|                                                                             ; 1 (1)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_ipl_memory:ipl_memory                                                                                                                                                                                                                                                                                            ; cq_viola     ;
;          |altsyncram:the_altsyncram|                                                                               ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                  ; work         ;
;             |altsyncram_n1c1:auto_generated|                                                                       ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated                                                                                                                                                                                                                                   ; work         ;
;       |cq_viola_jtag_uart:jtag_uart|                                                                               ; 141 (37)          ; 111 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                              ; cq_viola     ;
;          |alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|                                                  ; 53 (53)           ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                       ; work         ;
;          |cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|                                             ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r                                                                                                                                                                                                                                  ; cq_viola     ;
;             |scfifo:rfifo|                                                                                         ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                     ; work         ;
;                |scfifo_jr21:auto_generated|                                                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                          ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                           ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                     ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                             ; work         ;
;                         |cntr_do7:count_usedw|                                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                        ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                       ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                               ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                     ; work         ;
;                      |dpram_nl21:FIFOram|                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                  ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                              ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                      ; work         ;
;          |cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|                                             ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w                                                                                                                                                                                                                                  ; cq_viola     ;
;             |scfifo:wfifo|                                                                                         ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                     ; work         ;
;                |scfifo_jr21:auto_generated|                                                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                          ; work         ;
;                   |a_dpfifo_q131:dpfifo|                                                                           ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                                                                                     ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                     ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                             ; work         ;
;                         |cntr_do7:count_usedw|                                                                     ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                        ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                       ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                               ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                     ; work         ;
;                      |dpram_nl21:FIFOram|                                                                          ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                                                                                                  ; work         ;
;                         |altsyncram_r1m1:altsyncram1|                                                              ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                                                                                      ; work         ;
;       |cq_viola_led:led|                                                                                           ; 5 (5)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_led:led                                                                                                                                                                                                                                                                                                          ; cq_viola     ;
;       |cq_viola_mm_interconnect_0:mm_interconnect_0|                                                               ; 1624 (0)          ; 1209 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                              ; cq_viola     ;
;          |altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                     ; cq_viola     ;
;          |altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                  ; 15 (15)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                       ; cq_viola     ;
;          |altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo|               ; 68 (68)           ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                    ; cq_viola     ;
;          |altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|                 ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                      ; cq_viola     ;
;          |altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|    ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                         ; cq_viola     ;
;          |altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|      ; 16 (16)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                           ; cq_viola     ;
;          |altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                     ; 105 (105)         ; 170 (170)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                          ; cq_viola     ;
;          |altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                       ; 160 (160)         ; 168 (168)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                            ; cq_viola     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                    ; 4 (0)             ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                         ; cq_viola     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                             ; 4 (4)             ; 72 (68)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                ; cq_viola     ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                 ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                 ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                        ; 3 (0)             ; 100 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                             ; cq_viola     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                             ; 3 (3)             ; 100 (96)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                    ; cq_viola     ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                     ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                     ; work         ;
;          |altera_merlin_burst_adapter:burst_adapter_001|                                                           ; 259 (0)           ; 98 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001                                                                                                                                                                                                                                ; cq_viola     ;
;             |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                             ; 259 (259)         ; 98 (98)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                       ; cq_viola     ;
;          |altera_merlin_burst_adapter:burst_adapter_002|                                                           ; 114 (0)           ; 87 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002                                                                                                                                                                                                                                ; cq_viola     ;
;             |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                             ; 114 (114)         ; 87 (87)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                       ; cq_viola     ;
;          |altera_merlin_burst_adapter:burst_adapter|                                                               ; 104 (0)           ; 85 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter                                                                                                                                                                                                                                    ; cq_viola     ;
;             |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                             ; 104 (104)         ; 85 (85)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                           ; cq_viola     ;
;          |altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|                           ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent                                                                                                                                                                                                ; cq_viola     ;
;          |altera_merlin_master_agent:nios2_s_data_master_translator_avalon_universal_master_0_agent|               ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_s_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                    ; cq_viola     ;
;          |altera_merlin_master_agent:nios2_s_instruction_master_translator_avalon_universal_master_0_agent|        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_s_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                             ; cq_viola     ;
;          |altera_merlin_master_translator:lcdc_m1_translator|                                                      ; 53 (53)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcdc_m1_translator                                                                                                                                                                                                                           ; cq_viola     ;
;          |altera_merlin_master_translator:nios2_s_data_master_translator|                                          ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_data_master_translator                                                                                                                                                                                                               ; cq_viola     ;
;          |altera_merlin_master_translator:nios2_s_instruction_master_translator|                                   ; 43 (43)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_instruction_master_translator                                                                                                                                                                                                        ; cq_viola     ;
;          |altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent|                       ; 21 (2)            ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                            ; cq_viola     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                        ; 19 (19)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                              ; cq_viola     ;
;          |altera_merlin_slave_agent:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent|                      ; 6 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent                                                                                                                                                                                           ; cq_viola     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                             ; cq_viola     ;
;          |altera_merlin_slave_agent:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent|           ; 20 (2)            ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent                                                                                                                                                                                ; cq_viola     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                        ; 18 (18)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                  ; cq_viola     ;
;          |altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|                            ; 33 (5)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                 ; cq_viola     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                        ; 28 (28)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                   ; cq_viola     ;
;          |altera_merlin_slave_translator:ipl_memory_s1_translator|                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ipl_memory_s1_translator                                                                                                                                                                                                                      ; cq_viola     ;
;          |altera_merlin_slave_translator:nios2_s_jtag_debug_module_translator|                                     ; 1 (1)             ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_s_jtag_debug_module_translator                                                                                                                                                                                                          ; cq_viola     ;
;          |altera_merlin_traffic_limiter:limiter|                                                                   ; 17 (17)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                        ; cq_viola     ;
;          |altera_merlin_width_adapter:width_adapter_001|                                                           ; 44 (44)           ; 47 (47)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001                                                                                                                                                                                                                                ; cq_viola     ;
;          |altera_merlin_width_adapter:width_adapter_002|                                                           ; 21 (21)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002                                                                                                                                                                                                                                ; cq_viola     ;
;          |altera_merlin_width_adapter:width_adapter_003|                                                           ; 19 (19)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003                                                                                                                                                                                                                                ; cq_viola     ;
;          |altera_merlin_width_adapter:width_adapter|                                                               ; 14 (14)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter                                                                                                                                                                                                                                    ; cq_viola     ;
;          |cq_viola_mm_interconnect_0_addr_router:addr_router|                                                      ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router:addr_router                                                                                                                                                                                                                           ; cq_viola     ;
;          |cq_viola_mm_interconnect_0_addr_router_001:addr_router_001|                                              ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router_001:addr_router_001                                                                                                                                                                                                                   ; cq_viola     ;
;          |cq_viola_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|                                                ; 13 (13)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                     ; cq_viola     ;
;          |cq_viola_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|                                        ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                             ; cq_viola     ;
;          |cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|                                                ; 47 (43)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002                                                                                                                                                                                                                     ; cq_viola     ;
;             |altera_merlin_arbitrator:arb|                                                                         ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                        ; cq_viola     ;
;          |cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|                                                    ; 48 (44)           ; 5 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                         ; cq_viola     ;
;             |altera_merlin_arbitrator:arb|                                                                         ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                            ; cq_viola     ;
;          |cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|                                            ; 45 (33)           ; 7 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001                                                                                                                                                                                                                 ; cq_viola     ;
;             |altera_merlin_arbitrator:arb|                                                                         ; 12 (8)            ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                    ; cq_viola     ;
;                |altera_merlin_arb_adder:adder|                                                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                      ; cq_viola     ;
;          |cq_viola_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_002|                                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_002                                                                                                                                                                                                                 ; cq_viola     ;
;          |cq_viola_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux|                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                                                                                                                                                                                                     ; cq_viola     ;
;          |cq_viola_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001|                                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001                                                                                                                                                                                                             ; cq_viola     ;
;          |cq_viola_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|                                                    ; 147 (147)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                         ; cq_viola     ;
;          |cq_viola_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|                                            ; 113 (113)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                 ; cq_viola     ;
;       |cq_viola_mm_interconnect_1:mm_interconnect_1|                                                               ; 328 (0)           ; 421 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                              ; cq_viola     ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|    ; 8 (8)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                         ; cq_viola     ;
;          |altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|                      ; 68 (68)           ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                           ; cq_viola     ;
;          |altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                        ; 11 (11)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                             ; cq_viola     ;
;          |altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                         ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                              ; cq_viola     ;
;          |altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                      ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                           ; cq_viola     ;
;          |altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|            ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                 ; cq_viola     ;
;          |altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                    ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                         ; cq_viola     ;
;          |altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|    ; 9 (9)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                         ; cq_viola     ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                    ; 4 (0)             ; 74 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                         ; cq_viola     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                             ; 4 (4)             ; 74 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                ; cq_viola     ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                 ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                 ; work         ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                        ; 4 (0)             ; 82 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                             ; cq_viola     ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                             ; 4 (4)             ; 82 (78)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                    ; cq_viola     ;
;                |altera_std_synchronizer:in_to_out_synchronizer|                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                     ; work         ;
;                |altera_std_synchronizer:out_to_in_synchronizer|                                                    ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                     ; work         ;
;          |altera_merlin_master_agent:mm_bridge_0_m0_translator_avalon_universal_master_0_agent|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_bridge_0_m0_translator_avalon_universal_master_0_agent                                                                                                                                                                                         ; cq_viola     ;
;          |altera_merlin_slave_agent:lcdc_s1_translator_avalon_universal_slave_0_agent|                             ; 4 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcdc_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                  ; cq_viola     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcdc_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                    ; cq_viola     ;
;          |altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent                                                                                                                                                                                      ; cq_viola     ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                   ; 9 (9)             ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                        ; cq_viola     ;
;          |altera_merlin_slave_translator:lcdc_s1_translator|                                                       ; 6 (6)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcdc_s1_translator                                                                                                                                                                                                                            ; cq_viola     ;
;          |altera_merlin_slave_translator:led_s1_translator|                                                        ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator                                                                                                                                                                                                                             ; cq_viola     ;
;          |altera_merlin_slave_translator:mmcdma_s1_translator|                                                     ; 8 (8)             ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mmcdma_s1_translator                                                                                                                                                                                                                          ; cq_viola     ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                           ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                ; cq_viola     ;
;          |altera_merlin_slave_translator:systimer_s1_translator|                                                   ; 5 (5)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator                                                                                                                                                                                                                        ; cq_viola     ;
;          |altera_merlin_slave_translator:touchpanel_spi_control_port_translator|                                   ; 5 (5)             ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:touchpanel_spi_control_port_translator                                                                                                                                                                                                        ; cq_viola     ;
;          |altera_merlin_traffic_limiter:limiter|                                                                   ; 20 (20)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                        ; cq_viola     ;
;          |cq_viola_mm_interconnect_1_addr_router:addr_router|                                                      ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_addr_router:addr_router                                                                                                                                                                                                                           ; cq_viola     ;
;          |cq_viola_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux|                                                ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                     ; cq_viola     ;
;          |cq_viola_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|                                                    ; 91 (91)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                         ; cq_viola     ;
;       |cq_viola_nios2_s:nios2_s|                                                                                   ; 1920 (1556)       ; 1340 (1019)  ; 81664       ; 4            ; 0       ; 2         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s                                                                                                                                                                                                                                                                                                  ; cq_viola     ;
;          |cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|                                                ; 2 (0)             ; 1 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data                                                                                                                                                                                                                                         ; cq_viola     ;
;             |altsyncram:the_altsyncram|                                                                            ; 2 (0)             ; 1 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                               ; work         ;
;                |altsyncram_sjd1:auto_generated|                                                                    ; 2 (2)             ; 1 (1)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated                                                                                                                                                                                ; work         ;
;          |cq_viola_nios2_s_ic_tag_module:cq_viola_nios2_s_ic_tag|                                                  ; 0 (0)             ; 0 (0)        ; 5888        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_tag_module:cq_viola_nios2_s_ic_tag                                                                                                                                                                                                                                           ; cq_viola     ;
;             |altsyncram:the_altsyncram|                                                                            ; 0 (0)             ; 0 (0)        ; 5888        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_tag_module:cq_viola_nios2_s_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                 ; work         ;
;                |altsyncram_seh1:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 5888        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_tag_module:cq_viola_nios2_s_ic_tag|altsyncram:the_altsyncram|altsyncram_seh1:auto_generated                                                                                                                                                                                  ; work         ;
;          |cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|                                               ; 0 (0)             ; 48 (0)       ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell                                                                                                                                                                                                                                        ; cq_viola     ;
;             |altera_mult_add:the_altmult_add_part_1|                                                               ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1                                                                                                                                                                                                 ; work         ;
;                |altera_mult_add_q1u2:auto_generated|                                                               ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated                                                                                                                                                             ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                       ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                    ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                    ; 0 (0)             ; 32 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                           ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                        ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                         ; work         ;
;                         |lpm_mult:Mult0|                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                            ; work         ;
;                            |mult_jp01:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                                   ; work         ;
;             |altera_mult_add:the_altmult_add_part_2|                                                               ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2                                                                                                                                                                                                 ; work         ;
;                |altera_mult_add_s1u2:auto_generated|                                                               ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated                                                                                                                                                             ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|                                                       ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                    ; work         ;
;                      |ama_multiplier_function:multiplier_block|                                                    ; 0 (0)             ; 16 (0)       ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                           ; work         ;
;                         |ama_register_function:multiplier_register_block_0|                                        ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                         ; work         ;
;                         |lpm_mult:Mult0|                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                            ; work         ;
;                            |mult_j011:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                                   ; work         ;
;          |cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|                                               ; 293 (34)          ; 272 (80)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci                                                                                                                                                                                                                                        ; cq_viola     ;
;             |cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|            ; 92 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper                                                                                                                                              ; cq_viola     ;
;                |cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|           ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk                                                      ; cq_viola     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                |cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|                 ; 81 (81)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck                                                            ; cq_viola     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                |sld_virtual_jtag_basic:cq_viola_nios2_s_jtag_debug_module_phy|                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cq_viola_nios2_s_jtag_debug_module_phy                                                                                ; work         ;
;             |cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|                              ; 13 (13)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg                                                                                                                                                                ; cq_viola     ;
;             |cq_viola_nios2_s_nios2_oci_break:the_cq_viola_nios2_s_nios2_oci_break|                                ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_break:the_cq_viola_nios2_s_nios2_oci_break                                                                                                                                                                  ; cq_viola     ;
;             |cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|                                ; 8 (8)             ; 8 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug                                                                                                                                                                  ; cq_viola     ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                               ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                              ; work         ;
;             |cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|                                      ; 114 (114)         ; 49 (49)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem                                                                                                                                                                        ; cq_viola     ;
;                |cq_viola_nios2_s_ociram_sp_ram_module:cq_viola_nios2_s_ociram_sp_ram|                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|cq_viola_nios2_s_ociram_sp_ram_module:cq_viola_nios2_s_ociram_sp_ram                                                                                                   ; cq_viola     ;
;                   |altsyncram:the_altsyncram|                                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|cq_viola_nios2_s_ociram_sp_ram_module:cq_viola_nios2_s_ociram_sp_ram|altsyncram:the_altsyncram                                                                         ; work         ;
;                      |altsyncram_nq81:auto_generated|                                                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|cq_viola_nios2_s_ociram_sp_ram_module:cq_viola_nios2_s_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_nq81:auto_generated                                          ; work         ;
;          |cq_viola_nios2_s_register_bank_a_module:cq_viola_nios2_s_register_bank_a|                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_register_bank_a_module:cq_viola_nios2_s_register_bank_a                                                                                                                                                                                                                         ; cq_viola     ;
;             |altsyncram:the_altsyncram|                                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_register_bank_a_module:cq_viola_nios2_s_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                               ; work         ;
;                |altsyncram_n4h1:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_register_bank_a_module:cq_viola_nios2_s_register_bank_a|altsyncram:the_altsyncram|altsyncram_n4h1:auto_generated                                                                                                                                                                ; work         ;
;          |cq_viola_nios2_s_register_bank_b_module:cq_viola_nios2_s_register_bank_b|                                ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_register_bank_b_module:cq_viola_nios2_s_register_bank_b                                                                                                                                                                                                                         ; cq_viola     ;
;             |altsyncram:the_altsyncram|                                                                            ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_register_bank_b_module:cq_viola_nios2_s_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                               ; work         ;
;                |altsyncram_o4h1:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_register_bank_b_module:cq_viola_nios2_s_register_bank_b|altsyncram:the_altsyncram|altsyncram_o4h1:auto_generated                                                                                                                                                                ; work         ;
;          |lpm_add_sub:Add6|                                                                                        ; 69 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|lpm_add_sub:Add6                                                                                                                                                                                                                                                                                 ; work         ;
;             |add_sub_qvi:auto_generated|                                                                           ; 69 (69)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|lpm_add_sub:Add6|add_sub_qvi:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;       |cq_viola_nios2_s_custom_instruction_master_multi_xconnect:nios2_s_custom_instruction_master_multi_xconnect| ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s_custom_instruction_master_multi_xconnect:nios2_s_custom_instruction_master_multi_xconnect                                                                                                                                                                                                                ; cq_viola     ;
;       |cq_viola_sdram:sdram|                                                                                       ; 276 (227)         ; 240 (154)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_sdram:sdram                                                                                                                                                                                                                                                                                                      ; cq_viola     ;
;          |cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module|                                 ; 49 (49)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module                                                                                                                                                                                                                              ; cq_viola     ;
;       |cq_viola_systimer:systimer|                                                                                 ; 133 (133)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_systimer:systimer                                                                                                                                                                                                                                                                                                ; cq_viola     ;
;       |cq_viola_touchpanel:touchpanel|                                                                             ; 113 (113)         ; 118 (118)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|cq_viola_touchpanel:touchpanel                                                                                                                                                                                                                                                                                            ; cq_viola     ;
;       |lcdc_component:lcdc|                                                                                        ; 234 (8)           ; 220 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc                                                                                                                                                                                                                                                                                                       ; cq_viola     ;
;          |lcdc_dma:U1|                                                                                             ; 161 (85)          ; 154 (47)     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1                                                                                                                                                                                                                                                                                           ; cq_viola     ;
;             |lcdc_dmafifo:U0|                                                                                      ; 76 (0)            ; 107 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0                                                                                                                                                                                                                                                                           ; cq_viola     ;
;                |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                 ; 76 (0)            ; 107 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                                                         ; work         ;
;                   |dcfifo_kak1:auto_generated|                                                                     ; 76 (13)           ; 107 (27)     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated                                                                                                                                                                                              ; work         ;
;                      |a_gray2bin_ugb:wrptr_g_gray2bin|                                                             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                                                                                                                                                              ; work         ;
;                      |a_gray2bin_ugb:ws_dgrp_gray2bin|                                                             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                                                                                                                                                              ; work         ;
;                      |a_graycounter_pjc:wrptr_g1p|                                                                 ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p                                                                                                                                                                  ; work         ;
;                      |a_graycounter_s57:rdptr_g1p|                                                                 ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_s57:rdptr_g1p                                                                                                                                                                  ; work         ;
;                      |alt_synch_pipe_ikd:rs_dgwp|                                                                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp                                                                                                                                                                   ; work         ;
;                         |dffpipe_hd9:dffpipe12|                                                                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12                                                                                                                                             ; work         ;
;                      |alt_synch_pipe_jkd:ws_dgrp|                                                                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp                                                                                                                                                                   ; work         ;
;                         |dffpipe_id9:dffpipe17|                                                                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17                                                                                                                                             ; work         ;
;                      |altsyncram_5b11:fifo_ram|                                                                    ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|altsyncram_5b11:fifo_ram                                                                                                                                                                     ; work         ;
;                      |cmpr_f66:rdempty_eq_comp|                                                                    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|cmpr_f66:rdempty_eq_comp                                                                                                                                                                     ; work         ;
;                      |cmpr_f66:wrfull_eq_comp|                                                                     ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|cmpr_f66:wrfull_eq_comp                                                                                                                                                                      ; work         ;
;                      |cntr_54e:cntr_b|                                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|cntr_54e:cntr_b                                                                                                                                                                              ; work         ;
;                      |dffpipe_8d9:wrfull_reg|                                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|dffpipe_8d9:wrfull_reg                                                                                                                                                                       ; work         ;
;                      |dffpipe_gd9:ws_brp|                                                                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|dffpipe_gd9:ws_brp                                                                                                                                                                           ; work         ;
;                      |dffpipe_gd9:ws_bwp|                                                                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|dffpipe_gd9:ws_bwp                                                                                                                                                                           ; work         ;
;          |lcdc_regs:U0|                                                                                            ; 49 (49)           ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_regs:U0                                                                                                                                                                                                                                                                                          ; cq_viola     ;
;          |lcdc_wrstate:U2|                                                                                         ; 16 (16)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_wrstate:U2                                                                                                                                                                                                                                                                                       ; cq_viola     ;
;       |pixelsimd:pixelsimd|                                                                                        ; 411 (155)         ; 377 (66)     ; 0           ; 14           ; 6       ; 4         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd                                                                                                                                                                                                                                                                                                       ; cq_viola     ;
;          |pixelsimd_blend_u8:blend_b|                                                                              ; 26 (26)           ; 81 (81)      ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b                                                                                                                                                                                                                                                                            ; cq_viola     ;
;             |pixelsimd_mult_u8xu8:u0|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0                                                                                                                                                                                                                                                    ; cq_viola     ;
;                |lpm_mult:lpm_mult_component|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component                                                                                                                                                                                                                        ; work         ;
;                   |mult_scn:auto_generated|                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_scn:auto_generated                                                                                                                                                                                                ; work         ;
;             |pixelsimd_mult_u8xu8:u1|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1                                                                                                                                                                                                                                                    ; cq_viola     ;
;                |lpm_mult:lpm_mult_component|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component                                                                                                                                                                                                                        ; work         ;
;                   |mult_scn:auto_generated|                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_scn:auto_generated                                                                                                                                                                                                ; work         ;
;          |pixelsimd_blend_u8:blend_g|                                                                              ; 16 (16)           ; 64 (64)      ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g                                                                                                                                                                                                                                                                            ; cq_viola     ;
;             |pixelsimd_mult_u8xu8:u0|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0                                                                                                                                                                                                                                                    ; cq_viola     ;
;                |lpm_mult:lpm_mult_component|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component                                                                                                                                                                                                                        ; work         ;
;                   |mult_scn:auto_generated|                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_scn:auto_generated                                                                                                                                                                                                ; work         ;
;             |pixelsimd_mult_u8xu8:u1|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1                                                                                                                                                                                                                                                    ; cq_viola     ;
;                |lpm_mult:lpm_mult_component|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component                                                                                                                                                                                                                        ; work         ;
;                   |mult_scn:auto_generated|                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_scn:auto_generated                                                                                                                                                                                                ; work         ;
;          |pixelsimd_blend_u8:blend_r|                                                                              ; 16 (16)           ; 64 (64)      ; 0           ; 2            ; 2       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r                                                                                                                                                                                                                                                                            ; cq_viola     ;
;             |pixelsimd_mult_u8xu8:u0|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0                                                                                                                                                                                                                                                    ; cq_viola     ;
;                |lpm_mult:lpm_mult_component|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component                                                                                                                                                                                                                        ; work         ;
;                   |mult_scn:auto_generated|                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_scn:auto_generated                                                                                                                                                                                                ; work         ;
;             |pixelsimd_mult_u8xu8:u1|                                                                              ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1                                                                                                                                                                                                                                                    ; cq_viola     ;
;                |lpm_mult:lpm_mult_component|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component                                                                                                                                                                                                                        ; work         ;
;                   |mult_scn:auto_generated|                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component|mult_scn:auto_generated                                                                                                                                                                                                ; work         ;
;          |pixelsimd_sat_u8:sat_u0|                                                                                 ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u0                                                                                                                                                                                                                                                                               ; cq_viola     ;
;          |pixelsimd_sat_u8:sat_u1|                                                                                 ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u1                                                                                                                                                                                                                                                                               ; cq_viola     ;
;          |pixelsimd_sat_u8:sat_u2|                                                                                 ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u2                                                                                                                                                                                                                                                                               ; cq_viola     ;
;          |pixelsimd_sat_u8:sat_u3|                                                                                 ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u3                                                                                                                                                                                                                                                                               ; cq_viola     ;
;          |pixelsimd_yuvdec:yuvdec|                                                                                 ; 126 (126)         ; 102 (102)    ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec                                                                                                                                                                                                                                                                               ; cq_viola     ;
;             |pixelsimd_mult_s8xs10:u0|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0                                                                                                                                                                                                                                                      ; cq_viola     ;
;                |lpm_mult:lpm_mult_component|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component                                                                                                                                                                                                                          ; work         ;
;                   |mult_47n:auto_generated|                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component|mult_47n:auto_generated                                                                                                                                                                                                  ; work         ;
;             |pixelsimd_mult_s8xs10:u1|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1                                                                                                                                                                                                                                                      ; cq_viola     ;
;                |lpm_mult:lpm_mult_component|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1|lpm_mult:lpm_mult_component                                                                                                                                                                                                                          ; work         ;
;                   |mult_47n:auto_generated|                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1|lpm_mult:lpm_mult_component|mult_47n:auto_generated                                                                                                                                                                                                  ; work         ;
;             |pixelsimd_mult_s8xs10:v0|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0                                                                                                                                                                                                                                                      ; cq_viola     ;
;                |lpm_mult:lpm_mult_component|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0|lpm_mult:lpm_mult_component                                                                                                                                                                                                                          ; work         ;
;                   |mult_47n:auto_generated|                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0|lpm_mult:lpm_mult_component|mult_47n:auto_generated                                                                                                                                                                                                  ; work         ;
;             |pixelsimd_mult_s8xs10:v1|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1                                                                                                                                                                                                                                                      ; cq_viola     ;
;                |lpm_mult:lpm_mult_component|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1|lpm_mult:lpm_mult_component                                                                                                                                                                                                                          ; work         ;
;                   |mult_47n:auto_generated|                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1|lpm_mult:lpm_mult_component|mult_47n:auto_generated                                                                                                                                                                                                  ; work         ;
;    |sld_hub:auto_hub|                                                                                              ; 162 (1)           ; 97 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                               ; 161 (119)         ; 97 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                           ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                                 ; 25 (25)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                   ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                               ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                 ; work         ;
;    |syspll:inst2|                                                                                                  ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|syspll:inst2                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |altpll:altpll_component|                                                                                    ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|syspll:inst2|altpll:altpll_component                                                                                                                                                                                                                                                                                                    ; work         ;
;          |syspll_altpll:auto_generated|                                                                            ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cq_viola_top|syspll:inst2|altpll:altpll_component|syspll_altpll:auto_generated                                                                                                                                                                                                                                                                       ; work         ;
+--------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+
; cq_viola:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component|altsyncram_p7o1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 512          ; 8            ; 128          ; 32           ; 4096  ; None                                         ;
; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Single Port      ; 2048         ; 32           ; --           ; --           ; 65536 ; cq_viola_boot.hex                            ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                         ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                                         ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ALTSYNCRAM                                                                                                                                       ; AUTO ; Simple Dual Port ; 2048         ; 32           ; 2048         ; 32           ; 65536 ; None                                         ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_tag_module:cq_viola_nios2_s_ic_tag|altsyncram:the_altsyncram|altsyncram_seh1:auto_generated|ALTSYNCRAM                                                                                                                                         ; AUTO ; Simple Dual Port ; 256          ; 23           ; 256          ; 23           ; 5888  ; cq_viola_nios2_s_ic_tag_ram.mif              ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|cq_viola_nios2_s_ociram_sp_ram_module:cq_viola_nios2_s_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_nq81:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; cq_viola_nios2_s_ociram_default_contents.mif ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_register_bank_a_module:cq_viola_nios2_s_register_bank_a|altsyncram:the_altsyncram|altsyncram_n4h1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cq_viola_nios2_s_rf_ram_a.mif                ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_register_bank_b_module:cq_viola_nios2_s_register_bank_b|altsyncram:the_altsyncram|altsyncram_o4h1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cq_viola_nios2_s_rf_ram_b.mif                ;
; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|altsyncram_5b11:fifo_ram|ALTSYNCRAM                                                                                                                            ; AUTO ; Simple Dual Port ; 256          ; 16           ; 512          ; 8            ; 4096  ; None                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+----------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 6           ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 18          ;
; Signed Embedded Multipliers           ; 5           ;
; Unsigned Embedded Multipliers         ; 7           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                               ; IP Include File                                                                                                 ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Altera ; Qsys                                     ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst                                                                                                                                                   ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_avalon_onchip_memory2             ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_ipl_memory:ipl_memory                                                                                                                    ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_irq_mapper                        ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_irq_mapper:irq_mapper                                                                                                                    ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_irq_clock_crosser                 ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer                                                                                                         ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_irq_clock_crosser                 ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                     ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_irq_clock_crosser                 ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                     ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_irq_clock_crosser                 ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_003                                                                                                     ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_avalon_jtag_uart                  ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_jtag_uart:jtag_uart                                                                                                                      ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; FIFO                                     ; N/A     ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0                                                                                                   ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/lcdc_dmafifo.vhd          ;
; Altera ; altera_avalon_pio                        ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_led:led                                                                                                                                  ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_avalon_mm_bridge                  ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0                                                                                                               ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_interconnect_wrapper       ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0                                                                                                      ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router:addr_router                                                   ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router_001:addr_router_001                                           ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router_002:addr_router_002                                           ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_burst_adapter              ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter                                                            ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_burst_adapter              ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001                                                        ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_burst_adapter              ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002                                                        ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux                                             ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001                                     ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002                                     ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux                                                 ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001                                         ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002                                             ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003                                         ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                     ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                 ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_id_router:id_router                                                       ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_id_router_001:id_router_001                                               ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_id_router:id_router_002                                                   ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_id_router_003:id_router_003                                               ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ipl_memory_s1_translator                                              ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent                    ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo             ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo               ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_master_translator          ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcdc_m1_translator                                                   ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_master_agent               ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent                        ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_traffic_limiter            ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter                                                                ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_bridge_0_s0_translator                                             ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent                   ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo            ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo              ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_master_translator          ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_data_master_translator                                       ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_master_agent               ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_s_data_master_translator_avalon_universal_master_0_agent            ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_master_translator          ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_instruction_master_translator                                ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_master_agent               ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_s_instruction_master_translator_avalon_universal_master_0_agent     ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_s_jtag_debug_module_translator                                  ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent        ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo   ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux                                             ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001                                     ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_002                                         ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003                                     ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux                                                 ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001                                         ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002                                         ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                   ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent                         ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                  ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                    ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_width_adapter              ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter                                                            ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_width_adapter              ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001                                                        ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_width_adapter              ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002                                                        ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_width_adapter              ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003                                                        ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_interconnect_wrapper       ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1                                                                                                      ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_addr_router:addr_router                                                   ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux                                             ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux                                                 ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_001                                             ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_002                                             ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_003                                             ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_004                                             ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_cmd_xbar_mux_005:cmd_xbar_mux_005                                         ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux_006                                             ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser                                                     ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001                                                 ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_id_router:id_router                                                       ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_id_router:id_router_001                                                   ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_id_router:id_router_002                                                   ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_id_router:id_router_003                                                   ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_id_router:id_router_004                                                   ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_id_router_005:id_router_005                                               ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_router                     ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_id_router:id_router_006                                                   ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent      ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcdc_s1_translator                                                    ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcdc_s1_translator_avalon_universal_slave_0_agent                          ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo                   ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                     ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator                                                     ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent                           ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                      ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_traffic_limiter            ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter                                                                ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_master_translator          ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_bridge_0_m0_translator                                            ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_master_agent               ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_bridge_0_m0_translator_avalon_universal_master_0_agent                 ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mmcdma_s1_translator                                                  ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mmcdma_s1_translator_avalon_universal_slave_0_agent                        ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                   ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux                                             ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_001                                         ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_002                                         ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_003                                         ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_004                                         ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_demux_005:rsp_xbar_demux_005                                     ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_demultiplexer              ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_006                                         ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_multiplexer                ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux                                                 ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator                                        ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent              ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo         ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator                                                ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent                      ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                 ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_slave_translator           ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:touchpanel_spi_control_port_translator                                ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_merlin_slave_agent                ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent      ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_avalon_sc_fifo                    ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; RAM: 2-PORT                              ; N/A     ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem                                                                                                               ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/dmamem.vhd                ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; Licensed     ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s                                                                                                                          ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/cq_viola_nios2_s.v        ;
; Altera ; altera_customins_slave_translator        ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|altera_customins_slave_translator:nios2_s_custom_instruction_master_multi_slave_translator0                                                       ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_customins_xconnect                ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s_custom_instruction_master_multi_xconnect:nios2_s_custom_instruction_master_multi_xconnect                                        ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_customins_master_translator       ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|altera_customins_master_translator:nios2_s_custom_instruction_master_translator                                                                   ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; LPM_MULT                                 ; N/A     ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0                                                                            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/pixelsimd_mult_u8xu8.vhd  ;
; Altera ; LPM_MULT                                 ; N/A     ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1                                                                            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/pixelsimd_mult_u8xu8.vhd  ;
; Altera ; LPM_MULT                                 ; N/A     ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0                                                                            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/pixelsimd_mult_u8xu8.vhd  ;
; Altera ; LPM_MULT                                 ; N/A     ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1                                                                            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/pixelsimd_mult_u8xu8.vhd  ;
; Altera ; LPM_MULT                                 ; N/A     ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0                                                                            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/pixelsimd_mult_u8xu8.vhd  ;
; Altera ; LPM_MULT                                 ; N/A     ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1                                                                            ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/pixelsimd_mult_u8xu8.vhd  ;
; Altera ; LPM_MULT                                 ; N/A     ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0                                                                              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/pixelsimd_mult_s8xs10.vhd ;
; Altera ; LPM_MULT                                 ; N/A     ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1                                                                              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/pixelsimd_mult_s8xs10.vhd ;
; Altera ; LPM_MULT                                 ; N/A     ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0                                                                              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/pixelsimd_mult_s8xs10.vhd ;
; Altera ; LPM_MULT                                 ; N/A     ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1                                                                              ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/cq_viola/synthesis/submodules/pixelsimd_mult_s8xs10.vhd ;
; Altera ; altera_reset_controller                  ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|altera_reset_controller:rst_controller                                                                                                            ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_reset_controller                  ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|altera_reset_controller:rst_controller_001                                                                                                        ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_avalon_new_sdram_controller       ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_sdram:sdram                                                                                                                              ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_avalon_sysid_qsys                 ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_sysid:sysid                                                                                                                              ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_avalon_timer                      ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_systimer:systimer                                                                                                                        ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; altera_avalon_spi                        ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|cq_viola:inst|cq_viola_touchpanel:touchpanel                                                                                                                    ; cq_viola/synthesis/../../cq_viola.qsys                                                                          ;
; Altera ; ALTPLL                                   ; 13.1    ; N/A          ; N/A          ; |cq_viola_top|syspll:inst2                                                                                                                                                    ; C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/syspll.vhd                                              ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                               ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                 ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                 ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                 ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                 ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                               ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                 ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                 ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                 ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                 ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                           ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                             ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                             ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                             ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                             ;
+-----------------------------+---------------+-----------------------------+-----------------------+---------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_wrstate:U2|lcdc_state                                ;
+---------------------+-----------------+---------------------+---------------------+---------------------+-----------------+
; Name                ; lcdc_state.DONE ; lcdc_state.WRNEGATE ; lcdc_state.WRASSERT ; lcdc_state.RSETWAIT ; lcdc_state.IDLE ;
+---------------------+-----------------+---------------------+---------------------+---------------------+-----------------+
; lcdc_state.IDLE     ; 0               ; 0                   ; 0                   ; 0                   ; 0               ;
; lcdc_state.RSETWAIT ; 0               ; 0                   ; 0                   ; 1                   ; 1               ;
; lcdc_state.WRASSERT ; 0               ; 0                   ; 1                   ; 0                   ; 1               ;
; lcdc_state.WRNEGATE ; 0               ; 1                   ; 0                   ; 0                   ; 1               ;
; lcdc_state.DONE     ; 1               ; 0                   ; 0                   ; 0                   ; 1               ;
+---------------------+-----------------+---------------------+---------------------+---------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|dma_state            ;
+---------------------+----------------+--------------------+---------------------+----------------+
; Name                ; dma_state.DONE ; dma_state.DATAWAIT ; dma_state.READISSUE ; dma_state.IDLE ;
+---------------------+----------------+--------------------+---------------------+----------------+
; dma_state.IDLE      ; 0              ; 0                  ; 0                   ; 0              ;
; dma_state.READISSUE ; 0              ; 0                  ; 1                   ; 1              ;
; dma_state.DATAWAIT  ; 0              ; 1                  ; 0                   ; 1              ;
; dma_state.DONE      ; 1              ; 0                  ; 0                   ; 1              ;
+---------------------+----------------+--------------------+---------------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |cq_viola_top|cq_viola:inst|avalonif_mmcdma:mmcdma|state                    ;
+----------------+----------------+---------------+---------------+--------------+------------+
; Name           ; state.READWAIT ; state.READSET ; state.RESWAIT ; state.RESSET ; state.IDLE ;
+----------------+----------------+---------------+---------------+--------------+------------+
; state.IDLE     ; 0              ; 0             ; 0             ; 0            ; 0          ;
; state.RESSET   ; 0              ; 0             ; 0             ; 1            ; 1          ;
; state.RESWAIT  ; 0              ; 0             ; 1             ; 0            ; 1          ;
; state.READSET  ; 0              ; 1             ; 0             ; 0            ; 1          ;
; state.READWAIT ; 1              ; 0             ; 0             ; 0            ; 1          ;
+----------------+----------------+---------------+---------------+--------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |cq_viola_top|cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|state ;
+------------+------------+-----------+-----------+---------------------------------------------+
; Name       ; state.DONE ; state.SDI ; state.SDO ; state.IDLE                                  ;
+------------+------------+-----------+-----------+---------------------------------------------+
; state.IDLE ; 0          ; 0         ; 0         ; 0                                           ;
; state.SDO  ; 0          ; 0         ; 1         ; 1                                           ;
; state.SDI  ; 0          ; 1         ; 0         ; 1                                           ;
; state.DONE ; 1          ; 0         ; 0         ; 1                                           ;
+------------+------------+-----------+-----------+---------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                   ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                   ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                   ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                   ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                   ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                   ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |cq_viola_top|cq_viola:inst|cq_viola_sdram:sdram|m_next                      ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cq_viola_top|cq_viola:inst|cq_viola_sdram:sdram|m_state                                                                                                                              ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------+
; State Machine - |cq_viola_top|cq_viola:inst|cq_viola_sdram:sdram|i_next ;
+------------+------------+------------+------------+---------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000          ;
+------------+------------+------------+------------+---------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                   ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                   ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                   ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                   ;
+------------+------------+------------+------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |cq_viola_top|cq_viola:inst|cq_viola_sdram:sdram|i_state                        ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                 ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                 ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                 ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                  ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                  ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0]                                                                                                                                     ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                  ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                 ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                  ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                              ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                               ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52,58,59,71..73]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52,58,59,71..73]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:touchpanel_spi_control_port_translator|av_chipselect_pre                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mmcdma_s1_translator|av_chipselect_pre                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[1..31]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|av_chipselect_pre                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_chipselect_pre                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[3,8,10..13,15,16,19,23,26,27,31]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67,73,74,76..78,95]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67,73,74,76..78,95]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_use_reg                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..6]                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_use_reg                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..6]                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|locked[0,1]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|locked[0..2]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|locked[0,1]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[0,2]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[69,92]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[1,2]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[0,2]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ipl_memory_s1_translator|av_chipselect_pre                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcdc_m1_translator|end_beginbursttransfer                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_instruction_master_translator|address_register[28..30]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_instruction_master_translator|end_beginbursttransfer                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|resultpack_reg[31]                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|mmc_wp_reg                                                                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_control_reg_rddata[2,5..7,9..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_im:the_cq_viola_nios2_s_nios2_oci_im|trc_im_addr[0..6]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_im:the_cq_viola_nios2_s_nios2_oci_im|trc_wrap                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_dbrk:the_cq_viola_nios2_s_nios2_oci_dbrk|dbrk_goto1                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_dbrk:the_cq_viola_nios2_s_nios2_oci_dbrk|dbrk_break_pulse                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_dbrk:the_cq_viola_nios2_s_nios2_oci_dbrk|dbrk_goto0                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_xbrk:the_cq_viola_nios2_s_nios2_oci_xbrk|xbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_xbrk:the_cq_viola_nios2_s_nios2_oci_xbrk|E_xbrk_goto0                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_xbrk:the_cq_viola_nios2_s_nios2_oci_xbrk|E_xbrk_goto1                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_sdram:sdram|i_addr[5]                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0,1,3..5]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0,2..5]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0,1,3..5]                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[94]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[94]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_endofpacket                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[0..15]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_address_field[1]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_byte_cnt_field[0..5]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_last_field[33]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_ori_burst_size[0..2]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_reg_endofpacket                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[0..15]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_reg_address_field[1]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_reg_byte_cnt_field[0..5]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_reg_last_field[33]                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_reg_ori_burst_size[0..2]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|dffpipe_gd9:ws_bwp|dffe16a[8]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|dffpipe_gd9:ws_brp|dffe16a[8]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[9]                                                                                                 ; Merged with cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[10]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[10]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[11]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[11]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[12]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[12]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[13]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[13]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[14]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[14]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[15]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[15]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[16]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[16]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[17]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[17]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[18]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[18]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[19]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[19]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[20]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[20]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[21]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[21]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[22]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[22]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[23]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[23]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[24]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[24]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[25]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[25]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[26]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[26]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[27]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[27]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[28]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[28]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[29]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[29]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[30]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[30]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[31]                                                                                                ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[31]                                                                                                ; Merged with cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[2]                                                                                                 ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[2]                                                                                                 ; Merged with cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[5]                                                                                                 ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[5]                                                                                                 ; Merged with cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[6]                                                                                                 ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[6]                                                                                                 ; Merged with cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[7]                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[2]                                                                                       ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[3]                                                                                       ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[3]                                                                                       ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4]                                                                                       ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4]                                                                                       ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[1]                                                                                            ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[1]                                                                                            ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[0]                                                                                       ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[0]                                                                                       ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[1]                                                                                       ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[0]                                                                                        ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[0]                                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[0]                                                                                   ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[1]                                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[1]                                                                                   ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[2]                                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[2]                                                                                   ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4]                                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4]                                                                                   ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[3]                                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[1]                                                                                        ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[0]                                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[0]                                                                                   ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[1]                                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[1]                                                                                   ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[3]                                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[3]                                                                                   ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4]                                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[4]                                                                                   ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[2]                                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                  ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                  ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                  ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                  ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                   ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                                   ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                      ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                      ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][58]                                                                                                                      ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                      ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[1,4,6,7,14,17,21,22,24,25,28]                                                                                                                  ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                                            ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[2,9,18]                                                                                                                                        ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[29]                                                                                                                                            ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[29]                                                                                                                                                                ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[30]                                                                                                                                                                ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|byteen_reg[2,3]                                                                                                                                                                ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[30]                                                                                                                                                                ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|address_reg[28,29]                                                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|address_reg[30]                                                                                                                                                                    ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[0..14]                                                                                                                                                                    ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                                                       ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|byteen_reg[2,3]                                                                                                                                                                    ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                                                       ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5]                                                                                   ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[94]                                                                                       ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[1]                                                                                    ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[1]                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[0]                                                                                    ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[0]                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[0]                                                                                    ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[0]                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[5]                                                                                       ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[94]                                                                                           ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[1]                                                                                        ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[1]                                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_masked[0]                                                                                        ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[0]                                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                           ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][67]                                                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                           ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                           ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                           ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                           ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blenda_reg[0]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[0]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blenda_reg[0]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[0]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blenda_reg[1]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[1]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blenda_reg[1]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[1]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blenda_reg[2]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[2]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blenda_reg[2]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[2]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blenda_reg[3]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[3]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blenda_reg[3]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[3]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blenda_reg[4]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[4]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blenda_reg[4]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[4]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blenda_reg[5]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[5]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blenda_reg[5]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[5]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blenda_reg[6]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[6]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blenda_reg[6]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[6]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blenda_reg[7]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[7]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blenda_reg[7]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[7]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_u_reg[0]                                                                                                                                                                                                                 ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[0]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_u_reg[1]                                                                                                                                                                                                                 ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[1]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_u_reg[2]                                                                                                                                                                                                                 ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[2]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_u_reg[3]                                                                                                                                                                                                                 ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[3]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_u_reg[4]                                                                                                                                                                                                                 ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[4]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_u_reg[5]                                                                                                                                                                                                                 ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[5]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_u_reg[6]                                                                                                                                                                                                                 ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[6]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_u_reg[7]                                                                                                                                                                                                                 ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|datab_reg[7]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y0_reg[0]                                                                                                                                                                                                                ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[0]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y0_reg[1]                                                                                                                                                                                                                ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[1]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y0_reg[2]                                                                                                                                                                                                                ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[2]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y0_reg[3]                                                                                                                                                                                                                ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[3]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y0_reg[4]                                                                                                                                                                                                                ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[4]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y0_reg[5]                                                                                                                                                                                                                ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[5]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y0_reg[6]                                                                                                                                                                                                                ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[6]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y0_reg[7]                                                                                                                                                                                                                ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|dataa_reg[7]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_v_reg[0]                                                                                                                                                                                                                 ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[0]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_v_reg[1]                                                                                                                                                                                                                 ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[1]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_v_reg[2]                                                                                                                                                                                                                 ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[2]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_v_reg[3]                                                                                                                                                                                                                 ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[3]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_v_reg[4]                                                                                                                                                                                                                 ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[4]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_v_reg[5]                                                                                                                                                                                                                 ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[5]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_v_reg[6]                                                                                                                                                                                                                 ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[6]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_v_reg[7]                                                                                                                                                                                                                 ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|datab_reg[7]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y1_reg[0]                                                                                                                                                                                                                ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[0]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y1_reg[1]                                                                                                                                                                                                                ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[1]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y1_reg[2]                                                                                                                                                                                                                ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[2]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y1_reg[3]                                                                                                                                                                                                                ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[3]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y1_reg[4]                                                                                                                                                                                                                ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[4]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y1_reg[5]                                                                                                                                                                                                                ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[5]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y1_reg[6]                                                                                                                                                                                                                ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[6]                                                                                                                                                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|data_y1_reg[7]                                                                                                                                                                                                                ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|dataa_reg[7]                                                                                                                                                                                                               ;
; cq_viola:inst|cq_viola_sdram:sdram|i_addr[0..4,6..10]                                                                                                                                                                                                                                   ; Merged with cq_viola:inst|cq_viola_sdram:sdram|i_addr[11]                                                                                                                                                                                                                                           ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|data_reg[15]                                                                                                                                                                       ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|address_reg[30]                                                                                                                                                                    ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|byteen_reg[0]                                                                                                                                                                      ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                                                                      ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][69]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][92]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                                                                                         ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                                                                                             ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_ready_hold                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_s_data_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                   ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_s_instruction_master_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                            ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ipl_memory_s1_translator|waitrequest_reset_override                                                                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_s_jtag_debug_module_translator|waitrequest_reset_override                                                                                                                               ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcdc_s1_translator|waitrequest_reset_override                                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                               ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|clr_break_line                                                                                                                                                                                                                                   ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_dest_id[0]                                                                                                                                                                        ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|last_channel[1]                                                                                                                                                                        ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                 ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_logic_op[1]                                                                                                                                                                                                                                    ; Merged with cq_viola:inst|cq_viola_nios2_s:nios2_s|E_compare_op[1]                                                                                                                                                                                                                                  ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_logic_op[0]                                                                                                                                                                                                                                    ; Merged with cq_viola:inst|cq_viola_nios2_s:nios2_s|E_compare_op[0]                                                                                                                                                                                                                                  ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[69]                                                                                       ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[68]                                                                                       ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[51]                                                                                       ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[50]                                                                                       ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[30]                                                                                      ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[30]                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[29]                                                                                      ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[29]                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[28]                                                                                      ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[28]                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[27]                                                                                      ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[27]                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[26]                                                                                      ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[26]                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[25]                                                                                      ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[25]                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[24]                                                                                      ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[24]                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[23]                                                                                      ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[23]                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[22]                                                                                      ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[22]                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[21]                                                                                      ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[21]                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[20]                                                                                      ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[20]                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[19]                                                                                      ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[19]                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[18]                                                                                      ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[18]                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[17]                                                                                      ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[17]                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[16]                                                                                      ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[16]                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[15]                                                                                      ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[15]                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[14]                                                                                      ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[14]                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[13]                                                                                      ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[13]                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[12]                                                                                      ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[12]                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[11]                                                                                      ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[11]                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[10]                                                                                      ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[10]                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[9]                                                                                       ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[9]                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[8]                                                                                       ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[8]                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[7]                                                                                       ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7]                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[6]                                                                                       ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[6]                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[5]                                                                                       ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[5]                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[4]                                                                                       ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4]                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[3]                                                                                       ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3]                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[2]                                                                                       ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[1]                                                                                       ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[1]                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[69]                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[68]                                                                                           ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                  ; Merged with cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|mmc_cd_0_reg                                                                                                                                                                                                                  ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_bridge_0_m0_translator_avalon_universal_master_0_agent|hold_waitrequest                                                                                                                        ; Merged with cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|mmc_cd_0_reg                                                                                                                                                                                                                  ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                             ; Merged with cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|mmc_cd_0_reg                                                                                                                                                                                                                  ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|waitrequest_reset_override                                                                                                                                                  ; Merged with cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|mmc_cd_0_reg                                                                                                                                                                                                                  ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mmcdma_s1_translator|waitrequest_reset_override                                                                                                                                               ; Merged with cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|mmc_cd_0_reg                                                                                                                                                                                                                  ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                                                     ; Merged with cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|mmc_cd_0_reg                                                                                                                                                                                                                  ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|waitrequest_reset_override                                                                                                                                             ; Merged with cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|mmc_cd_0_reg                                                                                                                                                                                                                  ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:touchpanel_spi_control_port_translator|waitrequest_reset_override                                                                                                                             ; Merged with cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|mmc_cd_0_reg                                                                                                                                                                                                                  ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                      ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                      ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                      ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                      ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                       ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                       ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                       ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                       ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                               ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                               ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                               ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                               ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                   ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                   ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                    ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                    ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                    ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                    ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mmcdma_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mmcdma_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mmcdma_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mmcdma_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                               ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                               ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][58]                                                                                                                                  ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                  ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][59]                                                                                                                                  ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                  ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcdc_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                   ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcdc_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcdc_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                   ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcdc_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[10]                                                                                          ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[10]                                                                                  ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                           ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                           ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                           ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][77]                                                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                           ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][78]                                                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                           ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[1..4]                                                                               ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[0]                                                                                  ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][92]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][69]                                                                                                                                 ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|throw_1_reg                                                                                                                                                                                                                ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|throw_1_reg                                                                                                                                                                                                                ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|throw_1_reg                                                                                                                                                                                                                ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|throw_1_reg                                                                                                                                                                                                                ;
; cq_viola:inst|lcdc_component:lcdc|lcdc_regs:U0|fbaddr_reg[1]                                                                                                                                                                                                                            ; Merged with cq_viola:inst|lcdc_component:lcdc|lcdc_regs:U0|fbaddr_reg[0]                                                                                                                                                                                                                            ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[9]                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[9]                                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[8]                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[8]                                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[7]                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7]                                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[6]                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[6]                                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[5]                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[5]                                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[4]                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4]                                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[3]                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3]                                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[2]                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]                                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][63]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][64]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][65]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][92]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][69]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[2]                                                                                       ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[2]                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[3]                                                                                       ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[3]                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[4]                                                                                       ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[4]                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[5]                                                                                       ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[5]                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[6]                                                                                       ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[6]                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[7]                                                                                       ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[7]                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[8]                                                                                       ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[8]                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[9]                                                                                       ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[9]                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[10]                                                                                      ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[10]                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[11]                                                                                      ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[11]                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[12]                                                                                      ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[12]                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|throw_0_reg                                                                                                                                                                                                                ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|throw_0_reg                                                                                                                                                                                                                ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|throw_0_reg                                                                                                                                                                                                                ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|throw_0_reg                                                                                                                                                                                                                ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                  ; Merged with cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|mmc_cd_1_reg                                                                                                                                                                                                                  ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][62]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][63]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][64]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][65]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][92]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][69]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][62]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][63]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][64]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][65]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][92]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][69]                                                                                                                                 ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blendb_reg[0]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[0]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blendb_reg[0]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[0]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blendb_reg[1]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[1]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blendb_reg[1]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[1]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blendb_reg[2]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[2]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blendb_reg[2]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[2]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blendb_reg[3]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[3]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blendb_reg[3]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[3]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blendb_reg[4]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[4]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blendb_reg[4]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[4]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blendb_reg[5]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[5]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blendb_reg[5]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[5]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blendb_reg[6]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[6]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blendb_reg[6]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[6]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|blendb_reg[7]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[7]                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|blendb_reg[7]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[7]                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[5,20]                                                                                                                                          ; Merged with cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0]                                                                                                                                             ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][62]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][63]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][64]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][65]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][92]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][69]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][62]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][63]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][64]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][65]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][63]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][64]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][65]                                                                                                                                 ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][61]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[0,30]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|address_reg[0,30]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][92]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|pixelsimd:pixelsimd|done_reg[3]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_break:the_cq_viola_nios2_s_nios2_oci_break|trigger_state                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcdc_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcdc_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mmcdma_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mmcdma_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,2]                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..6]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][69]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][69]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][69]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][69]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][69]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_dbrk:the_cq_viola_nios2_s_nios2_oci_dbrk|dbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4,5]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[2..5]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4,5]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[1,3]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[1,3]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_narrow_reg                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[68]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_narrow_reg                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_narrow_reg                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|byte_cnt_reg[0]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[0,1]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[0]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_uncomp_byte_cnt_reg[0,1]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcdc_m1_translator|burstcount_register_lint[0]                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_instruction_master_translator|burstcount_register_lint[0,1]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_break:the_cq_viola_nios2_s_nios2_oci_break|trigbrktype                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][68]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][68]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][68]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][68]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][68]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|byte_cnt_reg[0]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0,1]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0,1]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][55]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][55]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][55]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0,1]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_addr_reg[0]                                                                                       ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[0]                                                                               ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blenda_reg[0]                                                                                                                                                                                                              ; Merged with cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|blendb_reg[0]                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][60]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_burstcount[0]                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_burstcount[0]                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|lcdc_component:lcdc|lcdc_regs:U0|fbaddr_reg[0]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|memaddr_reg[1]                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_instruction_master_translator|burst_stalled                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcdc_m1_translator|burst_stalled                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][111]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][111]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|share_count_zero_flag                                                                                                                                               ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|share_count_zero_flag                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|share_count[0]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|share_count[0]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                                          ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                                          ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                               ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                                           ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                                          ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                                          ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                                          ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                                          ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                                          ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                                          ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                               ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                                           ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                                          ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                                          ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                                          ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                                          ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                               ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                                           ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                                          ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                                          ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                                          ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                                          ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                                          ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                                          ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                               ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                                           ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                                          ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                                          ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                                          ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                                          ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                                          ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                                          ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                               ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                                           ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                                          ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                                          ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                               ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                                           ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                                          ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                                          ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                               ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                                           ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                                          ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                                          ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                               ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                                           ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                                          ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                                          ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                                          ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                                          ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                                          ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                                          ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                                          ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                                          ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                                          ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                                          ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                                          ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                                          ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                              ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                                          ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                                          ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                               ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                                           ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                               ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                                           ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                                           ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_sdram:sdram|m_next~9                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_sdram:sdram|m_next~10                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_sdram:sdram|m_next~13                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_sdram:sdram|m_next~14                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_sdram:sdram|m_next~16                                                                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_sdram:sdram|i_next~4                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_sdram:sdram|i_next~5                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_sdram:sdram|i_next~6                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_sdram:sdram|i_state~14                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_sdram:sdram|i_state~15                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_sdram:sdram|i_state~16                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|DRsize.011 ; Merged with cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|DRsize.001 ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|byte_cnt_reg[1]                                                                                                                                                                    ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                     ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|byte_cnt_reg[1]                                                                                                                                                                ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[1]                                                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[23..30]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[30]                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|memaddr_reg[30]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[29]                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|memaddr_reg[29]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[28]                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[28]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|memaddr_reg[28]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[27]                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|address_reg[27]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[27]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|memaddr_reg[27]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[26]                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|address_reg[26]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[26]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|memaddr_reg[26]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[25]                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|address_reg[25]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[25]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|memaddr_reg[25]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24]                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|address_reg[24]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[24]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|memaddr_reg[24]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[23]                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|address_reg[23]                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[23]                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|memaddr_reg[23]                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30]                                                               ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                                                               ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                                                               ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                               ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                               ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                               ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                               ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                               ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                               ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                               ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                               ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                               ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                               ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                               ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                               ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                               ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                               ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                               ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                               ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                               ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                               ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][47]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[11..30]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[5]                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][48]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][47]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][46]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][41]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][40]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][20]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[11..30]                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][66]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][48]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][47]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][46]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][41]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][40]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][39]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][37]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][36]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][35]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][34]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][33]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][32]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][31]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][30]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][29]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][28]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][27]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][26]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][25]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][24]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][23]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][22]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][20]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[13..30]                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][66]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][48]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][47]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][46]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][41]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][40]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][39]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][37]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][36]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][31]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][30]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][29]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][28]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][27]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][26]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][25]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][24]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][23]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][22]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][20]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13..30]                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][66]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][48]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][47]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][46]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][41]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][40]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][39]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][37]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][36]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][35]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][34]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][33]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][32]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][31]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][30]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][29]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][28]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][27]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][26]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][25]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][24]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][23]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][22]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][20]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][66]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][48]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][47]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][46]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][41]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][40]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][39]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][37]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][36]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][35]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][34]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][33]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][32]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][31]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][30]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][29]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][28]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][27]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][26]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][25]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][24]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][23]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][22]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][20]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][66]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][48]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][47]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][46]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][44]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][43]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][42]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][41]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][40]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][39]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][36]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][35]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][34]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][33]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][32]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][31]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][30]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][29]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][28]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][27]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][26]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][25]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][24]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][23]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][22]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][21]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][20]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][66]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[0]                                                                                       ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                                                                       ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[0]                                                                                   ; Merged with cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[1]                                                                                   ;
; Total Number of Removed Registers = 1263                                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                         ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30]                                                             ; Lost Fanouts                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][48],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                                              ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                                              ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][46],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                                              ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][45],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                              ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][44],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                              ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][43],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                              ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][42],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                              ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][41],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                              ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][40],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                              ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][39],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                              ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][38],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                              ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][37],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                              ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][36],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                              ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][35],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                              ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][34],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                              ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][33],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                              ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][32],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                              ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][31],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                              ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][30],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                              ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][29],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                              ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][28],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                               ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][27],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                               ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][26],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                               ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][25],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                               ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][24],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                               ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][23],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                               ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][22],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                               ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                               ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][48],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][47],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][45],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][44],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][42],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][41],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][40],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][39],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][38],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][37],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][36],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][35],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][34],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][33],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][32],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][31],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][30],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][29],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][28],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][27],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][26],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][25],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][24],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][23],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][22],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][48],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][47],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][46],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][45],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][44],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][43],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][42],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][41],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][40],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][39],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][38],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][37],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][36],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][35],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][34],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][33],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][32],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][31],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][30],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][29],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][28],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][27],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][26],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][25],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][24],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][23],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][22],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][48],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][47],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][46],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][45],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][44],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][43],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][42],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][41],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][40],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][39],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][38],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][37],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][36],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][35],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][34],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][33],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][32],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][31],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][30],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][29],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][28],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][27],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][26],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][25],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][24],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][23],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][22],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][48],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][47],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][46],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][45],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][44],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][43],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][42],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][41],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][40],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][39],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][38],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][37],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][36],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][35],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][34],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][33],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][32],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][31],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][30],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][29],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][28],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][27],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][26],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][25],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][24],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][23],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][22],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][48],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][47],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][46],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][45],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][44],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][43],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][42],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][41],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][40],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][39],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][38],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][37],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][36],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][35],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][34],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][33],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][32],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][31],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][30],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][29],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][28],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][27],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][26],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][25],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][24],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][23],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][22],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][48],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][47],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][46],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][45],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][44],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][43],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][42],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][41],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][40],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][39],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][38],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][37],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][36],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][35],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][34],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][33],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][32],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][31],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][30],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][29],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][28],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][27],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][26],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][25],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][24],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][23],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][22],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][48],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][47],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][46],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][44],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][43],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][42],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][41],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][40],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][39],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][38],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][37],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][36],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][35],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][34],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][33],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][32],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][31],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][30],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][29],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][28],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][27],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][26],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][25],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][24],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][23],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][22]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_use_reg                                                                                                                                                                   ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_endofpacket,                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[15],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[12],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[11],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[10],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[9],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[8],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[7],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[6],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[5],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[4],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[3],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[2],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[1],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_data_field[0],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_byte_cnt_field[5],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_byte_cnt_field[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_byte_cnt_field[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_byte_cnt_field[0],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_last_field[33],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_ori_burst_size[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_ori_burst_size[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|p0_reg_ori_burst_size[0],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][69],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][69],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][69],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][69],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][69],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][69],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][69],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][68],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][68],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][68],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][68],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][68],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][68],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][68],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][55],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][55],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][55],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][55],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][55],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][55],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][21],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][20],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][66],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][21],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][20],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[5],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][66],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][21],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][20],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][66],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][21],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][20],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][66],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][21],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][20],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][66],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][21],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][20],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][66],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][21],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][20],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[6][66],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][21],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][20],                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][66]                                                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[30]                                                                                ; Lost Fanouts                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[29],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[28],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[27],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[26],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[25],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[24],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[23],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[22],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[21],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[20],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[19],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[18],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[17],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[16],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[15],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[14],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[13],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[12],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[11],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[30],                                                                                     ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[29],                                                                                     ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[28],                                                                                     ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[27],                                                                                     ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[26],                                                                                     ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24],                                                                                     ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[23],                                                                                     ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[22],                                                                                     ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[21],                                                                                     ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20],                                                                                     ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[19],                                                                                     ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[18],                                                                                     ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17],                                                                                     ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16],                                                                                     ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[15],                                                                                     ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[14],                                                                                     ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13],                                                                                     ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[12],                                                                                     ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[11]                                                                                      ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[30]                                                                            ; Lost Fanouts                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[29],                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[28],                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[27],                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[26],                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[25],                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[24],                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[23],                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[22],                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[21],                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[20],                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[19],                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[18],                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[17],                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[16],                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[15],                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[14],                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[13],                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[30],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[29],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[28],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[27],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[26],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[23],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[22],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[21],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[20],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[19],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[18],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[17],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[16],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[15],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[14],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[13]                                                                                  ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_use_reg                                                                                                                                                                   ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_reg_endofpacket,                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[15],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[12],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[11],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[10],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[9],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[8],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[7],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[6],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[5],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[4],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[3],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[2],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[1],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_reg_data_field[0],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_reg_byte_cnt_field[5],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_reg_byte_cnt_field[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_reg_byte_cnt_field[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_reg_byte_cnt_field[0],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_reg_last_field[33],                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_reg_ori_burst_size[2],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_reg_ori_burst_size[1],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|p0_reg_ori_burst_size[0]                                                                                                                                                       ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[30]                                                                            ; Lost Fanouts                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[29],                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[28],                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[27],                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[26],                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[25],                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[24],                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg_dly[23],                                                                             ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[27],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|address_reg[27],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[27],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|memaddr_reg[27],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[26],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|address_reg[26],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[26],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|memaddr_reg[26],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|address_reg[25],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[25],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|memaddr_reg[25],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[24],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|address_reg[24],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[24],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|memaddr_reg[24],                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[23],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|address_reg[23],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[23],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|memaddr_reg[23]                                                                                                                                                                                                                           ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                                               ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],                                                                                                               ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][67],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                               ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_burstcount[0]                                                                                                                                                                                                                  ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[2]                                                                                          ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[5],                                                                                      ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[3],                                                                                      ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[5],                                                                               ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4],                                                                               ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[3],                                                                               ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[1],                                                                               ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1],                                                                               ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0],                                                                               ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[25]                                                                                      ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[2]                                                                                      ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[5],                                                                                  ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[3],                                                                                  ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[5],                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4],                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[3],                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[1],                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[1],                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0],                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[25]                                                                                  ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_size_reg[2]                                                                                      ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[5],                                                                                  ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[3],                                                                                  ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[5],                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[4],                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[3],                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_byte_cnt_narrow_reg[2],                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_bytes_remaining_reg[0],                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[25]                                                                                  ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_instruction_master_translator|burstcount_register_lint[1]                                                                                                                          ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|share_count_zero_flag,                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count_zero_flag,                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|share_count[0],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|share_count[0]                                                                                                                                                          ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                          ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_instruction_master_translator|address_register[28]                                                                                                                                 ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[28],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[28],                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|memaddr_reg[28]                                                                                                                                                                                                                           ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]                                                                                                               ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52],                                                                                                               ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcdc_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_instruction_master_translator|address_register[30]                                                                                                                                 ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|address_reg[30],                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[30],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|memaddr_reg[30]                                                                                                                                                                                                                           ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0]                                                                                 ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                             ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[1]                                                                                     ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74],                                                                                                               ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74],                                                                                                               ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0]                                                                                     ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73],                                                                                                               ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73],                                                                                                               ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][111]                                                                                                             ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111],                                                                                                              ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1],                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                             ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][111]                                                                                                                         ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][111],                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[1],                                                                                                                        ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                          ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                                                ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                                                ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[1]                                                                                 ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                             ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]                                                                                                               ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59],                                                                                                               ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                  ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[78]                                                                                                               ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[78],                                                                                                               ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][78]                                                                                                                           ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_dbrk:the_cq_viola_nios2_s_nios2_oci_dbrk|dbrk_break_pulse                                                                                                 ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_dbrk:the_cq_viola_nios2_s_nios2_oci_dbrk|dbrk_break,                                                                                                        ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_break:the_cq_viola_nios2_s_nios2_oci_break|trigbrktype                                                                                                      ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                            ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                            ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                              ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                                               ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mmcdma_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                 ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                                 ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                    ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][94]                                                                                                                         ; Lost Fanouts                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[94],                                                                                                               ;
;                                                                                                                                                                                                                                                                                       ;                                ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][94]                                                                                                                           ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                            ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                                             ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                               ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][59]                                                                                                                    ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][52],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                       ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcdc_m1_translator|burstcount_register_lint[0]                                                                                                                                             ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|share_count_zero_flag,                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|share_count[0]                                                                                                                                                  ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_instruction_master_translator|address_register[29]                                                                                                                                 ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|int_nxt_addr_reg[29],                                                                                 ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|memaddr_reg[29]                                                                                                                                                                                                                           ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                              ; Lost Fanouts                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                 ; Lost Fanouts                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                 ; Lost Fanouts                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                 ; Lost Fanouts                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                   ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                            ; Lost Fanouts                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                            ; Lost Fanouts                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                               ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                            ; Lost Fanouts                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                            ; Lost Fanouts                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                            ; Lost Fanouts                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                    ; Lost Fanouts                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                      ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                    ; Lost Fanouts                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                      ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                    ; Lost Fanouts                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                      ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                                                                                                               ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72]                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][95]                                                                                                                         ; Lost Fanouts                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][95]                                                                                                                           ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                          ; Lost Fanouts                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                            ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                              ; Lost Fanouts                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[71]                                                                                                               ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[71]                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                                                               ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58]                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_byte_cnt_reg[0]                                                                                 ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[95]                                                                                                               ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[95]                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[77]                                                                                                               ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[77]                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                               ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[73]                                                                                                               ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[73]                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[92]                                                                                     ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][92]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                               ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_dbrk:the_cq_viola_nios2_s_nios2_oci_dbrk|dbrk_goto1                                                                                                       ; Stuck at GND                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_break:the_cq_viola_nios2_s_nios2_oci_break|trigger_state                                                                                                    ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                            ; Lost Fanouts                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[68]                                                                                     ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][68]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                            ; Lost Fanouts                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                            ; Lost Fanouts                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]                                                                                                               ; Lost Fanouts                   ; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|cmd_burstcount[0]                                                                                                                                                                                                                     ;
; cq_viola:inst|lcdc_component:lcdc|lcdc_regs:U0|fbaddr_reg[0]                                                                                                                                                                                                                          ; Stuck at GND                   ; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|memaddr_reg[1]                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                                ; Lost Fanouts                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                  ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                                ; Lost Fanouts                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                  ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                            ; Lost Fanouts                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                              ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                            ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                              ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                            ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                              ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                 ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                              ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                                ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                            ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                              ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts                   ; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|DRsize.101 ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][71]                                                                                                                                ; Lost Fanouts                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][71]                                                                                                                                  ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][73]                                                                                                                              ; Lost Fanouts                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][73]                                                                                                                                ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][72]                                                                                                                              ; Lost Fanouts                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][72]                                                                                                                                ;
; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                    ; Stuck at GND                   ; cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                      ;
;                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4553  ;
; Number of registers using Synchronous Clear  ; 70    ;
; Number of registers using Synchronous Load   ; 325   ;
; Number of registers using Asynchronous Clear ; 3428  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2653  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                       ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[0]                                                                                                                            ; 3       ;
; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[1]                                                                                                                            ; 3       ;
; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[2]                                                                                                                            ; 3       ;
; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[3]                                                                                                                            ; 3       ;
; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[4]                                                                                                                            ; 3       ;
; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[5]                                                                                                                            ; 3       ;
; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[10]                                                                                                                           ; 3       ;
; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[11]                                                                                                                           ; 3       ;
; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[12]                                                                                                                           ; 3       ;
; cq_viola:inst|cq_viola_systimer:systimer|internal_counter[15]                                                                                                                           ; 3       ;
; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|ncs_reg                                                                                                                       ; 2       ;
; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|sdo_reg                                                                                                                       ; 2       ;
; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|sck_reg                                                                                                                       ; 3       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[1]                                                                                                                                             ; 2       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[3]                                                                                                                                             ; 1       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[2]                                                                                                                                             ; 2       ;
; cq_viola:inst|cq_viola_sdram:sdram|m_cmd[0]                                                                                                                                             ; 2       ;
; cq_viola:inst|avalonif_mmcdma:mmcdma|dmadone_reg                                                                                                                                        ; 51      ;
; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                             ; 916     ;
; cq_viola:inst|lcdc_component:lcdc|lcdc_regs:U0|ready_in_reg[2]                                                                                                                          ; 2       ;
; cq_viola:inst|lcdc_component:lcdc|lcdc_regs:U0|ready_in_reg[1]                                                                                                                          ; 3       ;
; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|ready_reg                                                                                                                                 ; 38      ;
; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[1]                                                                                                                                             ; 2       ;
; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[3]                                                                                                                                             ; 2       ;
; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[2]                                                                                                                                             ; 2       ;
; cq_viola:inst|cq_viola_sdram:sdram|i_cmd[0]                                                                                                                                             ; 2       ;
; cq_viola:inst|cq_viola_sdram:sdram|i_addr[11]                                                                                                                                           ; 11      ;
; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|use_reg                                                                                                                               ; 46      ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|av_waitrequest                                                                                                                               ; 8       ;
; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|mmc_cd_0_reg                                                                                                                  ; 10      ;
; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|exit_reg                                                                                                                      ; 3       ;
; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divref_reg[7]                                                                                                                 ; 2       ;
; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divref_reg[6]                                                                                                                 ; 2       ;
; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divref_reg[5]                                                                                                                 ; 2       ;
; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divref_reg[4]                                                                                                                 ; 2       ;
; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divref_reg[3]                                                                                                                 ; 2       ;
; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divref_reg[2]                                                                                                                 ; 2       ;
; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divref_reg[1]                                                                                                                 ; 2       ;
; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frczero_reg                                                                                                                   ; 1       ;
; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                              ; 1       ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent|hold_waitrequest                               ; 20      ;
; cq_viola:inst|lcdc_component:lcdc|lcdc_regs:U0|ready_in_reg[0]                                                                                                                          ; 1       ;
; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                ; 1       ;
; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divref_reg[0]                                                                                                                 ; 2       ;
; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[14]                                                                                                                                  ; 2       ;
; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[11]                                                                                                                                  ; 2       ;
; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[10]                                                                                                                                  ; 2       ;
; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[9]                                                                                                                                   ; 2       ;
; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter[5]                                                                                                                                   ; 2       ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[9]                                                                              ; 11      ;
; cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_waitrequest                                                                                                                    ; 5       ;
; cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                              ; 1       ;
; cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                             ; 1       ;
; cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                             ; 4       ;
; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                ; 2       ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|hbreak_enabled                                                                                                                                   ; 10      ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|t_dav                                                                                                                                        ; 3       ;
; cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                             ; 1       ;
; cq_viola:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                ; 1       ;
; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0    ; 1       ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                ; 3       ;
; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|mmc_cd_1_reg                                                                                                                  ; 5       ;
; cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                             ; 1       ;
; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0       ; 6       ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                    ; 2       ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_dst_reg                                                                                                                                     ; 67      ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                    ; 2       ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                        ; 2       ;
; cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                 ; 1       ;
; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9          ; 4       ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_tag_clr_valid_bits                                                                                                                            ; 1       ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_waddr[24]                                                                                                                           ; 1       ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_waddr[25]                                                                                                                           ; 1       ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_waddr[22]                                                                                                                           ; 1       ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_waddr[23]                                                                                                                           ; 1       ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[8] ; 2       ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[4] ; 2       ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[3] ; 2       ;
; cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                  ; 1       ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                  ; 1       ;
; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[0]                                                                                                                           ; 2       ;
; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_reg[0]                                                                                                                    ; 1       ;
; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[1]                                                                                                                           ; 2       ;
; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[15]                                                                                                                          ; 2       ;
; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[12]                                                                                                                          ; 2       ;
; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[11]                                                                                                                          ; 2       ;
; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[10]                                                                                                                          ; 2       ;
; cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|mmc_cd_2_reg                                                                                                                  ; 2       ;
; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[5]                                                                                                                           ; 2       ;
; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[4]                                                                                                                           ; 2       ;
; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[3]                                                                                                                           ; 2       ;
; cq_viola:inst|cq_viola_systimer:systimer|period_l_register[2]                                                                                                                           ; 2       ;
; cq_viola:inst|cq_viola_touchpanel:touchpanel|spi_slave_select_holding_reg[0]                                                                                                            ; 1       ;
; cq_viola:inst|lcdc_component:lcdc|lcdc_regs:U0|lcdrst_reg                                                                                                                               ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                            ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                            ; 3       ;
; Total number of inverted registers = 99                                                                                                                                                 ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; Node                                                                                                                                                                                                                        ; Action           ; Reason              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|Add0~1                                                                                                                                                                           ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|LessThan1~0                                                                                                                                                                      ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[0]_OTERM403                 ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1]_OTERM401                 ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd                         ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd_RESYN2454_BDD2455       ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_in_ready~2                            ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_in_ready~2_RESYN2458_BDD2459          ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Add1~2                                    ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Add1~3                                    ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Selector1~0                                   ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|Selector2~3                                   ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_in_ready~0                                ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_in_ready~0_OTERM371                       ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_in_ready~0_RTM0373                        ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_in_ready~0_RTM0373                        ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_in_ready~1                                ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_in_ready~1_RTM0372                        ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcdc_m1_translator|Add0~10                                                                                                       ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcdc_m1_translator|address_register[22]~63                                                                                       ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_instruction_master_translator|uav_address[27]~1                                                                          ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|Add2~1                                ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|p1_burst_uncompress_address_offset[0] ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|cp_ready~1                                                                          ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|cp_ready~1_RESYN2456_BDD2457                                                        ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|always10~0                                                                                                         ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|always10~0_RESYN2488_BDD2489                                                                                       ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|always10~0_RESYN2490_BDD2491                                                                                       ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|out_valid~0                                                                                                        ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|out_valid~0_RESYN2494_BDD2495                                                                                      ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router:addr_router|Equal1~0                                                                                                      ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router:addr_router|Equal1~1                                                                                                      ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router:addr_router|Equal1~2                                                                                                      ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router:addr_router|Equal1~3                                                                                                      ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router:addr_router|Equal1~3_RESYN2434_BDD2435                                                                                    ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router:addr_router|Equal1~3_RESYN2440_BDD2441                                                                                    ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router:addr_router|Equal1~3_RESYN2440_RESYN2526_BDD2527                                                                          ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router:addr_router|Equal1~3_RESYN2440_RESYN2528_BDD2529                                                                          ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router:addr_router|Equal1~3_RESYN2468_BDD2469                                                                                    ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router:addr_router|Equal1~3_RESYN2470_BDD2471                                                                                    ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router:addr_router|Equal1~3_RESYN2472_BDD2473                                                                                    ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router:addr_router|Equal1~6                                                                                                      ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router:addr_router|Equal1~6_RESYN2474_BDD2475                                                                                    ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|src1_valid~3                                                                                            ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|src1_valid~3_RESYN2476_BDD2477                                                                          ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux|src1_valid~3_RESYN2478_BDD2479                                                                          ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|WideOr0~0                                                                                       ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|WideOr0~1                                                                                       ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|WideOr0~1_RESYN2442_BDD2443                                                                     ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|WideOr0~1_RESYN2444_BDD2445                                                                     ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|sink_ready~0                                                                                    ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|src1_valid~3                                                                                    ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|src1_valid~3_RESYN2522_BDD2523                                                                  ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001|src1_valid~3_RESYN2524_BDD2525                                                                  ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|WideOr1~0                                                                                           ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|WideOr1~0_RESYN2466_BDD2467                                                                         ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                  ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0_RESYN2504_BDD2505                                ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0_RESYN2506_BDD2507                                ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|src_data[16]~6                                                                                      ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|src_data[17]~4                                                                                      ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|Add10~1                                                                                                                                                                              ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|Add10~2                                                                                                                                                                              ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_br_result~0_Duplicate_2                                                                                                                                                            ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_br_result~0_Duplicate_4                                                                                                                                                            ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_br_result~0_Duplicate_6                                                                                                                                                            ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_ctrl_flush_pipe_always_RTM026                                                                                                                                                      ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_ctrl_flush_pipe_always_RTM026                                                                                                                                                      ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[0]~12                                                                                                                                                                 ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[1]~28                                                                                                                                                                 ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[2]~3                                                                                                                                                                  ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[3]~19                                                                                                                                                                 ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[4]~2                                                                                                                                                                  ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[5]~18                                                                                                                                                                 ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[6]~1                                                                                                                                                                  ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[7]~17                                                                                                                                                                 ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[8]~0                                                                                                                                                                  ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[9]~16                                                                                                                                                                 ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[10]~7                                                                                                                                                                 ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[11]~23                                                                                                                                                                ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[12]~6                                                                                                                                                                 ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[13]~22                                                                                                                                                                ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[14]~5                                                                                                                                                                 ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[15]~21                                                                                                                                                                ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[16]~4                                                                                                                                                                 ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[17]~20                                                                                                                                                                ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[18]~11                                                                                                                                                                ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[19]~27                                                                                                                                                                ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[20]~10                                                                                                                                                                ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[21]~26                                                                                                                                                                ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[22]~9                                                                                                                                                                 ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[23]~25                                                                                                                                                                ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[24]~8                                                                                                                                                                 ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[25]~24                                                                                                                                                                ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[26]~15                                                                                                                                                                ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[27]~31                                                                                                                                                                ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[28]~14                                                                                                                                                                ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[29]~30                                                                                                                                                                ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[30]~13                                                                                                                                                                ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_rot_prestep1[31]~29                                                                                                                                                                ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1[0]~0                                                                                                                                                                          ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1[0]~0_RESYN2484_BDD2485                                                                                                                                                        ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1[1]~1                                                                                                                                                                          ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1[1]~1_RESYN2486_BDD2487                                                                                                                                                        ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1[2]~15                                                                                                                                                                         ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1[2]~15_RESYN2502_BDD2503                                                                                                                                                       ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1[3]~14                                                                                                                                                                         ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1[3]~14_RESYN2500_BDD2501                                                                                                                                                       ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1[4]~13                                                                                                                                                                         ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1[4]~13_RESYN2498_BDD2499                                                                                                                                                       ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1[5]~12                                                                                                                                                                         ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1[5]~12_RESYN2496_BDD2497                                                                                                                                                       ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[0]_OTERM337                                                                                                                                                            ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[1]_OTERM327                                                                                                                                                            ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[2]_OTERM155                                                                                                                                                            ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[3]_OTERM165                                                                                                                                                            ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[4]_OTERM175                                                                                                                                                            ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[5]_OTERM185                                                                                                                                                            ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[6]_OTERM195                                                                                                                                                            ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[7]_OTERM205                                                                                                                                                            ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[8]_OTERM213                                                                                                                                                            ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[9]_OTERM221                                                                                                                                                            ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[10]_OTERM231                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[11]_OTERM239                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[12]_OTERM249                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[13]_OTERM257                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[14]_OTERM263                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[15]_OTERM269                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[16]_OTERM273                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[17]_OTERM277                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[18]_OTERM283                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[19]_OTERM287                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[20]_OTERM293                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[21]_OTERM297                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[22]_OTERM301                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[23]_OTERM305                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[24]_OTERM309                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[25]_OTERM313                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[26]_OTERM319                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[27]_OTERM323                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[28]_OTERM151                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[29]_OTERM137                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[30]_OTERM141                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[31]_OTERM145                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[0]_OTERM341                                                                                                                                                            ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[1]_OTERM331                                                                                                                                                            ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[2]_OTERM157                                                                                                                                                            ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[3]_OTERM167                                                                                                                                                            ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[4]_OTERM179                                                                                                                                                            ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[5]_OTERM189                                                                                                                                                            ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[6]_OTERM197                                                                                                                                                            ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[7]_OTERM207                                                                                                                                                            ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[8]_OTERM215                                                                                                                                                            ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[9]_OTERM225                                                                                                                                                            ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[10]_OTERM233                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[11]_OTERM243                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[12]_OTERM251                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[13]_OTERM259                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[14]_OTERM265                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[15]_OTERM271                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[16]_OTERM275                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[17]_OTERM281                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[18]_OTERM285                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[19]_OTERM291                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[20]_OTERM295                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[21]_OTERM299                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[22]_OTERM303                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[23]_OTERM307                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[24]_OTERM311                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[25]_OTERM317                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[26]_OTERM321                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[27]_OTERM325                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[28]_OTERM153                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[29]_OTERM139                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[30]_OTERM143                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[31]_OTERM147                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_valid_from_D_RTM022                                                                                                                                                                ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_valid_from_D_RTM022                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|E_wrctl_data_ienable_reg_irq0~3_Duplicate_5                                                                                                                                          ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|F_ic_data_rd_addr_nxt[0]~1                                                                                                                                                           ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|F_inst_ram_hit~2                                                                                                                                                                     ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|F_inst_ram_hit~9                                                                                                                                                                     ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|F_inst_ram_hit~10                                                                                                                                                                    ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|F_inst_ram_hit~11                                                                                                                                                                    ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|F_inst_ram_hit~11_RESYN2508_BDD2509                                                                                                                                                  ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|F_inst_ram_hit~11_RESYN2510_BDD2511                                                                                                                                                  ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|F_inst_ram_hit~11_RESYN2512_BDD2513                                                                                                                                                  ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|F_issue                                                                                                                                                                              ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|F_issue_RESYN2536_BDD2537                                                                                                                                                            ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|F_pc_plus_one[0]~0                                                                                                                                                                   ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie                                                                                                                                                                    ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM1                                                                                                                                                             ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM3                                                                                                                                                             ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM357                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM359                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_bstatus_reg_pie_OTERM5_OTERM361                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ci_multi_result_d1[25]_OTERM315                                                                                                                                                    ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ctrl_custom_multi_NEW353_RTM0355                                                                                                                                                   ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ctrl_custom_multi_OTERM354                                                                                                                                                         ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ctrl_shift_rot_NEW350_RTM0352                                                                                                                                                      ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ctrl_shift_rot_OTERM351                                                                                                                                                            ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie                                                                                                                                                                    ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM347                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM379                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM381                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_estatus_reg_pie_OTERM383                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq0                                                                                                                                                                   ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq0_OTERM385                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq0_OTERM387                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq0_OTERM389                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq0_OTERM391                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq1_OTERM399                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq3_OTERM397                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq4_OTERM395                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq4~0                                                                                                                                                                 ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq4~1                                                                                                                                                                 ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq4~1_RESYN2514_BDD2515                                                                                                                                               ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq4~1_RESYN2516_BDD2517                                                                                                                                               ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_ienable_reg_irq8_OTERM393                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_result[0]_OTERM339                                                                                                                                                             ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_result[0]~33                                                                                                                                                                   ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_result[1]_OTERM329                                                                                                                                                             ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_result[2]_OTERM163                                                                                                                                                             ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_result[3]_OTERM173                                                                                                                                                             ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_result[4]_OTERM177                                                                                                                                                             ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_result[5]_OTERM187                                                                                                                                                             ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_result[6]_OTERM203                                                                                                                                                             ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_result[9]_OTERM223                                                                                                                                                             ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mul_result[11]_OTERM241                                                                                                                                                            ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush                                                                                                                                                                         ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_OTERM15_OTERM363                                                                                                                                                        ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_OTERM15_OTERM365                                                                                                                                                        ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_OTERM15_OTERM367                                                                                                                                                        ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_OTERM15_OTERM369                                                                                                                                                        ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_OTERM17                                                                                                                                                                 ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_OTERM21                                                                                                                                                                 ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_OTERM25                                                                                                                                                                 ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_nxt~3                                                                                                                                                                   ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_nxt~3_RTM018                                                                                                                                                            ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_nxt~3_RTM018                                                                                                                                                            ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_nxt~3_RTM019                                                                                                                                                            ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_nxt~3_RTM023                                                                                                                                                            ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_nxt~3_RTM027                                                                                                                                                            ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_lut1[5]~2                                                                                                                                                                      ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_lut1[7]~0                                                                                                                                                                      ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_lut2[0]~7                                                                                                                                                                      ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_lut2[2]~5                                                                                                                                                                      ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_lut2[4]~3                                                                                                                                                                      ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_lut2[5]~2                                                                                                                                                                      ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_lut2[6]~1                                                                                                                                                                      ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_lut2[7]~0                                                                                                                                                                      ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_lut3[0]~3                                                                                                                                                                      ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_lut3[1]~2                                                                                                                                                                      ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_lut3[2]~1                                                                                                                                                                      ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_lut3[3]~0                                                                                                                                                                      ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_lut3[4]~4                                                                                                                                                                      ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_lut3[5]~7                                                                                                                                                                      ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_lut3[6]~6                                                                                                                                                                      ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_lut3[7]~5                                                                                                                                                                      ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[0]_OTERM129                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[1]_OTERM121                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[2]_OTERM111                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[3]_OTERM119                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[4]_OTERM77                                                                                                                                                            ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[5]_OTERM85                                                                                                                                                            ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[6]_OTERM93                                                                                                                                                            ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[7]_OTERM101                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[8]_OTERM135                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[9]_OTERM127                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[10]_OTERM109                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[11]_OTERM117                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[12]_OTERM75                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[13]_OTERM83                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[14]_OTERM91                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[15]_OTERM99                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[16]_OTERM133                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[17]_OTERM125                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[18]_OTERM107                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[19]_OTERM115                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[20]_OTERM73                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[21]_OTERM81                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[22]_OTERM89                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[23]_OTERM97                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[24]_OTERM131                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[25]_OTERM123                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[26]_OTERM105                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[27]_OTERM113                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[28]_OTERM79                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[29]_OTERM87                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[30]_OTERM95                                                                                                                                                           ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_rot_prestep2[31]_OTERM103                                                                                                                                                          ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[0]_OTERM343                                                                                                                                                       ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[0]~0                                                                                                                                                              ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[1]_OTERM333                                                                                                                                                       ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[1]~1                                                                                                                                                              ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[2]_OTERM159                                                                                                                                                       ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[2]~2                                                                                                                                                              ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[3]_OTERM169                                                                                                                                                       ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[3]~3                                                                                                                                                              ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[4]_OTERM181                                                                                                                                                       ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[4]~4                                                                                                                                                              ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[5]_OTERM191                                                                                                                                                       ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[5]~5                                                                                                                                                              ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[6]_OTERM199                                                                                                                                                       ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[6]~6                                                                                                                                                              ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[7]_OTERM209                                                                                                                                                       ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[7]~7                                                                                                                                                              ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[8]_OTERM217                                                                                                                                                       ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[8]~8                                                                                                                                                              ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[9]_OTERM227                                                                                                                                                       ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[9]~9                                                                                                                                                              ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[10]_OTERM235                                                                                                                                                      ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[10]~10                                                                                                                                                            ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[11]_OTERM245                                                                                                                                                      ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[11]~11                                                                                                                                                            ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[12]_OTERM253                                                                                                                                                      ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[12]~12                                                                                                                                                            ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[13]~13                                                                                                                                                            ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[14]_OTERM267                                                                                                                                                      ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[14]~14                                                                                                                                                            ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[15]~15                                                                                                                                                            ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[16]~16                                                                                                                                                            ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[17]_OTERM279                                                                                                                                                      ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[17]~17                                                                                                                                                            ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[18]~18                                                                                                                                                            ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[19]_OTERM289                                                                                                                                                      ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[19]~19                                                                                                                                                            ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[20]~20                                                                                                                                                            ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[21]~21                                                                                                                                                            ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[22]~22                                                                                                                                                            ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[23]~23                                                                                                                                                            ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[24]~24                                                                                                                                                            ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[25]~25                                                                                                                                                            ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[26]~26                                                                                                                                                            ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[27]~27                                                                                                                                                            ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[28]~28                                                                                                                                                            ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[29]~29                                                                                                                                                            ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[30]~30                                                                                                                                                            ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_shift_rot_result[31]~31                                                                                                                                                            ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[8]_OTERM349                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[9]_OTERM149                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[10]_OTERM61                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[11]_OTERM63                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[12]_OTERM65                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[13]_OTERM67                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[14]_OTERM69                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[15]_OTERM71                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[16]_OTERM29                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[17]_OTERM31                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[18]_OTERM33                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[19]_OTERM59                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[20]_OTERM35                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[21]_OTERM37                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[22]_OTERM39                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[23]_OTERM41                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[24]_OTERM43                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[25]_OTERM45                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[26]_OTERM47                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[27]_OTERM49                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[28]_OTERM51                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[29]_OTERM53                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[30]_OTERM55                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[31]_OTERM57                                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_status_reg_pie                                                                                                                                                                     ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_status_reg_pie_OTERM7                                                                                                                                                              ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_status_reg_pie_OTERM9                                                                                                                                                              ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_status_reg_pie_OTERM11                                                                                                                                                             ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_status_reg_pie_OTERM13                                                                                                                                                             ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_status_reg_pie~0                                                                                                                                                                   ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_status_reg_pie~0_RESYN2530_BDD2531                                                                                                                                                 ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_status_reg_pie~0_RESYN2532_BDD2533                                                                                                                                                 ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_status_reg_pie~0_RESYN2534_BDD2535                                                                                                                                                 ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~0                                                                                                                                                            ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~0_OTERM375                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~0_RESYN2480_BDD2481                                                                                                                                          ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~0_RESYN2482_BDD2483                                                                                                                                          ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~1                                                                                                                                                            ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]~1_OTERM377                                                                                                                                                   ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|W_stall                                                                                                                                                                              ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|av_ld_data_aligned_or_div[0]_OTERM345                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|av_ld_data_aligned_or_div[1]_OTERM335                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|av_ld_data_aligned_or_div[2]_OTERM161                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|av_ld_data_aligned_or_div[3]_OTERM171                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|av_ld_data_aligned_or_div[4]_OTERM183                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|av_ld_data_aligned_or_div[5]_OTERM193                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|av_ld_data_aligned_or_div[6]_OTERM201                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|av_ld_data_aligned_or_div[7]_OTERM211                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|av_ld_data_aligned_or_div[8]_OTERM219                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|av_ld_data_aligned_or_div[9]_OTERM229                                                                                                                                                ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|av_ld_data_aligned_or_div[10]_OTERM237                                                                                                                                               ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|av_ld_data_aligned_or_div[11]_OTERM247                                                                                                                                               ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|av_ld_data_aligned_or_div[12]_OTERM255                                                                                                                                               ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|av_ld_data_aligned_or_div[13]_OTERM261                                                                                                                                               ; Retimed Register ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|MonARegAddrInc[0]~1                                        ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|MonAReg~1                                                  ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_sdram:sdram|Add0~1                                                                                                                                                                                   ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_sdram:sdram|Selector34~2                                                                                                                                                                             ; Deleted          ; Timing optimization ;
; cq_viola:inst|cq_viola_sdram:sdram|Selector34~3                                                                                                                                                                             ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_sdram:sdram|Selector34~3_RESYN2462_BDD2463                                                                                                                                                           ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_sdram:sdram|Selector34~3_RESYN2464_BDD2465                                                                                                                                                           ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_sdram:sdram|Selector35~0                                                                                                                                                                             ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_sdram:sdram|Selector35~0_RESYN2460_BDD2461                                                                                                                                                           ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_sdram:sdram|m_next~19                                                                                                                                                                                ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_sdram:sdram|m_next~19_RESYN2518_BDD2519                                                                                                                                                              ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_sdram:sdram|m_next~19_RESYN2520_BDD2521                                                                                                                                                              ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_sdram:sdram|pending~9                                                                                                                                                                                ; Modified         ; Timing optimization ;
; cq_viola:inst|cq_viola_sdram:sdram|pending~9_RESYN2446_BDD2447                                                                                                                                                              ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_sdram:sdram|pending~9_RESYN2448_BDD2449                                                                                                                                                              ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_sdram:sdram|pending~9_RESYN2450_BDD2451                                                                                                                                                              ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_sdram:sdram|pending~9_RESYN2452_BDD2453                                                                                                                                                              ; Created          ; Timing optimization ;
; cq_viola:inst|cq_viola_sdram:sdram|refresh_counter~9                                                                                                                                                                        ; Modified         ; Timing optimization ;
; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|Add3~1                                                                                                                                                                        ; Modified         ; Timing optimization ;
; cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|memaddr_reg[4]~2                                                                                                                                                              ; Modified         ; Timing optimization ;
; cq_viola:inst|pixelsimd:pixelsimd|Mux6~0                                                                                                                                                                                    ; Deleted          ; Timing optimization ;
; cq_viola:inst|pixelsimd:pixelsimd|Mux39~0                                                                                                                                                                                   ; Modified         ; Timing optimization ;
; cq_viola:inst|pixelsimd:pixelsimd|Mux47~0                                                                                                                                                                                   ; Modified         ; Timing optimization ;
; cq_viola:inst|pixelsimd:pixelsimd|Mux55~0                                                                                                                                                                                   ; Modified         ; Timing optimization ;
; cq_viola:inst|pixelsimd:pixelsimd|Mux63~0                                                                                                                                                                                   ; Modified         ; Timing optimization ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u0|subq_sig[0]~1                                                                                                                                                     ; Modified         ; Timing optimization ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u1|subq_sig[0]~1                                                                                                                                                     ; Modified         ; Timing optimization ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u2|subq_sig[0]~1                                                                                                                                                     ; Modified         ; Timing optimization ;
; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u3|subq_sig[0]~1                                                                                                                                                     ; Modified         ; Timing optimization ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mmcdma_s1_translator|wait_latency_counter[0]                                                                                                                                              ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcdc_s1_translator|av_readdata_pre[8]                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcdc_s1_translator|av_readdata_pre[14]                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcdc_s1_translator|av_readdata_pre[31]                                                                                                                                                    ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcdc_s1_translator|av_readdata_pre[30]                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[1]                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|byte_cnt_reg[1]                                                                                                                                                                ;
; 3:1                ; 26 bits   ; 52 LEs        ; 0 LEs                ; 52 LEs                 ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|address_reg[24]                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|byte_cnt_reg[2]                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                          ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|byte_cnt_reg[5]                                                                                                                                                            ;
; 3:1                ; 27 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|address_reg[23]                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 0 LEs                ; 6 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter|pending_response_count[0]                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcdc_s1_translator|wait_latency_counter[1]                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src1_prelim[26]                                                                                                                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_prelim[17]                                                                                                                                                                                                                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|E_src2_imm[22]                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|av_ld_data_aligned_or_div[5]                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mem_byte_en[1]                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:touchpanel_spi_control_port_translator|wait_latency_counter[1]                                                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|D_iw[8]                                                                                                                                                                                                                                      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|rgb1_reg[13]                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|rgb0_reg[0]                                                                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|rgb1_reg[9]                                                                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|rgb1_reg[0]                                                                                                                                                                                                               ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|rgb0_reg[12]                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|rgb0_reg[6]                                                                                                                                                                                                               ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |cq_viola_top|cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[0]                                                                                                                                                                                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|resultpack_reg[12]                                                                                                                                                                                                                                ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_touchpanel:touchpanel|data_to_cpu[14]                                                                                                                                                                                                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_touchpanel:touchpanel|data_to_cpu[8]                                                                                                                                                                                                                         ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_touchpanel:touchpanel|data_to_cpu[1]                                                                                                                                                                                                                         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_touchpanel:touchpanel|data_to_cpu[6]                                                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_touchpanel:touchpanel|shift_reg[6]                                                                                                                                                                                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|avalonif_mmcdma:mmcdma|readdara_reg[0]                                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|ic_tag_wraddress[6]                                                                                                                                                                                                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|E_control_reg_rddata[8]                                                                                                                                                                                                                      ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|MonDReg[31]                                                                                                        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|MonDReg[24]                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|F_pc[17]                                                                                                                                                                                                                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|readdata[4]                                                                                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|readdata[0]                                                                                                                                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|avalonif_mmcdma:mmcdma|readdara_reg[20]                                                                                                                                                                                                                               ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcdc_m1_translator|burstcount_register_lint[2]                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_instruction_master_translator|burstcount_register_lint[3]                                                                                                                        ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|frc_reg[11]                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|M_st_data[24]                                                                                                                                                                                                                                ;
; 6:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|avalonif_mmcdma:mmcdma|readdara_reg[21]                                                                                                                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[4]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck|sr[26] ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|linecyclecount[1]                                                                                                                                                                                                                     ;
; 5:1                ; 26 bits   ; 78 LEs        ; 52 LEs               ; 26 LEs                 ; Yes        ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|memaddr_reg[10]                                                                                                                                                                                                                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|MonAReg[9]                                                                                                         ;
; 5:1                ; 29 bits   ; 87 LEs        ; 29 LEs               ; 58 LEs                 ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcdc_m1_translator|address_register[12]                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_instruction_master_translator|address_register[3]                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_sdram:sdram|m_bank[0]                                                                                                                                                                                                                                        ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|linenumcount[1]                                                                                                                                                                                                                       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|avalonif_mmcdma:mmcdma|readdara_reg[10]                                                                                                                                                                                                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|M_mem_byte_en[2]                                                                                                                                                                                                                             ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_break:the_cq_viola_nios2_s_nios2_oci_break|break_readreg[10]                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_sdram:sdram|i_count[2]                                                                                                                                                                                                                                       ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|resultsat_reg[27]                                                                                                                                                                                                                                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|resultsat_reg[2]                                                                                                                                                                                                                                  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|resultsat_reg[22]                                                                                                                                                                                                                                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|resultsat_reg[13]                                                                                                                                                                                                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|datacount[0]                                                                                                                                                                                                                          ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |cq_viola_top|cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|txddata[5]                                                                                                                                                                                                                ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_sdram:sdram|m_addr[11]                                                                                                                                                                                                                                       ;
; 7:1                ; 22 bits   ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_waddr[19]                                                                                                                                                                                                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|bitcount[1]                                                                                                                                                                                                               ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_sdram:sdram|m_addr[0]                                                                                                                                                                                                                                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_wrstate:U2|waitcount[1]                                                                                                                                                                                                                      ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |cq_viola_top|cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|divcount[3]                                                                                                                                                                                                               ;
; 12:1               ; 41 bits   ; 328 LEs       ; 0 LEs                ; 328 LEs                ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_sdram:sdram|active_data[14]                                                                                                                                                                                                                                  ;
; 17:1               ; 2 bits    ; 22 LEs        ; 8 LEs                ; 14 LEs                 ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_sdram:sdram|m_count[1]                                                                                                                                                                                                                                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_sdram:sdram|m_data[13]                                                                                                                                                                                                                                       ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|M_pipe_flush_waddr[25]                                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|source0_data[57]                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router_001:addr_router_001|src_channel[1]                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[4]                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[5]                                                                   ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_uncomp_subburst_byte_cnt[2]                                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cq_viola_top|cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|Mux22                                                                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cq_viola_top|cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|Mux31                                                                                                                                                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |cq_viola_top|cq_viola:inst|avalonif_mmcdma:mmcdma|dmaread_count                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|E_logic_result[10]                                                                                                                                                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem                                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem                                                                                                                   ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|F_ic_tag_rd_addr_nxt[0]                                                                                                                                                                                                                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|D_dst_regnum[4]                                                                                                                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_addr_router:addr_router|src_channel[4]                                                                                                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |cq_viola_top|cq_viola:inst|cq_viola_nios2_s:nios2_s|M_wr_data_unfiltered[3]                                                                                                                                                                                                                      ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; No         ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|Mux3                                                                                                                                                                                                                                              ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; No         ; |cq_viola_top|cq_viola:inst|pixelsimd:pixelsimd|Mux12                                                                                                                                                                                                                                             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cq_viola_top|cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_addr_router:addr_router|src_channel[0]                                                                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_wrstate:U2|Selector0                                                                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |cq_viola_top|cq_viola:inst|avalonif_mmcdma:mmcdma|Selector13                                                                                                                                                                                                                                     ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |cq_viola_top|cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|Selector1                                                                                                                                                                                                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |cq_viola_top|cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif|Selector1                                                                                                                                                                                                                 ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |cq_viola_top|cq_viola:inst|cq_viola_sdram:sdram|Selector35                                                                                                                                                                                                                                       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |cq_viola_top|cq_viola:inst|cq_viola_sdram:sdram|Selector27                                                                                                                                                                                                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cq_viola_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |cq_viola_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |cq_viola_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                         ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |cq_viola_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |cq_viola_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                               ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |cq_viola_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                  ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |cq_viola_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                  ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; Yes        ; |cq_viola_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 52 LEs               ; 36 LEs                 ; Yes        ; |cq_viola_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                    ;
; 28:1               ; 4 bits    ; 72 LEs        ; 48 LEs               ; 24 LEs                 ; Yes        ; |cq_viola_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_sdram:sdram     ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component|altsyncram_p7o1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                         ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                                          ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                                          ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                                          ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                                       ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                                            ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                                       ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|altsyncram_5b11:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                      ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                       ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                  ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                   ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                                              ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                        ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                     ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_demux_005:rsp_xbar_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                               ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: syspll:inst2|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------+
; Parameter Name                ; Value                    ; Type                   ;
+-------------------------------+--------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                ;
; PLL_TYPE                      ; AUTO                     ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=syspll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                    ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                ;
; LOCK_HIGH                     ; 1                        ; Untyped                ;
; LOCK_LOW                      ; 1                        ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                ;
; SKIP_VCO                      ; OFF                      ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                ;
; BANDWIDTH                     ; 0                        ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                ;
; DOWN_SPREAD                   ; 0                        ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 4                        ; Signed Integer         ;
; CLK1_MULTIPLY_BY              ; 2                        ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 2                        ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                ;
; CLK2_DIVIDE_BY                ; 5                        ; Signed Integer         ;
; CLK1_DIVIDE_BY                ; 1                        ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 1                        ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                ;
; CLK0_PHASE_SHIFT              ; -625                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                       ; Signed Integer         ;
; CLK1_DUTY_CYCLE               ; 50                       ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                ;
; DPA_DIVIDER                   ; 0                        ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                ;
; VCO_MIN                       ; 0                        ; Untyped                ;
; VCO_MAX                       ; 0                        ; Untyped                ;
; VCO_CENTER                    ; 0                        ; Untyped                ;
; PFD_MIN                       ; 0                        ; Untyped                ;
; PFD_MAX                       ; 0                        ; Untyped                ;
; M_INITIAL                     ; 0                        ; Untyped                ;
; M                             ; 0                        ; Untyped                ;
; N                             ; 1                        ; Untyped                ;
; M2                            ; 1                        ; Untyped                ;
; N2                            ; 1                        ; Untyped                ;
; SS                            ; 1                        ; Untyped                ;
; C0_HIGH                       ; 0                        ; Untyped                ;
; C1_HIGH                       ; 0                        ; Untyped                ;
; C2_HIGH                       ; 0                        ; Untyped                ;
; C3_HIGH                       ; 0                        ; Untyped                ;
; C4_HIGH                       ; 0                        ; Untyped                ;
; C5_HIGH                       ; 0                        ; Untyped                ;
; C6_HIGH                       ; 0                        ; Untyped                ;
; C7_HIGH                       ; 0                        ; Untyped                ;
; C8_HIGH                       ; 0                        ; Untyped                ;
; C9_HIGH                       ; 0                        ; Untyped                ;
; C0_LOW                        ; 0                        ; Untyped                ;
; C1_LOW                        ; 0                        ; Untyped                ;
; C2_LOW                        ; 0                        ; Untyped                ;
; C3_LOW                        ; 0                        ; Untyped                ;
; C4_LOW                        ; 0                        ; Untyped                ;
; C5_LOW                        ; 0                        ; Untyped                ;
; C6_LOW                        ; 0                        ; Untyped                ;
; C7_LOW                        ; 0                        ; Untyped                ;
; C8_LOW                        ; 0                        ; Untyped                ;
; C9_LOW                        ; 0                        ; Untyped                ;
; C0_INITIAL                    ; 0                        ; Untyped                ;
; C1_INITIAL                    ; 0                        ; Untyped                ;
; C2_INITIAL                    ; 0                        ; Untyped                ;
; C3_INITIAL                    ; 0                        ; Untyped                ;
; C4_INITIAL                    ; 0                        ; Untyped                ;
; C5_INITIAL                    ; 0                        ; Untyped                ;
; C6_INITIAL                    ; 0                        ; Untyped                ;
; C7_INITIAL                    ; 0                        ; Untyped                ;
; C8_INITIAL                    ; 0                        ; Untyped                ;
; C9_INITIAL                    ; 0                        ; Untyped                ;
; C0_MODE                       ; BYPASS                   ; Untyped                ;
; C1_MODE                       ; BYPASS                   ; Untyped                ;
; C2_MODE                       ; BYPASS                   ; Untyped                ;
; C3_MODE                       ; BYPASS                   ; Untyped                ;
; C4_MODE                       ; BYPASS                   ; Untyped                ;
; C5_MODE                       ; BYPASS                   ; Untyped                ;
; C6_MODE                       ; BYPASS                   ; Untyped                ;
; C7_MODE                       ; BYPASS                   ; Untyped                ;
; C8_MODE                       ; BYPASS                   ; Untyped                ;
; C9_MODE                       ; BYPASS                   ; Untyped                ;
; C0_PH                         ; 0                        ; Untyped                ;
; C1_PH                         ; 0                        ; Untyped                ;
; C2_PH                         ; 0                        ; Untyped                ;
; C3_PH                         ; 0                        ; Untyped                ;
; C4_PH                         ; 0                        ; Untyped                ;
; C5_PH                         ; 0                        ; Untyped                ;
; C6_PH                         ; 0                        ; Untyped                ;
; C7_PH                         ; 0                        ; Untyped                ;
; C8_PH                         ; 0                        ; Untyped                ;
; C9_PH                         ; 0                        ; Untyped                ;
; L0_HIGH                       ; 1                        ; Untyped                ;
; L1_HIGH                       ; 1                        ; Untyped                ;
; G0_HIGH                       ; 1                        ; Untyped                ;
; G1_HIGH                       ; 1                        ; Untyped                ;
; G2_HIGH                       ; 1                        ; Untyped                ;
; G3_HIGH                       ; 1                        ; Untyped                ;
; E0_HIGH                       ; 1                        ; Untyped                ;
; E1_HIGH                       ; 1                        ; Untyped                ;
; E2_HIGH                       ; 1                        ; Untyped                ;
; E3_HIGH                       ; 1                        ; Untyped                ;
; L0_LOW                        ; 1                        ; Untyped                ;
; L1_LOW                        ; 1                        ; Untyped                ;
; G0_LOW                        ; 1                        ; Untyped                ;
; G1_LOW                        ; 1                        ; Untyped                ;
; G2_LOW                        ; 1                        ; Untyped                ;
; G3_LOW                        ; 1                        ; Untyped                ;
; E0_LOW                        ; 1                        ; Untyped                ;
; E1_LOW                        ; 1                        ; Untyped                ;
; E2_LOW                        ; 1                        ; Untyped                ;
; E3_LOW                        ; 1                        ; Untyped                ;
; L0_INITIAL                    ; 1                        ; Untyped                ;
; L1_INITIAL                    ; 1                        ; Untyped                ;
; G0_INITIAL                    ; 1                        ; Untyped                ;
; G1_INITIAL                    ; 1                        ; Untyped                ;
; G2_INITIAL                    ; 1                        ; Untyped                ;
; G3_INITIAL                    ; 1                        ; Untyped                ;
; E0_INITIAL                    ; 1                        ; Untyped                ;
; E1_INITIAL                    ; 1                        ; Untyped                ;
; E2_INITIAL                    ; 1                        ; Untyped                ;
; E3_INITIAL                    ; 1                        ; Untyped                ;
; L0_MODE                       ; BYPASS                   ; Untyped                ;
; L1_MODE                       ; BYPASS                   ; Untyped                ;
; G0_MODE                       ; BYPASS                   ; Untyped                ;
; G1_MODE                       ; BYPASS                   ; Untyped                ;
; G2_MODE                       ; BYPASS                   ; Untyped                ;
; G3_MODE                       ; BYPASS                   ; Untyped                ;
; E0_MODE                       ; BYPASS                   ; Untyped                ;
; E1_MODE                       ; BYPASS                   ; Untyped                ;
; E2_MODE                       ; BYPASS                   ; Untyped                ;
; E3_MODE                       ; BYPASS                   ; Untyped                ;
; L0_PH                         ; 0                        ; Untyped                ;
; L1_PH                         ; 0                        ; Untyped                ;
; G0_PH                         ; 0                        ; Untyped                ;
; G1_PH                         ; 0                        ; Untyped                ;
; G2_PH                         ; 0                        ; Untyped                ;
; G3_PH                         ; 0                        ; Untyped                ;
; E0_PH                         ; 0                        ; Untyped                ;
; E1_PH                         ; 0                        ; Untyped                ;
; E2_PH                         ; 0                        ; Untyped                ;
; E3_PH                         ; 0                        ; Untyped                ;
; M_PH                          ; 0                        ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                ;
; CLK0_COUNTER                  ; G0                       ; Untyped                ;
; CLK1_COUNTER                  ; G0                       ; Untyped                ;
; CLK2_COUNTER                  ; G0                       ; Untyped                ;
; CLK3_COUNTER                  ; G0                       ; Untyped                ;
; CLK4_COUNTER                  ; G0                       ; Untyped                ;
; CLK5_COUNTER                  ; G0                       ; Untyped                ;
; CLK6_COUNTER                  ; E0                       ; Untyped                ;
; CLK7_COUNTER                  ; E1                       ; Untyped                ;
; CLK8_COUNTER                  ; E2                       ; Untyped                ;
; CLK9_COUNTER                  ; E3                       ; Untyped                ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                ;
; M_TIME_DELAY                  ; 0                        ; Untyped                ;
; N_TIME_DELAY                  ; 0                        ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                ;
; VCO_POST_SCALE                ; 0                        ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III              ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                ;
; PORT_CLK1                     ; PORT_USED                ; Untyped                ;
; PORT_CLK2                     ; PORT_USED                ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                ;
; PORT_ARESET                   ; PORT_USED                ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                ;
; CBXI_PARAMETER                ; syspll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE         ;
+-------------------------------+--------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_ipl_memory:ipl_memory ;
+----------------+-------------------+------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                 ;
+----------------+-------------------+------------------------------------------------------+
; INIT_FILE      ; cq_viola_boot.hex ; String                                               ;
+----------------+-------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                          ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; cq_viola_boot.hex    ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 2048                 ; Signed Integer                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_n1c1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0 ;
+-------------------+-------+--------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                               ;
+-------------------+-------+--------------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                     ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                                     ;
; ADDRESS_WIDTH     ; 16    ; Signed Integer                                                     ;
; BURSTCOUNT_WIDTH  ; 1     ; Signed Integer                                                     ;
; PIPELINE_COMMAND  ; 1     ; Signed Integer                                                     ;
; PIPELINE_RESPONSE ; 1     ; Signed Integer                                                     ;
; BYTEEN_WIDTH      ; 4     ; Signed Integer                                                     ;
+-------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                    ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                          ;
; lpm_width               ; 8            ; Signed Integer                                                                                                          ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                          ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                 ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                    ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                          ;
; lpm_width               ; 8            ; Signed Integer                                                                                                          ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                          ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                 ;
+-------------------------+--------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|avalonif_mmcdma:mmcdma ;
+-----------------+----------+------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                 ;
+-----------------+----------+------------------------------------------------------+
; systemclockinfo ; 40000000 ; Signed Integer                                       ;
+-----------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif ;
+-----------------+----------+---------------------------------------------------------------------------+
; Parameter Name  ; Value    ; Type                                                                      ;
+-----------------+----------+---------------------------------------------------------------------------+
; systemclockinfo ; 40000000 ; Signed Integer                                                            ;
+-----------------+----------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                     ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                     ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_p7o1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1 ;
+-----------------+-------+------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                             ;
+-----------------+-------+------------------------------------------------------------------+
; vram_linebytes  ; 2048  ; Signed Integer                                                   ;
; vram_viewwidth  ; 240   ; Signed Integer                                                   ;
; vram_viewheight ; 320   ; Signed Integer                                                   ;
+-----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                                                ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                                             ;
; ADD_USEDW_MSB_BIT        ; ON          ; Untyped                                                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                                             ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                                             ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                                             ;
; LPM_NUMWORDS             ; 256         ; Signed Integer                                                                                                      ;
; LPM_SHOWAHEAD            ; ON          ; Untyped                                                                                                             ;
; LPM_WIDTH                ; 16          ; Signed Integer                                                                                                      ;
; LPM_WIDTH_R              ; 8           ; Signed Integer                                                                                                      ;
; LPM_WIDTHU               ; 9           ; Signed Integer                                                                                                      ;
; LPM_WIDTHU_R             ; 10          ; Signed Integer                                                                                                      ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                                             ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                                             ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                                             ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                                      ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                                                             ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                                             ;
; USE_EAB                  ; ON          ; Untyped                                                                                                             ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                                             ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                                      ;
; CBXI_PARAMETER           ; dcfifo_kak1 ; Untyped                                                                                                             ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|lcdc_component:lcdc|lcdc_wrstate:U2 ;
+--------------------+-------+-------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                              ;
+--------------------+-------+-------------------------------------------------------------------+
; lcdc_waitcount_max ; 8     ; Signed Integer                                                    ;
; lcdc_wrsetup_count ; 4     ; Signed Integer                                                    ;
; lcdc_wrwidth_count ; 8     ; Signed Integer                                                    ;
; lcdc_wrhold_count  ; 4     ; Signed Integer                                                    ;
+--------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                        ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                              ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer                                                                              ;
; LPM_WIDTHB                                     ; 10           ; Signed Integer                                                                              ;
; LPM_WIDTHP                                     ; 18           ; Signed Integer                                                                              ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                     ;
; LATENCY                                        ; 0            ; Untyped                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                     ;
; CBXI_PARAMETER                                 ; mult_47n     ; Untyped                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                     ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                        ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                              ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer                                                                              ;
; LPM_WIDTHB                                     ; 10           ; Signed Integer                                                                              ;
; LPM_WIDTHP                                     ; 18           ; Signed Integer                                                                              ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                     ;
; LATENCY                                        ; 0            ; Untyped                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                     ;
; CBXI_PARAMETER                                 ; mult_47n     ; Untyped                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                     ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                        ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                              ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer                                                                              ;
; LPM_WIDTHB                                     ; 10           ; Signed Integer                                                                              ;
; LPM_WIDTHP                                     ; 18           ; Signed Integer                                                                              ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                     ;
; LATENCY                                        ; 0            ; Untyped                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                     ;
; CBXI_PARAMETER                                 ; mult_47n     ; Untyped                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                     ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                        ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                              ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer                                                                              ;
; LPM_WIDTHB                                     ; 10           ; Signed Integer                                                                              ;
; LPM_WIDTHP                                     ; 18           ; Signed Integer                                                                              ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                     ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                     ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                                     ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                     ;
; LATENCY                                        ; 0            ; Untyped                                                                                     ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                     ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                     ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                     ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                     ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                     ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                     ;
; CBXI_PARAMETER                                 ; mult_47n     ; Untyped                                                                                     ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                     ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                     ;
+------------------------------------------------+--------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                          ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer                                                                                ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                ;
; LPM_WIDTHP                                     ; 16           ; Signed Integer                                                                                ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                       ;
; LATENCY                                        ; 0            ; Untyped                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                       ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                       ;
; CBXI_PARAMETER                                 ; mult_scn     ; Untyped                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                       ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                          ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer                                                                                ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                ;
; LPM_WIDTHP                                     ; 16           ; Signed Integer                                                                                ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                       ;
; LATENCY                                        ; 0            ; Untyped                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                       ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                       ;
; CBXI_PARAMETER                                 ; mult_scn     ; Untyped                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                       ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                          ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer                                                                                ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                ;
; LPM_WIDTHP                                     ; 16           ; Signed Integer                                                                                ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                       ;
; LATENCY                                        ; 0            ; Untyped                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                       ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                       ;
; CBXI_PARAMETER                                 ; mult_scn     ; Untyped                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                       ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                          ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer                                                                                ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                ;
; LPM_WIDTHP                                     ; 16           ; Signed Integer                                                                                ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                       ;
; LATENCY                                        ; 0            ; Untyped                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                       ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                       ;
; CBXI_PARAMETER                                 ; mult_scn     ; Untyped                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                       ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                          ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer                                                                                ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                ;
; LPM_WIDTHP                                     ; 16           ; Signed Integer                                                                                ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                       ;
; LATENCY                                        ; 0            ; Untyped                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                       ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                       ;
; CBXI_PARAMETER                                 ; mult_scn     ; Untyped                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                       ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                          ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer                                                                                ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                                                ;
; LPM_WIDTHP                                     ; 16           ; Signed Integer                                                                                ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                                                       ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                       ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                       ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                       ;
; LATENCY                                        ; 0            ; Untyped                                                                                       ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                       ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                                       ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                       ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                       ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                       ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                       ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                           ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                       ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                       ;
; CBXI_PARAMETER                                 ; mult_scn     ; Untyped                                                                                       ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                       ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                       ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                       ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_customins_master_translator:nios2_s_custom_instruction_master_translator ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                       ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------+
; SHARED_COMB_AND_MULTI ; 0     ; Signed Integer                                                                                             ;
+-----------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_customins_slave_translator:nios2_s_custom_instruction_master_multi_slave_translator0 ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                        ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; N_WIDTH          ; 3     ; Signed Integer                                                                                                              ;
; USE_DONE         ; 1     ; Signed Integer                                                                                                              ;
; NUM_FIXED_CYCLES ; 0     ; Signed Integer                                                                                                              ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 28    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 4     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 31    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 6     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W               ; 31    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcdc_m1_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                 ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 31    ; Signed Integer                                                                                                       ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W             ; 4     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                                                       ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                       ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                       ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                       ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                       ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                       ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                       ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 1     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                       ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W               ; 31    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W            ; 5     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_s_jtag_debug_module_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 31    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 22    ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 31    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ipl_memory_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 11    ; Signed Integer                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                         ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                         ;
; UAV_ADDRESS_W                  ; 31    ; Signed Integer                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_bridge_0_s0_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 31    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_s_instruction_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 93    ; Signed Integer                                                                                                                                                       ;
; PKT_QOS_L                 ; 93    ; Signed Integer                                                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 91    ; Signed Integer                                                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 91    ; Signed Integer                                                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 90    ; Signed Integer                                                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 90    ; Signed Integer                                                                                                                                                       ;
; PKT_CACHE_H               ; 105   ; Signed Integer                                                                                                                                                       ;
; PKT_CACHE_L               ; 102   ; Signed Integer                                                                                                                                                       ;
; PKT_THREAD_ID_H           ; 98    ; Signed Integer                                                                                                                                                       ;
; PKT_THREAD_ID_L           ; 98    ; Signed Integer                                                                                                                                                       ;
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                                                                       ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                                                                                       ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 73    ; Signed Integer                                                                                                                                                       ;
; PKT_ADDR_H                ; 66    ; Signed Integer                                                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 72    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_LOCK            ; 71    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 67    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_POSTED          ; 68    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_WRITE           ; 69    ; Signed Integer                                                                                                                                                       ;
; PKT_TRANS_READ            ; 70    ; Signed Integer                                                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                       ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                                                                       ;
; PKT_SRC_ID_L              ; 94    ; Signed Integer                                                                                                                                                       ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                                                                       ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                                                                       ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                                       ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                       ;
; AV_BURSTCOUNT_W           ; 6     ; Signed Integer                                                                                                                                                       ;
; ID                        ; 2     ; Signed Integer                                                                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_VALUE           ; 31    ; Signed Integer                                                                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                       ;
; PKT_BURSTWRAP_W           ; 6     ; Signed Integer                                                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 6     ; Signed Integer                                                                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_ADDR_W                ; 31    ; Signed Integer                                                                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                       ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                                       ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_s_data_master_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 93    ; Signed Integer                                                                                                                                                ;
; PKT_QOS_L                 ; 93    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 91    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 91    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 90    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 90    ; Signed Integer                                                                                                                                                ;
; PKT_CACHE_H               ; 105   ; Signed Integer                                                                                                                                                ;
; PKT_CACHE_L               ; 102   ; Signed Integer                                                                                                                                                ;
; PKT_THREAD_ID_H           ; 98    ; Signed Integer                                                                                                                                                ;
; PKT_THREAD_ID_L           ; 98    ; Signed Integer                                                                                                                                                ;
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_L            ; 73    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_H                ; 66    ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                                                                ;
; PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 72    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_LOCK            ; 71    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 67    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_POSTED          ; 68    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_WRITE           ; 69    ; Signed Integer                                                                                                                                                ;
; PKT_TRANS_READ            ; 70    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_L              ; 94    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                                                                ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                                ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                                ;
; ID                        ; 1     ; Signed Integer                                                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_VALUE           ; 63    ; Signed Integer                                                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                ;
; PKT_BURSTWRAP_W           ; 6     ; Signed Integer                                                                                                                                                ;
; PKT_BYTE_CNT_W            ; 6     ; Signed Integer                                                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_ADDR_W                ; 31    ; Signed Integer                                                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                                ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                                ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                                                    ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                                    ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                                                    ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                                                    ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                                                    ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                                                    ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_H                ; 48    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 54    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 53    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 49    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 50    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 51    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_READ            ; 52    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                                    ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                                    ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W           ; 5     ; Signed Integer                                                                                                                                    ;
; ID                        ; 0     ; Signed Integer                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                                    ;
; BURSTWRAP_VALUE           ; 63    ; Signed Integer                                                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 6     ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_W            ; 6     ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_W                ; 31    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_W                ; 16    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_W              ; 2     ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                    ;
; PKT_ADDR_H                ; 66    ; Signed Integer                                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 71    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 67    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 68    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 69    ; Signed Integer                                                                                                                                                    ;
; PKT_TRANS_READ            ; 70    ; Signed Integer                                                                                                                                                    ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                                                                    ;
; PKT_SRC_ID_L              ; 94    ; Signed Integer                                                                                                                                                    ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                                                                    ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 73    ; Signed Integer                                                                                                                                                    ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                                                                                    ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                                                                    ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                                    ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                    ;
; ADDR_W                    ; 31    ; Signed Integer                                                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                    ;
; FIFO_DATA_W               ; 112   ; Signed Integer                                                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 31    ; Signed Integer                                                                                                                                                                                                             ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                                                                             ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                               ;
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                 ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                 ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                   ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_H                ; 48    ; Signed Integer                                                                                                                                   ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_LOCK            ; 53    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 49    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_POSTED          ; 50    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_WRITE           ; 51    ; Signed Integer                                                                                                                                   ;
; PKT_TRANS_READ            ; 52    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                                   ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                                   ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                                   ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                                   ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                                   ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                   ;
; ADDR_W                    ; 31    ; Signed Integer                                                                                                                                   ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                                                   ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                   ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                   ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 31    ; Signed Integer                                                                                                                                                                                            ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                                                            ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                        ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                                              ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                              ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                                                ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                                                ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_H                ; 66    ; Signed Integer                                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_LOCK            ; 71    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 67    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_POSTED          ; 68    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_WRITE           ; 69    ; Signed Integer                                                                                                                                        ;
; PKT_TRANS_READ            ; 70    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                                                        ;
; PKT_SRC_ID_L              ; 94    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                                                        ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 73    ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                                                                        ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                                                        ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                        ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                        ;
; ADDR_W                    ; 31    ; Signed Integer                                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                        ;
; FIFO_DATA_W               ; 112   ; Signed Integer                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 31    ; Signed Integer                                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                   ;
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                     ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                     ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                   ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_H                ; 66    ; Signed Integer                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_LOCK            ; 71    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 67    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_POSTED          ; 68    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 69    ; Signed Integer                                                                                                                                         ;
; PKT_TRANS_READ            ; 70    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                                                                         ;
; PKT_SRC_ID_L              ; 94    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                                                         ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 73    ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                                                                         ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                                                         ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                         ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                         ;
; ADDR_W                    ; 31    ; Signed Integer                                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                         ;
; FIFO_DATA_W               ; 112   ; Signed Integer                                                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 31    ; Signed Integer                                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                              ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                    ;
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                      ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                      ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router:addr_router|cq_viola_mm_interconnect_0_addr_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router_001:addr_router_001|cq_viola_mm_interconnect_0_addr_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router_002:addr_router_002|cq_viola_mm_interconnect_0_addr_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                     ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_id_router:id_router|cq_viola_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_id_router_001:id_router_001|cq_viola_mm_interconnect_0_id_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_id_router:id_router_002|cq_viola_mm_interconnect_0_id_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_id_router_003:id_router_003|cq_viola_mm_interconnect_0_id_router_003_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 68    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 96    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 95    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 94    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                            ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                            ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                            ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 73    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 69    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                            ;
; VALID_WIDTH               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                            ;
; REORDER                   ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 66    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 73    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 67    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 69    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 70    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                ;
; PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                ;
; BURSTWRAP_CONST_MASK      ; 31    ; Signed Integer                                                                                                ;
; BURSTWRAP_CONST_VALUE     ; 31    ; Signed Integer                                                                                                ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                ;
; OUT_BYTE_CNT_H            ; 75    ; Signed Integer                                                                                                ;
; OUT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                                                                                         ;
; PKT_ADDR_H                ; 66    ; Signed Integer                                                                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 73    ; Signed Integer                                                                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 67    ; Signed Integer                                                                                                                                                                         ;
; PKT_TRANS_WRITE           ; 69    ; Signed Integer                                                                                                                                                                         ;
; PKT_TRANS_READ            ; 70    ; Signed Integer                                                                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                                                                                         ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                         ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                         ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                         ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                         ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                                                         ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                         ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_CONST_MASK      ; 31    ; Signed Integer                                                                                                                                                                         ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                         ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_CONST_VALUE     ; 31    ; Signed Integer                                                                                                                                                                         ;
; OUT_BYTE_CNT_H            ; 75    ; Signed Integer                                                                                                                                                                         ;
; OUT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                 ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 31    ; Signed Integer                                                                                                                                                                                                                                       ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                       ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                       ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                       ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                       ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                       ;
; IN_DATA_W         ; 34    ; Signed Integer                                                                                                                                                                                                                                       ;
; OUT_DATA_W        ; 33    ; Signed Integer                                                                                                                                                                                                                                       ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 6     ; Signed Integer                                                                                                                                                                                                                         ;
; PKT_BURSTWRAP_W   ; 6     ; Signed Integer                                                                                                                                                                                                                         ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001 ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 48    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 49    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 51    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 52    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                    ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                    ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                    ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                    ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                    ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                    ;
; BURSTWRAP_CONST_MASK      ; 31    ; Signed Integer                                                                                                    ;
; BURSTWRAP_CONST_VALUE     ; 31    ; Signed Integer                                                                                                    ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                    ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                    ;
; OUT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                    ;
; OUT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                    ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                                                                             ;
; PKT_ADDR_H                ; 48    ; Signed Integer                                                                                                                                                                             ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 49    ; Signed Integer                                                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 51    ; Signed Integer                                                                                                                                                                             ;
; PKT_TRANS_READ            ; 52    ; Signed Integer                                                                                                                                                                             ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                                             ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                                                                             ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                             ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 31    ; Signed Integer                                                                                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 31    ; Signed Integer                                                                                                                                                                             ;
; OUT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                                                                                             ;
; OUT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 31    ; Signed Integer                                                                                                                                                                                                                                           ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                           ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                           ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                           ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                           ;
; NUMSYMBOLS        ; 2     ; Signed Integer                                                                                                                                                                                                                                           ;
; SELECT_BITS       ; 1     ; Signed Integer                                                                                                                                                                                                                                           ;
; IN_DATA_W         ; 34    ; Signed Integer                                                                                                                                                                                                                                           ;
; OUT_DATA_W        ; 32    ; Signed Integer                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 6     ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_W   ; 6     ; Signed Integer                                                                                                                                                                                                                             ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002 ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                    ;
; PKT_ADDR_H                ; 66    ; Signed Integer                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                    ;
; PKT_BYTE_CNT_L            ; 73    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                    ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 67    ; Signed Integer                                                                                                    ;
; PKT_TRANS_WRITE           ; 69    ; Signed Integer                                                                                                    ;
; PKT_TRANS_READ            ; 70    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                    ;
; PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                    ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                    ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                    ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                    ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                    ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                    ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                    ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                    ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                    ;
; BURSTWRAP_CONST_MASK      ; 31    ; Signed Integer                                                                                                    ;
; BURSTWRAP_CONST_VALUE     ; 31    ; Signed Integer                                                                                                    ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                    ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                    ;
; OUT_BYTE_CNT_H            ; 75    ; Signed Integer                                                                                                    ;
; OUT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                    ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 92    ; Signed Integer                                                                                                                                                                             ;
; PKT_ADDR_H                ; 66    ; Signed Integer                                                                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 73    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 79    ; Signed Integer                                                                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 67    ; Signed Integer                                                                                                                                                                             ;
; PKT_TRANS_WRITE           ; 69    ; Signed Integer                                                                                                                                                                             ;
; PKT_TRANS_READ            ; 70    ; Signed Integer                                                                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                                                                                             ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                             ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                                                             ;
; ST_CHANNEL_W              ; 4     ; Signed Integer                                                                                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 31    ; Signed Integer                                                                                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 31    ; Signed Integer                                                                                                                                                                             ;
; OUT_BYTE_CNT_H            ; 75    ; Signed Integer                                                                                                                                                                             ;
; OUT_BURSTWRAP_H           ; 84    ; Signed Integer                                                                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                     ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 31    ; Signed Integer                                                                                                                                                                                                                                           ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                           ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                           ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                           ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                           ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                                                           ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                                                           ;
; IN_DATA_W         ; 34    ; Signed Integer                                                                                                                                                                                                                                           ;
; OUT_DATA_W        ; 33    ; Signed Integer                                                                                                                                                                                                                                           ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                       ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 6     ; Signed Integer                                                                                                                                                                                                                             ;
; PKT_BURSTWRAP_W   ; 6     ; Signed Integer                                                                                                                                                                                                                             ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                             ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                             ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                      ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                            ;
; IN_PKT_ADDR_H                 ; 66    ; Signed Integer                                                                                            ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                            ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                            ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                            ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                            ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 67    ; Signed Integer                                                                                            ;
; IN_PKT_BYTE_CNT_L             ; 73    ; Signed Integer                                                                                            ;
; IN_PKT_BYTE_CNT_H             ; 78    ; Signed Integer                                                                                            ;
; IN_PKT_BURSTWRAP_L            ; 79    ; Signed Integer                                                                                            ;
; IN_PKT_BURSTWRAP_H            ; 84    ; Signed Integer                                                                                            ;
; IN_PKT_BURST_SIZE_L           ; 85    ; Signed Integer                                                                                            ;
; IN_PKT_BURST_SIZE_H           ; 87    ; Signed Integer                                                                                            ;
; IN_PKT_RESPONSE_STATUS_L      ; 106   ; Signed Integer                                                                                            ;
; IN_PKT_RESPONSE_STATUS_H      ; 107   ; Signed Integer                                                                                            ;
; IN_PKT_TRANS_EXCLUSIVE        ; 72    ; Signed Integer                                                                                            ;
; IN_PKT_BURST_TYPE_L           ; 88    ; Signed Integer                                                                                            ;
; IN_PKT_BURST_TYPE_H           ; 89    ; Signed Integer                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_L       ; 108   ; Signed Integer                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_H       ; 110   ; Signed Integer                                                                                            ;
; IN_ST_DATA_W                  ; 111   ; Signed Integer                                                                                            ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                            ;
; OUT_PKT_ADDR_H                ; 48    ; Signed Integer                                                                                            ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                            ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                            ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                            ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 49    ; Signed Integer                                                                                            ;
; OUT_PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                                                            ;
; OUT_PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                            ;
; OUT_PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                            ;
; OUT_PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                            ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 54    ; Signed Integer                                                                                            ;
; OUT_PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                            ;
; OUT_PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                            ;
; OUT_ST_DATA_W                 ; 93    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                            ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                            ;
; PACKING                       ; 1     ; Signed Integer                                                                                            ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                            ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                            ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001 ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                          ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                ;
; IN_PKT_ADDR_H                 ; 66    ; Signed Integer                                                                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 67    ; Signed Integer                                                                                                ;
; IN_PKT_BYTE_CNT_L             ; 73    ; Signed Integer                                                                                                ;
; IN_PKT_BYTE_CNT_H             ; 78    ; Signed Integer                                                                                                ;
; IN_PKT_BURSTWRAP_L            ; 79    ; Signed Integer                                                                                                ;
; IN_PKT_BURSTWRAP_H            ; 84    ; Signed Integer                                                                                                ;
; IN_PKT_BURST_SIZE_L           ; 85    ; Signed Integer                                                                                                ;
; IN_PKT_BURST_SIZE_H           ; 87    ; Signed Integer                                                                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 106   ; Signed Integer                                                                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 107   ; Signed Integer                                                                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 72    ; Signed Integer                                                                                                ;
; IN_PKT_BURST_TYPE_L           ; 88    ; Signed Integer                                                                                                ;
; IN_PKT_BURST_TYPE_H           ; 89    ; Signed Integer                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_L       ; 108   ; Signed Integer                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_H       ; 110   ; Signed Integer                                                                                                ;
; IN_ST_DATA_W                  ; 111   ; Signed Integer                                                                                                ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                ;
; OUT_PKT_ADDR_H                ; 48    ; Signed Integer                                                                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 49    ; Signed Integer                                                                                                ;
; OUT_PKT_BYTE_CNT_L            ; 55    ; Signed Integer                                                                                                ;
; OUT_PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                ;
; OUT_PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                ;
; OUT_PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 54    ; Signed Integer                                                                                                ;
; OUT_PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                ;
; OUT_PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                ;
; OUT_ST_DATA_W                 ; 93    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                ;
; PACKING                       ; 1     ; Signed Integer                                                                                                ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002 ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                          ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                ;
; IN_PKT_ADDR_H                 ; 48    ; Signed Integer                                                                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 49    ; Signed Integer                                                                                                ;
; IN_PKT_BYTE_CNT_L             ; 55    ; Signed Integer                                                                                                ;
; IN_PKT_BYTE_CNT_H             ; 60    ; Signed Integer                                                                                                ;
; IN_PKT_BURSTWRAP_L            ; 61    ; Signed Integer                                                                                                ;
; IN_PKT_BURSTWRAP_H            ; 66    ; Signed Integer                                                                                                ;
; IN_PKT_BURST_SIZE_L           ; 67    ; Signed Integer                                                                                                ;
; IN_PKT_BURST_SIZE_H           ; 69    ; Signed Integer                                                                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 88    ; Signed Integer                                                                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 89    ; Signed Integer                                                                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 54    ; Signed Integer                                                                                                ;
; IN_PKT_BURST_TYPE_L           ; 70    ; Signed Integer                                                                                                ;
; IN_PKT_BURST_TYPE_H           ; 71    ; Signed Integer                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_L       ; 90    ; Signed Integer                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_H       ; 92    ; Signed Integer                                                                                                ;
; IN_ST_DATA_W                  ; 93    ; Signed Integer                                                                                                ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; OUT_PKT_ADDR_H                ; 66    ; Signed Integer                                                                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 67    ; Signed Integer                                                                                                ;
; OUT_PKT_BYTE_CNT_L            ; 73    ; Signed Integer                                                                                                ;
; OUT_PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                ;
; OUT_PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                ;
; OUT_PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 72    ; Signed Integer                                                                                                ;
; OUT_PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                ;
; OUT_PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                ;
; OUT_ST_DATA_W                 ; 111   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                ;
; PACKING                       ; 1     ; Signed Integer                                                                                                ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 31    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003 ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                          ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                ;
; IN_PKT_ADDR_H                 ; 48    ; Signed Integer                                                                                                ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 49    ; Signed Integer                                                                                                ;
; IN_PKT_BYTE_CNT_L             ; 55    ; Signed Integer                                                                                                ;
; IN_PKT_BYTE_CNT_H             ; 60    ; Signed Integer                                                                                                ;
; IN_PKT_BURSTWRAP_L            ; 61    ; Signed Integer                                                                                                ;
; IN_PKT_BURSTWRAP_H            ; 66    ; Signed Integer                                                                                                ;
; IN_PKT_BURST_SIZE_L           ; 67    ; Signed Integer                                                                                                ;
; IN_PKT_BURST_SIZE_H           ; 69    ; Signed Integer                                                                                                ;
; IN_PKT_RESPONSE_STATUS_L      ; 88    ; Signed Integer                                                                                                ;
; IN_PKT_RESPONSE_STATUS_H      ; 89    ; Signed Integer                                                                                                ;
; IN_PKT_TRANS_EXCLUSIVE        ; 54    ; Signed Integer                                                                                                ;
; IN_PKT_BURST_TYPE_L           ; 70    ; Signed Integer                                                                                                ;
; IN_PKT_BURST_TYPE_H           ; 71    ; Signed Integer                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_L       ; 90    ; Signed Integer                                                                                                ;
; IN_PKT_ORI_BURST_SIZE_H       ; 92    ; Signed Integer                                                                                                ;
; IN_ST_DATA_W                  ; 93    ; Signed Integer                                                                                                ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; OUT_PKT_ADDR_H                ; 66    ; Signed Integer                                                                                                ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 67    ; Signed Integer                                                                                                ;
; OUT_PKT_BYTE_CNT_L            ; 73    ; Signed Integer                                                                                                ;
; OUT_PKT_BYTE_CNT_H            ; 78    ; Signed Integer                                                                                                ;
; OUT_PKT_BURST_SIZE_L          ; 85    ; Signed Integer                                                                                                ;
; OUT_PKT_BURST_SIZE_H          ; 87    ; Signed Integer                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                ;
; OUT_PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 72    ; Signed Integer                                                                                                ;
; OUT_PKT_BURST_TYPE_L          ; 88    ; Signed Integer                                                                                                ;
; OUT_PKT_BURST_TYPE_H          ; 89    ; Signed Integer                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                ;
; OUT_ST_DATA_W                 ; 111   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W                  ; 4     ; Signed Integer                                                                                                ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                ;
; PACKING                       ; 1     ; Signed Integer                                                                                                ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 31    ; Signed Integer                                                                                                                                                             ;
; BURSTWRAP_W    ; 6     ; Signed Integer                                                                                                                                                             ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                             ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 4     ; Signed Integer                                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 4     ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 117   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_bridge_0_m0_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 16    ; Signed Integer                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                              ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                              ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W               ; 16    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                       ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                       ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                  ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                  ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mmcdma_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 8     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 2     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcdc_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:touchpanel_spi_control_port_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 16    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_bridge_0_m0_translator_avalon_universal_master_0_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                                                                           ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                                                           ;
; PKT_CACHE_H               ; 84    ; Signed Integer                                                                                                                                           ;
; PKT_CACHE_L               ; 81    ; Signed Integer                                                                                                                                           ;
; PKT_THREAD_ID_H           ; 77    ; Signed Integer                                                                                                                                           ;
; PKT_THREAD_ID_L           ; 77    ; Signed Integer                                                                                                                                           ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 57    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                                           ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                                                           ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                                           ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                                           ;
; ID                        ; 0     ; Signed Integer                                                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                                           ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                           ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_ADDR_W                ; 16    ; Signed Integer                                                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                                           ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                                           ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                                              ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                                                              ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                                                              ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                                                              ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                                                              ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                                              ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                              ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                              ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                                                       ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                         ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                                      ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                                                      ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                                                      ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                                                      ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                                                      ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                                      ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                      ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                      ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                 ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                      ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                                                      ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                                                                      ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                                                      ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                                                                      ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                                                      ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                                                                      ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                                                                      ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                                                      ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                      ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                      ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                 ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                                                 ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                                                 ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                                 ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                 ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                 ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                                          ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                            ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mmcdma_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                                    ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                                                    ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                                                    ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                                                    ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                                                    ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                                    ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                    ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                    ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mmcdma_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                                             ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                               ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcdc_s1_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                                                  ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                  ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                  ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcdc_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                                           ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                             ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                             ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                         ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                               ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                               ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                               ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                               ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                      ;
; PKT_ADDR_H                ; 51    ; Signed Integer                                                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_LOCK            ; 56    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 52    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                                                                                      ;
; PKT_TRANS_READ            ; 55    ; Signed Integer                                                                                                                                                      ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                                                                                      ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                                                      ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                                                                                      ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 61    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                                                                                      ;
; PKT_PROTECTION_H          ; 80    ; Signed Integer                                                                                                                                                      ;
; PKT_PROTECTION_L          ; 78    ; Signed Integer                                                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 86    ; Signed Integer                                                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 85    ; Signed Integer                                                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 87    ; Signed Integer                                                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 89    ; Signed Integer                                                                                                                                                      ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                                                                                      ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                                                                                      ;
; ADDR_W                    ; 16    ; Signed Integer                                                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                                                      ;
; FIFO_DATA_W               ; 91    ; Signed Integer                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 16    ; Signed Integer                                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 91    ; Signed Integer                                                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                 ;
; DATA_WIDTH          ; 91    ; Signed Integer                                                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_addr_router:addr_router|cq_viola_mm_interconnect_1_addr_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                         ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                         ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                         ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_id_router:id_router|cq_viola_mm_interconnect_1_id_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                             ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                   ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                   ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_id_router:id_router_001|cq_viola_mm_interconnect_1_id_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_id_router:id_router_002|cq_viola_mm_interconnect_1_id_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_id_router:id_router_003|cq_viola_mm_interconnect_1_id_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_id_router:id_router_004|cq_viola_mm_interconnect_1_id_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_id_router_005:id_router_005|cq_viola_mm_interconnect_1_id_router_005_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_id_router:id_router_006|cq_viola_mm_interconnect_1_id_router_default_decode:the_default_decode ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                 ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                       ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                       ;
+--------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 53    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 76    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 74    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 73    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 90    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                            ;
; MAX_OUTSTANDING_RESPONSES ; 5     ; Signed Integer                                                                                            ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                            ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 60    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 58    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 54    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                            ;
; VALID_WIDTH               ; 7     ; Signed Integer                                                                                            ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                            ;
; REORDER                   ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 90    ; Signed Integer                                                                                                             ;
; BITS_PER_SYMBOL     ; 90    ; Signed Integer                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                             ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                             ;
; CHANNEL_WIDTH       ; 7     ; Signed Integer                                                                                                             ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                             ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                             ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                             ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                             ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                      ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                                                      ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                      ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                      ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 90    ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 90    ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 7     ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 99    ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer ;
+--------------------+-------+-------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                          ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                          ;
+--------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                  ;
; depth          ; 3     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001 ;
+--------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                              ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                      ;
; depth          ; 3     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002 ;
+--------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                              ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                      ;
; depth          ; 3     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_003 ;
+--------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                              ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer_003|altera_std_synchronizer_bundle:sync ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                      ;
; depth          ; 3     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; syspll:inst2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                 ;
; Entity Instance                           ; cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                ;
;     -- NUMWORDS_A                         ; 2048                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; cq_viola:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                 ;
;     -- NUMWORDS_A                         ; 512                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                ;
;     -- NUMWORDS_B                         ; 128                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                     ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                               ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                   ;
; Entity Instance            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                  ;
; Entity Instance            ; cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                  ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                           ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                            ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 10                                                                                                               ;
; Entity Instance                       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component   ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                ;
;     -- LPM_WIDTHB                     ; 10                                                                                                               ;
;     -- LPM_WIDTHP                     ; 18                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                               ;
; Entity Instance                       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0|lpm_mult:lpm_mult_component   ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                ;
;     -- LPM_WIDTHB                     ; 10                                                                                                               ;
;     -- LPM_WIDTHP                     ; 18                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                               ;
; Entity Instance                       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1|lpm_mult:lpm_mult_component   ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                ;
;     -- LPM_WIDTHB                     ; 10                                                                                                               ;
;     -- LPM_WIDTHP                     ; 18                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                               ;
; Entity Instance                       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1|lpm_mult:lpm_mult_component   ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                ;
;     -- LPM_WIDTHB                     ; 10                                                                                                               ;
;     -- LPM_WIDTHP                     ; 18                                                                                                               ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                               ;
; Entity Instance                       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                ;
;     -- LPM_WIDTHP                     ; 16                                                                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                               ;
; Entity Instance                       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                ;
;     -- LPM_WIDTHP                     ; 16                                                                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                               ;
; Entity Instance                       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                ;
;     -- LPM_WIDTHP                     ; 16                                                                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                               ;
; Entity Instance                       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_g|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                ;
;     -- LPM_WIDTHP                     ; 16                                                                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                               ;
; Entity Instance                       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                ;
;     -- LPM_WIDTHP                     ; 16                                                                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                               ;
; Entity Instance                       ; cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_b|pixelsimd_mult_u8xu8:u1|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 8                                                                                                                ;
;     -- LPM_WIDTHB                     ; 8                                                                                                                ;
;     -- LPM_WIDTHP                     ; 16                                                                                                               ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                               ;
;     -- USE_EAB                        ; OFF                                                                                                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                               ;
+---------------------------------------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_id_router_005:id_router_005|cq_viola_mm_interconnect_1_id_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_id_router:id_router|cq_viola_mm_interconnect_1_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_addr_router:addr_router|cq_viola_mm_interconnect_1_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                   ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:touchpanel_spi_control_port_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                  ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:lcdc_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                         ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                          ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:lcdc_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                              ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                         ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mmcdma_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                           ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                            ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:mmcdma_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                        ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                         ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                             ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                  ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:systimer_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                  ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                             ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                   ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+-------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                          ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_bridge_0_m0_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                       ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                  ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                        ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:touchpanel_spi_control_port_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                       ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcdc_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                   ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                              ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mmcdma_s1_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                     ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator" ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                  ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                             ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                   ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                             ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                   ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                             ;
+--------------------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                       ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator" ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                       ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                  ;
+--------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                               ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_write                 ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writedata             ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                          ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_bridge_0_m0_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                           ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                      ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                            ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                      ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                            ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                 ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                 ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                    ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                               ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                 ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                    ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                               ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                    ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                               ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                           ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                             ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                             ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                   ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                              ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[5..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; d[1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                             ;
; d[0]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size" ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                          ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
; reset        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
; in_valid     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
; in_sop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
; in_eop       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                     ;
; out_ready    ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                           ;
; out_data[31] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                              ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                                                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[6] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                         ;
; b[6] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                         ;
; diff ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[6]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                   ;
; b[6]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                   ;
; diff[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[6]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                   ;
; b[6]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                   ;
; diff[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[6]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                   ;
; b[6]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                   ;
; diff[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[6]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                   ;
; b[6]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                   ;
; diff[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                          ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                     ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                        ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[6]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                   ;
; b[6]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                   ;
; diff[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                            ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                              ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                         ;
; d[1..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                         ;
; d[2]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                         ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                  ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                             ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                   ;
; out_data[32..31] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                      ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_id_router_003:id_router_003|cq_viola_mm_interconnect_0_id_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_id_router_001:id_router_001|cq_viola_mm_interconnect_0_id_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                     ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                      ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_id_router:id_router|cq_viola_mm_interconnect_0_id_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router_002:addr_router_002|cq_viola_mm_interconnect_0_addr_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                           ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                            ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router_001:addr_router_001|cq_viola_mm_interconnect_0_addr_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                               ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router:addr_router|cq_viola_mm_interconnect_0_addr_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                   ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                    ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                  ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:mm_bridge_0_s0_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                     ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                 ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                  ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ipl_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ipl_memory_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                    ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                               ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                          ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                               ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                           ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                                            ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; m0_response             ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
; m0_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                                                 ;
; m0_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                                           ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_s_data_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                            ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                       ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                             ;
+-------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_s_instruction_master_translator_avalon_universal_master_0_agent" ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                   ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; av_response             ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; av_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; av_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_bridge_0_s0_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                          ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                     ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ipl_memory_s1_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                         ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_read                  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_waitrequest           ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                    ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                          ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                    ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                    ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                    ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                               ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_s_jtag_debug_module_translator" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                     ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer    ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_chipselect            ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken                 ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken                ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_outputenable          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response             ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponserequest ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid   ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponserequest  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid    ; Input  ; Info     ; Stuck at GND                                                                                                ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcdc_m1_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                    ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                               ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                               ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                               ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                     ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                               ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                     ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_data_master_translator" ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_burstcount            ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_readdatavalid         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+--------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_instruction_master_translator" ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                       ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_byteenable            ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_beginbursttransfer    ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_begintransfer         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_chipselect            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_write                 ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writedata             ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_lock                  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_clken                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken                 ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; uav_response             ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_response              ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_writeresponserequest ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_writeresponsevalid   ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponserequest  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponsevalid    ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+--------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_customins_slave_translator:nios2_s_custom_instruction_master_multi_slave_translator0" ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                     ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------+
; ci_master_readra    ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_readrb    ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_writerc   ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_a         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_b         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_c         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_ipending  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_estatus   ; Output ; Info     ; Explicitly unconnected                                                                      ;
; ci_master_reset_req ; Output ; Info     ; Explicitly unconnected                                                                      ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_s_custom_instruction_master_multi_xconnect:nios2_s_custom_instruction_master_multi_xconnect" ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type  ; Severity ; Details                                                                                                       ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; ci_slave_ipending ; Input ; Info     ; Explicitly unconnected                                                                                        ;
; ci_slave_estatus  ; Input ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|altera_customins_master_translator:nios2_s_custom_instruction_master_translator" ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                     ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------+
; ci_slave_result         ; Output ; Info     ; Explicitly unconnected                                                      ;
; comb_ci_master_result   ; Input  ; Info     ; Explicitly unconnected                                                      ;
; ci_slave_dataa          ; Input  ; Info     ; Stuck at GND                                                                ;
; ci_slave_datab          ; Input  ; Info     ; Stuck at GND                                                                ;
; ci_slave_n              ; Input  ; Info     ; Stuck at GND                                                                ;
; ci_slave_readra         ; Input  ; Info     ; Stuck at GND                                                                ;
; ci_slave_readrb         ; Input  ; Info     ; Stuck at GND                                                                ;
; ci_slave_writerc        ; Input  ; Info     ; Stuck at GND                                                                ;
; ci_slave_a              ; Input  ; Info     ; Stuck at GND                                                                ;
; ci_slave_b              ; Input  ; Info     ; Stuck at GND                                                                ;
; ci_slave_c              ; Input  ; Info     ; Stuck at GND                                                                ;
; ci_slave_ipending       ; Input  ; Info     ; Stuck at GND                                                                ;
; ci_slave_estatus        ; Input  ; Info     ; Stuck at GND                                                                ;
; comb_ci_master_dataa    ; Output ; Info     ; Explicitly unconnected                                                      ;
; comb_ci_master_datab    ; Output ; Info     ; Explicitly unconnected                                                      ;
; comb_ci_master_n        ; Output ; Info     ; Explicitly unconnected                                                      ;
; comb_ci_master_readra   ; Output ; Info     ; Explicitly unconnected                                                      ;
; comb_ci_master_readrb   ; Output ; Info     ; Explicitly unconnected                                                      ;
; comb_ci_master_writerc  ; Output ; Info     ; Explicitly unconnected                                                      ;
; comb_ci_master_a        ; Output ; Info     ; Explicitly unconnected                                                      ;
; comb_ci_master_b        ; Output ; Info     ; Explicitly unconnected                                                      ;
; comb_ci_master_c        ; Output ; Info     ; Explicitly unconnected                                                      ;
; comb_ci_master_ipending ; Output ; Info     ; Explicitly unconnected                                                      ;
; comb_ci_master_estatus  ; Output ; Info     ; Explicitly unconnected                                                      ;
+-------------------------+--------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v1" ;
+-------------+-------+----------+-------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                       ;
+-------------+-------+----------+-------------------------------------------------------------------------------+
; datab[9..8] ; Input ; Info     ; Stuck at VCC                                                                  ;
; datab[5..4] ; Input ; Info     ; Stuck at GND                                                                  ;
; datab[2..1] ; Input ; Info     ; Stuck at GND                                                                  ;
; datab[7]    ; Input ; Info     ; Stuck at GND                                                                  ;
; datab[6]    ; Input ; Info     ; Stuck at VCC                                                                  ;
; datab[3]    ; Input ; Info     ; Stuck at VCC                                                                  ;
; datab[0]    ; Input ; Info     ; Stuck at VCC                                                                  ;
+-------------+-------+----------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u1" ;
+-------------+-------+----------+-------------------------------------------------------------------------------+
; Port        ; Type  ; Severity ; Details                                                                       ;
+-------------+-------+----------+-------------------------------------------------------------------------------+
; datab[9..7] ; Input ; Info     ; Stuck at VCC                                                                  ;
; datab[2..0] ; Input ; Info     ; Stuck at GND                                                                  ;
; datab[6]    ; Input ; Info     ; Stuck at GND                                                                  ;
; datab[5]    ; Input ; Info     ; Stuck at VCC                                                                  ;
; datab[4]    ; Input ; Info     ; Stuck at GND                                                                  ;
; datab[3]    ; Input ; Info     ; Stuck at VCC                                                                  ;
+-------------+-------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:v0"         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; datab[6..5]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[2..0]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[4..3]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[9]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[8]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[7]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; result[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0"         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; datab[8..6]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[2..1]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab[5..3]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[9]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; result[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_touchpanel:touchpanel"                                                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; endofpacket   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1"                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; test_usedw ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif" ;
+------------+-------+----------+-------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                               ;
+------------+-------+----------+-------------------------------------------------------+
; chipselect ; Input ; Info     ; Stuck at VCC                                          ;
; read       ; Input ; Info     ; Stuck at VCC                                          ;
+------------+-------+----------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic"                                                     ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_jtag_uart:jtag_uart"                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_nios2_s:nios2_s"                                                                                            ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                           ; Type   ; Severity ; Details                                                                                                  ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; jtag_debug_module_resetrequest ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; M_ci_multi_estatus             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; M_ci_multi_ipending            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; M_ci_multi_status              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                 ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:26     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed May 14 00:58:13 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cq_viola_top -c cq_viola_top
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/cq_viola.v
    Info (12023): Found entity 1: cq_viola
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_irq_mapper.sv
    Info (12023): Found entity 1: cq_viola_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1.v
    Info (12023): Found entity 1: cq_viola_mm_interconnect_1
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file cq_viola/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1_rsp_xbar_mux.sv
    Info (12023): Found entity 1: cq_viola_mm_interconnect_1_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1_rsp_xbar_demux_005.sv
    Info (12023): Found entity 1: cq_viola_mm_interconnect_1_rsp_xbar_demux_005
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1_rsp_xbar_demux.sv
    Info (12023): Found entity 1: cq_viola_mm_interconnect_1_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1_cmd_xbar_mux_005.sv
    Info (12023): Found entity 1: cq_viola_mm_interconnect_1_cmd_xbar_mux_005
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1_cmd_xbar_mux.sv
    Info (12023): Found entity 1: cq_viola_mm_interconnect_1_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1_cmd_xbar_demux.sv
    Info (12023): Found entity 1: cq_viola_mm_interconnect_1_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file cq_viola/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 2 design units, including 2 entities, in source file cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1_id_router_005.sv
    Info (12023): Found entity 1: cq_viola_mm_interconnect_1_id_router_005_default_decode
    Info (12023): Found entity 2: cq_viola_mm_interconnect_1_id_router_005
Info (12021): Found 2 design units, including 2 entities, in source file cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1_id_router.sv
    Info (12023): Found entity 1: cq_viola_mm_interconnect_1_id_router_default_decode
    Info (12023): Found entity 2: cq_viola_mm_interconnect_1_id_router
Info (12021): Found 2 design units, including 2 entities, in source file cq_viola/synthesis/submodules/cq_viola_mm_interconnect_1_addr_router.sv
    Info (12023): Found entity 1: cq_viola_mm_interconnect_1_addr_router_default_decode
    Info (12023): Found entity 2: cq_viola_mm_interconnect_1_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0.v
    Info (12023): Found entity 1: cq_viola_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_rsp_xbar_mux_002.sv
    Info (12023): Found entity 1: cq_viola_mm_interconnect_0_rsp_xbar_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: cq_viola_mm_interconnect_0_rsp_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: cq_viola_mm_interconnect_0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_rsp_xbar_demux_003.sv
    Info (12023): Found entity 1: cq_viola_mm_interconnect_0_rsp_xbar_demux_003
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_rsp_xbar_demux_001.sv
    Info (12023): Found entity 1: cq_viola_mm_interconnect_0_rsp_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_rsp_xbar_demux.sv
    Info (12023): Found entity 1: cq_viola_mm_interconnect_0_rsp_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_cmd_xbar_mux_003.sv
    Info (12023): Found entity 1: cq_viola_mm_interconnect_0_cmd_xbar_mux_003
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_cmd_xbar_mux_001.sv
    Info (12023): Found entity 1: cq_viola_mm_interconnect_0_cmd_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: cq_viola_mm_interconnect_0_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_cmd_xbar_demux_002.sv
    Info (12023): Found entity 1: cq_viola_mm_interconnect_0_cmd_xbar_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: cq_viola_mm_interconnect_0_cmd_xbar_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: cq_viola_mm_interconnect_0_cmd_xbar_demux
Info (12021): Found 7 design units, including 7 entities, in source file cq_viola/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min
    Info (12023): Found entity 5: altera_merlin_burst_adapter
    Info (12023): Found entity 6: altera_merlin_burst_adapter_uncompressed_only
    Info (12023): Found entity 7: altera_merlin_burst_adapter_full
Info (12021): Found 2 design units, including 2 entities, in source file cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_id_router_003.sv
    Info (12023): Found entity 1: cq_viola_mm_interconnect_0_id_router_003_default_decode
    Info (12023): Found entity 2: cq_viola_mm_interconnect_0_id_router_003
Info (12021): Found 2 design units, including 2 entities, in source file cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_id_router_001.sv
    Info (12023): Found entity 1: cq_viola_mm_interconnect_0_id_router_001_default_decode
    Info (12023): Found entity 2: cq_viola_mm_interconnect_0_id_router_001
Info (12021): Found 2 design units, including 2 entities, in source file cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_id_router.sv
    Info (12023): Found entity 1: cq_viola_mm_interconnect_0_id_router_default_decode
    Info (12023): Found entity 2: cq_viola_mm_interconnect_0_id_router
Info (12021): Found 2 design units, including 2 entities, in source file cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_addr_router_002.sv
    Info (12023): Found entity 1: cq_viola_mm_interconnect_0_addr_router_002_default_decode
    Info (12023): Found entity 2: cq_viola_mm_interconnect_0_addr_router_002
Info (12021): Found 2 design units, including 2 entities, in source file cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_addr_router_001.sv
    Info (12023): Found entity 1: cq_viola_mm_interconnect_0_addr_router_001_default_decode
    Info (12023): Found entity 2: cq_viola_mm_interconnect_0_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file cq_viola/synthesis/submodules/cq_viola_mm_interconnect_0_addr_router.sv
    Info (12023): Found entity 1: cq_viola_mm_interconnect_0_addr_router_default_decode
    Info (12023): Found entity 2: cq_viola_mm_interconnect_0_addr_router
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_customins_slave_translator.sv
    Info (12023): Found entity 1: altera_customins_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_nios2_s_custom_instruction_master_multi_xconnect.sv
    Info (12023): Found entity 1: cq_viola_nios2_s_custom_instruction_master_multi_xconnect
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_customins_master_translator.v
    Info (12023): Found entity 1: altera_customins_master_translator
Info (12021): Found 2 design units, including 1 entities, in source file cq_viola/synthesis/submodules/pixelsimd.vhd
    Info (12022): Found design unit 1: pixelsimd-RTL
    Info (12023): Found entity 1: pixelsimd
Info (12021): Found 2 design units, including 1 entities, in source file cq_viola/synthesis/submodules/pixelsimd_blend_u8.vhd
    Info (12022): Found design unit 1: pixelsimd_blend_u8-RTL
    Info (12023): Found entity 1: pixelsimd_blend_u8
Info (12021): Found 2 design units, including 1 entities, in source file cq_viola/synthesis/submodules/pixelsimd_mult_s8xs10.vhd
    Info (12022): Found design unit 1: pixelsimd_mult_s8xs10-SYN
    Info (12023): Found entity 1: pixelsimd_mult_s8xs10
Info (12021): Found 2 design units, including 1 entities, in source file cq_viola/synthesis/submodules/pixelsimd_mult_u8xu8.vhd
    Info (12022): Found design unit 1: pixelsimd_mult_u8xu8-SYN
    Info (12023): Found entity 1: pixelsimd_mult_u8xu8
Info (12021): Found 2 design units, including 1 entities, in source file cq_viola/synthesis/submodules/pixelsimd_sat_u8.vhd
    Info (12022): Found design unit 1: pixelsimd_sat_u8-RTL
    Info (12023): Found entity 1: pixelsimd_sat_u8
Info (12021): Found 2 design units, including 1 entities, in source file cq_viola/synthesis/submodules/pixelsimd_yuvdec.vhd
    Info (12022): Found design unit 1: pixelsimd_yuvdec-RTL
    Info (12023): Found entity 1: pixelsimd_yuvdec
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_touchpanel.v
    Info (12023): Found entity 1: cq_viola_touchpanel
Info (12021): Found 2 design units, including 1 entities, in source file cq_viola/synthesis/submodules/lcdc_component.vhd
    Info (12022): Found design unit 1: lcdc_component-RTL
    Info (12023): Found entity 1: lcdc_component
Info (12021): Found 2 design units, including 1 entities, in source file cq_viola/synthesis/submodules/lcdc_dma.vhd
    Info (12022): Found design unit 1: lcdc_dma-RTL
    Info (12023): Found entity 1: lcdc_dma
Info (12021): Found 2 design units, including 1 entities, in source file cq_viola/synthesis/submodules/lcdc_dmafifo.vhd
    Info (12022): Found design unit 1: lcdc_dmafifo-SYN
    Info (12023): Found entity 1: lcdc_dmafifo
Info (12021): Found 2 design units, including 1 entities, in source file cq_viola/synthesis/submodules/lcdc_regs.vhd
    Info (12022): Found design unit 1: lcdc_regs-RTL
    Info (12023): Found entity 1: lcdc_regs
Info (12021): Found 2 design units, including 1 entities, in source file cq_viola/synthesis/submodules/lcdc_wrstate.vhd
    Info (12022): Found design unit 1: lcdc_wrstate-RTL
    Info (12023): Found entity 1: lcdc_wrstate
Info (12021): Found 2 design units, including 1 entities, in source file cq_viola/synthesis/submodules/avalonif_mmcdma.vhd
    Info (12022): Found design unit 1: avalonif_mmcdma-RTL
    Info (12023): Found entity 1: avalonif_mmcdma
Info (12021): Found 2 design units, including 1 entities, in source file cq_viola/synthesis/submodules/avalonif_mmc.vhd
    Info (12022): Found design unit 1: avalonif_mmc-RTL
    Info (12023): Found entity 1: avalonif_mmc
Info (12021): Found 2 design units, including 1 entities, in source file cq_viola/synthesis/submodules/dmamem.vhd
    Info (12022): Found design unit 1: dmamem-SYN
    Info (12023): Found entity 1: dmamem
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_led.v
    Info (12023): Found entity 1: cq_viola_led
Info (12021): Found 5 design units, including 5 entities, in source file cq_viola/synthesis/submodules/cq_viola_jtag_uart.v
    Info (12023): Found entity 1: cq_viola_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: cq_viola_jtag_uart_scfifo_w
    Info (12023): Found entity 3: cq_viola_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: cq_viola_jtag_uart_scfifo_r
    Info (12023): Found entity 5: cq_viola_jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_systimer.v
    Info (12023): Found entity 1: cq_viola_systimer
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_sysid.v
    Info (12023): Found entity 1: cq_viola_sysid
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge
Info (12021): Found 23 design units, including 23 entities, in source file cq_viola/synthesis/submodules/cq_viola_nios2_s.v
    Info (12023): Found entity 1: cq_viola_nios2_s_ic_data_module
    Info (12023): Found entity 2: cq_viola_nios2_s_ic_tag_module
    Info (12023): Found entity 3: cq_viola_nios2_s_register_bank_a_module
    Info (12023): Found entity 4: cq_viola_nios2_s_register_bank_b_module
    Info (12023): Found entity 5: cq_viola_nios2_s_nios2_oci_debug
    Info (12023): Found entity 6: cq_viola_nios2_s_ociram_sp_ram_module
    Info (12023): Found entity 7: cq_viola_nios2_s_nios2_ocimem
    Info (12023): Found entity 8: cq_viola_nios2_s_nios2_avalon_reg
    Info (12023): Found entity 9: cq_viola_nios2_s_nios2_oci_break
    Info (12023): Found entity 10: cq_viola_nios2_s_nios2_oci_xbrk
    Info (12023): Found entity 11: cq_viola_nios2_s_nios2_oci_dbrk
    Info (12023): Found entity 12: cq_viola_nios2_s_nios2_oci_itrace
    Info (12023): Found entity 13: cq_viola_nios2_s_nios2_oci_td_mode
    Info (12023): Found entity 14: cq_viola_nios2_s_nios2_oci_dtrace
    Info (12023): Found entity 15: cq_viola_nios2_s_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 16: cq_viola_nios2_s_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 17: cq_viola_nios2_s_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 18: cq_viola_nios2_s_nios2_oci_fifo
    Info (12023): Found entity 19: cq_viola_nios2_s_nios2_oci_pib
    Info (12023): Found entity 20: cq_viola_nios2_s_nios2_oci_im
    Info (12023): Found entity 21: cq_viola_nios2_s_nios2_performance_monitors
    Info (12023): Found entity 22: cq_viola_nios2_s_nios2_oci
    Info (12023): Found entity 23: cq_viola_nios2_s
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_nios2_s_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: cq_viola_nios2_s_jtag_debug_module_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_nios2_s_jtag_debug_module_tck.v
    Info (12023): Found entity 1: cq_viola_nios2_s_jtag_debug_module_tck
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_nios2_s_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: cq_viola_nios2_s_jtag_debug_module_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_nios2_s_mult_cell.v
    Info (12023): Found entity 1: cq_viola_nios2_s_mult_cell
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_nios2_s_oci_test_bench.v
    Info (12023): Found entity 1: cq_viola_nios2_s_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_nios2_s_test_bench.v
    Info (12023): Found entity 1: cq_viola_nios2_s_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola/synthesis/submodules/cq_viola_ipl_memory.v
    Info (12023): Found entity 1: cq_viola_ipl_memory
Info (12021): Found 2 design units, including 2 entities, in source file cq_viola/synthesis/submodules/cq_viola_sdram.v
    Info (12023): Found entity 1: cq_viola_sdram_input_efifo_module
    Info (12023): Found entity 2: cq_viola_sdram
Info (12021): Found 2 design units, including 1 entities, in source file syspll.vhd
    Info (12022): Found design unit 1: syspll-SYN
    Info (12023): Found entity 1: syspll
Info (12021): Found 1 design units, including 1 entities, in source file cq_viola_top.bdf
    Info (12023): Found entity 1: cq_viola_top
Warning (10037): Verilog HDL or VHDL warning at cq_viola_sdram.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cq_viola_sdram.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cq_viola_sdram.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cq_viola_sdram.v(680): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cq_viola_nios2_s.v(1798): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cq_viola_nios2_s.v(1800): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cq_viola_nios2_s.v(1956): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cq_viola_nios2_s.v(2780): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at cq_viola_touchpanel.v(401): conditional expression evaluates to a constant
Info (12127): Elaborating entity "cq_viola_top" for the top level hierarchy
Info (12128): Elaborating entity "syspll" for hierarchy "syspll:inst2"
Info (12128): Elaborating entity "altpll" for hierarchy "syspll:inst2|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "syspll:inst2|altpll:altpll_component"
Info (12133): Instantiated megafunction "syspll:inst2|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "-625"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "5"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "4"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=syspll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/syspll_altpll.v
    Info (12023): Found entity 1: syspll_altpll
Info (12128): Elaborating entity "syspll_altpll" for hierarchy "syspll:inst2|altpll:altpll_component|syspll_altpll:auto_generated"
Info (12128): Elaborating entity "cq_viola" for hierarchy "cq_viola:inst"
Info (12128): Elaborating entity "cq_viola_sdram" for hierarchy "cq_viola:inst|cq_viola_sdram:sdram"
Info (12128): Elaborating entity "cq_viola_sdram_input_efifo_module" for hierarchy "cq_viola:inst|cq_viola_sdram:sdram|cq_viola_sdram_input_efifo_module:the_cq_viola_sdram_input_efifo_module"
Info (12128): Elaborating entity "cq_viola_ipl_memory" for hierarchy "cq_viola:inst|cq_viola_ipl_memory:ipl_memory"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "cq_viola_boot.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "2048"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n1c1.tdf
    Info (12023): Found entity 1: altsyncram_n1c1
Info (12128): Elaborating entity "altsyncram_n1c1" for hierarchy "cq_viola:inst|cq_viola_ipl_memory:ipl_memory|altsyncram:the_altsyncram|altsyncram_n1c1:auto_generated"
Info (12128): Elaborating entity "cq_viola_nios2_s" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s"
Info (12128): Elaborating entity "cq_viola_nios2_s_test_bench" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_test_bench:the_cq_viola_nios2_s_test_bench"
Info (12128): Elaborating entity "cq_viola_nios2_s_ic_data_module" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sjd1.tdf
    Info (12023): Found entity 1: altsyncram_sjd1
Info (12128): Elaborating entity "altsyncram_sjd1" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_data_module:cq_viola_nios2_s_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated"
Info (12128): Elaborating entity "cq_viola_nios2_s_ic_tag_module" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_tag_module:cq_viola_nios2_s_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_tag_module:cq_viola_nios2_s_ic_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_tag_module:cq_viola_nios2_s_ic_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_tag_module:cq_viola_nios2_s_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cq_viola_nios2_s_ic_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "23"
    Info (12134): Parameter "width_b" = "23"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_seh1.tdf
    Info (12023): Found entity 1: altsyncram_seh1
Info (12128): Elaborating entity "altsyncram_seh1" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_ic_tag_module:cq_viola_nios2_s_ic_tag|altsyncram:the_altsyncram|altsyncram_seh1:auto_generated"
Info (12128): Elaborating entity "cq_viola_nios2_s_register_bank_a_module" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_register_bank_a_module:cq_viola_nios2_s_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_register_bank_a_module:cq_viola_nios2_s_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_register_bank_a_module:cq_viola_nios2_s_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_register_bank_a_module:cq_viola_nios2_s_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cq_viola_nios2_s_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n4h1.tdf
    Info (12023): Found entity 1: altsyncram_n4h1
Info (12128): Elaborating entity "altsyncram_n4h1" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_register_bank_a_module:cq_viola_nios2_s_register_bank_a|altsyncram:the_altsyncram|altsyncram_n4h1:auto_generated"
Info (12128): Elaborating entity "cq_viola_nios2_s_register_bank_b_module" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_register_bank_b_module:cq_viola_nios2_s_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_register_bank_b_module:cq_viola_nios2_s_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_register_bank_b_module:cq_viola_nios2_s_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_register_bank_b_module:cq_viola_nios2_s_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cq_viola_nios2_s_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o4h1.tdf
    Info (12023): Found entity 1: altsyncram_o4h1
Info (12128): Elaborating entity "altsyncram_o4h1" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_register_bank_b_module:cq_viola_nios2_s_register_bank_b|altsyncram:the_altsyncram|altsyncram_o4h1:auto_generated"
Info (12128): Elaborating entity "cq_viola_nios2_s_mult_cell" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1"
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1"
Info (12133): Instantiated megafunction "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v
    Info (12023): Found entity 1: altera_mult_add_q1u2
Info (12128): Elaborating entity "altera_mult_add_q1u2" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Warning (10858): Verilog HDL warning at altera_mult_add_rtl.v(695): object systolic_adder_output used but never assigned
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12133): Instantiated megafunction "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "selected_device_family" = "Cyclone IV E"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block"
Info (12131): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split"
Info (12131): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split"
Info (12131): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_scanchain" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_scanchain:scanchain_block"
Info (12131): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_scanchain:scanchain_block", which is child of megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_with_ext_function" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_scanchain:scanchain_block|ama_register_with_ext_function:scanchain_register_block_0"
Info (12131): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_scanchain:scanchain_block|ama_register_with_ext_function:scanchain_register_block_0", which is child of megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block"
Info (12131): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0"
Info (12131): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block"
Info (12131): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0"
Info (12131): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1"
Info (12131): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block"
Info (12131): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_accumulator_function" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block"
Info (12131): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block", which is child of megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block"
Info (12131): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2"
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2"
Info (12133): Instantiated megafunction "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v
    Info (12023): Found entity 1: altera_mult_add_s1u2
Info (12128): Elaborating entity "altera_mult_add_s1u2" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Warning (10858): Verilog HDL warning at altera_mult_add_rtl.v(695): object systolic_adder_output used but never assigned
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12133): Instantiated megafunction "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "selected_device_family" = "Cyclone IV E"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "16"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_accumulator_function" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block"
Info (12131): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_accumulator_function:accumulator_block", which is child of megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "cq_viola_nios2_s_nios2_oci" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci"
Info (12128): Elaborating entity "cq_viola_nios2_s_nios2_oci_debug" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_debug:the_cq_viola_nios2_s_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "cq_viola_nios2_s_nios2_ocimem" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem"
Info (12128): Elaborating entity "cq_viola_nios2_s_ociram_sp_ram_module" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|cq_viola_nios2_s_ociram_sp_ram_module:cq_viola_nios2_s_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|cq_viola_nios2_s_ociram_sp_ram_module:cq_viola_nios2_s_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|cq_viola_nios2_s_ociram_sp_ram_module:cq_viola_nios2_s_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|cq_viola_nios2_s_ociram_sp_ram_module:cq_viola_nios2_s_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "cq_viola_nios2_s_ociram_default_contents.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nq81.tdf
    Info (12023): Found entity 1: altsyncram_nq81
Info (12128): Elaborating entity "altsyncram_nq81" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_ocimem:the_cq_viola_nios2_s_nios2_ocimem|cq_viola_nios2_s_ociram_sp_ram_module:cq_viola_nios2_s_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_nq81:auto_generated"
Info (12128): Elaborating entity "cq_viola_nios2_s_nios2_avalon_reg" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_avalon_reg:the_cq_viola_nios2_s_nios2_avalon_reg"
Info (12128): Elaborating entity "cq_viola_nios2_s_nios2_oci_break" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_break:the_cq_viola_nios2_s_nios2_oci_break"
Info (12128): Elaborating entity "cq_viola_nios2_s_nios2_oci_xbrk" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_xbrk:the_cq_viola_nios2_s_nios2_oci_xbrk"
Info (12128): Elaborating entity "cq_viola_nios2_s_nios2_oci_dbrk" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_dbrk:the_cq_viola_nios2_s_nios2_oci_dbrk"
Info (12128): Elaborating entity "cq_viola_nios2_s_nios2_oci_itrace" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_itrace:the_cq_viola_nios2_s_nios2_oci_itrace"
Info (12128): Elaborating entity "cq_viola_nios2_s_nios2_oci_dtrace" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_dtrace:the_cq_viola_nios2_s_nios2_oci_dtrace"
Info (12128): Elaborating entity "cq_viola_nios2_s_nios2_oci_td_mode" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_dtrace:the_cq_viola_nios2_s_nios2_oci_dtrace|cq_viola_nios2_s_nios2_oci_td_mode:cq_viola_nios2_s_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "cq_viola_nios2_s_nios2_oci_fifo" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_fifo:the_cq_viola_nios2_s_nios2_oci_fifo"
Info (12128): Elaborating entity "cq_viola_nios2_s_nios2_oci_compute_input_tm_cnt" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_fifo:the_cq_viola_nios2_s_nios2_oci_fifo|cq_viola_nios2_s_nios2_oci_compute_input_tm_cnt:the_cq_viola_nios2_s_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "cq_viola_nios2_s_nios2_oci_fifo_wrptr_inc" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_fifo:the_cq_viola_nios2_s_nios2_oci_fifo|cq_viola_nios2_s_nios2_oci_fifo_wrptr_inc:the_cq_viola_nios2_s_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "cq_viola_nios2_s_nios2_oci_fifo_cnt_inc" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_fifo:the_cq_viola_nios2_s_nios2_oci_fifo|cq_viola_nios2_s_nios2_oci_fifo_cnt_inc:the_cq_viola_nios2_s_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "cq_viola_nios2_s_oci_test_bench" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_fifo:the_cq_viola_nios2_s_nios2_oci_fifo|cq_viola_nios2_s_oci_test_bench:the_cq_viola_nios2_s_oci_test_bench"
Info (12128): Elaborating entity "cq_viola_nios2_s_nios2_oci_pib" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_pib:the_cq_viola_nios2_s_nios2_oci_pib"
Info (12128): Elaborating entity "cq_viola_nios2_s_nios2_oci_im" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_nios2_oci_im:the_cq_viola_nios2_s_nios2_oci_im"
Info (12128): Elaborating entity "cq_viola_nios2_s_jtag_debug_module_wrapper" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper"
Info (12128): Elaborating entity "cq_viola_nios2_s_jtag_debug_module_tck" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_tck:the_cq_viola_nios2_s_jtag_debug_module_tck"
Info (12128): Elaborating entity "cq_viola_nios2_s_jtag_debug_module_sysclk" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|cq_viola_nios2_s_jtag_debug_module_sysclk:the_cq_viola_nios2_s_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cq_viola_nios2_s_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cq_viola_nios2_s_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cq_viola_nios2_s_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cq_viola_nios2_s_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cq_viola_nios2_s_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_nios2_oci:the_cq_viola_nios2_s_nios2_oci|cq_viola_nios2_s_jtag_debug_module_wrapper:the_cq_viola_nios2_s_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cq_viola_nios2_s_jtag_debug_module_phy"
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "cq_viola:inst|altera_avalon_mm_bridge:mm_bridge_0"
Info (12128): Elaborating entity "cq_viola_sysid" for hierarchy "cq_viola:inst|cq_viola_sysid:sysid"
Info (12128): Elaborating entity "cq_viola_systimer" for hierarchy "cq_viola:inst|cq_viola_systimer:systimer"
Info (12128): Elaborating entity "cq_viola_jtag_uart" for hierarchy "cq_viola:inst|cq_viola_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "cq_viola_jtag_uart_scfifo_w" for hierarchy "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_w:the_cq_viola_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "cq_viola_jtag_uart_scfifo_r" for hierarchy "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|cq_viola_jtag_uart_scfifo_r:the_cq_viola_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "cq_viola:inst|cq_viola_jtag_uart:jtag_uart|alt_jtag_atlantic:cq_viola_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "cq_viola_led" for hierarchy "cq_viola:inst|cq_viola_led:led"
Info (12128): Elaborating entity "avalonif_mmcdma" for hierarchy "cq_viola:inst|avalonif_mmcdma:mmcdma"
Info (12128): Elaborating entity "avalonif_mmc" for hierarchy "cq_viola:inst|avalonif_mmcdma:mmcdma|avalonif_mmc:U_mmcif"
Info (12128): Elaborating entity "dmamem" for hierarchy "cq_viola:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cq_viola:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "cq_viola:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p7o1.tdf
    Info (12023): Found entity 1: altsyncram_p7o1
Info (12128): Elaborating entity "altsyncram_p7o1" for hierarchy "cq_viola:inst|avalonif_mmcdma:mmcdma|dmamem:U_mem|altsyncram:altsyncram_component|altsyncram_p7o1:auto_generated"
Info (12128): Elaborating entity "lcdc_component" for hierarchy "cq_viola:inst|lcdc_component:lcdc"
Info (12128): Elaborating entity "lcdc_regs" for hierarchy "cq_viola:inst|lcdc_component:lcdc|lcdc_regs:U0"
Info (12128): Elaborating entity "lcdc_dma" for hierarchy "cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1"
Info (12128): Elaborating entity "lcdc_dmafifo" for hierarchy "cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "10"
    Info (12134): Parameter "lpm_width_r" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_kak1.tdf
    Info (12023): Found entity 1: dcfifo_kak1
Info (12128): Elaborating entity "dcfifo_kak1" for hierarchy "cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf
    Info (12023): Found entity 1: a_graycounter_s57
Info (12128): Elaborating entity "a_graycounter_s57" for hierarchy "cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_s57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|a_graycounter_pjc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5b11.tdf
    Info (12023): Found entity 1: altsyncram_5b11
Info (12128): Elaborating entity "altsyncram_5b11" for hierarchy "cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|altsyncram_5b11:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ikd
Info (12128): Elaborating entity "alt_synch_pipe_ikd" for hierarchy "cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf
    Info (12023): Found entity 1: dffpipe_8d9
Info (12128): Elaborating entity "dffpipe_8d9" for hierarchy "cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|dffpipe_8d9:wrfull_reg"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|dffpipe_gd9:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_jkd
Info (12128): Elaborating entity "alt_synch_pipe_jkd" for hierarchy "cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe17"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|cmpr_f66:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf
    Info (12023): Found entity 1: cntr_54e
Info (12128): Elaborating entity "cntr_54e" for hierarchy "cq_viola:inst|lcdc_component:lcdc|lcdc_dma:U1|lcdc_dmafifo:U0|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_kak1:auto_generated|cntr_54e:cntr_b"
Info (12128): Elaborating entity "lcdc_wrstate" for hierarchy "cq_viola:inst|lcdc_component:lcdc|lcdc_wrstate:U2"
Info (12128): Elaborating entity "cq_viola_touchpanel" for hierarchy "cq_viola:inst|cq_viola_touchpanel:touchpanel"
Info (12128): Elaborating entity "pixelsimd" for hierarchy "cq_viola:inst|pixelsimd:pixelsimd"
Info (12128): Elaborating entity "pixelsimd_sat_u8" for hierarchy "cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_sat_u8:sat_u0"
Info (12128): Elaborating entity "pixelsimd_yuvdec" for hierarchy "cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec"
Info (12128): Elaborating entity "pixelsimd_mult_s8xs10" for hierarchy "cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "8"
    Info (12134): Parameter "lpm_widthb" = "10"
    Info (12134): Parameter "lpm_widthp" = "18"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_47n.tdf
    Info (12023): Found entity 1: mult_47n
Info (12128): Elaborating entity "mult_47n" for hierarchy "cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_yuvdec:yuvdec|pixelsimd_mult_s8xs10:u0|lpm_mult:lpm_mult_component|mult_47n:auto_generated"
Info (12128): Elaborating entity "pixelsimd_blend_u8" for hierarchy "cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r"
Info (12128): Elaborating entity "pixelsimd_mult_u8xu8" for hierarchy "cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "8"
    Info (12134): Parameter "lpm_widthb" = "8"
    Info (12134): Parameter "lpm_widthp" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_scn.tdf
    Info (12023): Found entity 1: mult_scn
Info (12128): Elaborating entity "mult_scn" for hierarchy "cq_viola:inst|pixelsimd:pixelsimd|pixelsimd_blend_u8:blend_r|pixelsimd_mult_u8xu8:u0|lpm_mult:lpm_mult_component|mult_scn:auto_generated"
Info (12128): Elaborating entity "altera_customins_master_translator" for hierarchy "cq_viola:inst|altera_customins_master_translator:nios2_s_custom_instruction_master_translator"
Info (12128): Elaborating entity "cq_viola_nios2_s_custom_instruction_master_multi_xconnect" for hierarchy "cq_viola:inst|cq_viola_nios2_s_custom_instruction_master_multi_xconnect:nios2_s_custom_instruction_master_multi_xconnect"
Info (12128): Elaborating entity "altera_customins_slave_translator" for hierarchy "cq_viola:inst|altera_customins_slave_translator:nios2_s_custom_instruction_master_multi_slave_translator0"
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "cq_viola_mm_interconnect_0" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_s_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcdc_m1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_s_jtag_debug_module_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ipl_memory_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:mm_bridge_0_s0_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_s_instruction_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_s_data_master_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcdc_m1_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_s_jtag_debug_module_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_0_addr_router" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router:addr_router"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_0_addr_router_default_decode" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router:addr_router|cq_viola_mm_interconnect_0_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_0_addr_router_001" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router_001:addr_router_001"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_0_addr_router_001_default_decode" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router_001:addr_router_001|cq_viola_mm_interconnect_0_addr_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_0_addr_router_002" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router_002:addr_router_002"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_0_addr_router_002_default_decode" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_addr_router_002:addr_router_002|cq_viola_mm_interconnect_0_addr_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_0_id_router" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_id_router:id_router"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_0_id_router_default_decode" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_id_router:id_router|cq_viola_mm_interconnect_0_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_0_id_router_001" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_id_router_001:id_router_001"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_0_id_router_001_default_decode" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_id_router_001:id_router_001|cq_viola_mm_interconnect_0_id_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_0_id_router_003" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_id_router_003:id_router_003"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_0_id_router_003_default_decode" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_id_router_003:id_router_003|cq_viola_mm_interconnect_0_id_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_full" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001"
Info (12128): Elaborating entity "altera_merlin_burst_adapter_full" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter_001|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_0_cmd_xbar_demux" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_0_cmd_xbar_demux_001" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_demux_001:cmd_xbar_demux_001"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_0_cmd_xbar_demux_002" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_demux_002:cmd_xbar_demux_002"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_0_cmd_xbar_mux" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_0_cmd_xbar_mux_001" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_0_cmd_xbar_mux_003" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_cmd_xbar_mux_003:cmd_xbar_mux_003"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_0_rsp_xbar_demux" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_0_rsp_xbar_demux_001" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_demux_001:rsp_xbar_demux_001"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_0_rsp_xbar_demux_003" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_demux_003:rsp_xbar_demux_003"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_0_rsp_xbar_mux" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_0_rsp_xbar_mux_001" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_0_rsp_xbar_mux_002" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|cq_viola_mm_interconnect_0_rsp_xbar_mux_002:rsp_xbar_mux_002"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter"
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002"
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object "aligned_byte_cnt" assigned a value but never read
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003"
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object "aligned_addr" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object "aligned_byte_cnt" assigned a value but never read
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_1" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:mm_bridge_0_m0_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mmcdma_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:lcdc_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:touchpanel_spi_control_port_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:mm_bridge_0_m0_translator_avalon_universal_master_0_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_1_addr_router" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_addr_router:addr_router"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_1_addr_router_default_decode" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_addr_router:addr_router|cq_viola_mm_interconnect_1_addr_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_1_id_router" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_id_router:id_router"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_1_id_router_default_decode" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_id_router:id_router|cq_viola_mm_interconnect_1_id_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_1_id_router_005" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_id_router_005:id_router_005"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_1_id_router_005_default_decode" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_id_router_005:id_router_005|cq_viola_mm_interconnect_1_id_router_005_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:limiter"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_1_cmd_xbar_demux" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_1_cmd_xbar_mux" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_1_cmd_xbar_mux_005" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_cmd_xbar_mux_005:cmd_xbar_mux_005"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_1_rsp_xbar_demux" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_1_rsp_xbar_demux_005" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_demux_005:rsp_xbar_demux_005"
Info (12128): Elaborating entity "cq_viola_mm_interconnect_1_rsp_xbar_mux" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|cq_viola_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser"
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "cq_viola:inst|cq_viola_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer"
Info (12128): Elaborating entity "cq_viola_irq_mapper" for hierarchy "cq_viola:inst|cq_viola_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12133): Instantiated megafunction "cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" with the following parameter:
    Info (12134): Parameter "depth" = "3"
    Info (12134): Parameter "width" = "1"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u"
Info (12131): Elaborated megafunction instantiation "cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "cq_viola:inst|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "cq_viola:inst|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "cq_viola:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "cq_viola:inst|altera_reset_controller:rst_controller_001"
Warning (12020): Port "jdo" on the entity instantiation of "the_cq_viola_nios2_s_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "cq_viola:inst|cq_viola_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size
Info (278001): Inferred 3 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "cq_viola:inst|cq_viola_nios2_s:nios2_s|Add6"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0"
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|lpm_add_sub:Add6"
Info (12133): Instantiated megafunction "cq_viola:inst|cq_viola_nios2_s:nios2_s|lpm_add_sub:Add6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf
    Info (12023): Found entity 1: add_sub_qvi
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf
    Info (12023): Found entity 1: mult_jp01
Info (12130): Elaborated megafunction instantiation "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "cq_viola:inst|cq_viola_nios2_s:nios2_s|cq_viola_nios2_s_mult_cell:the_cq_viola_nios2_s_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j011.tdf
    Info (12023): Found entity 1: mult_j011
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SDR_CKE" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 520 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000     CLOCK_50
    Info (332111):   10.000 inst2|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   10.000 inst2|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   25.000 inst2|altpll_component|auto_generated|pll1|clk[2]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 1599 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 528 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:07
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Info (144001): Generated suppressed messages file C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/output_files/cq_viola_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8320 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 32 output pins
    Info (21060): Implemented 24 bidirectional pins
    Info (21061): Implemented 8022 logic cells
    Info (21064): Implemented 215 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 18 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 742 megabytes
    Info: Processing ended: Wed May 14 00:58:57 2014
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:00:45


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/PROJECT/Physicaloid/c85_peridot/fpga/peridot_lcdunit/output_files/cq_viola_top.map.smsg.


