BRAM_QA_Action_RAM_0_0.v,verilog,xil_defaultlib,../../../bd/BRAM_QA/ip/BRAM_QA_Action_RAM_0_0/sim/BRAM_QA_Action_RAM_0_0.v,
BRAM_QA_reg_32bit_0_0.v,verilog,xil_defaultlib,../../../bd/BRAM_QA/ip/BRAM_QA_reg_32bit_0_0/sim/BRAM_QA_reg_32bit_0_0.v,
BRAM_QA_Action_RAM_0_1.v,verilog,xil_defaultlib,../../../bd/BRAM_QA/ip/BRAM_QA_Action_RAM_0_1/sim/BRAM_QA_Action_RAM_0_1.v,
BRAM_QA_Action_RAM_1_0.v,verilog,xil_defaultlib,../../../bd/BRAM_QA/ip/BRAM_QA_Action_RAM_1_0/sim/BRAM_QA_Action_RAM_1_0.v,
BRAM_QA_Action_RAM_2_0.v,verilog,xil_defaultlib,../../../bd/BRAM_QA/ip/BRAM_QA_Action_RAM_2_0/sim/BRAM_QA_Action_RAM_2_0.v,
BRAM_QA_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/BRAM_QA/ip/BRAM_QA_xlconstant_0_0/sim/BRAM_QA_xlconstant_0_0.v,
BRAM_QA_xlconstant_0_1.v,verilog,xil_defaultlib,../../../bd/BRAM_QA/ip/BRAM_QA_xlconstant_0_1/sim/BRAM_QA_xlconstant_0_1.v,
BRAM_QA_reg_2bit_0_0.v,verilog,xil_defaultlib,../../../bd/BRAM_QA/ip/BRAM_QA_reg_2bit_0_0/sim/BRAM_QA_reg_2bit_0_0.v,
BRAM_QA_decoder_0_0.v,verilog,xil_defaultlib,../../../bd/BRAM_QA/ip/BRAM_QA_decoder_0_0/sim/BRAM_QA_decoder_0_0.v,
BRAM_QA_QA_0_0.v,verilog,xil_defaultlib,../../../bd/BRAM_QA/ip/BRAM_QA_QA_0_0/sim/BRAM_QA_QA_0_0.v,
BRAM_QA.v,verilog,xil_defaultlib,../../../bd/BRAM_QA/sim/BRAM_QA.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
