<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>legup-4.0: llvm::ScheduleDAGInstrs Class Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">legup-4.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="../../hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="../../functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('d8/dbb/classllvm_1_1ScheduleDAGInstrs.html','../../');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Properties</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Friends</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(12)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(13)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a> &#124;
<a href="#pro-types">Protected Types</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a>  </div>
  <div class="headertitle">
<div class="title">llvm::ScheduleDAGInstrs Class Reference<span class="mlabels"><span class="mlabel">abstract</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>&gt;</code></p>
<div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="../../closed.png" alt="+"/> Inheritance diagram for llvm::ScheduleDAGInstrs:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
 <div class="center">
  <img src="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.png" usemap="#llvm::ScheduleDAGInstrs_map" alt=""/>
  <map id="llvm::ScheduleDAGInstrs_map" name="llvm::ScheduleDAGInstrs_map">
<area href="../../d7/d5f/classllvm_1_1ScheduleDAG.html" alt="llvm::ScheduleDAG" shape="rect" coords="93,0,270,24"/>
<area href="../../db/d60/classllvm_1_1DefaultVLIWScheduler.html" alt="llvm::DefaultVLIWScheduler" shape="rect" coords="0,112,177,136"/>
<area href="../../d5/db8/classllvm_1_1ScheduleDAGMI.html" alt="llvm::ScheduleDAGMI" shape="rect" coords="187,112,364,136"/>
<area href="../../dd/d02/classllvm_1_1ScheduleDAGMILive.html" alt="llvm::ScheduleDAGMILive" shape="rect" coords="187,168,364,192"/>
<area href="../../d0/d00/classllvm_1_1VLIWMachineScheduler.html" alt="llvm::VLIWMachineScheduler" shape="rect" coords="187,224,364,248"/>
</map>
 </div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a6033aec7d1efaf3382a75b5032ff3c0a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6033aec7d1efaf3382a75b5032ff3c0a">ScheduleDAGInstrs</a> (<a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dd/d77/classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> &amp;mli, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d04/classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> &amp;mdt, bool IsPostRAFlag, bool <a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a>=<a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="../../d7/df6/classllvm_1_1LiveIntervals.html">LiveIntervals</a> *<a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">LIS</a>=nullptr)</td></tr>
<tr class="separator:a6033aec7d1efaf3382a75b5032ff3c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5699f6d46c8153c84b71e21a9259e9e"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae5699f6d46c8153c84b71e21a9259e9e">~ScheduleDAGInstrs</a> ()</td></tr>
<tr class="separator:ae5699f6d46c8153c84b71e21a9259e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a504d1b35196a1a4c778b3837566ea7b7"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a504d1b35196a1a4c778b3837566ea7b7">isPostRA</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:a504d1b35196a1a4c778b3837566ea7b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cd25ceae77621ea3d813a2afdab127b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/df6/classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a2cd25ceae77621ea3d813a2afdab127b">getLIS</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a2cd25ceae77621ea3d813a2afdab127b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expose <a class="el" href="../../d7/df6/classllvm_1_1LiveIntervals.html">LiveIntervals</a> for use in DAG mutators and such.  <a href="#a2cd25ceae77621ea3d813a2afdab127b">More...</a><br/></td></tr>
<tr class="separator:a2cd25ceae77621ea3d813a2afdab127b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab077d62392fe288ad041b43622d93346"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ab077d62392fe288ad041b43622d93346">getSchedModel</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:ab077d62392fe288ad041b43622d93346"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the machine model for instruction scheduling.  <a href="#ab077d62392fe288ad041b43622d93346">More...</a><br/></td></tr>
<tr class="separator:ab077d62392fe288ad041b43622d93346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6717374178b6677be5b2f5d227d312cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6717374178b6677be5b2f5d227d312cf">getSchedClass</a> (<a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a6717374178b6677be5b2f5d227d312cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resolve and cache a resolved scheduling class for an <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>.  <a href="#a6717374178b6677be5b2f5d227d312cf">More...</a><br/></td></tr>
<tr class="separator:a6717374178b6677be5b2f5d227d312cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb9c314de586393b2cb695733eeafc6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aeb9c314de586393b2cb695733eeafc6c">begin</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:aeb9c314de586393b2cb695733eeafc6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">begin - Return an iterator to the top of the current scheduling region.  <a href="#aeb9c314de586393b2cb695733eeafc6c">More...</a><br/></td></tr>
<tr class="separator:aeb9c314de586393b2cb695733eeafc6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1a4554243ad6d8f52e7d12a74f0cded"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aa1a4554243ad6d8f52e7d12a74f0cded">end</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:aa1a4554243ad6d8f52e7d12a74f0cded"><td class="mdescLeft">&#160;</td><td class="mdescRight">end - Return an iterator to the bottom of the current scheduling region.  <a href="#aa1a4554243ad6d8f52e7d12a74f0cded">More...</a><br/></td></tr>
<tr class="separator:aa1a4554243ad6d8f52e7d12a74f0cded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c497ec4b863f7d59aa3678740331c8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6c497ec4b863f7d59aa3678740331c8e">newSUnit</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)</td></tr>
<tr class="memdesc:a6c497ec4b863f7d59aa3678740331c8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">newSUnit - Creates a new <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> and return a ptr to it.  <a href="#a6c497ec4b863f7d59aa3678740331c8e">More...</a><br/></td></tr>
<tr class="separator:a6c497ec4b863f7d59aa3678740331c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cf6c94d54730c618ac5f86d2140d032"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6cf6c94d54730c618ac5f86d2140d032">getSUnit</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="memdesc:a6cf6c94d54730c618ac5f86d2140d032"><td class="mdescLeft">&#160;</td><td class="mdescRight">getSUnit - Return an existing <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> for this MI, or NULL.  <a href="#a6cf6c94d54730c618ac5f86d2140d032">More...</a><br/></td></tr>
<tr class="separator:a6cf6c94d54730c618ac5f86d2140d032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2822215b7634783aece96ef695a72f1d"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a2822215b7634783aece96ef695a72f1d">startBlock</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>)</td></tr>
<tr class="memdesc:a2822215b7634783aece96ef695a72f1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">startBlock - Prepare to perform scheduling in the given block.  <a href="#a2822215b7634783aece96ef695a72f1d">More...</a><br/></td></tr>
<tr class="separator:a2822215b7634783aece96ef695a72f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9a4461e2c9ac06b97f55554f836d66"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a1f9a4461e2c9ac06b97f55554f836d66">finishBlock</a> ()</td></tr>
<tr class="memdesc:a1f9a4461e2c9ac06b97f55554f836d66"><td class="mdescLeft">&#160;</td><td class="mdescRight">finishBlock - Clean up after scheduling in the given block.  <a href="#a1f9a4461e2c9ac06b97f55554f836d66">More...</a><br/></td></tr>
<tr class="separator:a1f9a4461e2c9ac06b97f55554f836d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8727d434d20639d563849891f5ca1e1"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae8727d434d20639d563849891f5ca1e1">enterRegion</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *bb, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aeb9c314de586393b2cb695733eeafc6c">begin</a>, <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aa1a4554243ad6d8f52e7d12a74f0cded">end</a>, unsigned regioninstrs)</td></tr>
<tr class="memdesc:ae8727d434d20639d563849891f5ca1e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the scheduler state for the next scheduling region.  <a href="#ae8727d434d20639d563849891f5ca1e1">More...</a><br/></td></tr>
<tr class="separator:ae8727d434d20639d563849891f5ca1e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc5a5c32ac78a99ee2633dbbeec20397"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397">exitRegion</a> ()</td></tr>
<tr class="memdesc:abc5a5c32ac78a99ee2633dbbeec20397"><td class="mdescLeft">&#160;</td><td class="mdescRight">Notify that the scheduler has finished scheduling the current region.  <a href="#abc5a5c32ac78a99ee2633dbbeec20397">More...</a><br/></td></tr>
<tr class="separator:abc5a5c32ac78a99ee2633dbbeec20397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84887b0eb2d09991dd779c7a29a89ae2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a84887b0eb2d09991dd779c7a29a89ae2">buildSchedGraph</a> (<a class="el" href="../../d4/d31/classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *AA, <a class="el" href="../../d6/d7c/classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> *RPTracker=nullptr, <a class="el" href="../../d1/d11/classllvm_1_1PressureDiffs.html">PressureDiffs</a> *PDiffs=nullptr)</td></tr>
<tr class="separator:a84887b0eb2d09991dd779c7a29a89ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8625c1e6c9bc82f2eaef39d3fff65a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae8625c1e6c9bc82f2eaef39d3fff65a8">addSchedBarrierDeps</a> ()</td></tr>
<tr class="separator:ae8625c1e6c9bc82f2eaef39d3fff65a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0cecc651db330128468e08794794f5c"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ac0cecc651db330128468e08794794f5c">schedule</a> ()=0</td></tr>
<tr class="separator:ac0cecc651db330128468e08794794f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c30ee6cdef3f4784c192654dcb9bab0"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a7c30ee6cdef3f4784c192654dcb9bab0">finalizeSchedule</a> ()</td></tr>
<tr class="separator:a7c30ee6cdef3f4784c192654dcb9bab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9a04e6171f45b8be27781120caa723d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af9a04e6171f45b8be27781120caa723d">dumpNode</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="separator:af9a04e6171f45b8be27781120caa723d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb37cc24abd3ed381b0fd496351bd17"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#afbb37cc24abd3ed381b0fd496351bd17">getGraphNodeLabel</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="memdesc:afbb37cc24abd3ed381b0fd496351bd17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a label for a DAG node that points to an instruction.  <a href="#afbb37cc24abd3ed381b0fd496351bd17">More...</a><br/></td></tr>
<tr class="separator:afbb37cc24abd3ed381b0fd496351bd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f7a6c4d1be0ca66f44eb4aa499075a"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a23f7a6c4d1be0ca66f44eb4aa499075a">getDAGName</a> () <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> override</td></tr>
<tr class="memdesc:a23f7a6c4d1be0ca66f44eb4aa499075a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a label for the region of code covered by the DAG.  <a href="#a23f7a6c4d1be0ca66f44eb4aa499075a">More...</a><br/></td></tr>
<tr class="separator:a23f7a6c4d1be0ca66f44eb4aa499075a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2b071164aa89a60879fbfd688e4160f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aa2b071164aa89a60879fbfd688e4160f">fixupKills</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB)</td></tr>
<tr class="memdesc:aa2b071164aa89a60879fbfd688e4160f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fix register kill flags that scheduling has made invalid.  <a href="#aa2b071164aa89a60879fbfd688e4160f">More...</a><br/></td></tr>
<tr class="separator:aa2b071164aa89a60879fbfd688e4160f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e10e20ded7655f844479a648aa0c66"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a20e10e20ded7655f844479a648aa0c66">clearDAG</a> ()</td></tr>
<tr class="memdesc:a20e10e20ded7655f844479a648aa0c66"><td class="mdescLeft">&#160;</td><td class="mdescRight">clearDAG - clear the DAG state (between regions).  <a href="#a20e10e20ded7655f844479a648aa0c66">More...</a><br/></td></tr>
<tr class="separator:a20e10e20ded7655f844479a648aa0c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afba135d7c0db77bea1737d0e88a99a0e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#afba135d7c0db77bea1737d0e88a99a0e">getInstrDesc</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:afba135d7c0db77bea1737d0e88a99a0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a209b615edbcad3e1a7afd7411ce4eae2"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a209b615edbcad3e1a7afd7411ce4eae2">viewGraph</a> (<a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../db/d5e/classllvm_1_1Twine.html">Twine</a> &amp;Name, <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../db/d5e/classllvm_1_1Twine.html">Twine</a> &amp;Title)</td></tr>
<tr class="separator:a209b615edbcad3e1a7afd7411ce4eae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e726201ecf499acd7f87ac1d4ff610e"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a7e726201ecf499acd7f87ac1d4ff610e">viewGraph</a> ()</td></tr>
<tr class="memdesc:a7e726201ecf499acd7f87ac1d4ff610e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Out-of-line implementation with no arguments is handy for gdb.  <a href="#a7e726201ecf499acd7f87ac1d4ff610e">More...</a><br/></td></tr>
<tr class="separator:a7e726201ecf499acd7f87ac1d4ff610e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba5cd5884386aa82ed66ebd4b44b8fbc"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#aba5cd5884386aa82ed66ebd4b44b8fbc">addCustomGraphFeatures</a> (<a class="el" href="../../d6/df4/classllvm_1_1GraphWriter.html">GraphWriter</a>&lt; <a class="el" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> * &gt; &amp;) <a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> </td></tr>
<tr class="separator:aba5cd5884386aa82ed66ebd4b44b8fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab464241184b77be167ff521aa2552e29"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#ab464241184b77be167ff521aa2552e29">VerifyScheduledDAG</a> (bool isBottomUp)</td></tr>
<tr class="separator:ab464241184b77be167ff521aa2552e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a9aa31260fcd6b572eb34528673438c3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d9/d77/classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a9aa31260fcd6b572eb34528673438c3c">TM</a></td></tr>
<tr class="separator:a9aa31260fcd6b572eb34528673438c3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348590624c488b04d0f9e227e6c3960e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a></td></tr>
<tr class="separator:a348590624c488b04d0f9e227e6c3960e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a418bc6d3f660325fa6d5b9fb269add62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a></td></tr>
<tr class="separator:a418bc6d3f660325fa6d5b9fb269add62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a3d3d075a208011a24a0918b58d7daa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a></td></tr>
<tr class="separator:a5a3d3d075a208011a24a0918b58d7daa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b09f4d9c91e25f7bc2ac60b3b929d11"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a></td></tr>
<tr class="separator:a1b09f4d9c91e25f7bc2ac60b3b929d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d5aacd5fc7d6a739ce913974ed1e53d"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a></td></tr>
<tr class="separator:a3d5aacd5fc7d6a739ce913974ed1e53d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521bf68518a92483130a58680716d153"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a521bf68518a92483130a58680716d153">EntrySU</a></td></tr>
<tr class="separator:a521bf68518a92483130a58680716d153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af81f734d7fb268c95c1c63c399a7c4a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a></td></tr>
<tr class="separator:af81f734d7fb268c95c1c63c399a7c4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de65d3a774ee7a23dc72e3d534e6ce6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a8de65d3a774ee7a23dc72e3d534e6ce6">StressSched</a></td></tr>
<tr class="separator:a8de65d3a774ee7a23dc72e3d534e6ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-types"></a>
Protected Types</h2></td></tr>
<tr class="memitem:a5c8f93623f55c06341ca6b954a3dbebe"><td class="memItemLeft" align="right" valign="top">typedef std::vector&lt; std::pair<br class="typebreak"/>
&lt; <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a5c8f93623f55c06341ca6b954a3dbebe">DbgValueVector</a></td></tr>
<tr class="separator:a5c8f93623f55c06341ca6b954a3dbebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a705a0975de8335b0b6bdbbae165e8f5c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a705a0975de8335b0b6bdbbae165e8f5c">initSUnits</a> ()</td></tr>
<tr class="separator:a705a0975de8335b0b6bdbbae165e8f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56fbc3f460289602ce8a51538ebc1e26"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a56fbc3f460289602ce8a51538ebc1e26">addPhysRegDataDeps</a> (<a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU, unsigned OperIdx)</td></tr>
<tr class="separator:a56fbc3f460289602ce8a51538ebc1e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9425c046cf742bfbb9ebb96466d8e5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a2e9425c046cf742bfbb9ebb96466d8e5">addPhysRegDeps</a> (<a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU, unsigned OperIdx)</td></tr>
<tr class="separator:a2e9425c046cf742bfbb9ebb96466d8e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10acc9310a21d9a8191d3d84916bdffb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a10acc9310a21d9a8191d3d84916bdffb">addVRegDefDeps</a> (<a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU, unsigned OperIdx)</td></tr>
<tr class="separator:a10acc9310a21d9a8191d3d84916bdffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f958ee7dc9902af4093fe8fabbabd6e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a0f958ee7dc9902af4093fe8fabbabd6e">addVRegUseDeps</a> (<a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU, unsigned OperIdx)</td></tr>
<tr class="separator:a0f958ee7dc9902af4093fe8fabbabd6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0149ff5173c451e6501f3a817ff73ac3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a0149ff5173c451e6501f3a817ff73ac3">startBlockForKills</a> (<a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>)</td></tr>
<tr class="memdesc:a0149ff5173c451e6501f3a817ff73ac3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PostRA helper for rewriting kill flags.  <a href="#a0149ff5173c451e6501f3a817ff73ac3">More...</a><br/></td></tr>
<tr class="separator:a0149ff5173c451e6501f3a817ff73ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cf4a0da0c23b860c4a0e1837a9bcc93"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a2cf4a0da0c23b860c4a0e1837a9bcc93">toggleKillFlag</a> (<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)</td></tr>
<tr class="memdesc:a2cf4a0da0c23b860c4a0e1837a9bcc93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Toggle a register operand kill flag.  <a href="#a2cf4a0da0c23b860c4a0e1837a9bcc93">More...</a><br/></td></tr>
<tr class="separator:a2cf4a0da0c23b860c4a0e1837a9bcc93"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:a1a23f5e657727a730e585ad461d914d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dd/d77/classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a1a23f5e657727a730e585ad461d914d8">MLI</a></td></tr>
<tr class="separator:a1a23f5e657727a730e585ad461d914d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab805a4eee0a4f76e28dd11bcc86b1083"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d04/classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ab805a4eee0a4f76e28dd11bcc86b1083">MDT</a></td></tr>
<tr class="separator:ab805a4eee0a4f76e28dd11bcc86b1083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48dac2c15614f61bd7cb73fe322099fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d8/dff/classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">MFI</a></td></tr>
<tr class="separator:a48dac2c15614f61bd7cb73fe322099fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81f901b06e024f4f2f50e1831c0d4b9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/df6/classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">LIS</a></td></tr>
<tr class="memdesc:a81f901b06e024f4f2f50e1831c0d4b9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Live Intervals provides reaching defs in preRA scheduling.  <a href="#a81f901b06e024f4f2f50e1831c0d4b9e">More...</a><br/></td></tr>
<tr class="separator:a81f901b06e024f4f2f50e1831c0d4b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb11b650b88a61630eba2a1b2eaa6fd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html">TargetSchedModel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a></td></tr>
<tr class="memdesc:abb11b650b88a61630eba2a1b2eaa6fd0"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes. ">TargetSchedModel</a> provides an interface to the machine model.  <a href="#abb11b650b88a61630eba2a1b2eaa6fd0">More...</a><br/></td></tr>
<tr class="separator:abb11b650b88a61630eba2a1b2eaa6fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73edb004de8911374552b25481e9e9c3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a73edb004de8911374552b25481e9e9c3">IsPostRA</a></td></tr>
<tr class="memdesc:a73edb004de8911374552b25481e9e9c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">isPostRA flag indicates vregs cannot be present.  <a href="#a73edb004de8911374552b25481e9e9c3">More...</a><br/></td></tr>
<tr class="separator:a73edb004de8911374552b25481e9e9c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf7cb9b8e5dda7b42273e79048f1b8b3"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a></td></tr>
<tr class="separator:adf7cb9b8e5dda7b42273e79048f1b8b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ad332011e2040d133de24f33cf3f4cd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a2ad332011e2040d133de24f33cf3f4cd">CanHandleTerminators</a></td></tr>
<tr class="separator:a2ad332011e2040d133de24f33cf3f4cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a254403f7804208ade3cb68086201cb7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a></td></tr>
<tr class="memdesc:a254403f7804208ade3cb68086201cb7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The block in which to insert instructions.  <a href="#a254403f7804208ade3cb68086201cb7a">More...</a><br/></td></tr>
<tr class="separator:a254403f7804208ade3cb68086201cb7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81ad8ece7681af658742f6d4e2fcfb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a></td></tr>
<tr class="memdesc:ae81ad8ece7681af658742f6d4e2fcfb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">The beginning of the range to be scheduled.  <a href="#ae81ad8ece7681af658742f6d4e2fcfb1">More...</a><br/></td></tr>
<tr class="separator:ae81ad8ece7681af658742f6d4e2fcfb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f74b283acf0dfb537bc387e49344f04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a></td></tr>
<tr class="memdesc:a3f74b283acf0dfb537bc387e49344f04"><td class="mdescLeft">&#160;</td><td class="mdescRight">The end of the range to be scheduled.  <a href="#a3f74b283acf0dfb537bc387e49344f04">More...</a><br/></td></tr>
<tr class="separator:a3f74b283acf0dfb537bc387e49344f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c8be2ff5fd8eab8091e6ffa40ded8d"><td class="memItemLeft" align="right" valign="top">unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">NumRegionInstrs</a></td></tr>
<tr class="memdesc:af1c8be2ff5fd8eab8091e6ffa40ded8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instructions in this region (distance(RegionBegin, RegionEnd)).  <a href="#af1c8be2ff5fd8eab8091e6ffa40ded8d">More...</a><br/></td></tr>
<tr class="separator:af1c8be2ff5fd8eab8091e6ffa40ded8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a077eef2c61ca462db1800cc506092d38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d64/classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">MISUnitMap</a></td></tr>
<tr class="separator:a077eef2c61ca462db1800cc506092d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecc4d170587e25346f72971969bef3f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#ac8868929093ac25f2e201253906af195">VReg2UseMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aecc4d170587e25346f72971969bef3f9">VRegUses</a></td></tr>
<tr class="separator:aecc4d170587e25346f72971969bef3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae384109023f32441ff89f13b79be6b89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a8cfe9e2c1e8dfbcff85d648cd671f01e">Reg2SUnitsMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a></td></tr>
<tr class="separator:ae384109023f32441ff89f13b79be6b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b2bf4940e563082d1d2bf8a9e5521f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#a8cfe9e2c1e8dfbcff85d648cd671f01e">Reg2SUnitsMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a></td></tr>
<tr class="separator:af0b2bf4940e563082d1d2bf8a9e5521f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b7f785c0a719640a922fece8a550100"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d9/d4a/namespacellvm.html#ab78de9ac9414036f18d603bf60050882">VReg2SUnitMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a5b7f785c0a719640a922fece8a550100">VRegDefs</a></td></tr>
<tr class="memdesc:a5b7f785c0a719640a922fece8a550100"><td class="mdescLeft">&#160;</td><td class="mdescRight">Track the last instruction in this region defining each virtual register.  <a href="#a5b7f785c0a719640a922fece8a550100">More...</a><br/></td></tr>
<tr class="separator:a5b7f785c0a719640a922fece8a550100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4afc086f7471b060731e7fbf248958f4"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a4afc086f7471b060731e7fbf248958f4">PendingLoads</a></td></tr>
<tr class="separator:a4afc086f7471b060731e7fbf248958f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6837fb2c08f4c8c986a4689a37ca93cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a5c8f93623f55c06341ca6b954a3dbebe">DbgValueVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">DbgValues</a></td></tr>
<tr class="separator:a6837fb2c08f4c8c986a4689a37ca93cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25ae020b571d18d34d03097d91ca0f40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">FirstDbgValue</a></td></tr>
<tr class="separator:a25ae020b571d18d34d03097d91ca0f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac76418e3ba338f5559dd57d087da159e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ac76418e3ba338f5559dd57d087da159e">LiveRegs</a></td></tr>
<tr class="memdesc:ac76418e3ba338f5559dd57d087da159e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set of live physical registers for updating kill flags.  <a href="#ac76418e3ba338f5559dd57d087da159e">More...</a><br/></td></tr>
<tr class="separator:ac76418e3ba338f5559dd57d087da159e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> - <a class="el" href="../../d4/dc4/structA.html">A</a> <a class="el" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> subclass for scheduling lists of MachineInstrs. </p>

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00076">76</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a5c8f93623f55c06341ca6b954a3dbebe"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">typedef std::vector&lt;std::pair&lt;<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&gt; &gt; <a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a5c8f93623f55c06341ca6b954a3dbebe">llvm::ScheduleDAGInstrs::DbgValueVector</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>DbgValues - Remember instruction that precedes DBG_VALUE. These are generated by buildSchedGraph but persist so they can be referenced when emitting the final schedule. </p>

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00148">148</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a6033aec7d1efaf3382a75b5032ff3c0a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">ScheduleDAGInstrs::ScheduleDAGInstrs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>mf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dd/d77/classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>mli</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d04/classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> &amp;&#160;</td>
          <td class="paramname"><em>mdt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>IsPostRAFlag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>RemoveKillFlags</em> = <code><a class="el" href="../../d3/deb/SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a></code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d7/df6/classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td>
          <td class="paramname"><em>LIS</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00052">52</a> of file <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  : <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#ae2ebc23ff27164ec1d375d4bac6040de">ScheduleDAG</a>(mf), <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a1a23f5e657727a730e585ad461d914d8">MLI</a>(mli), <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ab805a4eee0a4f76e28dd11bcc86b1083">MDT</a>(mdt), <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">MFI</a>(mf.<a class="code" href="../../d5/d77/classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">getFrameInfo</a>()), <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">LIS</a>(lis),</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a73edb004de8911374552b25481e9e9c3">IsPostRA</a>(IsPostRAFlag), <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a>(<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a>),</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a2ad332011e2040d133de24f33cf3f4cd">CanHandleTerminators</a>(<span class="keyword">false</span>), <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">FirstDbgValue</a>(<span class="keyword">nullptr</span>) {</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>((<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a73edb004de8911374552b25481e9e9c3">IsPostRA</a> || LIS) &amp;&amp; <span class="stringliteral">&quot;PreRA scheduling requires LiveIntervals&quot;</span>);</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">DbgValues</a>.clear();</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(!(<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a73edb004de8911374552b25481e9e9c3">IsPostRA</a> &amp;&amp; <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a>.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a78278263fc4c2deaf913ec1bbf98a8d2">getNumVirtRegs</a>()) &amp;&amp;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;         <span class="stringliteral">&quot;Virtual registers must be removed prior to PostRA scheduling&quot;</span>);</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d9/da7/classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;<a class="code" href="../../d9/d6e/namespacellvm_1_1AArch64DB.html#a0c353863a53e67dfe0414f1ab52e0c79a926f30d4227df40d4021a1a65fca93d4">ST</a> = <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a9aa31260fcd6b572eb34528673438c3c">TM</a>.<a class="code" href="../../d9/d77/classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">getSubtarget</a>&lt;<a class="code" href="../../d9/da7/classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a>&gt;();</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>.<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a5419fb52cab4895e3fc6fc9fc5c73f91">init</a>(*ST.<a class="code" href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html#ab5f9e7f3d7e48089a9132de131d9c151">getSchedModel</a>(), &amp;<a class="code" href="../../d9/d6e/namespacellvm_1_1AArch64DB.html#a0c353863a53e67dfe0414f1ab52e0c79a926f30d4227df40d4021a1a65fca93d4">ST</a>, <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a>);</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_abb11b650b88a61630eba2a1b2eaa6fd0"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">llvm::ScheduleDAGInstrs::SchedModel</a></div><div class="ttdeci">TargetSchedModel SchedModel</div><div class="ttdoc">TargetSchedModel provides an interface to the machine model. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00086">ScheduleDAGInstrs.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a5419fb52cab4895e3fc6fc9fc5c73f91"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a5419fb52cab4895e3fc6fc9fc5c73f91">llvm::TargetSchedModel::init</a></div><div class="ttdeci">void init(const MCSchedModel &amp;sm, const TargetSubtargetInfo *sti, const TargetInstrInfo *tii)</div><div class="ttdoc">Initialize the machine model for instruction scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetSchedule_8cpp_source.html#l00054">TargetSchedule.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a2ad332011e2040d133de24f33cf3f4cd"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a2ad332011e2040d133de24f33cf3f4cd">llvm::ScheduleDAGInstrs::CanHandleTerminators</a></div><div class="ttdeci">bool CanHandleTerminators</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00100">ScheduleDAGInstrs.h:100</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html_ab5f9e7f3d7e48089a9132de131d9c151"><div class="ttname"><a href="../../d9/dd2/classllvm_1_1MCSubtargetInfo.html#ab5f9e7f3d7e48089a9132de131d9c151">llvm::MCSubtargetInfo::getSchedModel</a></div><div class="ttdeci">const MCSchedModel * getSchedModel() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d66/MCSubtargetInfo_8h_source.html#l00089">MCSubtargetInfo.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a78278263fc4c2deaf913ec1bbf98a8d2"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a78278263fc4c2deaf913ec1bbf98a8d2">llvm::MachineRegisterInfo::getNumVirtRegs</a></div><div class="ttdeci">unsigned getNumVirtRegs() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00592">MachineRegisterInfo.h:592</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a6837fb2c08f4c8c986a4689a37ca93cf"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">llvm::ScheduleDAGInstrs::DbgValues</a></div><div class="ttdeci">DbgValueVector DbgValues</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00149">ScheduleDAGInstrs.h:149</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a48dac2c15614f61bd7cb73fe322099fa"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">llvm::ScheduleDAGInstrs::MFI</a></div><div class="ttdeci">const MachineFrameInfo * MFI</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00080">ScheduleDAGInstrs.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a1a23f5e657727a730e585ad461d914d8"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a1a23f5e657727a730e585ad461d914d8">llvm::ScheduleDAGInstrs::MLI</a></div><div class="ttdeci">const MachineLoopInfo &amp; MLI</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00078">ScheduleDAGInstrs.h:78</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a73edb004de8911374552b25481e9e9c3"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a73edb004de8911374552b25481e9e9c3">llvm::ScheduleDAGInstrs::IsPostRA</a></div><div class="ttdeci">bool IsPostRA</div><div class="ttdoc">isPostRA flag indicates vregs cannot be present. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00089">ScheduleDAGInstrs.h:89</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_adf7cb9b8e5dda7b42273e79048f1b8b3"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">llvm::ScheduleDAGInstrs::RemoveKillFlags</a></div><div class="ttdeci">bool RemoveKillFlags</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00093">ScheduleDAGInstrs.h:93</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a9aa31260fcd6b572eb34528673438c3c"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a9aa31260fcd6b572eb34528673438c3c">llvm::ScheduleDAG::TM</a></div><div class="ttdeci">const TargetMachine &amp; TM</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00554">ScheduleDAG.h:554</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ab805a4eee0a4f76e28dd11bcc86b1083"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ab805a4eee0a4f76e28dd11bcc86b1083">llvm::ScheduleDAGInstrs::MDT</a></div><div class="ttdeci">const MachineDominatorTree &amp; MDT</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00079">ScheduleDAGInstrs.h:79</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a5af2fed99951774b6a14d30ec6e73792"><div class="ttname"><a href="../../d9/d77/classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">llvm::TargetMachine::getSubtarget</a></div><div class="ttdeci">const STC &amp; getSubtarget() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d21/Target_2TargetMachine_8h_source.html#l00135">Target/TargetMachine.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a4ad4295a88187ea1ae12ecfcfa18a70f"><div class="ttname"><a href="../../d5/d77/classllvm_1_1MachineFunction.html#a4ad4295a88187ea1ae12ecfcfa18a70f">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo * getFrameInfo()</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d1c/MachineFunction_8h_source.html#l00174">MachineFunction.h:174</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_ae2ebc23ff27164ec1d375d4bac6040de"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#ae2ebc23ff27164ec1d375d4bac6040de">llvm::ScheduleDAG::ScheduleDAG</a></div><div class="ttdeci">ScheduleDAG(MachineFunction &amp;mf)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d4e/ScheduleDAG_8cpp_source.html#l00037">ScheduleDAG.cpp:37</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="../../d9/da7/classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/d11/TargetSubtargetInfo_8h_source.html#l00037">TargetSubtargetInfo.h:37</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64DB_html_a0c353863a53e67dfe0414f1ab52e0c79a926f30d4227df40d4021a1a65fca93d4"><div class="ttname"><a href="../../d9/d6e/namespacellvm_1_1AArch64DB.html#a0c353863a53e67dfe0414f1ab52e0c79a926f30d4227df40d4021a1a65fca93d4">llvm::AArch64DB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00339">AArch64BaseInfo.h:339</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a348590624c488b04d0f9e227e6c3960e"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">llvm::ScheduleDAG::TII</a></div><div class="ttdeci">const TargetInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00555">ScheduleDAG.h:555</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a25ae020b571d18d34d03097d91ca0f40"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">llvm::ScheduleDAGInstrs::FirstDbgValue</a></div><div class="ttdeci">MachineInstr * FirstDbgValue</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00150">ScheduleDAGInstrs.h:150</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a1b09f4d9c91e25f7bc2ac60b3b929d11"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">llvm::ScheduleDAG::MRI</a></div><div class="ttdeci">MachineRegisterInfo &amp; MRI</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00558">ScheduleDAG.h:558</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a81f901b06e024f4f2f50e1831c0d4b9e"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">llvm::ScheduleDAGInstrs::LIS</a></div><div class="ttdeci">LiveIntervals * LIS</div><div class="ttdoc">Live Intervals provides reaching defs in preRA scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00083">ScheduleDAGInstrs.h:83</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae5699f6d46c8153c84b71e21a9259e9e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual llvm::ScheduleDAGInstrs::~ScheduleDAGInstrs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00163">163</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;{}</div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="aba5cd5884386aa82ed66ebd4b44b8fbc"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::ScheduleDAG::addCustomGraphFeatures </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/df4/classllvm_1_1GraphWriter.html">GraphWriter</a>&lt; <a class="el" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> * &gt; &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>addCustomGraphFeatures - Add custom features for a visualization of the <a class="el" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html">ScheduleDAG</a>. </p>

<p>Definition at line <a class="el" href="../../dc/da4/ScheduleDAG_8h_source.html#l00600">600</a> of file <a class="el" href="../../dc/da4/ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;{}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a56fbc3f460289602ce8a51538ebc1e26"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGInstrs::addPhysRegDataDeps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OperIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>MO is an operand of SU's instruction that defines a physical register. Add data dependencies from SU to any uses of the physical register. </p>

<p>Definition at line <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00252">252</a> of file <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                                                                      {</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#adb119d63d924841b0523d67dfdd1bf61">getInstr</a>()-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OperIdx);</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">isDef</a>() &amp;&amp; <span class="stringliteral">&quot;expect physreg def&quot;</span>);</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  <span class="comment">// Ask the target if address-backscheduling is desirable, and if so how much.</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d9/da7/classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;<a class="code" href="../../d9/d6e/namespacellvm_1_1AArch64DB.html#a0c353863a53e67dfe0414f1ab52e0c79a926f30d4227df40d4021a1a65fca93d4">ST</a> = <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a9aa31260fcd6b572eb34528673438c3c">TM</a>.<a class="code" href="../../d9/d77/classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">getSubtarget</a>&lt;<a class="code" href="../../d9/da7/classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a>&gt;();</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d8/dfb/classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> Alias(MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>(), <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;       Alias.<a class="code" href="../../d8/dfb/classllvm_1_1MCRegAliasIterator.html#abf2eadac3ea84e2e2739444c40421eac">isValid</a>(); ++Alias) {</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a>.<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#af23cb8c07f7bd9c7df0a85434aa8a0c2">contains</a>(*Alias))</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a5a05b79eda02945cb09d6202624f7fa4">Reg2SUnitsMap::iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a>.<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a007d043f89bfaefaec158a7e93b39832">find</a>(*Alias); <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a>.<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a6123d1aa335e5d9c6299050c2cc5193e">end</a>(); ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;      <a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *UseSU = <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;SU;</div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;      <span class="keywordflow">if</span> (UseSU == SU)</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;      <span class="comment">// Adjust the dependence latency using operand def/use information,</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;      <span class="comment">// then allow the target to perform its own adjustments.</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;      <span class="keywordtype">int</span> UseOp = <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;OpIdx;</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;      <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *RegUse = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;      <a class="code" href="../../d6/d9d/classllvm_1_1SDep.html">SDep</a> Dep;</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;      <span class="keywordflow">if</span> (UseOp &lt; 0)</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        Dep = <a class="code" href="../../d6/d9d/classllvm_1_1SDep.html">SDep</a>(SU, <a class="code" href="../../d6/d9d/classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1">SDep::Artificial</a>);</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;      <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        <span class="comment">// Set the hasPhysRegDefs only for physreg defs that have a use within</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        <span class="comment">// the scheduling region.</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;        SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a9d9a8b8d5225f85cecbbada4ce4406b0">hasPhysRegDefs</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        Dep = <a class="code" href="../../d6/d9d/classllvm_1_1SDep.html">SDep</a>(SU, <a class="code" href="../../d6/d9d/classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">SDep::Data</a>, *Alias);</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        RegUse = UseSU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#adb119d63d924841b0523d67dfdd1bf61">getInstr</a>();</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;      }</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;      Dep.<a class="code" href="../../d6/d9d/classllvm_1_1SDep.html#a148b76c8f993d4a3d95ac19c60e2ebe0">setLatency</a>(</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>.<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a62eff453556ab0541cb285741f7eec8d">computeOperandLatency</a>(SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#adb119d63d924841b0523d67dfdd1bf61">getInstr</a>(), OperIdx, RegUse,</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                                         UseOp));</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;      ST.adjustSchedDependency(SU, UseSU, Dep);</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;      UseSU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">addPred</a>(Dep);</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    }</div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  }</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SparseMultiSet_html_a6123d1aa335e5d9c6299050c2cc5193e"><div class="ttname"><a href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a6123d1aa335e5d9c6299050c2cc5193e">llvm::SparseMultiSet::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/df3/SparseMultiSet_8h_source.html#l00315">SparseMultiSet.h:315</a></div></div>
<div class="ttc" id="classllvm_1_1SparseMultiSet_html_af23cb8c07f7bd9c7df0a85434aa8a0c2"><div class="ttname"><a href="../../d5/db3/classllvm_1_1SparseMultiSet.html#af23cb8c07f7bd9c7df0a85434aa8a0c2">llvm::SparseMultiSet::contains</a></div><div class="ttdeci">bool contains(const KeyT &amp;Key) const </div><div class="ttdoc">Returns true if this set contains an element identified by Key. </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/df3/SparseMultiSet_8h_source.html#l00391">SparseMultiSet.h:391</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_adb119d63d924841b0523d67dfdd1bf61"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#adb119d63d924841b0523d67dfdd1bf61">llvm::SUnit::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00400">ScheduleDAG.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_abb11b650b88a61630eba2a1b2eaa6fd0"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">llvm::ScheduleDAGInstrs::SchedModel</a></div><div class="ttdeci">TargetSchedModel SchedModel</div><div class="ttdoc">TargetSchedModel provides an interface to the machine model. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00086">ScheduleDAGInstrs.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1SparseMultiSet_html_a5a05b79eda02945cb09d6202624f7fa4"><div class="ttname"><a href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a5a05b79eda02945cb09d6202624f7fa4">llvm::SparseMultiSet&lt; PhysRegSUOper, llvm::identity&lt; unsigned &gt;, uint16_t &gt;::iterator</a></div><div class="ttdeci">iterator_base&lt; SparseMultiSet * &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/df3/SparseMultiSet_8h_source.html#l00307">SparseMultiSet.h:307</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26"><div class="ttname"><a href="../../d6/d9d/classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">llvm::SDep::Data</a></div><div class="ttdoc">Regular data dependence (aka true-dependence). </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00049">ScheduleDAG.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a9d9a8b8d5225f85cecbbada4ce4406b0"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a9d9a8b8d5225f85cecbbada4ce4406b0">llvm::SUnit::hasPhysRegDefs</a></div><div class="ttdeci">bool hasPhysRegDefs</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00293">ScheduleDAG.h:293</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html_abf2eadac3ea84e2e2739444c40421eac"><div class="ttname"><a href="../../d8/dfb/classllvm_1_1MCRegAliasIterator.html#abf2eadac3ea84e2e2739444c40421eac">llvm::MCRegAliasIterator::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00580">MCRegisterInfo.h:580</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html"><div class="ttname"><a href="../../d6/d9d/classllvm_1_1SDep.html">llvm::SDep</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00045">ScheduleDAG.h:45</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html"><div class="ttname"><a href="../../d8/dfb/classllvm_1_1MCRegAliasIterator.html">llvm::MCRegAliasIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00555">MCRegisterInfo.h:555</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a9aa31260fcd6b572eb34528673438c3c"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a9aa31260fcd6b572eb34528673438c3c">llvm::ScheduleDAG::TM</a></div><div class="ttdeci">const TargetMachine &amp; TM</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00554">ScheduleDAG.h:554</a></div></div>
<div class="ttc" id="classllvm_1_1SparseMultiSet_html_a007d043f89bfaefaec158a7e93b39832"><div class="ttname"><a href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a007d043f89bfaefaec158a7e93b39832">llvm::SparseMultiSet::find</a></div><div class="ttdeci">iterator find(const KeyT &amp;Key)</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/df3/SparseMultiSet_8h_source.html#l00371">SparseMultiSet.h:371</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a5af2fed99951774b6a14d30ec6e73792"><div class="ttname"><a href="../../d9/d77/classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">llvm::TargetMachine::getSubtarget</a></div><div class="ttdeci">const STC &amp; getSubtarget() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d21/Target_2TargetMachine_8h_source.html#l00135">Target/TargetMachine.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8de7d5cf38939044471c6ee60a01a3df"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00279">MachineOperand.h:279</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a148b76c8f993d4a3d95ac19c60e2ebe0"><div class="ttname"><a href="../../d6/d9d/classllvm_1_1SDep.html#a148b76c8f993d4a3d95ac19c60e2ebe0">llvm::SDep::setLatency</a></div><div class="ttdeci">void setLatency(unsigned Lat)</div><div class="ttdoc">setLatency - Set the latency for this edge. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00155">ScheduleDAG.h:155</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="../../d9/da7/classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/d11/TargetSubtargetInfo_8h_source.html#l00037">TargetSubtargetInfo.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a418bc6d3f660325fa6d5b9fb269add62"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">llvm::ScheduleDAG::TRI</a></div><div class="ttdeci">const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00556">ScheduleDAG.h:556</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_af0b2bf4940e563082d1d2bf8a9e5521f"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">llvm::ScheduleDAGInstrs::Uses</a></div><div class="ttdeci">Reg2SUnitsMap Uses</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00134">ScheduleDAGInstrs.h:134</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64DB_html_a0c353863a53e67dfe0414f1ab52e0c79a926f30d4227df40d4021a1a65fca93d4"><div class="ttname"><a href="../../d9/d6e/namespacellvm_1_1AArch64DB.html#a0c353863a53e67dfe0414f1ab52e0c79a926f30d4227df40d4021a1a65fca93d4">llvm::AArch64DB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00339">AArch64BaseInfo.h:339</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a62eff453556ab0541cb285741f7eec8d"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a62eff453556ab0541cb285741f7eec8d">llvm::TargetSchedModel::computeOperandLatency</a></div><div class="ttdeci">unsigned computeOperandLatency(const MachineInstr *DefMI, unsigned DefOperIdx, const MachineInstr *UseMI, unsigned UseOperIdx) const </div><div class="ttdoc">Compute operand latency based on the available machine model. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetSchedule_8cpp_source.html#l00155">TargetSchedule.cpp:155</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_af92bf49ed4846e026e68c380d74d7b15"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">llvm::SUnit::addPred</a></div><div class="ttdeci">bool addPred(const SDep &amp;D, bool Required=true)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d4e/ScheduleDAG_8cpp_source.html#l00066">ScheduleDAG.cpp:66</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1"><div class="ttname"><a href="../../d6/d9d/classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1">llvm::SDep::Artificial</a></div><div class="ttdoc">Arbitrary strong DAG edge (no real dependence). </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00068">ScheduleDAG.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">SUnit - Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00255">ScheduleDAG.h:255</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a2e9425c046cf742bfbb9ebb96466d8e5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGInstrs::addPhysRegDeps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OperIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>addPhysRegDeps - Add register dependencies (data, anti, and output) from this <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> to following instructions in the same scheduling region that depend the physical register referenced at OperIdx. </p>

<p>Definition at line <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00295">295</a> of file <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;                                                                  {</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a> = SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#adb119d63d924841b0523d67dfdd1bf61">getInstr</a>();</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OperIdx);</div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="comment">// Optionally add output and anti dependencies. For anti</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="comment">// dependencies we use a latency of 0 because for a multi-issue</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="comment">// target we want to allow the defining instruction to issue</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="comment">// in the same cycle as the using instruction.</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="comment">// TODO: Using a latency of 1 here for output dependencies assumes</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <span class="comment">//       there&#39;s no cost for reusing registers.</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <a class="code" href="../../d6/d9d/classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">SDep::Kind</a> <a class="code" href="../../dc/d54/YAMLIOTest_8cpp.html#aa10c9e8951b8ccf714a59ec321bdac5b">Kind</a> = MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a57bf9ee7219097ff0f98da23a3b3b782">isUse</a>() ? <a class="code" href="../../d6/d9d/classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">SDep::Anti</a> : <a class="code" href="../../d6/d9d/classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">SDep::Output</a>;</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d8/dfb/classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a> Alias(MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>(), <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;       Alias.<a class="code" href="../../d8/dfb/classllvm_1_1MCRegAliasIterator.html#abf2eadac3ea84e2e2739444c40421eac">isValid</a>(); ++Alias) {</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a>.<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#af23cb8c07f7bd9c7df0a85434aa8a0c2">contains</a>(*Alias))</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a5a05b79eda02945cb09d6202624f7fa4">Reg2SUnitsMap::iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a>.<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a007d043f89bfaefaec158a7e93b39832">find</a>(*Alias); <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a>.<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a6123d1aa335e5d9c6299050c2cc5193e">end</a>(); ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;      <a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *DefSU = <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;SU;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;      <span class="keywordflow">if</span> (DefSU == &amp;<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a>)</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;      <span class="keywordflow">if</span> (DefSU != SU &amp;&amp;</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;          (Kind != <a class="code" href="../../d6/d9d/classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">SDep::Output</a> || !MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a196420aa839c2b21f42c4bf5c36df437">isDead</a>() ||</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;           !DefSU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#adb119d63d924841b0523d67dfdd1bf61">getInstr</a>()-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#af1d1b17e5807ca0805eb4abacb7e6021">registerDefIsDead</a>(*Alias))) {</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        <span class="keywordflow">if</span> (Kind == <a class="code" href="../../d6/d9d/classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">SDep::Anti</a>)</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;          DefSU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">addPred</a>(<a class="code" href="../../d6/d9d/classllvm_1_1SDep.html">SDep</a>(SU, Kind, <span class="comment">/*Reg=*/</span>*Alias));</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;          <a class="code" href="../../d6/d9d/classllvm_1_1SDep.html">SDep</a> Dep(SU, Kind, <span class="comment">/*Reg=*/</span>*Alias);</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;          Dep.setLatency(</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;            <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>.<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a0fb79e823eb579e1ec4f4ee3867117e0">computeOutputLatency</a>(MI, OperIdx, DefSU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#adb119d63d924841b0523d67dfdd1bf61">getInstr</a>()));</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;          DefSU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">addPred</a>(Dep);</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        }</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;      }</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    }</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  }</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="keywordflow">if</span> (!MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">isDef</a>()) {</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#adc4d8df3725fd70ffbaffeead756025c">hasPhysRegUses</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="comment">// Either insert a new Reg2SUnits entry with an empty SUnits list, or</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="comment">// retrieve the existing SUnits list for this register&#39;s uses.</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <span class="comment">// Push this SUnit on the use list.</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a>.<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a8586fb88f0c2e2236a1552292cba1dd3">insert</a>(<a class="code" href="../../d2/d44/structllvm_1_1PhysRegSUOper.html">PhysRegSUOper</a>(SU, OperIdx, MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>()));</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a>)</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;      MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">false</span>);</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  }</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a56fbc3f460289602ce8a51538ebc1e26">addPhysRegDataDeps</a>(SU, OperIdx);</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="comment">// clear this register&#39;s use list</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a>.<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#af23cb8c07f7bd9c7df0a85434aa8a0c2">contains</a>(Reg))</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;      <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a>.<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#ab911382d02334b8421f4dbca8c53ff27">eraseAll</a>(Reg);</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <span class="keywordflow">if</span> (!MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a196420aa839c2b21f42c4bf5c36df437">isDead</a>()) {</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;      <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a>.<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#ab911382d02334b8421f4dbca8c53ff27">eraseAll</a>(Reg);</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">isCall</a>) {</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;      <span class="comment">// Calls will not be reordered because of chain dependencies (see</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;      <span class="comment">// below). Since call operands are dead, calls may continue to be added</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;      <span class="comment">// to the DefList making dependence checking quadratic in the size of</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;      <span class="comment">// the block. Instead, we leave only one call at the back of the</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;      <span class="comment">// DefList.</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;      <a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#ae9320934e3ae489cb0f70d01dd0bd053">Reg2SUnitsMap::RangePair</a> <a class="code" href="../../d7/d0a/Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a>.<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#ac92517e8c9066cbd446b0589a50c16f6">equal_range</a>(Reg);</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;      <a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a5a05b79eda02945cb09d6202624f7fa4">Reg2SUnitsMap::iterator</a> B = P.first;</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;      <a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a5a05b79eda02945cb09d6202624f7fa4">Reg2SUnitsMap::iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = P.second;</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">bool</span> isBegin = I == B; !isBegin; <span class="comment">/* empty */</span>) {</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;        isBegin = (--<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) == B;</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;        <span class="keywordflow">if</span> (!I-&gt;SU-&gt;isCall)</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;          <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        I = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a>.<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a6500bc123ee62205ff472b6257d6449b">erase</a>(I);</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;      }</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    }</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="comment">// Defs are pushed in the order they are visited and never reordered.</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a>.<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a8586fb88f0c2e2236a1552292cba1dd3">insert</a>(<a class="code" href="../../d2/d44/structllvm_1_1PhysRegSUOper.html">PhysRegSUOper</a>(SU, OperIdx, Reg));</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  }</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SparseMultiSet_html_a6123d1aa335e5d9c6299050c2cc5193e"><div class="ttname"><a href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a6123d1aa335e5d9c6299050c2cc5193e">llvm::SparseMultiSet::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/df3/SparseMultiSet_8h_source.html#l00315">SparseMultiSet.h:315</a></div></div>
<div class="ttc" id="classllvm_1_1SparseMultiSet_html_a8586fb88f0c2e2236a1552292cba1dd3"><div class="ttname"><a href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a8586fb88f0c2e2236a1552292cba1dd3">llvm::SparseMultiSet::insert</a></div><div class="ttdeci">iterator insert(const ValueT &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/df3/SparseMultiSet_8h_source.html#l00415">SparseMultiSet.h:415</a></div></div>
<div class="ttc" id="classllvm_1_1SparseMultiSet_html_af23cb8c07f7bd9c7df0a85434aa8a0c2"><div class="ttname"><a href="../../d5/db3/classllvm_1_1SparseMultiSet.html#af23cb8c07f7bd9c7df0a85434aa8a0c2">llvm::SparseMultiSet::contains</a></div><div class="ttdeci">bool contains(const KeyT &amp;Key) const </div><div class="ttdoc">Returns true if this set contains an element identified by Key. </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/df3/SparseMultiSet_8h_source.html#l00391">SparseMultiSet.h:391</a></div></div>
<div class="ttc" id="structllvm_1_1PhysRegSUOper_html"><div class="ttname"><a href="../../d2/d44/structllvm_1_1PhysRegSUOper.html">llvm::PhysRegSUOper</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00047">ScheduleDAGInstrs.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a0fb79e823eb579e1ec4f4ee3867117e0"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a0fb79e823eb579e1ec4f4ee3867117e0">llvm::TargetSchedModel::computeOutputLatency</a></div><div class="ttdeci">unsigned computeOutputLatency(const MachineInstr *DefMI, unsigned DefIdx, const MachineInstr *DepMI) const </div><div class="ttdoc">Output dependency latency of a pair of defs of the same register. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetSchedule_8cpp_source.html#l00255">TargetSchedule.cpp:255</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_adb119d63d924841b0523d67dfdd1bf61"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#adb119d63d924841b0523d67dfdd1bf61">llvm::SUnit::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00400">ScheduleDAG.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a196420aa839c2b21f42c4bf5c36df437"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a196420aa839c2b21f42c4bf5c36df437">llvm::MachineOperand::isDead</a></div><div class="ttdeci">bool isDead() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00289">MachineOperand.h:289</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_abb11b650b88a61630eba2a1b2eaa6fd0"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">llvm::ScheduleDAGInstrs::SchedModel</a></div><div class="ttdeci">TargetSchedModel SchedModel</div><div class="ttdoc">TargetSchedModel provides an interface to the machine model. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00086">ScheduleDAGInstrs.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a07333f8ba53e0454b7ec6365860c0732"><div class="ttname"><a href="../../d6/d9d/classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732">llvm::SDep::Kind</a></div><div class="ttdeci">Kind</div><div class="ttdoc">Kind - These are the different kinds of scheduling dependencies. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00048">ScheduleDAG.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a56fbc3f460289602ce8a51538ebc1e26"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a56fbc3f460289602ce8a51538ebc1e26">llvm::ScheduleDAGInstrs::addPhysRegDataDeps</a></div><div class="ttdeci">void addPhysRegDataDeps(SUnit *SU, unsigned OperIdx)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00252">ScheduleDAGInstrs.cpp:252</a></div></div>
<div class="ttc" id="classllvm_1_1SparseMultiSet_html_ac92517e8c9066cbd446b0589a50c16f6"><div class="ttname"><a href="../../d5/db3/classllvm_1_1SparseMultiSet.html#ac92517e8c9066cbd446b0589a50c16f6">llvm::SparseMultiSet::equal_range</a></div><div class="ttdeci">RangePair equal_range(const KeyT &amp;K)</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/df3/SparseMultiSet_8h_source.html#l00407">SparseMultiSet.h:407</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e"><div class="ttname"><a href="../../d6/d9d/classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">llvm::SDep::Anti</a></div><div class="ttdoc">A register anti-dependedence (aka WAR). </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00050">ScheduleDAG.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SparseMultiSet_html_a5a05b79eda02945cb09d6202624f7fa4"><div class="ttname"><a href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a5a05b79eda02945cb09d6202624f7fa4">llvm::SparseMultiSet&lt; PhysRegSUOper, llvm::identity&lt; unsigned &gt;, uint16_t &gt;::iterator</a></div><div class="ttdeci">iterator_base&lt; SparseMultiSet * &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/df3/SparseMultiSet_8h_source.html#l00307">SparseMultiSet.h:307</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_adc4d8df3725fd70ffbaffeead756025c"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#adc4d8df3725fd70ffbaffeead756025c">llvm::SUnit::hasPhysRegUses</a></div><div class="ttdeci">bool hasPhysRegUses</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00292">ScheduleDAG.h:292</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html_abf2eadac3ea84e2e2739444c40421eac"><div class="ttname"><a href="../../d8/dfb/classllvm_1_1MCRegAliasIterator.html#abf2eadac3ea84e2e2739444c40421eac">llvm::MCRegAliasIterator::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00580">MCRegisterInfo.h:580</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36"><div class="ttname"><a href="../../d6/d9d/classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">llvm::SDep::Output</a></div><div class="ttdoc">A register output-dependence (aka WAW). </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00051">ScheduleDAG.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html"><div class="ttname"><a href="../../d6/d9d/classllvm_1_1SDep.html">llvm::SDep</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00045">ScheduleDAG.h:45</a></div></div>
<div class="ttc" id="Option_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="../../d7/d0a/Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a0be1f84d53e90c247d75f2ed63636761"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">llvm::SUnit::isCall</a></div><div class="ttdeci">bool isCall</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00288">ScheduleDAG.h:288</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_adf7cb9b8e5dda7b42273e79048f1b8b3"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">llvm::ScheduleDAGInstrs::RemoveKillFlags</a></div><div class="ttdeci">bool RemoveKillFlags</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00093">ScheduleDAGInstrs.h:93</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html"><div class="ttname"><a href="../../d8/dfb/classllvm_1_1MCRegAliasIterator.html">llvm::MCRegAliasIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00555">MCRegisterInfo.h:555</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_af1d1b17e5807ca0805eb4abacb7e6021"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#af1d1b17e5807ca0805eb4abacb7e6021">llvm::MachineInstr::registerDefIsDead</a></div><div class="ttdeci">bool registerDefIsDead(unsigned Reg, const TargetRegisterInfo *TRI=nullptr) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00828">MachineInstr.h:828</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8a82683fccdef8a5ef772ef03277aee7"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">llvm::MachineOperand::setIsKill</a></div><div class="ttdeci">void setIsKill(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00372">MachineOperand.h:372</a></div></div>
<div class="ttc" id="classllvm_1_1SparseMultiSet_html_a007d043f89bfaefaec158a7e93b39832"><div class="ttname"><a href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a007d043f89bfaefaec158a7e93b39832">llvm::SparseMultiSet::find</a></div><div class="ttdeci">iterator find(const KeyT &amp;Key)</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/df3/SparseMultiSet_8h_source.html#l00371">SparseMultiSet.h:371</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ae384109023f32441ff89f13b79be6b89"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">llvm::ScheduleDAGInstrs::Defs</a></div><div class="ttdeci">Reg2SUnitsMap Defs</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00133">ScheduleDAGInstrs.h:133</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8de7d5cf38939044471c6ee60a01a3df"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00279">MachineOperand.h:279</a></div></div>
<div class="ttc" id="classllvm_1_1SparseMultiSet_html_ab911382d02334b8421f4dbca8c53ff27"><div class="ttname"><a href="../../d5/db3/classllvm_1_1SparseMultiSet.html#ab911382d02334b8421f4dbca8c53ff27">llvm::SparseMultiSet::eraseAll</a></div><div class="ttdeci">void eraseAll(const KeyT &amp;K)</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/df3/SparseMultiSet_8h_source.html#l00478">SparseMultiSet.h:478</a></div></div>
<div class="ttc" id="classllvm_1_1SparseMultiSet_html_a6500bc123ee62205ff472b6257d6449b"><div class="ttname"><a href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a6500bc123ee62205ff472b6257d6449b">llvm::SparseMultiSet::erase</a></div><div class="ttdeci">**iterator erase(iterator I)</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/df3/SparseMultiSet_8h_source.html#l00462">SparseMultiSet.h:462</a></div></div>
<div class="ttc" id="YAMLIOTest_8cpp_html_aa10c9e8951b8ccf714a59ec321bdac5b"><div class="ttname"><a href="../../dc/d54/YAMLIOTest_8cpp.html#aa10c9e8951b8ccf714a59ec321bdac5b">Kind</a></div><div class="ttdeci">Kind</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d54/YAMLIOTest_8cpp_source.html#l00893">YAMLIOTest.cpp:893</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_af81f734d7fb268c95c1c63c399a7c4a6"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">llvm::ScheduleDAG::ExitSU</a></div><div class="ttdeci">SUnit ExitSU</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00561">ScheduleDAG.h:561</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a418bc6d3f660325fa6d5b9fb269add62"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">llvm::ScheduleDAG::TRI</a></div><div class="ttdeci">const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00556">ScheduleDAG.h:556</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a57bf9ee7219097ff0f98da23a3b3b782"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a57bf9ee7219097ff0f98da23a3b3b782">llvm::MachineOperand::isUse</a></div><div class="ttdeci">bool isUse() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00274">MachineOperand.h:274</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_af0b2bf4940e563082d1d2bf8a9e5521f"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">llvm::ScheduleDAGInstrs::Uses</a></div><div class="ttdeci">Reg2SUnitsMap Uses</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00134">ScheduleDAGInstrs.h:134</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_af92bf49ed4846e026e68c380d74d7b15"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">llvm::SUnit::addPred</a></div><div class="ttdeci">bool addPred(const SDep &amp;D, bool Required=true)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d4e/ScheduleDAG_8cpp_source.html#l00066">ScheduleDAG.cpp:66</a></div></div>
<div class="ttc" id="classllvm_1_1SparseMultiSet_html_ae9320934e3ae489cb0f70d01dd0bd053"><div class="ttname"><a href="../../d5/db3/classllvm_1_1SparseMultiSet.html#ae9320934e3ae489cb0f70d01dd0bd053">llvm::SparseMultiSet&lt; PhysRegSUOper, llvm::identity&lt; unsigned &gt;, uint16_t &gt;::RangePair</a></div><div class="ttdeci">std::pair&lt; iterator, iterator &gt; RangePair</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/df3/SparseMultiSet_8h_source.html#l00311">SparseMultiSet.h:311</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">SUnit - Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00255">ScheduleDAG.h:255</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae8625c1e6c9bc82f2eaef39d3fff65a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGInstrs::addSchedBarrierDeps </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>addSchedBarrierDeps - Add dependencies from instructions in the current list of instructions being scheduled to scheduling barrier. We want to make sure instructions which define registers that are either used by the terminator or are live-out are properly scheduled. This is especially important when the definition latency of the return value(s) are too high to be hidden by the branch or when the liveout registers used by instructions in the fallthrough block.</p>
<p>addSchedBarrierDeps - Add dependencies from instructions in the current list of instructions being scheduled to scheduling barrier by adding the exit SU to the register defs and use list. This is because we want to make sure instructions which define registers that are either used by the terminator or are live-out are properly scheduled. This is especially important when the definition latency of the return value(s) are too high to be hidden by the branch or when the liveout registers used by instructions in the fallthrough block. </p>

<p>Definition at line <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00213">213</a> of file <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                                            {</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *ExitMI = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a> != <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>() ? &amp;*<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a> : <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a>.<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a5a869f04a623443a4cf2d2857f9cd085">setInstr</a>(ExitMI);</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <span class="keywordtype">bool</span> AllDepKnown = ExitMI &amp;&amp;</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    (ExitMI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#ac4de5f228c299d7c4b7de72a4a6dd28c">isCall</a>() || ExitMI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4eb718a8caedcad900fd7cd937cac">isBarrier</a>());</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="keywordflow">if</span> (ExitMI &amp;&amp; AllDepKnown) {</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <span class="comment">// If it&#39;s a call or a barrier, add dependencies on the defs and uses of</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="comment">// instruction.</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = ExitMI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>(); i != e; ++i) {</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;      <span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = ExitMI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i);</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;      <span class="keywordflow">if</span> (!MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() || MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">isDef</a>()) <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;      <span class="keywordflow">if</span> (Reg == 0) <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>-&gt;<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">isPhysicalRegister</a>(Reg))</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a>.<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a8586fb88f0c2e2236a1552292cba1dd3">insert</a>(<a class="code" href="../../d2/d44/structllvm_1_1PhysRegSUOper.html">PhysRegSUOper</a>(&amp;<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a>, -1, Reg));</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;      <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(!<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a73edb004de8911374552b25481e9e9c3">IsPostRA</a> &amp;&amp; <span class="stringliteral">&quot;Virtual register encountered after regalloc.&quot;</span>);</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;        <span class="keywordflow">if</span> (MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a0e4e5eef3cc7c47acbb753b9d3872348">readsReg</a>()) <span class="comment">// ignore undef operands</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;          <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a0f958ee7dc9902af4093fe8fabbabd6e">addVRegUseDeps</a>(&amp;<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a>, i);</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;      }</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    }</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="comment">// For others, e.g. fallthrough, conditional branch, assume the exit</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="comment">// uses all the registers that are livein to the successor blocks.</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a>.<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a56623897a22446f188d99b1ae7a004ac">empty</a>() &amp;&amp; <span class="stringliteral">&quot;Uses in set before adding deps?&quot;</span>);</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#aefba5f2af370add1bc8aaceedf7878ef">MachineBasicBlock::succ_iterator</a> SI = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">succ_begin</a>(),</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;           SE = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a3ddd708642d60c1661992ff8ba1b215d">succ_end</a>(); SI != SE; ++SI)</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a7bab64c02d740522f94f5f45959a22fc">MachineBasicBlock::livein_iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = (*SI)-&gt;livein_begin(),</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;             E = (*SI)-&gt;livein_end(); <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;        <span class="keywordtype">unsigned</span> Reg = *<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a>.<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#af23cb8c07f7bd9c7df0a85434aa8a0c2">contains</a>(Reg))</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;          <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a>.<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a8586fb88f0c2e2236a1552292cba1dd3">insert</a>(<a class="code" href="../../d2/d44/structllvm_1_1PhysRegSUOper.html">PhysRegSUOper</a>(&amp;<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a>, -1, Reg));</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;      }</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  }</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SparseMultiSet_html_a8586fb88f0c2e2236a1552292cba1dd3"><div class="ttname"><a href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a8586fb88f0c2e2236a1552292cba1dd3">llvm::SparseMultiSet::insert</a></div><div class="ttdeci">iterator insert(const ValueT &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/df3/SparseMultiSet_8h_source.html#l00415">SparseMultiSet.h:415</a></div></div>
<div class="ttc" id="classllvm_1_1SparseMultiSet_html_af23cb8c07f7bd9c7df0a85434aa8a0c2"><div class="ttname"><a href="../../d5/db3/classllvm_1_1SparseMultiSet.html#af23cb8c07f7bd9c7df0a85434aa8a0c2">llvm::SparseMultiSet::contains</a></div><div class="ttdeci">bool contains(const KeyT &amp;Key) const </div><div class="ttdoc">Returns true if this set contains an element identified by Key. </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/df3/SparseMultiSet_8h_source.html#l00391">SparseMultiSet.h:391</a></div></div>
<div class="ttc" id="structllvm_1_1PhysRegSUOper_html"><div class="ttname"><a href="../../d2/d44/structllvm_1_1PhysRegSUOper.html">llvm::PhysRegSUOper</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00047">ScheduleDAGInstrs.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a7bab64c02d740522f94f5f45959a22fc"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a7bab64c02d740522f94f5f45959a22fc">llvm::MachineBasicBlock::livein_iterator</a></div><div class="ttdeci">std::vector&lt; unsigned &gt;::const_iterator livein_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00337">MachineBasicBlock.h:337</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a3ddd708642d60c1661992ff8ba1b215d"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a3ddd708642d60c1661992ff8ba1b215d">llvm::MachineBasicBlock::succ_end</a></div><div class="ttdeci">succ_iterator succ_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00288">MachineBasicBlock.h:288</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00243">MachineBasicBlock.h:243</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a3f74b283acf0dfb537bc387e49344f04"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">llvm::ScheduleDAGInstrs::RegionEnd</a></div><div class="ttdeci">MachineBasicBlock::iterator RegionEnd</div><div class="ttdoc">The end of the range to be scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00112">ScheduleDAGInstrs.h:112</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a5a869f04a623443a4cf2d2857f9cd085"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a5a869f04a623443a4cf2d2857f9cd085">llvm::SUnit::setInstr</a></div><div class="ttdeci">void setInstr(MachineInstr *MI)</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00393">ScheduleDAG.h:393</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00227">MachineOperand.h:227</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_aefba5f2af370add1bc8aaceedf7878ef"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#aefba5f2af370add1bc8aaceedf7878ef">llvm::MachineBasicBlock::succ_iterator</a></div><div class="ttdeci">std::vector&lt; MachineBasicBlock * &gt;::iterator succ_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00260">MachineBasicBlock.h:260</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7b5fe96d88954efc855e6c466207e535"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00274">MachineInstr.h:274</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a0f958ee7dc9902af4093fe8fabbabd6e"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a0f958ee7dc9902af4093fe8fabbabd6e">llvm::ScheduleDAGInstrs::addVRegUseDeps</a></div><div class="ttdeci">void addVRegUseDeps(SUnit *SU, unsigned OperIdx)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00414">ScheduleDAGInstrs.cpp:414</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a73edb004de8911374552b25481e9e9c3"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a73edb004de8911374552b25481e9e9c3">llvm::ScheduleDAGInstrs::IsPostRA</a></div><div class="ttdeci">bool IsPostRA</div><div class="ttdoc">isPostRA flag indicates vregs cannot be present. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00089">ScheduleDAGInstrs.h:89</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a6321b189ea8fd5058663f8a87d6c23e9"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">llvm::MachineBasicBlock::succ_begin</a></div><div class="ttdeci">succ_iterator succ_begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00286">MachineBasicBlock.h:286</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8de7d5cf38939044471c6ee60a01a3df"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00279">MachineOperand.h:279</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_af81f734d7fb268c95c1c63c399a7c4a6"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">llvm::ScheduleDAG::ExitSU</a></div><div class="ttdeci">SUnit ExitSU</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00561">ScheduleDAG.h:561</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a055858b14215864ed367a8db6c19d6f6"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">llvm::TargetRegisterInfo::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00280">TargetRegisterInfo.h:280</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a418bc6d3f660325fa6d5b9fb269add62"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">llvm::ScheduleDAG::TRI</a></div><div class="ttdeci">const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00556">ScheduleDAG.h:556</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_af0b2bf4940e563082d1d2bf8a9e5521f"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">llvm::ScheduleDAGInstrs::Uses</a></div><div class="ttdeci">Reg2SUnitsMap Uses</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00134">ScheduleDAGInstrs.h:134</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac4de5f228c299d7c4b7de72a4a6dd28c"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#ac4de5f228c299d7c4b7de72a4a6dd28c">llvm::MachineInstr::isCall</a></div><div class="ttdeci">bool isCall(QueryType Type=AnyInBundle) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00404">MachineInstr.h:404</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a254403f7804208ade3cb68086201cb7a"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">llvm::ScheduleDAGInstrs::BB</a></div><div class="ttdeci">MachineBasicBlock * BB</div><div class="ttdoc">The block in which to insert instructions. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00106">ScheduleDAGInstrs.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1SparseMultiSet_html_a56623897a22446f188d99b1ae7a004ac"><div class="ttname"><a href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a56623897a22446f188d99b1ae7a004ac">llvm::SparseMultiSet::empty</a></div><div class="ttdeci">bool empty() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/df3/SparseMultiSet_8h_source.html#l00324">SparseMultiSet.h:324</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a0e4e5eef3cc7c47acbb753b9d3872348"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a0e4e5eef3cc7c47acbb753b9d3872348">llvm::MachineOperand::readsReg</a></div><div class="ttdeci">bool readsReg() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00331">MachineOperand.h:331</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5ca4eb718a8caedcad900fd7cd937cac"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a5ca4eb718a8caedcad900fd7cd937cac">llvm::MachineInstr::isBarrier</a></div><div class="ttdeci">bool isBarrier(QueryType Type=AnyInBundle) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00411">MachineInstr.h:411</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a10acc9310a21d9a8191d3d84916bdffb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGInstrs::addVRegDefDeps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OperIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>addVRegDefDeps - Add register output and data dependencies from this <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> to instructions that occur later in the same scheduling region if they read from or write to the virtual register defined at OperIdx.</p>
<p>TODO: Hoist loop induction variable increments. This has to be reevaluated. Generally, IV scheduling should be done before coalescing. </p>

<p>Definition at line <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00376">376</a> of file <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;                                                                  {</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a> = SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#adb119d63d924841b0523d67dfdd1bf61">getInstr</a>();</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OperIdx).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="comment">// Singly defined vregs do not have output/anti dependencies.</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="comment">// The current operand is a def, so we have at least one.</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <span class="comment">// Check here if there are any others...</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a>.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#adac1aac8509b299918a6cae29ead3cdb">hasOneDef</a>(Reg))</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <span class="comment">// Add output dependence to the next nearest def of this vreg.</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <span class="comment">// Unless this definition is dead, the output dependence should be</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="comment">// transitively redundant with antidependencies from this definition&#39;s</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="comment">// uses. We&#39;re conservative for now until we have a way to guarantee the uses</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="comment">// are not eliminated sometime during scheduling. The output dependence edge</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="comment">// is also useful if output latency exceeds def-use latency.</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <a class="code" href="../../da/d79/classllvm_1_1SparseSet.html#a2ac4497b0144c4510aa71ba8c224e44d">VReg2SUnitMap::iterator</a> DefI = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a5b7f785c0a719640a922fece8a550100">VRegDefs</a>.<a class="code" href="../../da/d79/classllvm_1_1SparseSet.html#af521754c270d66c0596d082a7eb6766d">find</a>(Reg);</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <span class="keywordflow">if</span> (DefI == <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a5b7f785c0a719640a922fece8a550100">VRegDefs</a>.<a class="code" href="../../da/d79/classllvm_1_1SparseSet.html#a337ac3a574df74649d67cac686aaf580">end</a>())</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a5b7f785c0a719640a922fece8a550100">VRegDefs</a>.<a class="code" href="../../da/d79/classllvm_1_1SparseSet.html#a1a4055576fc0e9afc07647fe6dae8b0d">insert</a>(<a class="code" href="../../dc/d19/structllvm_1_1VReg2SUnit.html">VReg2SUnit</a>(Reg, SU));</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *DefSU = DefI-&gt;SU;</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    <span class="keywordflow">if</span> (DefSU != SU &amp;&amp; DefSU != &amp;<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a>) {</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;      <a class="code" href="../../d6/d9d/classllvm_1_1SDep.html">SDep</a> Dep(SU, <a class="code" href="../../d6/d9d/classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">SDep::Output</a>, Reg);</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;      Dep.setLatency(</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;        <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>.<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a0fb79e823eb579e1ec4f4ee3867117e0">computeOutputLatency</a>(MI, OperIdx, DefSU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#adb119d63d924841b0523d67dfdd1bf61">getInstr</a>()));</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;      DefSU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">addPred</a>(Dep);</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    }</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    DefI-&gt;SU = SU;</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  }</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SparseSet_html_a1a4055576fc0e9afc07647fe6dae8b0d"><div class="ttname"><a href="../../da/d79/classllvm_1_1SparseSet.html#a1a4055576fc0e9afc07647fe6dae8b0d">llvm::SparseSet::insert</a></div><div class="ttdeci">std::pair&lt; iterator, bool &gt; insert(const ValueT &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d7c/SparseSet_8h_source.html#l00249">SparseSet.h:249</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a0fb79e823eb579e1ec4f4ee3867117e0"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a0fb79e823eb579e1ec4f4ee3867117e0">llvm::TargetSchedModel::computeOutputLatency</a></div><div class="ttdeci">unsigned computeOutputLatency(const MachineInstr *DefMI, unsigned DefIdx, const MachineInstr *DepMI) const </div><div class="ttdoc">Output dependency latency of a pair of defs of the same register. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetSchedule_8cpp_source.html#l00255">TargetSchedule.cpp:255</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_adb119d63d924841b0523d67dfdd1bf61"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#adb119d63d924841b0523d67dfdd1bf61">llvm::SUnit::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00400">ScheduleDAG.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_abb11b650b88a61630eba2a1b2eaa6fd0"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">llvm::ScheduleDAGInstrs::SchedModel</a></div><div class="ttdeci">TargetSchedModel SchedModel</div><div class="ttdoc">TargetSchedModel provides an interface to the machine model. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00086">ScheduleDAGInstrs.h:86</a></div></div>
<div class="ttc" id="structllvm_1_1VReg2SUnit_html"><div class="ttname"><a href="../../dc/d19/structllvm_1_1VReg2SUnit.html">llvm::VReg2SUnit</a></div><div class="ttdoc">An individual mapping from virtual register number to SUnit. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00034">ScheduleDAGInstrs.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1SparseSet_html_a337ac3a574df74649d67cac686aaf580"><div class="ttname"><a href="../../da/d79/classllvm_1_1SparseSet.html#a337ac3a574df74649d67cac686aaf580">llvm::SparseSet::end</a></div><div class="ttdeci">const_iterator end() const </div><div class="ttdef"><b>Definition:</b> <a href="../../de/d7c/SparseSet_8h_source.html#l00175">SparseSet.h:175</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36"><div class="ttname"><a href="../../d6/d9d/classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732a011a1d87822a7f70efee9e430a7ccc36">llvm::SDep::Output</a></div><div class="ttdoc">A register output-dependence (aka WAW). </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00051">ScheduleDAG.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1SparseSet_html_a2ac4497b0144c4510aa71ba8c224e44d"><div class="ttname"><a href="../../da/d79/classllvm_1_1SparseSet.html#a2ac4497b0144c4510aa71ba8c224e44d">llvm::SparseSet&lt; VReg2SUnit, VirtReg2IndexFunctor &gt;::iterator</a></div><div class="ttdeci">DenseT::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d7c/SparseSet_8h_source.html#l00171">SparseSet.h:171</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html"><div class="ttname"><a href="../../d6/d9d/classllvm_1_1SDep.html">llvm::SDep</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00045">ScheduleDAG.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a5b7f785c0a719640a922fece8a550100"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a5b7f785c0a719640a922fece8a550100">llvm::ScheduleDAGInstrs::VRegDefs</a></div><div class="ttdeci">VReg2SUnitMap VRegDefs</div><div class="ttdoc">Track the last instruction in this region defining each virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00137">ScheduleDAGInstrs.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_af81f734d7fb268c95c1c63c399a7c4a6"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">llvm::ScheduleDAG::ExitSU</a></div><div class="ttdeci">SUnit ExitSU</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00561">ScheduleDAG.h:561</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_adac1aac8509b299918a6cae29ead3cdb"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#adac1aac8509b299918a6cae29ead3cdb">llvm::MachineRegisterInfo::hasOneDef</a></div><div class="ttdeci">bool hasOneDef(unsigned RegNo) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00379">MachineRegisterInfo.h:379</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1SparseSet_html_af521754c270d66c0596d082a7eb6766d"><div class="ttname"><a href="../../da/d79/classllvm_1_1SparseSet.html#af521754c270d66c0596d082a7eb6766d">llvm::SparseSet::find</a></div><div class="ttdeci">iterator find(const KeyT &amp;Key)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d7c/SparseSet_8h_source.html#l00224">SparseSet.h:224</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_af92bf49ed4846e026e68c380d74d7b15"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">llvm::SUnit::addPred</a></div><div class="ttdeci">bool addPred(const SDep &amp;D, bool Required=true)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d4e/ScheduleDAG_8cpp_source.html#l00066">ScheduleDAG.cpp:66</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a1b09f4d9c91e25f7bc2ac60b3b929d11"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">llvm::ScheduleDAG::MRI</a></div><div class="ttdeci">MachineRegisterInfo &amp; MRI</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00558">ScheduleDAG.h:558</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">SUnit - Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00255">ScheduleDAG.h:255</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a0f958ee7dc9902af4093fe8fabbabd6e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGInstrs::addVRegUseDeps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>OperIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>addVRegUseDeps - Add a register data dependency if the instruction that defines the virtual register used at OperIdx is mapped to an <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>. Add a register antidependency from this <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> to instructions that occur later in the same scheduling region if they write the virtual register.</p>
<p>TODO: Handle ExitSU "uses" properly. </p>

<p>Definition at line <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00414">414</a> of file <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                                                                  {</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a> = SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#adb119d63d924841b0523d67dfdd1bf61">getInstr</a>();</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(OperIdx).<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <span class="comment">// Record this local VReg use.</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a5a05b79eda02945cb09d6202624f7fa4">VReg2UseMap::iterator</a> UI = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aecc4d170587e25346f72971969bef3f9">VRegUses</a>.<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a007d043f89bfaefaec158a7e93b39832">find</a>(Reg);</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <span class="keywordflow">for</span> (; UI != <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aecc4d170587e25346f72971969bef3f9">VRegUses</a>.<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a6123d1aa335e5d9c6299050c2cc5193e">end</a>(); ++UI) {</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="keywordflow">if</span> (UI-&gt;SU == SU)</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  }</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <span class="keywordflow">if</span> (UI == <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aecc4d170587e25346f72971969bef3f9">VRegUses</a>.<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a6123d1aa335e5d9c6299050c2cc5193e">end</a>())</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aecc4d170587e25346f72971969bef3f9">VRegUses</a>.<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a8586fb88f0c2e2236a1552292cba1dd3">insert</a>(<a class="code" href="../../dc/d19/structllvm_1_1VReg2SUnit.html">VReg2SUnit</a>(Reg, SU));</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <span class="comment">// Lookup this operand&#39;s reaching definition.</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">LIS</a> &amp;&amp; <span class="stringliteral">&quot;vreg dependencies requires LiveIntervals&quot;</span>);</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <a class="code" href="../../d2/dff/classllvm_1_1LiveQueryResult.html">LiveQueryResult</a> LRQ</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">LIS</a>-&gt;<a class="code" href="../../d7/df6/classllvm_1_1LiveIntervals.html#a70cf6a51b043dc9f8ae683c266d5d9c4">getInterval</a>(Reg).<a class="code" href="../../d0/da9/classllvm_1_1LiveRange.html#acd0853cbfd87e166b73d3e24502f2346">Query</a>(<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">LIS</a>-&gt;<a class="code" href="../../d7/df6/classllvm_1_1LiveIntervals.html#a6bbcfa1e19c409a905ffc0356c060bd4">getInstructionIndex</a>(MI));</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <a class="code" href="../../d9/dc4/classllvm_1_1VNInfo.html">VNInfo</a> *VNI = LRQ.<a class="code" href="../../d2/dff/classllvm_1_1LiveQueryResult.html#a04fcce5cd33d3ffe16309a908387a982">valueIn</a>();</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="comment">// VNI will be valid because MachineOperand::readsReg() is checked by caller.</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(VNI &amp;&amp; <span class="stringliteral">&quot;No value to read by operand&quot;</span>);</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../db/d20/namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">Def</a> = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">LIS</a>-&gt;<a class="code" href="../../d7/df6/classllvm_1_1LiveIntervals.html#ab306d0d7e986cc18578a5150c44a9f7a">getInstructionFromIndex</a>(VNI-&gt;<a class="code" href="../../d9/dc4/classllvm_1_1VNInfo.html#ae623a0f1ab59da851f2ebf1674d1fddb">def</a>);</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <span class="comment">// Phis and other noninstructions (after coalescing) have a NULL Def.</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="keywordflow">if</span> (Def) {</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;    <a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *DefSU = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6cf6c94d54730c618ac5f86d2140d032">getSUnit</a>(Def);</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    <span class="keywordflow">if</span> (DefSU) {</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;      <span class="comment">// The reaching Def lives within this scheduling region.</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;      <span class="comment">// Create a data dependence.</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;      <a class="code" href="../../d6/d9d/classllvm_1_1SDep.html">SDep</a> dep(DefSU, <a class="code" href="../../d6/d9d/classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">SDep::Data</a>, Reg);</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;      <span class="comment">// Adjust the dependence latency using operand def/use information, then</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;      <span class="comment">// allow the target to perform its own adjustments.</span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;      <span class="keywordtype">int</span> DefOp = Def-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a836cee3b9f60f4446200a88caed6fbab">findRegisterDefOperandIdx</a>(Reg);</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;      dep.setLatency(<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>.<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a62eff453556ab0541cb285741f7eec8d">computeOperandLatency</a>(Def, DefOp, MI, OperIdx));</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;      <span class="keyword">const</span> <a class="code" href="../../d9/da7/classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;<a class="code" href="../../d9/d6e/namespacellvm_1_1AArch64DB.html#a0c353863a53e67dfe0414f1ab52e0c79a926f30d4227df40d4021a1a65fca93d4">ST</a> = <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a9aa31260fcd6b572eb34528673438c3c">TM</a>.<a class="code" href="../../d9/d77/classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">getSubtarget</a>&lt;<a class="code" href="../../d9/da7/classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a>&gt;();</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;      ST.<a class="code" href="../../d9/da7/classllvm_1_1TargetSubtargetInfo.html#a5a676c743c0a015dc26db16723e89860">adjustSchedDependency</a>(DefSU, SU, const_cast&lt;SDep &amp;&gt;(dep));</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;      SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">addPred</a>(dep);</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    }</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  }</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="comment">// Add antidependence to the following def of the vreg it uses.</span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <a class="code" href="../../da/d79/classllvm_1_1SparseSet.html#a2ac4497b0144c4510aa71ba8c224e44d">VReg2SUnitMap::iterator</a> DefI = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a5b7f785c0a719640a922fece8a550100">VRegDefs</a>.<a class="code" href="../../da/d79/classllvm_1_1SparseSet.html#af521754c270d66c0596d082a7eb6766d">find</a>(Reg);</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <span class="keywordflow">if</span> (DefI != <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a5b7f785c0a719640a922fece8a550100">VRegDefs</a>.<a class="code" href="../../da/d79/classllvm_1_1SparseSet.html#a337ac3a574df74649d67cac686aaf580">end</a>() &amp;&amp; DefI-&gt;SU != SU)</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    DefI-&gt;SU-&gt;addPred(<a class="code" href="../../d6/d9d/classllvm_1_1SDep.html">SDep</a>(SU, <a class="code" href="../../d6/d9d/classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">SDep::Anti</a>, Reg));</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SparseMultiSet_html_a6123d1aa335e5d9c6299050c2cc5193e"><div class="ttname"><a href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a6123d1aa335e5d9c6299050c2cc5193e">llvm::SparseMultiSet::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/df3/SparseMultiSet_8h_source.html#l00315">SparseMultiSet.h:315</a></div></div>
<div class="ttc" id="classllvm_1_1VNInfo_html_ae623a0f1ab59da851f2ebf1674d1fddb"><div class="ttname"><a href="../../d9/dc4/classllvm_1_1VNInfo.html#ae623a0f1ab59da851f2ebf1674d1fddb">llvm::VNInfo::def</a></div><div class="ttdeci">SlotIndex def</div><div class="ttdoc">The index of the defining instruction. </div><div class="ttdef"><b>Definition:</b> <a href="../../db/df4/LiveInterval_8h_source.html#l00052">LiveInterval.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1SparseMultiSet_html_a8586fb88f0c2e2236a1552292cba1dd3"><div class="ttname"><a href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a8586fb88f0c2e2236a1552292cba1dd3">llvm::SparseMultiSet::insert</a></div><div class="ttdeci">iterator insert(const ValueT &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/df3/SparseMultiSet_8h_source.html#l00415">SparseMultiSet.h:415</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_adb119d63d924841b0523d67dfdd1bf61"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#adb119d63d924841b0523d67dfdd1bf61">llvm::SUnit::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00400">ScheduleDAG.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_a6bbcfa1e19c409a905ffc0356c060bd4"><div class="ttname"><a href="../../d7/df6/classllvm_1_1LiveIntervals.html#a6bbcfa1e19c409a905ffc0356c060bd4">llvm::LiveIntervals::getInstructionIndex</a></div><div class="ttdeci">SlotIndex getInstructionIndex(const MachineInstr *instr) const </div><div class="ttdoc">Returns the base index of the given instruction. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/dc5/LiveIntervalAnalysis_8h_source.html#l00204">LiveIntervalAnalysis.h:204</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_abb11b650b88a61630eba2a1b2eaa6fd0"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">llvm::ScheduleDAGInstrs::SchedModel</a></div><div class="ttdeci">TargetSchedModel SchedModel</div><div class="ttdoc">TargetSchedModel provides an interface to the machine model. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00086">ScheduleDAGInstrs.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1VNInfo_html"><div class="ttname"><a href="../../d9/dc4/classllvm_1_1VNInfo.html">llvm::VNInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df4/LiveInterval_8h_source.html#l00044">LiveInterval.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e"><div class="ttname"><a href="../../d6/d9d/classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732abe9561936346ab5c5e22fe544994b06e">llvm::SDep::Anti</a></div><div class="ttdoc">A register anti-dependedence (aka WAR). </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00050">ScheduleDAG.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SparseMultiSet_html_a5a05b79eda02945cb09d6202624f7fa4"><div class="ttname"><a href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a5a05b79eda02945cb09d6202624f7fa4">llvm::SparseMultiSet&lt; VReg2SUnit, VirtReg2IndexFunctor &gt;::iterator</a></div><div class="ttdeci">iterator_base&lt; SparseMultiSet * &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/df3/SparseMultiSet_8h_source.html#l00307">SparseMultiSet.h:307</a></div></div>
<div class="ttc" id="structllvm_1_1VReg2SUnit_html"><div class="ttname"><a href="../../dc/d19/structllvm_1_1VReg2SUnit.html">llvm::VReg2SUnit</a></div><div class="ttdoc">An individual mapping from virtual register number to SUnit. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00034">ScheduleDAGInstrs.h:34</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26"><div class="ttname"><a href="../../d6/d9d/classllvm_1_1SDep.html#a07333f8ba53e0454b7ec6365860c0732af91df2221290eaa1a368403ffad49a26">llvm::SDep::Data</a></div><div class="ttdoc">Regular data dependence (aka true-dependence). </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00049">ScheduleDAG.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1SparseSet_html_a337ac3a574df74649d67cac686aaf580"><div class="ttname"><a href="../../da/d79/classllvm_1_1SparseSet.html#a337ac3a574df74649d67cac686aaf580">llvm::SparseSet::end</a></div><div class="ttdeci">const_iterator end() const </div><div class="ttdef"><b>Definition:</b> <a href="../../de/d7c/SparseSet_8h_source.html#l00175">SparseSet.h:175</a></div></div>
<div class="ttc" id="classllvm_1_1LiveQueryResult_html"><div class="ttname"><a href="../../d2/dff/classllvm_1_1LiveQueryResult.html">llvm::LiveQueryResult</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/df4/LiveInterval_8h_source.html#l00085">LiveInterval.h:85</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_aecc4d170587e25346f72971969bef3f9"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aecc4d170587e25346f72971969bef3f9">llvm::ScheduleDAGInstrs::VRegUses</a></div><div class="ttdeci">VReg2UseMap VRegUses</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00124">ScheduleDAGInstrs.h:124</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a5a676c743c0a015dc26db16723e89860"><div class="ttname"><a href="../../d9/da7/classllvm_1_1TargetSubtargetInfo.html#a5a676c743c0a015dc26db16723e89860">llvm::TargetSubtargetInfo::adjustSchedDependency</a></div><div class="ttdeci">virtual void adjustSchedDependency(SUnit *def, SUnit *use, SDep &amp;dep) const </div><div class="ttdef"><b>Definition:</b> <a href="../../df/d11/TargetSubtargetInfo_8h_source.html#l00091">TargetSubtargetInfo.h:91</a></div></div>
<div class="ttc" id="classllvm_1_1SparseSet_html_a2ac4497b0144c4510aa71ba8c224e44d"><div class="ttname"><a href="../../da/d79/classllvm_1_1SparseSet.html#a2ac4497b0144c4510aa71ba8c224e44d">llvm::SparseSet&lt; VReg2SUnit, VirtReg2IndexFunctor &gt;::iterator</a></div><div class="ttdeci">DenseT::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d7c/SparseSet_8h_source.html#l00171">SparseSet.h:171</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html"><div class="ttname"><a href="../../d6/d9d/classllvm_1_1SDep.html">llvm::SDep</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00045">ScheduleDAG.h:45</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_acd0853cbfd87e166b73d3e24502f2346"><div class="ttname"><a href="../../d0/da9/classllvm_1_1LiveRange.html#acd0853cbfd87e166b73d3e24502f2346">llvm::LiveRange::Query</a></div><div class="ttdeci">LiveQueryResult Query(SlotIndex Idx) const </div><div class="ttdef"><b>Definition:</b> <a href="../../db/df4/LiveInterval_8h_source.html#l00441">LiveInterval.h:441</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a"><div class="ttname"><a href="../../db/d20/namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5aceb138f68fe183995736614928e3394a">llvm::tgtok::Def</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d8a/TGLexer_8h_source.html#l00046">TGLexer.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a836cee3b9f60f4446200a88caed6fbab"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a836cee3b9f60f4446200a88caed6fbab">llvm::MachineInstr::findRegisterDefOperandIdx</a></div><div class="ttdeci">int findRegisterDefOperandIdx(unsigned Reg, bool isDead=false, bool Overlap=false, const TargetRegisterInfo *TRI=nullptr) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l01118">MachineInstr.cpp:1118</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a5b7f785c0a719640a922fece8a550100"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a5b7f785c0a719640a922fece8a550100">llvm::ScheduleDAGInstrs::VRegDefs</a></div><div class="ttdeci">VReg2SUnitMap VRegDefs</div><div class="ttdoc">Track the last instruction in this region defining each virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00137">ScheduleDAGInstrs.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a9aa31260fcd6b572eb34528673438c3c"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a9aa31260fcd6b572eb34528673438c3c">llvm::ScheduleDAG::TM</a></div><div class="ttdeci">const TargetMachine &amp; TM</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00554">ScheduleDAG.h:554</a></div></div>
<div class="ttc" id="classllvm_1_1SparseMultiSet_html_a007d043f89bfaefaec158a7e93b39832"><div class="ttname"><a href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a007d043f89bfaefaec158a7e93b39832">llvm::SparseMultiSet::find</a></div><div class="ttdeci">iterator find(const KeyT &amp;Key)</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/df3/SparseMultiSet_8h_source.html#l00371">SparseMultiSet.h:371</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a5af2fed99951774b6a14d30ec6e73792"><div class="ttname"><a href="../../d9/d77/classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">llvm::TargetMachine::getSubtarget</a></div><div class="ttdeci">const STC &amp; getSubtarget() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d21/Target_2TargetMachine_8h_source.html#l00135">Target/TargetMachine.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_a70cf6a51b043dc9f8ae683c266d5d9c4"><div class="ttname"><a href="../../d7/df6/classllvm_1_1LiveIntervals.html#a70cf6a51b043dc9f8ae683c266d5d9c4">llvm::LiveIntervals::getInterval</a></div><div class="ttdeci">LiveInterval &amp; getInterval(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../df/dc5/LiveIntervalAnalysis_8h_source.html#l00108">LiveIntervalAnalysis.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="../../d9/da7/classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/d11/TargetSubtargetInfo_8h_source.html#l00037">TargetSubtargetInfo.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a6cf6c94d54730c618ac5f86d2140d032"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6cf6c94d54730c618ac5f86d2140d032">llvm::ScheduleDAGInstrs::getSUnit</a></div><div class="ttdeci">SUnit * getSUnit(MachineInstr *MI) const </div><div class="ttdoc">getSUnit - Return an existing SUnit for this MI, or NULL. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00273">ScheduleDAGInstrs.h:273</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1SparseSet_html_af521754c270d66c0596d082a7eb6766d"><div class="ttname"><a href="../../da/d79/classllvm_1_1SparseSet.html#af521754c270d66c0596d082a7eb6766d">llvm::SparseSet::find</a></div><div class="ttdeci">iterator find(const KeyT &amp;Key)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d7c/SparseSet_8h_source.html#l00224">SparseSet.h:224</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64DB_html_a0c353863a53e67dfe0414f1ab52e0c79a926f30d4227df40d4021a1a65fca93d4"><div class="ttname"><a href="../../d9/d6e/namespacellvm_1_1AArch64DB.html#a0c353863a53e67dfe0414f1ab52e0c79a926f30d4227df40d4021a1a65fca93d4">llvm::AArch64DB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00339">AArch64BaseInfo.h:339</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a62eff453556ab0541cb285741f7eec8d"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a62eff453556ab0541cb285741f7eec8d">llvm::TargetSchedModel::computeOperandLatency</a></div><div class="ttdeci">unsigned computeOperandLatency(const MachineInstr *DefMI, unsigned DefOperIdx, const MachineInstr *UseMI, unsigned UseOperIdx) const </div><div class="ttdoc">Compute operand latency based on the available machine model. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetSchedule_8cpp_source.html#l00155">TargetSchedule.cpp:155</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_af92bf49ed4846e026e68c380d74d7b15"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">llvm::SUnit::addPred</a></div><div class="ttdeci">bool addPred(const SDep &amp;D, bool Required=true)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d4e/ScheduleDAG_8cpp_source.html#l00066">ScheduleDAG.cpp:66</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_ab306d0d7e986cc18578a5150c44a9f7a"><div class="ttname"><a href="../../d7/df6/classllvm_1_1LiveIntervals.html#ab306d0d7e986cc18578a5150c44a9f7a">llvm::LiveIntervals::getInstructionFromIndex</a></div><div class="ttdeci">MachineInstr * getInstructionFromIndex(SlotIndex index) const </div><div class="ttdoc">Returns the instruction associated with the given index. </div><div class="ttdef"><b>Definition:</b> <a href="../../df/dc5/LiveIntervalAnalysis_8h_source.html#l00209">LiveIntervalAnalysis.h:209</a></div></div>
<div class="ttc" id="classllvm_1_1LiveQueryResult_html_a04fcce5cd33d3ffe16309a908387a982"><div class="ttname"><a href="../../d2/dff/classllvm_1_1LiveQueryResult.html#a04fcce5cd33d3ffe16309a908387a982">llvm::LiveQueryResult::valueIn</a></div><div class="ttdeci">VNInfo * valueIn() const </div><div class="ttdef"><b>Definition:</b> <a href="../../db/df4/LiveInterval_8h_source.html#l00100">LiveInterval.h:100</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a81f901b06e024f4f2f50e1831c0d4b9e"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">llvm::ScheduleDAGInstrs::LIS</a></div><div class="ttdeci">LiveIntervals * LIS</div><div class="ttdoc">Live Intervals provides reaching defs in preRA scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00083">ScheduleDAGInstrs.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">SUnit - Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00255">ScheduleDAG.h:255</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aeb9c314de586393b2cb695733eeafc6c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> llvm::ScheduleDAGInstrs::begin </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>begin - Return an iterator to the top of the current scheduling region. </p>

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00181">181</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a>; }</div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ae81ad8ece7681af658742f6d4e2fcfb1"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">llvm::ScheduleDAGInstrs::RegionBegin</a></div><div class="ttdeci">MachineBasicBlock::iterator RegionBegin</div><div class="ttdoc">The beginning of the range to be scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00109">ScheduleDAGInstrs.h:109</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a84887b0eb2d09991dd779c7a29a89ae2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGInstrs::buildSchedGraph </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d4/d31/classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *&#160;</td>
          <td class="paramname"><em>AA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d6/d7c/classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> *&#160;</td>
          <td class="paramname"><em>RPTracker</em> = <code>nullptr</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d1/d11/classllvm_1_1PressureDiffs.html">PressureDiffs</a> *&#160;</td>
          <td class="paramname"><em>PDiffs</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>buildSchedGraph - Build SUnits from the <a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> that we are input.</p>
<p>If RegPressure is non-null, compute register pressure as a side effect. The DAG builder is an efficient place to do it because it already visits operands. </p>

<p>Definition at line <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00734">734</a> of file <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;                                                               {</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  <span class="keyword">const</span> <a class="code" href="../../d9/da7/classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;<a class="code" href="../../d9/d6e/namespacellvm_1_1AArch64DB.html#a0c353863a53e67dfe0414f1ab52e0c79a926f30d4227df40d4021a1a65fca93d4">ST</a> = <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a9aa31260fcd6b572eb34528673438c3c">TM</a>.<a class="code" href="../../d9/d77/classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">getSubtarget</a>&lt;<a class="code" href="../../d9/da7/classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a>&gt;();</div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;  <span class="keywordtype">bool</span> UseAA = <a class="code" href="../../d7/dc3/ScheduleDAGInstrs_8cpp.html#acd3df9e57cc853b9fdd024a54612e129">EnableAASchedMI</a>.getNumOccurrences() &gt; 0 ? <a class="code" href="../../d7/dc3/ScheduleDAGInstrs_8cpp.html#acd3df9e57cc853b9fdd024a54612e129">EnableAASchedMI</a></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;                                                       : ST.<a class="code" href="../../d9/da7/classllvm_1_1TargetSubtargetInfo.html#a3721bce67edc8213e2856f4ba18b8788">useAA</a>();</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  <a class="code" href="../../d4/d31/classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *AAForDep = UseAA ? AA : <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">MISUnitMap</a>.clear();</div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a20e10e20ded7655f844479a648aa0c66">ScheduleDAG::clearDAG</a>();</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <span class="comment">// Create an SUnit for each real instruction.</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;  <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a705a0975de8335b0b6bdbbae165e8f5c">initSUnits</a>();</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  <span class="keywordflow">if</span> (PDiffs)</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    PDiffs-&gt;<a class="code" href="../../d1/d11/classllvm_1_1PressureDiffs.html#adc55f26c1bfbbe17074ded7275f3961c">init</a>(<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size());</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <span class="comment">// We build scheduling units by walking a block&#39;s instruction list from bottom</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <span class="comment">// to top.</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;</div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <span class="comment">// Remember where a generic side-effecting instruction is as we procede.</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *BarrierChain = <span class="keyword">nullptr</span>, *AliasChain = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  <span class="comment">// Memory references to specific known memory locations are tracked</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  <span class="comment">// so that they can be given more precise dependencies. We track</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <span class="comment">// separately the known memory locations that may alias and those</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  <span class="comment">// that are known not to alias</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <a class="code" href="../../d9/d48/classllvm_1_1MapVector.html">MapVector&lt;ValueType, std::vector&lt;SUnit *&gt;</a> &gt; AliasMemDefs, NonAliasMemDefs;</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <a class="code" href="../../d9/d48/classllvm_1_1MapVector.html">MapVector&lt;ValueType, std::vector&lt;SUnit *&gt;</a> &gt; AliasMemUses, NonAliasMemUses;</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  std::set&lt;SUnit*&gt; RejectMemNodes;</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  <span class="comment">// Remove any stale debug info; sometimes BuildSchedGraph is called again</span></div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  <span class="comment">// without emitting the info from the previous call.</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">DbgValues</a>.clear();</div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">FirstDbgValue</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a>.<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a56623897a22446f188d99b1ae7a004ac">empty</a>() &amp;&amp; <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a>.<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a56623897a22446f188d99b1ae7a004ac">empty</a>() &amp;&amp;</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;         <span class="stringliteral">&quot;Only BuildGraph should update Defs/Uses&quot;</span>);</div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a>.<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#af781b01667ff848f2b07b4b51660a714">setUniverse</a>(<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>-&gt;<a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a56e9a625f708912164f16c178ceb97d7">getNumRegs</a>());</div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a>.<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#af781b01667ff848f2b07b4b51660a714">setUniverse</a>(<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>-&gt;<a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a56e9a625f708912164f16c178ceb97d7">getNumRegs</a>());</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a5b7f785c0a719640a922fece8a550100">VRegDefs</a>.<a class="code" href="../../da/d79/classllvm_1_1SparseSet.html#a33ce23f0739f7b36a3c462d7b6d9ae84">empty</a>() &amp;&amp; <span class="stringliteral">&quot;Only BuildSchedGraph may access VRegDefs&quot;</span>);</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aecc4d170587e25346f72971969bef3f9">VRegUses</a>.<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a2554bf4e6f211e29c3e80fd4c9141c79">clear</a>();</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a5b7f785c0a719640a922fece8a550100">VRegDefs</a>.<a class="code" href="../../da/d79/classllvm_1_1SparseSet.html#ac5c4065b01268eb6764867041cd1d96c">setUniverse</a>(<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a>.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a78278263fc4c2deaf913ec1bbf98a8d2">getNumVirtRegs</a>());</div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aecc4d170587e25346f72971969bef3f9">VRegUses</a>.<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#af781b01667ff848f2b07b4b51660a714">setUniverse</a>(<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a>.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a78278263fc4c2deaf913ec1bbf98a8d2">getNumVirtRegs</a>());</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  <span class="comment">// Model data dependencies between instructions being scheduled and the</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <span class="comment">// ExitSU.</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae8625c1e6c9bc82f2eaef39d3fff65a8">addSchedBarrierDeps</a>();</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <span class="comment">// Walk the list of instructions, from bottom moving up.</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *DbgMI = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> MII = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a>, MIE = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a>;</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;       MII != MIE; --MII) {</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a> = std::prev(MII);</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    <span class="keywordflow">if</span> (MI &amp;&amp; DbgMI) {</div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;      <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">DbgValues</a>.push_back(std::make_pair(DbgMI, MI));</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;      DbgMI = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    }</div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a1e1d26226c627cf3dcf3c191b85e7d7d">isDebugValue</a>()) {</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;      DbgMI = <a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>;</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    }</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    <a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">MISUnitMap</a>[<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>];</div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(SU &amp;&amp; <span class="stringliteral">&quot;No SUnit mapped to this MI&quot;</span>);</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    <span class="keywordflow">if</span> (RPTracker) {</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;      <a class="code" href="../../d6/dd0/classllvm_1_1PressureDiff.html">PressureDiff</a> *PDiff = PDiffs ? &amp;(*PDiffs)[SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>] : <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;      RPTracker-&gt;<a class="code" href="../../d6/d7c/classllvm_1_1RegPressureTracker.html#ab73cf102c8c7084bd7428a0476902748">recede</a>(<span class="comment">/*LiveUses=*/</span><span class="keyword">nullptr</span>, PDiff);</div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;      <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(RPTracker-&gt;<a class="code" href="../../d6/d7c/classllvm_1_1RegPressureTracker.html#a1a9cc19b91e542613a319bcb37c04333">getPos</a>() == std::prev(MII) &amp;&amp;</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;             <span class="stringliteral">&quot;RPTracker can&#39;t find MI&quot;</span>);</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    }</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;        (<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a2ad332011e2040d133de24f33cf3f4cd">CanHandleTerminators</a> || (!MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aea36f6665e4992da1874625d5f00e1c1">isTerminator</a>() &amp;&amp; !MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a5c3c20a5ca1cb1ef6a414e5cd78de86a">isPosition</a>())) &amp;&amp;</div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;        <span class="stringliteral">&quot;Cannot schedule terminators or labels!&quot;</span>);</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    <span class="comment">// Add register-based dependencies (data, anti, and output).</span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    <span class="keywordtype">bool</span> HasVRegDef = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j = 0, n = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>(); j != n; ++j) {</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;      <span class="keyword">const</span> <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(j);</div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;      <span class="keywordflow">if</span> (!MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>()) <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;      <span class="keywordflow">if</span> (Reg == 0) <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;</div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>-&gt;<a class="code" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">isPhysicalRegister</a>(Reg))</div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;        <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a2e9425c046cf742bfbb9ebb96466d8e5">addPhysRegDeps</a>(SU, j);</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;      <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;        <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(!<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a73edb004de8911374552b25481e9e9c3">IsPostRA</a> &amp;&amp; <span class="stringliteral">&quot;Virtual register encountered!&quot;</span>);</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;        <span class="keywordflow">if</span> (MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">isDef</a>()) {</div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;          HasVRegDef = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;          <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a10acc9310a21d9a8191d3d84916bdffb">addVRegDefDeps</a>(SU, j);</div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;        }</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a0e4e5eef3cc7c47acbb753b9d3872348">readsReg</a>()) <span class="comment">// ignore undef operands</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;          <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a0f958ee7dc9902af4093fe8fabbabd6e">addVRegUseDeps</a>(SU, j);</div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;      }</div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;    }</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    <span class="comment">// If we haven&#39;t seen any uses in this scheduling region, create a</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    <span class="comment">// dependence edge to ExitSU to model the live-out latency. This is required</span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    <span class="comment">// for vreg defs with no in-region use, and prefetches with no vreg def.</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;    <span class="comment">// FIXME: NumDataSuccs would be more precise than NumSuccs here. This</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    <span class="comment">// check currently relies on being called before adding chain deps.</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a1a6c1a29019b8f3fd988359ec5dd3d2f">NumSuccs</a> == 0 &amp;&amp; SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">Latency</a> &gt; 1</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;        &amp;&amp; (HasVRegDef || MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a2b48451e9cc8433ed5f8ee30462cc96e">mayLoad</a>())) {</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;      <a class="code" href="../../d6/d9d/classllvm_1_1SDep.html">SDep</a> Dep(SU, <a class="code" href="../../d6/d9d/classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1">SDep::Artificial</a>);</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;      Dep.setLatency(SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">Latency</a> - 1);</div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;      <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a>.<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">addPred</a>(Dep);</div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;    }</div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;    <span class="comment">// Add chain dependencies.</span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;    <span class="comment">// Chain dependencies used to enforce memory order should have</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    <span class="comment">// latency of 0 (except for true dependency of Store followed by</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;    <span class="comment">// aliased Load... we estimate that with a single cycle of latency</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    <span class="comment">// assuming the hardware will bypass)</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;    <span class="comment">// Note that isStoreToStackSlot and isLoadFromStackSLot are not usable</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    <span class="comment">// after stack slots are lowered to actual addresses.</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;    <span class="comment">// TODO: Use an AliasAnalysis and do real alias-analysis queries, and</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    <span class="comment">// produce more precise dependence information.</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    <span class="keywordtype">unsigned</span> TrueMemOrderLatency = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aa5f0eb2aad4a731d5d5133b8cb5e0a98">mayStore</a>() ? 1 : 0;</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d7/dc3/ScheduleDAGInstrs_8cpp.html#a5b02bcae20902ac8680d6604dbef7342">isGlobalMemoryObject</a>(AA, MI)) {</div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;      <span class="comment">// Be conservative with these and add dependencies on all memory</span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;      <span class="comment">// references, even those that are known to not alias.</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html">MapVector</a>&lt;<a class="code" href="../../d2/d70/classllvm_1_1PointerUnion.html">ValueType</a>, std::vector&lt;SUnit *&gt; &gt;::iterator <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> =</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;             NonAliasMemDefs.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#aa610cab7ee61e36a6d1d122fc252c278">begin</a>(), E = NonAliasMemDefs.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#a0881334358ff6ff7ff8cea5562c7988e">end</a>(); <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second.size(); i != e; ++i) {</div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;          <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second[i]-&gt;addPred(<a class="code" href="../../d6/d9d/classllvm_1_1SDep.html">SDep</a>(SU, <a class="code" href="../../d6/d9d/classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a3d026b42ef4cc00c58dd954b3c5eda65">SDep::Barrier</a>));</div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;        }</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;      }</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html">MapVector</a>&lt;<a class="code" href="../../d2/d70/classllvm_1_1PointerUnion.html">ValueType</a>, std::vector&lt;SUnit *&gt; &gt;::iterator <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> =</div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;             NonAliasMemUses.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#aa610cab7ee61e36a6d1d122fc252c278">begin</a>(), E = NonAliasMemUses.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#a0881334358ff6ff7ff8cea5562c7988e">end</a>(); <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second.size(); i != e; ++i) {</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;          <a class="code" href="../../d6/d9d/classllvm_1_1SDep.html">SDep</a> Dep(SU, <a class="code" href="../../d6/d9d/classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a3d026b42ef4cc00c58dd954b3c5eda65">SDep::Barrier</a>);</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;          Dep.setLatency(TrueMemOrderLatency);</div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;          <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second[i]-&gt;addPred(Dep);</div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;        }</div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;      }</div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;      <span class="comment">// Add SU to the barrier chain.</span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;      <span class="keywordflow">if</span> (BarrierChain)</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;        BarrierChain-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">addPred</a>(<a class="code" href="../../d6/d9d/classllvm_1_1SDep.html">SDep</a>(SU, <a class="code" href="../../d6/d9d/classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a3d026b42ef4cc00c58dd954b3c5eda65">SDep::Barrier</a>));</div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;      BarrierChain = SU;</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;      <span class="comment">// This is a barrier event that acts as a pivotal node in the DAG,</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;      <span class="comment">// so it is safe to clear list of exposed nodes.</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;      <a class="code" href="../../d7/dc3/ScheduleDAGInstrs_8cpp.html#ac3e7c1031b60c73d06d579da9378710d">adjustChainDeps</a>(AA, <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">MFI</a>, SU, &amp;<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a>, RejectMemNodes,</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;                      TrueMemOrderLatency);</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;      RejectMemNodes.clear();</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;      NonAliasMemDefs.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#ae091b147039557cf8ce505740e7ff7ac">clear</a>();</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;      NonAliasMemUses.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#ae091b147039557cf8ce505740e7ff7ac">clear</a>();</div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;</div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;      <span class="comment">// fall-through</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    new_alias_chain:</div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;      <span class="comment">// Chain all possibly aliasing memory references though SU.</span></div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;      <span class="keywordflow">if</span> (AliasChain) {</div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;        <span class="keywordtype">unsigned</span> ChainLatency = 0;</div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;        <span class="keywordflow">if</span> (AliasChain-&gt;getInstr()-&gt;mayLoad())</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;          ChainLatency = TrueMemOrderLatency;</div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;        <a class="code" href="../../d7/dc3/ScheduleDAGInstrs_8cpp.html#a8178a6ca4f3f8028aec715b40983516d">addChainDependency</a>(AAForDep, <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">MFI</a>, SU, AliasChain, RejectMemNodes,</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;                           ChainLatency);</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;      }</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;      AliasChain = SU;</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> k = 0, m = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a4afc086f7471b060731e7fbf248958f4">PendingLoads</a>.size(); k != m; ++k)</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;        <a class="code" href="../../d7/dc3/ScheduleDAGInstrs_8cpp.html#a8178a6ca4f3f8028aec715b40983516d">addChainDependency</a>(AAForDep, <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">MFI</a>, SU, <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a4afc086f7471b060731e7fbf248958f4">PendingLoads</a>[k], RejectMemNodes,</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;                           TrueMemOrderLatency);</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html">MapVector</a>&lt;<a class="code" href="../../d2/d70/classllvm_1_1PointerUnion.html">ValueType</a>, std::vector&lt;SUnit *&gt; &gt;::iterator <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> =</div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;           AliasMemDefs.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#aa610cab7ee61e36a6d1d122fc252c278">begin</a>(), E = AliasMemDefs.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#a0881334358ff6ff7ff8cea5562c7988e">end</a>(); <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second.size(); i != e; ++i)</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;          <a class="code" href="../../d7/dc3/ScheduleDAGInstrs_8cpp.html#a8178a6ca4f3f8028aec715b40983516d">addChainDependency</a>(AAForDep, <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">MFI</a>, SU, <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second[i], RejectMemNodes);</div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;      }</div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html">MapVector</a>&lt;<a class="code" href="../../d2/d70/classllvm_1_1PointerUnion.html">ValueType</a>, std::vector&lt;SUnit *&gt; &gt;::iterator <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> =</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;           AliasMemUses.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#aa610cab7ee61e36a6d1d122fc252c278">begin</a>(), E = AliasMemUses.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#a0881334358ff6ff7ff8cea5562c7988e">end</a>(); <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second.size(); i != e; ++i)</div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;          <a class="code" href="../../d7/dc3/ScheduleDAGInstrs_8cpp.html#a8178a6ca4f3f8028aec715b40983516d">addChainDependency</a>(AAForDep, <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">MFI</a>, SU, <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second[i], RejectMemNodes,</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;                             TrueMemOrderLatency);</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;      }</div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;      <a class="code" href="../../d7/dc3/ScheduleDAGInstrs_8cpp.html#ac3e7c1031b60c73d06d579da9378710d">adjustChainDeps</a>(AA, <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">MFI</a>, SU, &amp;<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a>, RejectMemNodes,</div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;                      TrueMemOrderLatency);</div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;      <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a4afc086f7471b060731e7fbf248958f4">PendingLoads</a>.clear();</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;      AliasMemDefs.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#ae091b147039557cf8ce505740e7ff7ac">clear</a>();</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;      AliasMemUses.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#ae091b147039557cf8ce505740e7ff7ac">clear</a>();</div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aa5f0eb2aad4a731d5d5133b8cb5e0a98">mayStore</a>()) {</div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;      <a class="code" href="../../d0/d78/classllvm_1_1SmallVector.html">UnderlyingObjectsVector</a> Objs;</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;      <a class="code" href="../../d7/dc3/ScheduleDAGInstrs_8cpp.html#a741774c60622506bd2c6275d2d619955">getUnderlyingObjectsForInstr</a>(MI, <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">MFI</a>, Objs);</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;      <span class="keywordflow">if</span> (Objs.<a class="code" href="../../db/dc5/classllvm_1_1SmallVectorBase.html#a8a8df4d85555c7954a95f86080cd3b64">empty</a>()) {</div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;        <span class="comment">// Treat all other stores conservatively.</span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;        <span class="keywordflow">goto</span> new_alias_chain;</div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;      }</div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;      <span class="keywordtype">bool</span> MayAlias = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html#a16a72ecbc559627d140a2197d9f79445">UnderlyingObjectsVector::iterator</a> <a class="code" href="../../da/d91/namespacelegup.html#aea54401a540364c73b6f6c259cd1c135">K</a> = Objs.<a class="code" href="../../d4/d68/classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">begin</a>(), KE = Objs.<a class="code" href="../../d4/d68/classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">end</a>();</div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;           <a class="code" href="../../da/d91/namespacelegup.html#aea54401a540364c73b6f6c259cd1c135">K</a> != KE; ++<a class="code" href="../../da/d91/namespacelegup.html#aea54401a540364c73b6f6c259cd1c135">K</a>) {</div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;        <a class="code" href="../../d2/d70/classllvm_1_1PointerUnion.html">ValueType</a> V = <a class="code" href="../../da/d91/namespacelegup.html#aea54401a540364c73b6f6c259cd1c135">K</a>-&gt;getPointer();</div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;        <span class="keywordtype">bool</span> ThisMayAlias = <a class="code" href="../../da/d91/namespacelegup.html#aea54401a540364c73b6f6c259cd1c135">K</a>-&gt;getInt();</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;        <span class="keywordflow">if</span> (ThisMayAlias)</div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;          MayAlias = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;</div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;        <span class="comment">// A store to a specific PseudoSourceValue. Add precise dependencies.</span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;        <span class="comment">// Record the def in MemDefs, first adding a dep if there is</span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;        <span class="comment">// an existing def.</span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;        <a class="code" href="../../d9/d48/classllvm_1_1MapVector.html">MapVector&lt;ValueType, std::vector&lt;SUnit *&gt;</a> &gt;::iterator <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> =</div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;          ((ThisMayAlias) ? AliasMemDefs.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#a6b0c3e15c351ba9682837c29b0a141b6">find</a>(V) : NonAliasMemDefs.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#a6b0c3e15c351ba9682837c29b0a141b6">find</a>(V));</div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;        <a class="code" href="../../d9/d48/classllvm_1_1MapVector.html">MapVector&lt;ValueType, std::vector&lt;SUnit *&gt;</a> &gt;::iterator <a class="code" href="../../d0/da4/namespacellvm_1_1ARM__PROC.html#a1add7850fad3f66c140ecee871460ea4ae9d798593a4a6b5cc48486a453a59e5e">IE</a> =</div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;          ((ThisMayAlias) ? AliasMemDefs.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#a0881334358ff6ff7ff8cea5562c7988e">end</a>() : NonAliasMemDefs.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#a0881334358ff6ff7ff8cea5562c7988e">end</a>());</div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;        <span class="keywordflow">if</span> (I != IE) {</div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;          <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = I-&gt;second.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#a5ff5f69dd1ea775513aecc1c5ef53105">size</a>(); i != e; ++i)</div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;            <a class="code" href="../../d7/dc3/ScheduleDAGInstrs_8cpp.html#a8178a6ca4f3f8028aec715b40983516d">addChainDependency</a>(AAForDep, <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">MFI</a>, SU, I-&gt;second[i], RejectMemNodes,</div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;                               0, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;</div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;          <span class="comment">// If we&#39;re not using AA, then we only need one store per object.</span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;          <span class="keywordflow">if</span> (!AAForDep)</div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;            I-&gt;second.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#ae091b147039557cf8ce505740e7ff7ac">clear</a>();</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;          I-&gt;second.push_back(SU);</div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;          <span class="keywordflow">if</span> (ThisMayAlias) {</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;            <span class="keywordflow">if</span> (!AAForDep)</div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;              AliasMemDefs[V].<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#ae091b147039557cf8ce505740e7ff7ac">clear</a>();</div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;            AliasMemDefs[V].push_back(SU);</div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;          } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;            <span class="keywordflow">if</span> (!AAForDep)</div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;              NonAliasMemDefs[V].<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#ae091b147039557cf8ce505740e7ff7ac">clear</a>();</div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;            NonAliasMemDefs[V].push_back(SU);</div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;          }</div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;        }</div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;        <span class="comment">// Handle the uses in MemUses, if there are any.</span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;        <a class="code" href="../../d9/d48/classllvm_1_1MapVector.html">MapVector&lt;ValueType, std::vector&lt;SUnit *&gt;</a> &gt;::iterator J =</div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;          ((ThisMayAlias) ? AliasMemUses.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#a6b0c3e15c351ba9682837c29b0a141b6">find</a>(V) : NonAliasMemUses.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#a6b0c3e15c351ba9682837c29b0a141b6">find</a>(V));</div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;        <a class="code" href="../../d9/d48/classllvm_1_1MapVector.html">MapVector&lt;ValueType, std::vector&lt;SUnit *&gt;</a> &gt;::iterator JE =</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;          ((ThisMayAlias) ? AliasMemUses.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#a0881334358ff6ff7ff8cea5562c7988e">end</a>() : NonAliasMemUses.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#a0881334358ff6ff7ff8cea5562c7988e">end</a>());</div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;        <span class="keywordflow">if</span> (J != JE) {</div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;          <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = J-&gt;second.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#a5ff5f69dd1ea775513aecc1c5ef53105">size</a>(); i != e; ++i)</div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;            <a class="code" href="../../d7/dc3/ScheduleDAGInstrs_8cpp.html#a8178a6ca4f3f8028aec715b40983516d">addChainDependency</a>(AAForDep, <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">MFI</a>, SU, J-&gt;second[i], RejectMemNodes,</div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;                               TrueMemOrderLatency, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;          J-&gt;second.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#ae091b147039557cf8ce505740e7ff7ac">clear</a>();</div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;        }</div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;      }</div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;      <span class="keywordflow">if</span> (MayAlias) {</div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;        <span class="comment">// Add dependencies from all the PendingLoads, i.e. loads</span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;        <span class="comment">// with no underlying object.</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> k = 0, m = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a4afc086f7471b060731e7fbf248958f4">PendingLoads</a>.size(); k != m; ++k)</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;          <a class="code" href="../../d7/dc3/ScheduleDAGInstrs_8cpp.html#a8178a6ca4f3f8028aec715b40983516d">addChainDependency</a>(AAForDep, <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">MFI</a>, SU, <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a4afc086f7471b060731e7fbf248958f4">PendingLoads</a>[k], RejectMemNodes,</div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;                             TrueMemOrderLatency);</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;        <span class="comment">// Add dependence on alias chain, if needed.</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;        <span class="keywordflow">if</span> (AliasChain)</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;          <a class="code" href="../../d7/dc3/ScheduleDAGInstrs_8cpp.html#a8178a6ca4f3f8028aec715b40983516d">addChainDependency</a>(AAForDep, <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">MFI</a>, SU, AliasChain, RejectMemNodes);</div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;        <span class="comment">// But we also should check dependent instructions for the</span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;        <span class="comment">// SU in question.</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;        <a class="code" href="../../d7/dc3/ScheduleDAGInstrs_8cpp.html#ac3e7c1031b60c73d06d579da9378710d">adjustChainDeps</a>(AA, <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">MFI</a>, SU, &amp;<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a>, RejectMemNodes,</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;                        TrueMemOrderLatency);</div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;      }</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;      <span class="comment">// Add dependence on barrier chain, if needed.</span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;      <span class="comment">// There is no point to check aliasing on barrier event. Even if</span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;      <span class="comment">// SU and barrier _could_ be reordered, they should not. In addition,</span></div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;      <span class="comment">// we have lost all RejectMemNodes below barrier.</span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;      <span class="keywordflow">if</span> (BarrierChain)</div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;        BarrierChain-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">addPred</a>(<a class="code" href="../../d6/d9d/classllvm_1_1SDep.html">SDep</a>(SU, <a class="code" href="../../d6/d9d/classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a3d026b42ef4cc00c58dd954b3c5eda65">SDep::Barrier</a>));</div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a2b48451e9cc8433ed5f8ee30462cc96e">mayLoad</a>()) {</div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;      <span class="keywordtype">bool</span> MayAlias = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;      <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a3293892e5078a238db5b0f388aca5fa5">isInvariantLoad</a>(AA)) {</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;        <span class="comment">// Invariant load, no chain dependencies needed!</span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;      } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;        <a class="code" href="../../d0/d78/classllvm_1_1SmallVector.html">UnderlyingObjectsVector</a> Objs;</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;        <a class="code" href="../../d7/dc3/ScheduleDAGInstrs_8cpp.html#a741774c60622506bd2c6275d2d619955">getUnderlyingObjectsForInstr</a>(MI, <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">MFI</a>, Objs);</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;        <span class="keywordflow">if</span> (Objs.<a class="code" href="../../db/dc5/classllvm_1_1SmallVectorBase.html#a8a8df4d85555c7954a95f86080cd3b64">empty</a>()) {</div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;          <span class="comment">// A load with no underlying object. Depend on all</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;          <span class="comment">// potentially aliasing stores.</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;          <span class="keywordflow">for</span> (<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html">MapVector</a>&lt;<a class="code" href="../../d2/d70/classllvm_1_1PointerUnion.html">ValueType</a>, std::vector&lt;SUnit *&gt; &gt;::iterator I =</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;                 AliasMemDefs.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#aa610cab7ee61e36a6d1d122fc252c278">begin</a>(), E = AliasMemDefs.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#a0881334358ff6ff7ff8cea5562c7988e">end</a>(); I != E; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = I-&gt;second.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#a5ff5f69dd1ea775513aecc1c5ef53105">size</a>(); i != e; ++i)</div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;              <a class="code" href="../../d7/dc3/ScheduleDAGInstrs_8cpp.html#a8178a6ca4f3f8028aec715b40983516d">addChainDependency</a>(AAForDep, <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">MFI</a>, SU, I-&gt;second[i],</div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;                                 RejectMemNodes);</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;          <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a4afc086f7471b060731e7fbf248958f4">PendingLoads</a>.push_back(SU);</div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;          MayAlias = <span class="keyword">true</span>;</div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;        } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;          MayAlias = <span class="keyword">false</span>;</div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;        }</div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;</div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="../../da/d30/classllvm_1_1SmallVectorImpl.html#a16a72ecbc559627d140a2197d9f79445">UnderlyingObjectsVector::iterator</a></div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;             J = Objs.<a class="code" href="../../d4/d68/classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">begin</a>(), JE = Objs.<a class="code" href="../../d4/d68/classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">end</a>(); J != JE; ++J) {</div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;          <a class="code" href="../../d2/d70/classllvm_1_1PointerUnion.html">ValueType</a> V = J-&gt;getPointer();</div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;          <span class="keywordtype">bool</span> ThisMayAlias = J-&gt;getInt();</div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;</div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;          <span class="keywordflow">if</span> (ThisMayAlias)</div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;            MayAlias = <span class="keyword">true</span>;</div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;</div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;          <span class="comment">// A load from a specific PseudoSourceValue. Add precise dependencies.</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;          <a class="code" href="../../d9/d48/classllvm_1_1MapVector.html">MapVector&lt;ValueType, std::vector&lt;SUnit *&gt;</a> &gt;::iterator I =</div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;            ((ThisMayAlias) ? AliasMemDefs.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#a6b0c3e15c351ba9682837c29b0a141b6">find</a>(V) : NonAliasMemDefs.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#a6b0c3e15c351ba9682837c29b0a141b6">find</a>(V));</div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;          <a class="code" href="../../d9/d48/classllvm_1_1MapVector.html">MapVector&lt;ValueType, std::vector&lt;SUnit *&gt;</a> &gt;::iterator IE =</div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;            ((ThisMayAlias) ? AliasMemDefs.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#a0881334358ff6ff7ff8cea5562c7988e">end</a>() : NonAliasMemDefs.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#a0881334358ff6ff7ff8cea5562c7988e">end</a>());</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;          <span class="keywordflow">if</span> (I != IE)</div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = I-&gt;second.<a class="code" href="../../d9/d48/classllvm_1_1MapVector.html#a5ff5f69dd1ea775513aecc1c5ef53105">size</a>(); i != e; ++i)</div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;              <a class="code" href="../../d7/dc3/ScheduleDAGInstrs_8cpp.html#a8178a6ca4f3f8028aec715b40983516d">addChainDependency</a>(AAForDep, <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">MFI</a>, SU, I-&gt;second[i],</div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;                                 RejectMemNodes, 0, <span class="keyword">true</span>);</div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;          <span class="keywordflow">if</span> (ThisMayAlias)</div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;            AliasMemUses[V].push_back(SU);</div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;          <span class="keywordflow">else</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;            NonAliasMemUses[V].push_back(SU);</div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;        }</div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;        <span class="keywordflow">if</span> (MayAlias)</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;          <a class="code" href="../../d7/dc3/ScheduleDAGInstrs_8cpp.html#ac3e7c1031b60c73d06d579da9378710d">adjustChainDeps</a>(AA, <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">MFI</a>, SU, &amp;<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a>, RejectMemNodes, <span class="comment">/*Latency=*/</span>0);</div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;        <span class="comment">// Add dependencies on alias and barrier chains, if needed.</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;        <span class="keywordflow">if</span> (MayAlias &amp;&amp; AliasChain)</div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;          <a class="code" href="../../d7/dc3/ScheduleDAGInstrs_8cpp.html#a8178a6ca4f3f8028aec715b40983516d">addChainDependency</a>(AAForDep, <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">MFI</a>, SU, AliasChain, RejectMemNodes);</div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;        <span class="keywordflow">if</span> (BarrierChain)</div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;          BarrierChain-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">addPred</a>(<a class="code" href="../../d6/d9d/classllvm_1_1SDep.html">SDep</a>(SU, <a class="code" href="../../d6/d9d/classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a3d026b42ef4cc00c58dd954b3c5eda65">SDep::Barrier</a>));</div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;      }</div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;    }</div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  }</div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;  <span class="keywordflow">if</span> (DbgMI)</div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;    <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">FirstDbgValue</a> = DbgMI;</div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;</div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a>.<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a2554bf4e6f211e29c3e80fd4c9141c79">clear</a>();</div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a>.<a class="code" href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a2554bf4e6f211e29c3e80fd4c9141c79">clear</a>();</div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;  <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a5b7f785c0a719640a922fece8a550100">VRegDefs</a>.<a class="code" href="../../da/d79/classllvm_1_1SparseSet.html#aab146f4c3793a4a99649ce52b3badc15">clear</a>();</div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a4afc086f7471b060731e7fbf248958f4">PendingLoads</a>.clear();</div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_a16a72ecbc559627d140a2197d9f79445"><div class="ttname"><a href="../../da/d30/classllvm_1_1SmallVectorImpl.html#a16a72ecbc559627d140a2197d9f79445">llvm::SmallVectorImpl::iterator</a></div><div class="ttdeci">SuperClass::iterator iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d33/SmallVector_8h_source.html#l00351">SmallVector.h:351</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a075e34e98605d0e7c289763a104869ac"><div class="ttname"><a href="../../d4/d68/classllvm_1_1SmallVectorTemplateCommon.html#a075e34e98605d0e7c289763a104869ac">llvm::SmallVectorTemplateCommon::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d33/SmallVector_8h_source.html#l00115">SmallVector.h:115</a></div></div>
<div class="ttc" id="classllvm_1_1MapVector_html_ae091b147039557cf8ce505740e7ff7ac"><div class="ttname"><a href="../../d9/d48/classllvm_1_1MapVector.html#ae091b147039557cf8ce505740e7ff7ac">llvm::MapVector::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d21/MapVector_8h_source.html#l00070">MapVector.h:70</a></div></div>
<div class="ttc" id="classllvm_1_1PressureDiffs_html_adc55f26c1bfbbe17074ded7275f3961c"><div class="ttname"><a href="../../d1/d11/classllvm_1_1PressureDiffs.html#adc55f26c1bfbbe17074ded7275f3961c">llvm::PressureDiffs::init</a></div><div class="ttdeci">void init(unsigned N)</div><div class="ttdoc">Initialize an array of N PressureDiffs. </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d70/RegisterPressure_8cpp_source.html#l00373">RegisterPressure.cpp:373</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a10acc9310a21d9a8191d3d84916bdffb"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a10acc9310a21d9a8191d3d84916bdffb">llvm::ScheduleDAGInstrs::addVRegDefDeps</a></div><div class="ttdeci">void addVRegDefDeps(SUnit *SU, unsigned OperIdx)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00376">ScheduleDAGInstrs.cpp:376</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aa5f0eb2aad4a731d5d5133b8cb5e0a98"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aa5f0eb2aad4a731d5d5133b8cb5e0a98">llvm::MachineInstr::mayStore</a></div><div class="ttdeci">bool mayStore(QueryType Type=AnyInBundle) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00534">MachineInstr.h:534</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a2ad332011e2040d133de24f33cf3f4cd"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a2ad332011e2040d133de24f33cf3f4cd">llvm::ScheduleDAGInstrs::CanHandleTerminators</a></div><div class="ttdeci">bool CanHandleTerminators</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00100">ScheduleDAGInstrs.h:100</a></div></div>
<div class="ttc" id="classllvm_1_1MapVector_html"><div class="ttname"><a href="../../d9/d48/classllvm_1_1MapVector.html">llvm::MapVector</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d21/MapVector_8h_source.html#l00031">MapVector.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aea36f6665e4992da1874625d5f00e1c1"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aea36f6665e4992da1874625d5f00e1c1">llvm::MachineInstr::isTerminator</a></div><div class="ttdeci">bool isTerminator(QueryType Type=AnyInBundle) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00421">MachineInstr.h:421</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__PROC_html_a1add7850fad3f66c140ecee871460ea4ae9d798593a4a6b5cc48486a453a59e5e"><div class="ttname"><a href="../../d0/da4/namespacellvm_1_1ARM__PROC.html#a1add7850fad3f66c140ecee871460ea4ae9d798593a4a6b5cc48486a453a59e5e">llvm::ARM_PROC::IE</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/dc4/ARMBaseInfo_8h_source.html#l00091">ARMBaseInfo.h:91</a></div></div>
<div class="ttc" id="classllvm_1_1RegPressureTracker_html_a1a9cc19b91e542613a319bcb37c04333"><div class="ttname"><a href="../../d6/d7c/classllvm_1_1RegPressureTracker.html#a1a9cc19b91e542613a319bcb37c04333">llvm::RegPressureTracker::getPos</a></div><div class="ttdeci">MachineBasicBlock::const_iterator getPos() const </div><div class="ttdoc">Get the MI position corresponding to this register pressure. </div><div class="ttdef"><b>Definition:</b> <a href="../../da/df1/RegisterPressure_8h_source.html#l00308">RegisterPressure.h:308</a></div></div>
<div class="ttc" id="classllvm_1_1SparseSet_html_a33ce23f0739f7b36a3c462d7b6d9ae84"><div class="ttname"><a href="../../da/d79/classllvm_1_1SparseSet.html#a33ce23f0739f7b36a3c462d7b6d9ae84">llvm::SparseSet::empty</a></div><div class="ttdeci">bool empty() const </div><div class="ttdef"><b>Definition:</b> <a href="../../de/d7c/SparseSet_8h_source.html#l00183">SparseSet.h:183</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a4afc086f7471b060731e7fbf248958f4"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a4afc086f7471b060731e7fbf248958f4">llvm::ScheduleDAGInstrs::PendingLoads</a></div><div class="ttdeci">std::vector&lt; SUnit * &gt; PendingLoads</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00142">ScheduleDAGInstrs.h:142</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a78278263fc4c2deaf913ec1bbf98a8d2"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a78278263fc4c2deaf913ec1bbf98a8d2">llvm::MachineRegisterInfo::getNumVirtRegs</a></div><div class="ttdeci">unsigned getNumVirtRegs() const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00592">MachineRegisterInfo.h:592</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a1a6c1a29019b8f3fd988359ec5dd3d2f"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a1a6c1a29019b8f3fd988359ec5dd3d2f">llvm::SUnit::NumSuccs</a></div><div class="ttdeci">unsigned NumSuccs</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00280">ScheduleDAG.h:280</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a3f74b283acf0dfb537bc387e49344f04"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">llvm::ScheduleDAGInstrs::RegionEnd</a></div><div class="ttdeci">MachineBasicBlock::iterator RegionEnd</div><div class="ttdoc">The end of the range to be scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00112">ScheduleDAGInstrs.h:112</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a077eef2c61ca462db1800cc506092d38"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">llvm::ScheduleDAGInstrs::MISUnitMap</a></div><div class="ttdeci">DenseMap&lt; MachineInstr *, SUnit * &gt; MISUnitMap</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00119">ScheduleDAGInstrs.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ae8625c1e6c9bc82f2eaef39d3fff65a8"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae8625c1e6c9bc82f2eaef39d3fff65a8">llvm::ScheduleDAGInstrs::addSchedBarrierDeps</a></div><div class="ttdeci">void addSchedBarrierDeps()</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00213">ScheduleDAGInstrs.cpp:213</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00227">MachineOperand.h:227</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a2b48451e9cc8433ed5f8ee30462cc96e"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a2b48451e9cc8433ed5f8ee30462cc96e">llvm::MachineInstr::mayLoad</a></div><div class="ttdeci">bool mayLoad(QueryType Type=AnyInBundle) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00520">MachineInstr.h:520</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1AliasAnalysis_html"><div class="ttname"><a href="../../d4/d31/classllvm_1_1AliasAnalysis.html">llvm::AliasAnalysis</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d70/AliasAnalysis_8h_source.html#l00056">AliasAnalysis.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a6837fb2c08f4c8c986a4689a37ca93cf"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">llvm::ScheduleDAGInstrs::DbgValues</a></div><div class="ttdeci">DbgValueVector DbgValues</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00149">ScheduleDAGInstrs.h:149</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a48dac2c15614f61bd7cb73fe322099fa"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">llvm::ScheduleDAGInstrs::MFI</a></div><div class="ttdeci">const MachineFrameInfo * MFI</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00080">ScheduleDAGInstrs.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7b5fe96d88954efc855e6c466207e535"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00274">MachineInstr.h:274</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a56e9a625f708912164f16c178ceb97d7"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a56e9a625f708912164f16c178ceb97d7">llvm::MCRegisterInfo::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const </div><div class="ttdoc">Return the number of registers this target has (useful for sizing arrays holding per register informa...</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00359">MCRegisterInfo.h:359</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_a8a8df4d85555c7954a95f86080cd3b64"><div class="ttname"><a href="../../db/dc5/classllvm_1_1SmallVectorBase.html#a8a8df4d85555c7954a95f86080cd3b64">llvm::SmallVectorBase::empty</a></div><div class="ttdeci">bool LLVM_ATTRIBUTE_UNUSED_RESULT empty() const </div><div class="ttdef"><b>Definition:</b> <a href="../../de/d33/SmallVector_8h_source.html#l00057">SmallVector.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ae81ad8ece7681af658742f6d4e2fcfb1"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">llvm::ScheduleDAGInstrs::RegionBegin</a></div><div class="ttdeci">MachineBasicBlock::iterator RegionBegin</div><div class="ttdoc">The beginning of the range to be scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00109">ScheduleDAGInstrs.h:109</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a0f958ee7dc9902af4093fe8fabbabd6e"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a0f958ee7dc9902af4093fe8fabbabd6e">llvm::ScheduleDAGInstrs::addVRegUseDeps</a></div><div class="ttdeci">void addVRegUseDeps(SUnit *SU, unsigned OperIdx)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00414">ScheduleDAGInstrs.cpp:414</a></div></div>
<div class="ttc" id="classllvm_1_1RegPressureTracker_html_ab73cf102c8c7084bd7428a0476902748"><div class="ttname"><a href="../../d6/d7c/classllvm_1_1RegPressureTracker.html#ab73cf102c8c7084bd7428a0476902748">llvm::RegPressureTracker::recede</a></div><div class="ttdeci">bool recede(SmallVectorImpl&lt; unsigned &gt; *LiveUses=nullptr, PressureDiff *PDiff=nullptr)</div><div class="ttdoc">Recede across the previous instruction. </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d70/RegisterPressure_8cpp_source.html#l00457">RegisterPressure.cpp:457</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_aecc4d170587e25346f72971969bef3f9"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aecc4d170587e25346f72971969bef3f9">llvm::ScheduleDAGInstrs::VRegUses</a></div><div class="ttdeci">VReg2UseMap VRegUses</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00124">ScheduleDAGInstrs.h:124</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a73edb004de8911374552b25481e9e9c3"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a73edb004de8911374552b25481e9e9c3">llvm::ScheduleDAGInstrs::IsPostRA</a></div><div class="ttdeci">bool IsPostRA</div><div class="ttdoc">isPostRA flag indicates vregs cannot be present. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00089">ScheduleDAGInstrs.h:89</a></div></div>
<div class="ttc" id="namespacelegup_html_aea54401a540364c73b6f6c259cd1c135"><div class="ttname"><a href="../../da/d91/namespacelegup.html#aea54401a540364c73b6f6c259cd1c135">legup::K</a></div><div class="ttdeci">static RegisterPass&lt; ParallelAPI &gt; K(&quot;legup-parallel-api&quot;,&quot;Replace Pthread/OMP calls to LegUp functions&quot;)</div></div>
<div class="ttc" id="classllvm_1_1MapVector_html_a6b0c3e15c351ba9682837c29b0a141b6"><div class="ttname"><a href="../../d9/d48/classllvm_1_1MapVector.html#a6b0c3e15c351ba9682837c29b0a141b6">llvm::MapVector::find</a></div><div class="ttdeci">iterator find(const KeyT &amp;Key)</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d21/MapVector_8h_source.html#l00108">MapVector.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1e1d26226c627cf3dcf3c191b85e7d7d"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a1e1d26226c627cf3dcf3c191b85e7d7d">llvm::MachineInstr::isDebugValue</a></div><div class="ttdeci">bool isDebugValue() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00694">MachineInstr.h:694</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html"><div class="ttname"><a href="../../d6/d9d/classllvm_1_1SDep.html">llvm::SDep</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00045">ScheduleDAG.h:45</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a20e10e20ded7655f844479a648aa0c66"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a20e10e20ded7655f844479a648aa0c66">llvm::ScheduleDAG::clearDAG</a></div><div class="ttdeci">void clearDAG()</div><div class="ttdoc">clearDAG - clear the DAG state (between regions). </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d4e/ScheduleDAG_8cpp_source.html#l00051">ScheduleDAG.cpp:51</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a72e0568b7bf0e9a97260c34264a549a0"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">llvm::SUnit::Latency</a></div><div class="ttdeci">unsigned short Latency</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00286">ScheduleDAG.h:286</a></div></div>
<div class="ttc" id="ScheduleDAGInstrs_8cpp_html_a741774c60622506bd2c6275d2d619955"><div class="ttname"><a href="../../d7/dc3/ScheduleDAGInstrs_8cpp.html#a741774c60622506bd2c6275d2d619955">getUnderlyingObjectsForInstr</a></div><div class="ttdeci">static void getUnderlyingObjectsForInstr(const MachineInstr *MI, const MachineFrameInfo *MFI, UnderlyingObjectsVector &amp;Objects)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00135">ScheduleDAGInstrs.cpp:135</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_1_1bundle__iterator_html"><div class="ttname"><a href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">llvm::MachineBasicBlock::bundle_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00144">MachineBasicBlock.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1SparseMultiSet_html_af781b01667ff848f2b07b4b51660a714"><div class="ttname"><a href="../../d5/db3/classllvm_1_1SparseMultiSet.html#af781b01667ff848f2b07b4b51660a714">llvm::SparseMultiSet::setUniverse</a></div><div class="ttdeci">void setUniverse(unsigned U)</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/df3/SparseMultiSet_8h_source.html#l00200">SparseMultiSet.h:200</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5c3c20a5ca1cb1ef6a414e5cd78de86a"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a5c3c20a5ca1cb1ef6a414e5cd78de86a">llvm::MachineInstr::isPosition</a></div><div class="ttdeci">bool isPosition() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00692">MachineInstr.h:692</a></div></div>
<div class="ttc" id="classllvm_1_1MapVector_html_a5ff5f69dd1ea775513aecc1c5ef53105"><div class="ttname"><a href="../../d9/d48/classllvm_1_1MapVector.html#a5ff5f69dd1ea775513aecc1c5ef53105">llvm::MapVector::size</a></div><div class="ttdeci">size_type size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d21/MapVector_8h_source.html#l00041">MapVector.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a5b7f785c0a719640a922fece8a550100"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a5b7f785c0a719640a922fece8a550100">llvm::ScheduleDAGInstrs::VRegDefs</a></div><div class="ttdeci">VReg2SUnitMap VRegDefs</div><div class="ttdoc">Track the last instruction in this region defining each virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00137">ScheduleDAGInstrs.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1PressureDiff_html"><div class="ttname"><a href="../../d6/dd0/classllvm_1_1PressureDiff.html">llvm::PressureDiff</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/df1/RegisterPressure_8h_source.html#l00136">RegisterPressure.h:136</a></div></div>
<div class="ttc" id="classllvm_1_1SparseSet_html_ac5c4065b01268eb6764867041cd1d96c"><div class="ttname"><a href="../../da/d79/classllvm_1_1SparseSet.html#ac5c4065b01268eb6764867041cd1d96c">llvm::SparseSet::setUniverse</a></div><div class="ttdeci">void setUniverse(unsigned U)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d7c/SparseSet_8h_source.html#l00155">SparseSet.h:155</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3293892e5078a238db5b0f388aca5fa5"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a3293892e5078a238db5b0f388aca5fa5">llvm::MachineInstr::isInvariantLoad</a></div><div class="ttdeci">bool isInvariantLoad(AliasAnalysis *AA) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l01354">MachineInstr.cpp:1354</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a9aa31260fcd6b572eb34528673438c3c"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a9aa31260fcd6b572eb34528673438c3c">llvm::ScheduleDAG::TM</a></div><div class="ttdeci">const TargetMachine &amp; TM</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00554">ScheduleDAG.h:554</a></div></div>
<div class="ttc" id="classllvm_1_1SparseMultiSet_html_a2554bf4e6f211e29c3e80fd4c9141c79"><div class="ttname"><a href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a2554bf4e6f211e29c3e80fd4c9141c79">llvm::SparseMultiSet::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/df3/SparseMultiSet_8h_source.html#l00338">SparseMultiSet.h:338</a></div></div>
<div class="ttc" id="ScheduleDAGInstrs_8cpp_html_a8178a6ca4f3f8028aec715b40983516d"><div class="ttname"><a href="../../d7/dc3/ScheduleDAGInstrs_8cpp.html#a8178a6ca4f3f8028aec715b40983516d">addChainDependency</a></div><div class="ttdeci">static void addChainDependency(AliasAnalysis *AA, const MachineFrameInfo *MFI, SUnit *SUa, SUnit *SUb, std::set&lt; SUnit * &gt; &amp;RejectList, unsigned TrueMemOrderLatency=0, bool isNormalMemory=false)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00652">ScheduleDAGInstrs.cpp:652</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a551060cb0333d9d0cfdacd2576d817b9a3d026b42ef4cc00c58dd954b3c5eda65"><div class="ttname"><a href="../../d6/d9d/classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a3d026b42ef4cc00c58dd954b3c5eda65">llvm::SDep::Barrier</a></div><div class="ttdoc">An unknown scheduling barrier. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00065">ScheduleDAG.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a2e9425c046cf742bfbb9ebb96466d8e5"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a2e9425c046cf742bfbb9ebb96466d8e5">llvm::ScheduleDAGInstrs::addPhysRegDeps</a></div><div class="ttdeci">void addPhysRegDeps(SUnit *SU, unsigned OperIdx)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00295">ScheduleDAGInstrs.cpp:295</a></div></div>
<div class="ttc" id="ScheduleDAGInstrs_8cpp_html_ac3e7c1031b60c73d06d579da9378710d"><div class="ttname"><a href="../../d7/dc3/ScheduleDAGInstrs_8cpp.html#ac3e7c1031b60c73d06d579da9378710d">adjustChainDeps</a></div><div class="ttdeci">static void adjustChainDeps(AliasAnalysis *AA, const MachineFrameInfo *MFI, SUnit *SU, SUnit *ExitSU, std::set&lt; SUnit * &gt; &amp;CheckList, unsigned LatencyToLoad)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00621">ScheduleDAGInstrs.cpp:621</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a5af2fed99951774b6a14d30ec6e73792"><div class="ttname"><a href="../../d9/d77/classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">llvm::TargetMachine::getSubtarget</a></div><div class="ttdeci">const STC &amp; getSubtarget() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d21/Target_2TargetMachine_8h_source.html#l00135">Target/TargetMachine.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="../../d0/d78/classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdef"><b>Definition:</b> <a href="../../de/d33/SmallVector_8h_source.html#l00845">SmallVector.h:845</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ae384109023f32441ff89f13b79be6b89"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">llvm::ScheduleDAGInstrs::Defs</a></div><div class="ttdeci">Reg2SUnitsMap Defs</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00133">ScheduleDAGInstrs.h:133</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8de7d5cf38939044471c6ee60a01a3df"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00279">MachineOperand.h:279</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="../../d9/da7/classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/d11/TargetSubtargetInfo_8h_source.html#l00037">TargetSubtargetInfo.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a8a045d250952c0867382a9840ee18fdf"><div class="ttname"><a href="../../d4/d68/classllvm_1_1SmallVectorTemplateCommon.html#a8a045d250952c0867382a9840ee18fdf">llvm::SmallVectorTemplateCommon::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d33/SmallVector_8h_source.html#l00113">SmallVector.h:113</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_af81f734d7fb268c95c1c63c399a7c4a6"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">llvm::ScheduleDAG::ExitSU</a></div><div class="ttdeci">SUnit ExitSU</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00561">ScheduleDAG.h:561</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a055858b14215864ed367a8db6c19d6f6"><div class="ttname"><a href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html#a055858b14215864ed367a8db6c19d6f6">llvm::TargetRegisterInfo::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d26/TargetRegisterInfo_8h_source.html#l00280">TargetRegisterInfo.h:280</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a418bc6d3f660325fa6d5b9fb269add62"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">llvm::ScheduleDAG::TRI</a></div><div class="ttdeci">const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00556">ScheduleDAG.h:556</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_af0b2bf4940e563082d1d2bf8a9e5521f"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">llvm::ScheduleDAGInstrs::Uses</a></div><div class="ttdeci">Reg2SUnitsMap Uses</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00134">ScheduleDAGInstrs.h:134</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64DB_html_a0c353863a53e67dfe0414f1ab52e0c79a926f30d4227df40d4021a1a65fca93d4"><div class="ttname"><a href="../../d9/d6e/namespacellvm_1_1AArch64DB.html#a0c353863a53e67dfe0414f1ab52e0c79a926f30d4227df40d4021a1a65fca93d4">llvm::AArch64DB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00339">AArch64BaseInfo.h:339</a></div></div>
<div class="ttc" id="classllvm_1_1SparseSet_html_aab146f4c3793a4a99649ce52b3badc15"><div class="ttname"><a href="../../da/d79/classllvm_1_1SparseSet.html#aab146f4c3793a4a99649ce52b3badc15">llvm::SparseSet::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="../../de/d7c/SparseSet_8h_source.html#l00194">SparseSet.h:194</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a3f708b119627541f144d703a1d183202"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">llvm::SUnit::NodeNum</a></div><div class="ttdeci">unsigned NodeNum</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00277">ScheduleDAG.h:277</a></div></div>
<div class="ttc" id="classllvm_1_1MapVector_html_aa610cab7ee61e36a6d1d122fc252c278"><div class="ttname"><a href="../../d9/d48/classllvm_1_1MapVector.html#aa610cab7ee61e36a6d1d122fc252c278">llvm::MapVector::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d21/MapVector_8h_source.html#l00045">MapVector.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1MapVector_html_a0881334358ff6ff7ff8cea5562c7988e"><div class="ttname"><a href="../../d9/d48/classllvm_1_1MapVector.html#a0881334358ff6ff7ff8cea5562c7988e">llvm::MapVector::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d21/MapVector_8h_source.html#l00053">MapVector.h:53</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_af92bf49ed4846e026e68c380d74d7b15"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#af92bf49ed4846e026e68c380d74d7b15">llvm::SUnit::addPred</a></div><div class="ttdeci">bool addPred(const SDep &amp;D, bool Required=true)</div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d4e/ScheduleDAG_8cpp_source.html#l00066">ScheduleDAG.cpp:66</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a705a0975de8335b0b6bdbbae165e8f5c"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a705a0975de8335b0b6bdbbae165e8f5c">llvm::ScheduleDAGInstrs::initSUnits</a></div><div class="ttdeci">void initSUnits()</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00684">ScheduleDAGInstrs.cpp:684</a></div></div>
<div class="ttc" id="classllvm_1_1SDep_html_a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1"><div class="ttname"><a href="../../d6/d9d/classllvm_1_1SDep.html#a551060cb0333d9d0cfdacd2576d817b9a8afafe9e6f4c2fb9744242a6b369a0f1">llvm::SDep::Artificial</a></div><div class="ttdoc">Arbitrary strong DAG edge (no real dependence). </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00068">ScheduleDAG.h:68</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a25ae020b571d18d34d03097d91ca0f40"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">llvm::ScheduleDAGInstrs::FirstDbgValue</a></div><div class="ttdeci">MachineInstr * FirstDbgValue</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00150">ScheduleDAGInstrs.h:150</a></div></div>
<div class="ttc" id="ScheduleDAGInstrs_8cpp_html_a5b02bcae20902ac8680d6604dbef7342"><div class="ttname"><a href="../../d7/dc3/ScheduleDAGInstrs_8cpp.html#a5b02bcae20902ac8680d6604dbef7342">isGlobalMemoryObject</a></div><div class="ttdeci">static bool isGlobalMemoryObject(AliasAnalysis *AA, MachineInstr *MI)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00462">ScheduleDAGInstrs.cpp:462</a></div></div>
<div class="ttc" id="classllvm_1_1SparseMultiSet_html_a56623897a22446f188d99b1ae7a004ac"><div class="ttname"><a href="../../d5/db3/classllvm_1_1SparseMultiSet.html#a56623897a22446f188d99b1ae7a004ac">llvm::SparseMultiSet::empty</a></div><div class="ttdeci">bool empty() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/df3/SparseMultiSet_8h_source.html#l00324">SparseMultiSet.h:324</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a0e4e5eef3cc7c47acbb753b9d3872348"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a0e4e5eef3cc7c47acbb753b9d3872348">llvm::MachineOperand::readsReg</a></div><div class="ttdeci">bool readsReg() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00331">MachineOperand.h:331</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a1b09f4d9c91e25f7bc2ac60b3b929d11"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">llvm::ScheduleDAG::MRI</a></div><div class="ttdeci">MachineRegisterInfo &amp; MRI</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00558">ScheduleDAG.h:558</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a3d5aacd5fc7d6a739ce913974ed1e53d"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">llvm::ScheduleDAG::SUnits</a></div><div class="ttdeci">std::vector&lt; SUnit &gt; SUnits</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00559">ScheduleDAG.h:559</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">SUnit - Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00255">ScheduleDAG.h:255</a></div></div>
<div class="ttc" id="ScheduleDAGInstrs_8cpp_html_acd3df9e57cc853b9fdd024a54612e129"><div class="ttname"><a href="../../d7/dc3/ScheduleDAGInstrs_8cpp.html#acd3df9e57cc853b9fdd024a54612e129">EnableAASchedMI</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableAASchedMI(&quot;enable-aa-sched-mi&quot;, cl::Hidden, cl::ZeroOrMore, cl::init(false), cl::desc(&quot;Enable use of AA during MI GAD construction&quot;))</div></div>
<div class="ttc" id="classllvm_1_1PointerUnion_html"><div class="ttname"><a href="../../d2/d70/classllvm_1_1PointerUnion.html">llvm::PointerUnion&lt; const Value *, const PseudoSourceValue * &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a3721bce67edc8213e2856f4ba18b8788"><div class="ttname"><a href="../../d9/da7/classllvm_1_1TargetSubtargetInfo.html#a3721bce67edc8213e2856f4ba18b8788">llvm::TargetSubtargetInfo::useAA</a></div><div class="ttdeci">virtual bool useAA() const </div><div class="ttdoc">Enable use of alias analysis during code generation (during MI scheduling, DAGCombine, etc.). </div><div class="ttdef"><b>Definition:</b> <a href="../../d1/d96/TargetSubtargetInfo_8cpp_source.html#l00059">TargetSubtargetInfo.cpp:59</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a20e10e20ded7655f844479a648aa0c66"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAG::clearDAG </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>clearDAG - clear the DAG state (between regions). </p>
<p>Clear the DAG state (e.g. between scheduling regions). </p>

<p>Definition at line <a class="el" href="../../d4/d4e/ScheduleDAG_8cpp_source.html#l00051">51</a> of file <a class="el" href="../../d4/d4e/ScheduleDAG_8cpp_source.html">ScheduleDAG.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                           {</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.clear();</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a521bf68518a92483130a58680716d153">EntrySU</a> = <a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a>();</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a> = <a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a>();</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a521bf68518a92483130a58680716d153"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a521bf68518a92483130a58680716d153">llvm::ScheduleDAG::EntrySU</a></div><div class="ttdeci">SUnit EntrySU</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00560">ScheduleDAG.h:560</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_af81f734d7fb268c95c1c63c399a7c4a6"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">llvm::ScheduleDAG::ExitSU</a></div><div class="ttdeci">SUnit ExitSU</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00561">ScheduleDAG.h:561</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a3d5aacd5fc7d6a739ce913974ed1e53d"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">llvm::ScheduleDAG::SUnits</a></div><div class="ttdeci">std::vector&lt; SUnit &gt; SUnits</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00559">ScheduleDAG.h:559</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">SUnit - Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00255">ScheduleDAG.h:255</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="af9a04e6171f45b8be27781120caa723d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGInstrs::dumpNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#aea91269e2e90180d147f33a0fdde6994">llvm::ScheduleDAG</a>.</p>

<p>Definition at line <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l01193">1193</a> of file <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;                                                      {</div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="preprocessor"></span>  SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#adb119d63d924841b0523d67dfdd1bf61">getInstr</a>()-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a2e753175906811d492e9003d8872bfbe">dump</a>();</div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor"></span>}</div>
<div class="ttc" id="classllvm_1_1SUnit_html_adb119d63d924841b0523d67dfdd1bf61"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#adb119d63d924841b0523d67dfdd1bf61">llvm::SUnit::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00400">ScheduleDAG.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a2e753175906811d492e9003d8872bfbe"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a2e753175906811d492e9003d8872bfbe">llvm::MachineInstr::dump</a></div><div class="ttdeci">void dump() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l01447">MachineInstr.cpp:1447</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa1a4554243ad6d8f52e7d12a74f0cded"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> llvm::ScheduleDAGInstrs::end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>end - Return an iterator to the bottom of the current scheduling region. </p>

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00184">184</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a>; }</div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a3f74b283acf0dfb537bc387e49344f04"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">llvm::ScheduleDAGInstrs::RegionEnd</a></div><div class="ttdeci">MachineBasicBlock::iterator RegionEnd</div><div class="ttdoc">The end of the range to be scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00112">ScheduleDAGInstrs.h:112</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ae8727d434d20639d563849891f5ca1e1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGInstrs::enterRegion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>bb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>begin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>end</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&#160;</td>
          <td class="paramname"><em>regioninstrs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initialize the scheduler state for the next scheduling region. </p>
<p>Initialize the DAG and common scheduler state for the current scheduling region. This does not actually create the DAG, only clears it. The scheduling driver may call BuildSchedGraph multiple times per scheduling region. </p>

<p>Reimplemented in <a class="el" href="../../dd/d02/classllvm_1_1ScheduleDAGMILive.html#a34481791fdd8f5d9131431cb0a1a0c01">llvm::ScheduleDAGMILive</a>, and <a class="el" href="../../d5/db8/classllvm_1_1ScheduleDAGMI.html#a78e3672daf3301153eac2266dbc32885">llvm::ScheduleDAGMI</a>.</p>

<p>Definition at line <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00189">189</a> of file <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;                                                           {</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(bb == <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a> &amp;&amp; <span class="stringliteral">&quot;startBlock should set BB&quot;</span>);</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a> = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aeb9c314de586393b2cb695733eeafc6c">begin</a>;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a> = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aa1a4554243ad6d8f52e7d12a74f0cded">end</a>;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">NumRegionInstrs</a> = regioninstrs;</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_aeb9c314de586393b2cb695733eeafc6c"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aeb9c314de586393b2cb695733eeafc6c">llvm::ScheduleDAGInstrs::begin</a></div><div class="ttdeci">MachineBasicBlock::iterator begin() const </div><div class="ttdoc">begin - Return an iterator to the top of the current scheduling region. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00181">ScheduleDAGInstrs.h:181</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_af1c8be2ff5fd8eab8091e6ffa40ded8d"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">llvm::ScheduleDAGInstrs::NumRegionInstrs</a></div><div class="ttdeci">unsigned NumRegionInstrs</div><div class="ttdoc">Instructions in this region (distance(RegionBegin, RegionEnd)). </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00115">ScheduleDAGInstrs.h:115</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a3f74b283acf0dfb537bc387e49344f04"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">llvm::ScheduleDAGInstrs::RegionEnd</a></div><div class="ttdeci">MachineBasicBlock::iterator RegionEnd</div><div class="ttdoc">The end of the range to be scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00112">ScheduleDAGInstrs.h:112</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ae81ad8ece7681af658742f6d4e2fcfb1"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">llvm::ScheduleDAGInstrs::RegionBegin</a></div><div class="ttdeci">MachineBasicBlock::iterator RegionBegin</div><div class="ttdoc">The beginning of the range to be scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00109">ScheduleDAGInstrs.h:109</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_aa1a4554243ad6d8f52e7d12a74f0cded"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#aa1a4554243ad6d8f52e7d12a74f0cded">llvm::ScheduleDAGInstrs::end</a></div><div class="ttdeci">MachineBasicBlock::iterator end() const </div><div class="ttdoc">end - Return an iterator to the bottom of the current scheduling region. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00184">ScheduleDAGInstrs.h:184</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a254403f7804208ade3cb68086201cb7a"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">llvm::ScheduleDAGInstrs::BB</a></div><div class="ttdeci">MachineBasicBlock * BB</div><div class="ttdoc">The block in which to insert instructions. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00106">ScheduleDAGInstrs.h:106</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="abc5a5c32ac78a99ee2633dbbeec20397"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGInstrs::exitRegion </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Notify that the scheduler has finished scheduling the current region. </p>
<p>Close the current scheduling region. Don't clear any state in case the driver wants to refer to the previous scheduling region. </p>

<p>Definition at line <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00201">201</a> of file <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                                   {</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="comment">// Nothing to do.</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7c30ee6cdef3f4784c192654dcb9bab0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::ScheduleDAGInstrs::finalizeSchedule </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>finalizeSchedule - Allow targets to perform final scheduling actions at the level of the whole <a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a>. By default does nothing. </p>

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00231">231</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;{}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a1f9a4461e2c9ac06b97f55554f836d66"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGInstrs::finishBlock </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>finishBlock - Clean up after scheduling in the given block. </p>

<p>Definition at line <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00180">180</a> of file <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                                    {</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="comment">// Subclasses should no longer refer to the old block.</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a254403f7804208ade3cb68086201cb7a"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">llvm::ScheduleDAGInstrs::BB</a></div><div class="ttdeci">MachineBasicBlock * BB</div><div class="ttdoc">The block in which to insert instructions. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00106">ScheduleDAGInstrs.h:106</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aa2b071164aa89a60879fbfd688e4160f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGInstrs::fixupKills </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fix register kill flags that scheduling has made invalid. </p>

<p>Definition at line <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l01105">1105</a> of file <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;                                                         {</div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;  <a class="code" href="../../de/dcb/include_2llvm_2Support_2Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="code" href="../../d9/d4a/namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Fixup kills for BB#&quot;</span> &lt;&lt; MBB-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a6acda287e5c19ffb173b0bf8f1dd9c5e">getNumber</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;</div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ac76418e3ba338f5559dd57d087da159e">LiveRegs</a>.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a32859a24aa7a3be269855b989d92a4b4">resize</a>(<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>-&gt;<a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a56e9a625f708912164f16c178ceb97d7">getNumRegs</a>());</div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  <a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a> killedRegs(<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>-&gt;<a class="code" href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a56e9a625f708912164f16c178ceb97d7">getNumRegs</a>());</div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;</div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;  <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a0149ff5173c451e6501f3a817ff73ac3">startBlockForKills</a>(MBB);</div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;</div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;  <span class="comment">// Examine block from end to start...</span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;  <span class="keywordtype">unsigned</span> Count = MBB-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a15f8f9567157c31ce83e5ccfab8cb8be">size</a>();</div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>(), E = MBB-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;       <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; --Count) {</div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;    <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a> = --<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;    <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a1e1d26226c627cf3dcf3c191b85e7d7d">isDebugValue</a>())</div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;</div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;    <span class="comment">// Update liveness.  Registers that are defed but not used in this</span></div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;    <span class="comment">// instruction are now dead. Mark register and all subregs as they</span></div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;    <span class="comment">// are completely defined.</span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>(); i != e; ++i) {</div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;      <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i);</div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;      <span class="keywordflow">if</span> (MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a2c5eddfba64e7a44deba1b5a0d45a017">isRegMask</a>())</div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;        <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ac76418e3ba338f5559dd57d087da159e">LiveRegs</a>.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a51711ad960e294ac064a578ebfae0de7">clearBitsNotInMask</a>(MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a5192a9fe4d860e2b97d4457fe4b1a036">getRegMask</a>());</div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;      <span class="keywordflow">if</span> (!MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>()) <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;      <span class="keywordflow">if</span> (Reg == 0) <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;      <span class="keywordflow">if</span> (!MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">isDef</a>()) <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;      <span class="comment">// Ignore two-addr defs.</span></div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;      <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a1f747f0fc34afebfae26623d57067467">isRegTiedToUseOperand</a>(i)) <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;</div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;      <span class="comment">// Repeat for reg and all subregs.</span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="../../d0/dbe/classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> SubRegs(Reg, <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>, <span class="comment">/*IncludeSelf=*/</span><span class="keyword">true</span>);</div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;           SubRegs.<a class="code" href="../../dd/da4/classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>(); ++SubRegs)</div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;        <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ac76418e3ba338f5559dd57d087da159e">LiveRegs</a>.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>(*SubRegs);</div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;    }</div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;</div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    <span class="comment">// Examine all used registers and set/clear kill flag. When a</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;    <span class="comment">// register is used multiple times we only set the kill flag on</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    <span class="comment">// the first use. Don&#39;t set kill flags on undef operands.</span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    killedRegs.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>();</div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>(); i != e; ++i) {</div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;      <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i);</div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;      <span class="keywordflow">if</span> (!MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() || !MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a57bf9ee7219097ff0f98da23a3b3b782">isUse</a>() || MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#afbf853e3a0de950e9116ffb9929ceebd">isUndef</a>()) <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;      <span class="keywordtype">unsigned</span> Reg = MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;      <span class="keywordflow">if</span> ((Reg == 0) || <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a>.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a008f499ae277e4936b5b897ddb4bcb7e">isReserved</a>(Reg)) <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;      <span class="keywordtype">bool</span> kill = <span class="keyword">false</span>;</div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;      <span class="keywordflow">if</span> (!killedRegs.test(Reg)) {</div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;        kill = <span class="keyword">true</span>;</div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;        <span class="comment">// A register is not killed if any subregs are live...</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="../../d0/dbe/classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> SubRegs(Reg, <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>); SubRegs.<a class="code" href="../../dd/da4/classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>(); ++SubRegs) {</div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;          <span class="keywordflow">if</span> (<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ac76418e3ba338f5559dd57d087da159e">LiveRegs</a>.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a20b6ba858cb2bb6d8d7fa553025c1f61">test</a>(*SubRegs)) {</div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;            kill = <span class="keyword">false</span>;</div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;          }</div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;        }</div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;</div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;        <span class="comment">// If subreg is not live, then register is killed if it became</span></div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;        <span class="comment">// live in this instruction</span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;        <span class="keywordflow">if</span> (kill)</div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;          kill = !<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ac76418e3ba338f5559dd57d087da159e">LiveRegs</a>.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a20b6ba858cb2bb6d8d7fa553025c1f61">test</a>(Reg);</div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;      }</div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;</div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;      <span class="keywordflow">if</span> (MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">isKill</a>() != kill) {</div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;        <a class="code" href="../../de/dcb/include_2llvm_2Support_2Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(<a class="code" href="../../d9/d4a/namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Fixing &quot;</span> &lt;&lt; MO &lt;&lt; <span class="stringliteral">&quot; in &quot;</span>);</div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;        <span class="comment">// Warning: toggleKillFlag may invalidate MO.</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;        <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a2cf4a0da0c23b860c4a0e1837a9bcc93">toggleKillFlag</a>(MI, MO);</div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;        <a class="code" href="../../de/dcb/include_2llvm_2Support_2Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a>(MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a2e753175906811d492e9003d8872bfbe">dump</a>());</div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;      }</div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;</div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;      killedRegs.set(Reg);</div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    }</div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;</div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;    <span class="comment">// Mark any used register (that is not using undef) and subregs as</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    <span class="comment">// now live...</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">getNumOperands</a>(); i != e; ++i) {</div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;      <a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(i);</div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;      <span class="keywordflow">if</span> (!MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">isReg</a>() || !MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a57bf9ee7219097ff0f98da23a3b3b782">isUse</a>() || MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#afbf853e3a0de950e9116ffb9929ceebd">isUndef</a>()) <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;      <span class="keywordtype">unsigned</span> Reg = MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;      <span class="keywordflow">if</span> ((Reg == 0) || <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a>.<a class="code" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a008f499ae277e4936b5b897ddb4bcb7e">isReserved</a>(Reg)) <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;</div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="../../d0/dbe/classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> SubRegs(Reg, <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>, <span class="comment">/*IncludeSelf=*/</span><span class="keyword">true</span>);</div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;           SubRegs.<a class="code" href="../../dd/da4/classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>(); ++SubRegs)</div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;        <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ac76418e3ba338f5559dd57d087da159e">LiveRegs</a>.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(*SubRegs);</div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;    }</div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  }</div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1BitVector_html_a32859a24aa7a3be269855b989d92a4b4"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html#a32859a24aa7a3be269855b989d92a4b4">llvm::BitVector::resize</a></div><div class="ttdeci">void resize(unsigned N, bool t=false)</div><div class="ttdoc">resize - Grow or shrink the bitvector. </div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00209">BitVector.h:209</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a1964207fae81f04966b2a9dcfc21cf7b"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00235">BitVector.h:235</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_abccd358b92366e5284e7e674e86b241f"><div class="ttname"><a href="../../dd/da4/classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00217">MCRegisterInfo.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a6acda287e5c19ffb173b0bf8f1dd9c5e"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a6acda287e5c19ffb173b0bf8f1dd9c5e">llvm::MachineBasicBlock::getNumber</a></div><div class="ttdeci">int getNumber() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00644">MachineBasicBlock.h:644</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00243">MachineBasicBlock.h:243</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad8198d6d83af9410d867136e33fbf4b2"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ad8198d6d83af9410d867136e33fbf4b2">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const </div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00227">MachineOperand.h:227</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_afbf853e3a0de950e9116ffb9929ceebd"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#afbf853e3a0de950e9116ffb9929ceebd">llvm::MachineOperand::isUndef</a></div><div class="ttdeci">bool isUndef() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00299">MachineOperand.h:299</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a7b5fe96d88954efc855e6c466207e535"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a7b5fe96d88954efc855e6c466207e535">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00274">MachineInstr.h:274</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a56e9a625f708912164f16c178ceb97d7"><div class="ttname"><a href="../../d1/dc7/classllvm_1_1MCRegisterInfo.html#a56e9a625f708912164f16c178ceb97d7">llvm::MCRegisterInfo::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const </div><div class="ttdoc">Return the number of registers this target has (useful for sizing arrays holding per register informa...</div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00359">MCRegisterInfo.h:359</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa21b508be8c212bdb0b28d734ab0ddb8"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00294">MachineOperand.h:294</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00027">BitVector.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1e1d26226c627cf3dcf3c191b85e7d7d"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a1e1d26226c627cf3dcf3c191b85e7d7d">llvm::MachineInstr::isDebugValue</a></div><div class="ttdeci">bool isDebugValue() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00694">MachineInstr.h:694</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a51711ad960e294ac064a578ebfae0de7"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html#a51711ad960e294ac064a578ebfae0de7">llvm::BitVector::clearBitsNotInMask</a></div><div class="ttdeci">void clearBitsNotInMask(const uint32_t *Mask, unsigned MaskWords=~0u)</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00514">BitVector.h:514</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a008f499ae277e4936b5b897ddb4bcb7e"><div class="ttname"><a href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html#a008f499ae277e4936b5b897ddb4bcb7e">llvm::MachineRegisterInfo::isReserved</a></div><div class="ttdeci">bool isReserved(unsigned PhysReg) const </div><div class="ttdef"><b>Definition:</b> <a href="../../da/deb/MachineRegisterInfo_8h_source.html#l00718">MachineRegisterInfo.h:718</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_1_1bundle__iterator_html"><div class="ttname"><a href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">llvm::MachineBasicBlock::bundle_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00144">MachineBasicBlock.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00276">MachineInstr.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1f747f0fc34afebfae26623d57067467"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a1f747f0fc34afebfae26623d57067467">llvm::MachineInstr::isRegTiedToUseOperand</a></div><div class="ttdeci">bool isRegTiedToUseOperand(unsigned DefOpIdx, unsigned *UseOpIdx=nullptr) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00942">MachineInstr.h:942</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a5109693c2cdda2a4118e7d588b51bfa6"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">llvm::BitVector::reset</a></div><div class="ttdeci">BitVector &amp; reset()</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00275">BitVector.h:275</a></div></div>
<div class="ttc" id="include_2llvm_2Support_2Debug_8h_html_aef41e8aaf4c60819b30faf396cdf4978"><div class="ttname"><a href="../../de/dcb/include_2llvm_2Support_2Debug_8h.html#aef41e8aaf4c60819b30faf396cdf4978">DEBUG</a></div><div class="ttdeci">#define DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="../../de/dcb/include_2llvm_2Support_2Debug_8h_source.html#l00093">include/llvm/Support/Debug.h:93</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubRegIterator_html"><div class="ttname"><a href="../../d0/dbe/classllvm_1_1MCSubRegIterator.html">llvm::MCSubRegIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00441">MCRegisterInfo.h:441</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2c5eddfba64e7a44deba1b5a0d45a017"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a2c5eddfba64e7a44deba1b5a0d45a017">llvm::MachineOperand::isRegMask</a></div><div class="ttdeci">bool isRegMask() const </div><div class="ttdoc">isRegMask - Tests if this is a MO_RegisterMask operand. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00251">MachineOperand.h:251</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a2cf4a0da0c23b860c4a0e1837a9bcc93"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a2cf4a0da0c23b860c4a0e1837a9bcc93">llvm::ScheduleDAGInstrs::toggleKillFlag</a></div><div class="ttdeci">bool toggleKillFlag(MachineInstr *MI, MachineOperand &amp;MO)</div><div class="ttdoc">Toggle a register operand kill flag. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l01073">ScheduleDAGInstrs.cpp:1073</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a5192a9fe4d860e2b97d4457fe4b1a036"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a5192a9fe4d860e2b97d4457fe4b1a036">llvm::MachineOperand::getRegMask</a></div><div class="ttdeci">const uint32_t * getRegMask() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00484">MachineOperand.h:484</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a20b6ba858cb2bb6d8d7fa553025c1f61"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html#a20b6ba858cb2bb6d8d7fa553025c1f61">llvm::BitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const </div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00338">BitVector.h:338</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8de7d5cf38939044471c6ee60a01a3df"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a8de7d5cf38939044471c6ee60a01a3df">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00279">MachineOperand.h:279</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs - Return a circular-buffered debug stream. </div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d41/Support_2Debug_8cpp_source.html#l00101">Support/Debug.cpp:101</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a2e753175906811d492e9003d8872bfbe"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a2e753175906811d492e9003d8872bfbe">llvm::MachineInstr::dump</a></div><div class="ttdeci">void dump() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l01447">MachineInstr.cpp:1447</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a418bc6d3f660325fa6d5b9fb269add62"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">llvm::ScheduleDAG::TRI</a></div><div class="ttdeci">const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00556">ScheduleDAG.h:556</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a57bf9ee7219097ff0f98da23a3b3b782"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a57bf9ee7219097ff0f98da23a3b3b782">llvm::MachineOperand::isUse</a></div><div class="ttdeci">bool isUse() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00274">MachineOperand.h:274</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00241">MachineBasicBlock.h:241</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a0149ff5173c451e6501f3a817ff73ac3"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a0149ff5173c451e6501f3a817ff73ac3">llvm::ScheduleDAGInstrs::startBlockForKills</a></div><div class="ttdeci">void startBlockForKills(MachineBasicBlock *BB)</div><div class="ttdoc">PostRA helper for rewriting kill flags. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l01055">ScheduleDAGInstrs.cpp:1055</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a15f8f9567157c31ce83e5ccfab8cb8be"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a15f8f9567157c31ce83e5ccfab8cb8be">llvm::MachineBasicBlock::size</a></div><div class="ttdeci">unsigned size() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00219">MachineBasicBlock.h:219</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a1b09f4d9c91e25f7bc2ac60b3b929d11"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">llvm::ScheduleDAG::MRI</a></div><div class="ttdeci">MachineRegisterInfo &amp; MRI</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00558">ScheduleDAG.h:558</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ac76418e3ba338f5559dd57d087da159e"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ac76418e3ba338f5559dd57d087da159e">llvm::ScheduleDAGInstrs::LiveRegs</a></div><div class="ttdeci">BitVector LiveRegs</div><div class="ttdoc">Set of live physical registers for updating kill flags. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00153">ScheduleDAGInstrs.h:153</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a23f7a6c4d1be0ca66f44eb4aa499075a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ScheduleDAGInstrs::getDAGName </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a label for the region of code covered by the DAG. </p>
<p>Return the basic block label. It is not necessarilly unique because a block contains multiple scheduling regions. But it is fine for visualization. </p>

<p>Implements <a class="el" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a36e088128012e4d48af65feb75f84c5c">llvm::ScheduleDAG</a>.</p>

<p>Definition at line <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l01213">1213</a> of file <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;                                              {</div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;  <span class="keywordflow">return</span> <span class="stringliteral">&quot;dag.&quot;</span> + <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ab0305884025d8bf58cac8c62f50597ba">getFullName</a>();</div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab0305884025d8bf58cac8c62f50597ba"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ab0305884025d8bf58cac8c62f50597ba">llvm::MachineBasicBlock::getFullName</a></div><div class="ttdeci">std::string getFullName() const </div><div class="ttdoc">Return a hopefully unique identifier for this block. </div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dd5/MachineBasicBlock_8cpp_source.html#l00255">MachineBasicBlock.cpp:255</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a254403f7804208ade3cb68086201cb7a"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">llvm::ScheduleDAGInstrs::BB</a></div><div class="ttdeci">MachineBasicBlock * BB</div><div class="ttdoc">The block in which to insert instructions. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00106">ScheduleDAGInstrs.h:106</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="afbb37cc24abd3ed381b0fd496351bd17"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ScheduleDAGInstrs::getGraphNodeLabel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a label for a DAG node that points to an instruction. </p>

<p>Implements <a class="el" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a2a6534084b1d6332aeb1cf22cba39c2a">llvm::ScheduleDAG</a>.</p>

<p>Definition at line <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l01199">1199</a> of file <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;                                                                    {</div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  <a class="code" href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">std::string</a> s;</div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;  <a class="code" href="../../dd/dd0/classllvm_1_1raw__string__ostream.html">raw_string_ostream</a> oss(s);</div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;  <span class="keywordflow">if</span> (SU == &amp;<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a521bf68518a92483130a58680716d153">EntrySU</a>)</div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;    oss &lt;&lt; <span class="stringliteral">&quot;&lt;entry&gt;&quot;</span>;</div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (SU == &amp;<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a>)</div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;    oss &lt;&lt; <span class="stringliteral">&quot;&lt;exit&gt;&quot;</span>;</div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  <span class="keywordflow">else</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;    SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#adb119d63d924841b0523d67dfdd1bf61">getInstr</a>()-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#ac6f0aa363c782913e632f8d1620b8e75">print</a>(oss, &amp;<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a9aa31260fcd6b572eb34528673438c3c">TM</a>, <span class="comment">/*SkipOpers=*/</span><span class="keyword">true</span>);</div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  <span class="keywordflow">return</span> oss.str();</div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SUnit_html_adb119d63d924841b0523d67dfdd1bf61"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#adb119d63d924841b0523d67dfdd1bf61">llvm::SUnit::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00400">ScheduleDAG.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac6f0aa363c782913e632f8d1620b8e75"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#ac6f0aa363c782913e632f8d1620b8e75">llvm::MachineInstr::print</a></div><div class="ttdeci">void print(raw_ostream &amp;OS, const TargetMachine *TM=nullptr, bool SkipOpers=false) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d36/MachineInstr_8cpp_source.html#l01459">MachineInstr.cpp:1459</a></div></div>
<div class="ttc" id="namespacetesting_1_1internal_html_a8e8ff5b11e64078831112677156cb111"><div class="ttname"><a href="../../d0/da7/namespacetesting_1_1internal.html#a8e8ff5b11e64078831112677156cb111">testing::internal::string</a></div><div class="ttdeci">::std::string string</div><div class="ttdef"><b>Definition:</b> <a href="../../d3/dc9/gtest-port_8h_source.html#l00766">gtest-port.h:766</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a9aa31260fcd6b572eb34528673438c3c"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a9aa31260fcd6b572eb34528673438c3c">llvm::ScheduleDAG::TM</a></div><div class="ttdeci">const TargetMachine &amp; TM</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00554">ScheduleDAG.h:554</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a521bf68518a92483130a58680716d153"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a521bf68518a92483130a58680716d153">llvm::ScheduleDAG::EntrySU</a></div><div class="ttdeci">SUnit EntrySU</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00560">ScheduleDAG.h:560</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_af81f734d7fb268c95c1c63c399a7c4a6"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">llvm::ScheduleDAG::ExitSU</a></div><div class="ttdeci">SUnit ExitSU</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00561">ScheduleDAG.h:561</a></div></div>
<div class="ttc" id="classllvm_1_1raw__string__ostream_html"><div class="ttname"><a href="../../dd/dd0/classllvm_1_1raw__string__ostream.html">llvm::raw_string_ostream</a></div><div class="ttdef"><b>Definition:</b> <a href="../../df/d82/raw__ostream_8h_source.html#l00431">raw_ostream.h:431</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="afba135d7c0db77bea1737d0e88a99a0e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">MCInstrDesc</a>* llvm::ScheduleDAG::getInstrDesc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>getInstrDesc - Return the <a class="el" href="../../d9/dd5/classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> of this <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>. Return NULL for SDNodes without a machine opcode. </p>

<p>Definition at line <a class="el" href="../../dc/da4/ScheduleDAG_8h_source.html#l00578">578</a> of file <a class="el" href="../../dc/da4/ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;                                                           {</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;      <span class="keywordflow">if</span> (SU-&gt;isInstr()) <span class="keywordflow">return</span> &amp;SU-&gt;getInstr()-&gt;getDesc();</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#afa5455036d38891d279f69d9be0ebb9f">getNodeDesc</a>(SU-&gt;getNode());</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    }</div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_afa5455036d38891d279f69d9be0ebb9f"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#afa5455036d38891d279f69d9be0ebb9f">llvm::ScheduleDAG::getNodeDesc</a></div><div class="ttdeci">const MCInstrDesc * getNodeDesc(const SDNode *Node) const </div><div class="ttdoc">getInstrDesc helper to handle SDNodes. </div><div class="ttdef"><b>Definition:</b> <a href="../../d4/d4e/ScheduleDAG_8cpp_source.html#l00058">ScheduleDAG.cpp:58</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a2cd25ceae77621ea3d813a2afdab127b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/df6/classllvm_1_1LiveIntervals.html">LiveIntervals</a>* llvm::ScheduleDAGInstrs::getLIS </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Expose <a class="el" href="../../d7/df6/classllvm_1_1LiveIntervals.html">LiveIntervals</a> for use in DAG mutators and such. </p>

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00168">168</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">LIS</a>; }</div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a81f901b06e024f4f2f50e1831c0d4b9e"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">llvm::ScheduleDAGInstrs::LIS</a></div><div class="ttdeci">LiveIntervals * LIS</div><div class="ttdoc">Live Intervals provides reaching defs in preRA scheduling. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00083">ScheduleDAGInstrs.h:83</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6717374178b6677be5b2f5d227d312cf"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a>* llvm::ScheduleDAGInstrs::getSchedClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Resolve and cache a resolved scheduling class for an <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>. </p>

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00174">174</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                                                           {</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;      <span class="keywordflow">if</span> (!SU-&gt;SchedClass &amp;&amp; <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>.<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a82ca1bcea2c966addd442d7cfa49bf51">hasInstrSchedModel</a>())</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        SU-&gt;SchedClass = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>.<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a615cad8f2751cc7fcc8115bc24c7f646">resolveSchedClass</a>(SU-&gt;getInstr());</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;      <span class="keywordflow">return</span> SU-&gt;SchedClass;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    }</div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a615cad8f2751cc7fcc8115bc24c7f646"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a615cad8f2751cc7fcc8115bc24c7f646">llvm::TargetSchedModel::resolveSchedClass</a></div><div class="ttdeci">const MCSchedClassDesc * resolveSchedClass(const MachineInstr *MI) const </div><div class="ttdoc">Return the MCSchedClassDesc for this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetSchedule_8cpp_source.html#l00103">TargetSchedule.cpp:103</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_abb11b650b88a61630eba2a1b2eaa6fd0"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">llvm::ScheduleDAGInstrs::SchedModel</a></div><div class="ttdeci">TargetSchedModel SchedModel</div><div class="ttdoc">TargetSchedModel provides an interface to the machine model. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00086">ScheduleDAGInstrs.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a82ca1bcea2c966addd442d7cfa49bf51"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a82ca1bcea2c966addd442d7cfa49bf51">llvm::TargetSchedModel::hasInstrSchedModel</a></div><div class="ttdeci">bool hasInstrSchedModel() const </div><div class="ttdoc">Return true if this machine model includes an instruction-level scheduling model. ...</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetSchedule_8cpp_source.html#l00031">TargetSchedule.cpp:31</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ab077d62392fe288ad041b43622d93346"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html">TargetSchedModel</a>* llvm::ScheduleDAGInstrs::getSchedModel </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the machine model for instruction scheduling. </p>

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00171">171</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;{ <span class="keywordflow">return</span> &amp;<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>; }</div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_abb11b650b88a61630eba2a1b2eaa6fd0"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">llvm::ScheduleDAGInstrs::SchedModel</a></div><div class="ttdeci">TargetSchedModel SchedModel</div><div class="ttdoc">TargetSchedModel provides an interface to the machine model. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00086">ScheduleDAGInstrs.h:86</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6cf6c94d54730c618ac5f86d2140d032"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> * llvm::ScheduleDAGInstrs::getSUnit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getSUnit - Return an existing <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> for this MI, or NULL. </p>

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00273">273</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                                                                  {</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    DenseMap&lt;MachineInstr*, SUnit*&gt;::const_iterator <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">MISUnitMap</a>.find(<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>);</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="keywordflow">if</span> (I == <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">MISUnitMap</a>.end())</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="keywordflow">return</span> I-&gt;second;</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  }</div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a077eef2c61ca462db1800cc506092d38"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">llvm::ScheduleDAGInstrs::MISUnitMap</a></div><div class="ttdeci">DenseMap&lt; MachineInstr *, SUnit * &gt; MISUnitMap</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00119">ScheduleDAGInstrs.h:119</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a705a0975de8335b0b6bdbbae165e8f5c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGInstrs::initSUnits </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Create an <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> for each real instruction, numbered in top-down toplological order. The instruction order <a class="el" href="../../d4/dc4/structA.html">A</a> &lt; B, implies that no edge exists from B to <a class="el" href="../../d4/dc4/structA.html">A</a>.</p>
<p>Map each real instruction to its <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>.</p>
<p>After initSUnits, the SUnits vector cannot be resized and the scheduler may hang onto <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> pointers. We may relax this in the future by using <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> IDs instead of pointers.</p>
<p>MachineScheduler relies on initSUnits numbering the nodes by their order in the original instruction list. </p>

<p>Definition at line <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00684">684</a> of file <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;                                   {</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <span class="comment">// We&#39;ll be allocating one SUnit for each real instruction in the region,</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <span class="comment">// which is contained within a basic block.</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.reserve(<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">NumRegionInstrs</a>);</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">MachineBasicBlock::iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a>; <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a>; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a> = <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#a1e1d26226c627cf3dcf3c191b85e7d7d">isDebugValue</a>())</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;    <a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *SU = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6c497ec4b863f7d59aa3678740331c8e">newSUnit</a>(MI);</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">MISUnitMap</a>[<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>] = SU;</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">isCall</a> = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#ac4de5f228c299d7c4b7de72a4a6dd28c">isCall</a>();</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ace667b502d54c947cf2f3a4c5d60f734">isCommutable</a> = MI-&gt;<a class="code" href="../../dc/d53/classllvm_1_1MachineInstr.html#aafb199cf6f6f35679ac670d7630d8b35">isCommutable</a>();</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    <span class="comment">// Assign the Latency field of SU using target-provided information.</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">Latency</a> = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>.<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a16d6c2f29862a9d10dc7dc4540e9d04f">computeInstrLatency</a>(SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#adb119d63d924841b0523d67dfdd1bf61">getInstr</a>());</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    <span class="comment">// If this SUnit uses a reserved or unbuffered resource, mark it as such.</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    <span class="comment">// Reserved resources block an instruction from issuing and stall the</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    <span class="comment">// entire pipeline. These are identified by BufferSize=0.</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    <span class="comment">//</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    <span class="comment">// Unbuffered resources prevent execution of subsequent instructions that</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    <span class="comment">// require the same resources. This is used for in-order execution pipelines</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="comment">// within an out-of-order core. These are identified by BufferSize=1.</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>.<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a82ca1bcea2c966addd442d7cfa49bf51">hasInstrSchedModel</a>()) {</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;      <span class="keyword">const</span> <a class="code" href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *<a class="code" href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62">SC</a> = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6717374178b6677be5b2f5d227d312cf">getSchedClass</a>(SU);</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="../../dc/dca/structllvm_1_1MCWriteProcResEntry.html">TargetSchedModel::ProcResIter</a></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;             PI = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>.<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a5d256b71a3153dae133d8e9d5a78cdda">getWriteProcResBegin</a>(SC),</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;             PE = <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>.<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#ae2b8849f34dbee13609f4b6ad84042b1">getWriteProcResEnd</a>(SC); PI != PE; ++PI) {</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;        <span class="keywordflow">switch</span> (<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a>.<a class="code" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#ade2f5f4d11c824fa37234f3077d25be3">getProcResource</a>(PI-&gt;ProcResourceIdx)-&gt;<a class="code" href="../../d7/d41/structllvm_1_1MCProcResourceDesc.html#a1cabc35908985a4252812bbff35df8f9">BufferSize</a>) {</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;        <span class="keywordflow">case</span> 0:</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;          SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#ab76e4a602699ddc57019efaba62a92b6">hasReservedResource</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;          <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;        <span class="keywordflow">case</span> 1:</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;          SU-&gt;<a class="code" href="../../d6/d6c/classllvm_1_1SUnit.html#a4ac4d36cb59a4bbf5d93513dad0ff0e9">isUnbuffered</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;          <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;        <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;          <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;        }</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;      }</div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    }</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  }</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1SUnit_html_adb119d63d924841b0523d67dfdd1bf61"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#adb119d63d924841b0523d67dfdd1bf61">llvm::SUnit::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00400">ScheduleDAG.h:400</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_abb11b650b88a61630eba2a1b2eaa6fd0"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">llvm::ScheduleDAGInstrs::SchedModel</a></div><div class="ttdeci">TargetSchedModel SchedModel</div><div class="ttdoc">TargetSchedModel provides an interface to the machine model. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00086">ScheduleDAGInstrs.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a6717374178b6677be5b2f5d227d312cf"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6717374178b6677be5b2f5d227d312cf">llvm::ScheduleDAGInstrs::getSchedClass</a></div><div class="ttdeci">const MCSchedClassDesc * getSchedClass(SUnit *SU) const </div><div class="ttdoc">Resolve and cache a resolved scheduling class for an SUnit. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00174">ScheduleDAGInstrs.h:174</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_af1c8be2ff5fd8eab8091e6ffa40ded8d"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">llvm::ScheduleDAGInstrs::NumRegionInstrs</a></div><div class="ttdeci">unsigned NumRegionInstrs</div><div class="ttdoc">Instructions in this region (distance(RegionBegin, RegionEnd)). </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00115">ScheduleDAGInstrs.h:115</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a3f74b283acf0dfb537bc387e49344f04"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">llvm::ScheduleDAGInstrs::RegionEnd</a></div><div class="ttdeci">MachineBasicBlock::iterator RegionEnd</div><div class="ttdoc">The end of the range to be scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00112">ScheduleDAGInstrs.h:112</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a077eef2c61ca462db1800cc506092d38"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">llvm::ScheduleDAGInstrs::MISUnitMap</a></div><div class="ttdeci">DenseMap&lt; MachineInstr *, SUnit * &gt; MISUnitMap</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00119">ScheduleDAGInstrs.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ab76e4a602699ddc57019efaba62a92b6"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#ab76e4a602699ddc57019efaba62a92b6">llvm::SUnit::hasReservedResource</a></div><div class="ttdeci">bool hasReservedResource</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00302">ScheduleDAG.h:302</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ae81ad8ece7681af658742f6d4e2fcfb1"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">llvm::ScheduleDAGInstrs::RegionBegin</a></div><div class="ttdeci">MachineBasicBlock::iterator RegionBegin</div><div class="ttdoc">The beginning of the range to be scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00109">ScheduleDAGInstrs.h:109</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1e1d26226c627cf3dcf3c191b85e7d7d"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#a1e1d26226c627cf3dcf3c191b85e7d7d">llvm::MachineInstr::isDebugValue</a></div><div class="ttdeci">bool isDebugValue() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00694">MachineInstr.h:694</a></div></div>
<div class="ttc" id="structllvm_1_1MCProcResourceDesc_html_a1cabc35908985a4252812bbff35df8f9"><div class="ttname"><a href="../../d7/d41/structllvm_1_1MCProcResourceDesc.html#a1cabc35908985a4252812bbff35df8f9">llvm::MCProcResourceDesc::BufferSize</a></div><div class="ttdeci">int BufferSize</div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00045">MCSchedule.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a4ac4d36cb59a4bbf5d93513dad0ff0e9"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a4ac4d36cb59a4bbf5d93513dad0ff0e9">llvm::SUnit::isUnbuffered</a></div><div class="ttdeci">bool isUnbuffered</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00301">ScheduleDAG.h:301</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a0be1f84d53e90c247d75f2ed63636761"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a0be1f84d53e90c247d75f2ed63636761">llvm::SUnit::isCall</a></div><div class="ttdeci">bool isCall</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00288">ScheduleDAG.h:288</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a72e0568b7bf0e9a97260c34264a549a0"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#a72e0568b7bf0e9a97260c34264a549a0">llvm::SUnit::Latency</a></div><div class="ttdeci">unsigned short Latency</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00286">ScheduleDAG.h:286</a></div></div>
<div class="ttc" id="structllvm_1_1MCWriteProcResEntry_html"><div class="ttname"><a href="../../dc/dca/structllvm_1_1MCWriteProcResEntry.html">llvm::MCWriteProcResEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00055">MCSchedule.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_1_1bundle__iterator_html"><div class="ttname"><a href="../../de/db4/classllvm_1_1MachineBasicBlock_1_1bundle__iterator.html">llvm::MachineBasicBlock::bundle_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00144">MachineBasicBlock.h:144</a></div></div>
<div class="ttc" id="structllvm_1_1MCSchedClassDesc_html"><div class="ttname"><a href="../../d3/dc0/structllvm_1_1MCSchedClassDesc.html">llvm::MCSchedClassDesc</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d8/d41/MCSchedule_8h_source.html#l00101">MCSchedule.h:101</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_ae2b8849f34dbee13609f4b6ad84042b1"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#ae2b8849f34dbee13609f4b6ad84042b1">llvm::TargetSchedModel::getWriteProcResEnd</a></div><div class="ttdeci">ProcResIter getWriteProcResEnd(const MCSchedClassDesc *SC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00117">TargetSchedule.h:117</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a82ca1bcea2c966addd442d7cfa49bf51"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a82ca1bcea2c966addd442d7cfa49bf51">llvm::TargetSchedModel::hasInstrSchedModel</a></div><div class="ttdeci">bool hasInstrSchedModel() const </div><div class="ttdoc">Return true if this machine model includes an instruction-level scheduling model. ...</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetSchedule_8cpp_source.html#l00031">TargetSchedule.cpp:31</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ace667b502d54c947cf2f3a4c5d60f734"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html#ace667b502d54c947cf2f3a4c5d60f734">llvm::SUnit::isCommutable</a></div><div class="ttdeci">bool isCommutable</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00291">ScheduleDAG.h:291</a></div></div>
<div class="ttc" id="namespacellvm_1_1PPCISD_html_a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62"><div class="ttname"><a href="../../d6/d7c/namespacellvm_1_1PPCISD.html#a69ad64696d1df3be05f01dfb67f5bc66a2ae057e4de45c51c89b7e5dc5053df62">llvm::PPCISD::SC</a></div><div class="ttdef"><b>Definition:</b> <a href="../../da/d07/PPCISelLowering_8h_source.html#l00251">PPCISelLowering.h:251</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_ade2f5f4d11c824fa37234f3077d25be3"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#ade2f5f4d11c824fa37234f3077d25be3">llvm::TargetSchedModel::getProcResource</a></div><div class="ttdeci">const MCProcResourceDesc * getProcResource(unsigned PIdx) const </div><div class="ttdoc">Get a processor resource by ID for convenience. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00097">TargetSchedule.h:97</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac4de5f228c299d7c4b7de72a4a6dd28c"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#ac4de5f228c299d7c4b7de72a4a6dd28c">llvm::MachineInstr::isCall</a></div><div class="ttdeci">bool isCall(QueryType Type=AnyInBundle) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00404">MachineInstr.h:404</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a16d6c2f29862a9d10dc7dc4540e9d04f"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a16d6c2f29862a9d10dc7dc4540e9d04f">llvm::TargetSchedModel::computeInstrLatency</a></div><div class="ttdeci">unsigned computeInstrLatency(const MachineInstr *MI, bool UseDefaultDefLatency=true) const </div><div class="ttdoc">Compute the instruction latency based on the available machine model. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/d44/TargetSchedule_8cpp_source.html#l00229">TargetSchedule.cpp:229</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a6c497ec4b863f7d59aa3678740331c8e"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a6c497ec4b863f7d59aa3678740331c8e">llvm::ScheduleDAGInstrs::newSUnit</a></div><div class="ttdeci">SUnit * newSUnit(MachineInstr *MI)</div><div class="ttdoc">newSUnit - Creates a new SUnit and return a ptr to it. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00261">ScheduleDAGInstrs.h:261</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aafb199cf6f6f35679ac670d7630d8b35"><div class="ttname"><a href="../../dc/d53/classllvm_1_1MachineInstr.html#aafb199cf6f6f35679ac670d7630d8b35">llvm::MachineInstr::isCommutable</a></div><div class="ttdeci">bool isCommutable(QueryType Type=IgnoreBundle) const </div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MachineInstr_8h_source.html#l00557">MachineInstr.h:557</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a3d5aacd5fc7d6a739ce913974ed1e53d"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">llvm::ScheduleDAG::SUnits</a></div><div class="ttdeci">std::vector&lt; SUnit &gt; SUnits</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00559">ScheduleDAG.h:559</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSchedModel_html_a5d256b71a3153dae133d8e9d5a78cdda"><div class="ttname"><a href="../../d6/dbb/classllvm_1_1TargetSchedModel.html#a5d256b71a3153dae133d8e9d5a78cdda">llvm::TargetSchedModel::getWriteProcResBegin</a></div><div class="ttdeci">ProcResIter getWriteProcResBegin(const MCSchedClassDesc *SC) const </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d65/TargetSchedule_8h_source.html#l00113">TargetSchedule.h:113</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="../../d6/d6c/classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">SUnit - Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00255">ScheduleDAG.h:255</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a504d1b35196a1a4c778b3837566ea7b7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::ScheduleDAGInstrs::isPostRA </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00165">165</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;{ <span class="keywordflow">return</span> <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a73edb004de8911374552b25481e9e9c3">IsPostRA</a>; }</div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a73edb004de8911374552b25481e9e9c3"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a73edb004de8911374552b25481e9e9c3">llvm::ScheduleDAGInstrs::IsPostRA</a></div><div class="ttdeci">bool IsPostRA</div><div class="ttdoc">isPostRA flag indicates vregs cannot be present. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00089">ScheduleDAGInstrs.h:89</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a6c497ec4b863f7d59aa3678740331c8e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> * llvm::ScheduleDAGInstrs::newSUnit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>newSUnit - Creates a new <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> and return a ptr to it. </p>

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00261">261</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>
<div class="fragment"><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;                                                            {</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor"></span>    <span class="keyword">const</span> SUnit *Addr = <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.empty() ? <span class="keyword">nullptr</span> : &amp;<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[0];</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor"></span>    <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.push_back(SUnit(<a class="code" href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, (<span class="keywordtype">unsigned</span>)<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size()));</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>((Addr == <span class="keyword">nullptr</span> || Addr == &amp;<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[0]) &amp;&amp;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;           <span class="stringliteral">&quot;SUnits std::vector reallocated on the fly!&quot;</span>);</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.back().OrigNode = &amp;<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.back();</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    <span class="keywordflow">return</span> &amp;<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.back();</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  }</div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="../../d5/df5/namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dc0/AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a3d5aacd5fc7d6a739ce913974ed1e53d"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">llvm::ScheduleDAG::SUnits</a></div><div class="ttdeci">std::vector&lt; SUnit &gt; SUnits</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00559">ScheduleDAG.h:559</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ac0cecc651db330128468e08794794f5c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::ScheduleDAGInstrs::schedule </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>schedule - Order nodes according to selected style, filling in the Sequence member.</p>
<p>Typically, a scheduling algorithm will implement <a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ac0cecc651db330128468e08794794f5c">schedule()</a> without overriding <a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ae8727d434d20639d563849891f5ca1e1" title="Initialize the scheduler state for the next scheduling region. ">enterRegion()</a> or <a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397" title="Notify that the scheduler has finished scheduling the current region. ">exitRegion()</a>. </p>

<p>Implemented in <a class="el" href="../../dd/d02/classllvm_1_1ScheduleDAGMILive.html#a1583ce23a69e8a1b4af8065e2019c75f">llvm::ScheduleDAGMILive</a>, <a class="el" href="../../d5/db8/classllvm_1_1ScheduleDAGMI.html#a5d7e71cf32573e6b1762b5a1d82a1cf5">llvm::ScheduleDAGMI</a>, <a class="el" href="../../db/d60/classllvm_1_1DefaultVLIWScheduler.html#a72b9c4f9a9fe8ef321b387a3cfca73cd">llvm::DefaultVLIWScheduler</a>, and <a class="el" href="../../d0/d00/classllvm_1_1VLIWMachineScheduler.html#ad25e72e64bc7ed157b69c60e85b4061e">llvm::VLIWMachineScheduler</a>.</p>

</div>
</div>
<a class="anchor" id="a2822215b7634783aece96ef695a72f1d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGInstrs::startBlock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>BB</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>startBlock - Prepare to perform scheduling in the given block. </p>

<p>Definition at line <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l00176">176</a> of file <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                                                        {</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  BB = bb;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;}</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a0149ff5173c451e6501f3a817ff73ac3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGInstrs::startBlockForKills </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>BB</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>PostRA helper for rewriting kill flags. </p>
<p>Initialize register live-range state for updating kills. </p>

<p>Definition at line <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l01055">1055</a> of file <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;                                                                {</div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  <span class="comment">// Start with no live registers.</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ac76418e3ba338f5559dd57d087da159e">LiveRegs</a>.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">reset</a>();</div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;</div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;  <span class="comment">// Examine the live-in regs of all successors.</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#aefba5f2af370add1bc8aaceedf7878ef">MachineBasicBlock::succ_iterator</a> SI = BB-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">succ_begin</a>(),</div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;       SE = BB-&gt;<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a3ddd708642d60c1661992ff8ba1b215d">succ_end</a>(); SI != SE; ++SI) {</div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a7bab64c02d740522f94f5f45959a22fc">MachineBasicBlock::livein_iterator</a> <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = (*SI)-&gt;livein_begin(),</div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;         E = (*SI)-&gt;livein_end(); <a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = *<a class="code" href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;      <span class="comment">// Repeat, for reg and all subregs.</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="../../d0/dbe/classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> SubRegs(Reg, <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>, <span class="comment">/*IncludeSelf=*/</span><span class="keyword">true</span>);</div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;           SubRegs.<a class="code" href="../../dd/da4/classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>(); ++SubRegs)</div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;        <a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ac76418e3ba338f5559dd57d087da159e">LiveRegs</a>.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(*SubRegs);</div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    }</div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  }</div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1BitVector_html_a1964207fae81f04966b2a9dcfc21cf7b"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00235">BitVector.h:235</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_abccd358b92366e5284e7e674e86b241f"><div class="ttname"><a href="../../dd/da4/classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00217">MCRegisterInfo.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a7bab64c02d740522f94f5f45959a22fc"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a7bab64c02d740522f94f5f45959a22fc">llvm::MachineBasicBlock::livein_iterator</a></div><div class="ttdeci">std::vector&lt; unsigned &gt;::const_iterator livein_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00337">MachineBasicBlock.h:337</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a3ddd708642d60c1661992ff8ba1b215d"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a3ddd708642d60c1661992ff8ba1b215d">llvm::MachineBasicBlock::succ_end</a></div><div class="ttdeci">succ_iterator succ_end()</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00288">MachineBasicBlock.h:288</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_aefba5f2af370add1bc8aaceedf7878ef"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#aefba5f2af370add1bc8aaceedf7878ef">llvm::MachineBasicBlock::succ_iterator</a></div><div class="ttdeci">std::vector&lt; MachineBasicBlock * &gt;::iterator succ_iterator</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00260">MachineBasicBlock.h:260</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="../../df/db6/namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dc3/X86DisassemblerDecoder_8h_source.html#l00429">X86DisassemblerDecoder.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a5109693c2cdda2a4118e7d588b51bfa6"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html#a5109693c2cdda2a4118e7d588b51bfa6">llvm::BitVector::reset</a></div><div class="ttdeci">BitVector &amp; reset()</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00275">BitVector.h:275</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a6321b189ea8fd5058663f8a87d6c23e9"><div class="ttname"><a href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">llvm::MachineBasicBlock::succ_begin</a></div><div class="ttdeci">succ_iterator succ_begin()</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/df3/MachineBasicBlock_8h_source.html#l00286">MachineBasicBlock.h:286</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubRegIterator_html"><div class="ttname"><a href="../../d0/dbe/classllvm_1_1MCSubRegIterator.html">llvm::MCSubRegIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00441">MCRegisterInfo.h:441</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a418bc6d3f660325fa6d5b9fb269add62"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">llvm::ScheduleDAG::TRI</a></div><div class="ttdeci">const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00556">ScheduleDAG.h:556</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="../../d0/ddd/MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="../../d0/ddd/MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ac76418e3ba338f5559dd57d087da159e"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ac76418e3ba338f5559dd57d087da159e">llvm::ScheduleDAGInstrs::LiveRegs</a></div><div class="ttdeci">BitVector LiveRegs</div><div class="ttdoc">Set of live physical registers for updating kill flags. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00153">ScheduleDAGInstrs.h:153</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a2cf4a0da0c23b860c4a0e1837a9bcc93"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool ScheduleDAGInstrs::toggleKillFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d2/d04/classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Toggle a register operand kill flag. </p>
<p>Other adjustments may be made to the instruction if necessary. Return true if the operand has been deleted, false if not. </p>

<p>Definition at line <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html#l01073">1073</a> of file <a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;                                                                           {</div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;  <span class="comment">// Setting kill flag...</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;  <span class="keywordflow">if</span> (!MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">isKill</a>()) {</div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">true</span>);</div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  }</div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;  <span class="comment">// If MO itself is live, clear the kill flag...</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ac76418e3ba338f5559dd57d087da159e">LiveRegs</a>.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a20b6ba858cb2bb6d8d7fa553025c1f61">test</a>(MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>())) {</div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;    MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">false</span>);</div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;  }</div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;</div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;  <span class="comment">// If any subreg of MO is live, then create an imp-def for that</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;  <span class="comment">// subreg and keep MO marked as killed.</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;  MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">false</span>);</div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;  <span class="keywordtype">bool</span> AllDead = <span class="keyword">true</span>;</div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SuperReg = MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;  <a class="code" href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB(<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>, MI);</div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="../../d0/dbe/classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a> SubRegs(SuperReg, <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>); SubRegs.<a class="code" href="../../dd/da4/classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">isValid</a>(); ++SubRegs) {</div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ac76418e3ba338f5559dd57d087da159e">LiveRegs</a>.<a class="code" href="../../d4/d1f/classllvm_1_1BitVector.html#a20b6ba858cb2bb6d8d7fa553025c1f61">test</a>(*SubRegs)) {</div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;      MIB.addReg(*SubRegs, <a class="code" href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca833922eca2ad0eab70573ba1f5fba9af">RegState::ImplicitDefine</a>);</div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;      AllDead = <span class="keyword">false</span>;</div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    }</div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;  }</div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;</div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;  <span class="keywordflow">if</span>(AllDead)</div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;    MO.<a class="code" href="../../d2/d04/classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(<span class="keyword">true</span>);</div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_abccd358b92366e5284e7e674e86b241f"><div class="ttname"><a href="../../dd/da4/classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#abccd358b92366e5284e7e674e86b241f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const </div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00217">MCRegisterInfo.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a5a3d3d075a208011a24a0918b58d7daa"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">llvm::ScheduleDAG::MF</a></div><div class="ttdeci">MachineFunction &amp; MF</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00557">ScheduleDAG.h:557</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa21b508be8c212bdb0b28d734ab0ddb8"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#aa21b508be8c212bdb0b28d734ab0ddb8">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00294">MachineOperand.h:294</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubRegIterator_html"><div class="ttname"><a href="../../d0/dbe/classllvm_1_1MCSubRegIterator.html">llvm::MCSubRegIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d5f/MCRegisterInfo_8h_source.html#l00441">MCRegisterInfo.h:441</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8a82683fccdef8a5ef772ef03277aee7"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">llvm::MachineOperand::setIsKill</a></div><div class="ttdeci">void setIsKill(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00372">MachineOperand.h:372</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a20b6ba858cb2bb6d8d7fa553025c1f61"><div class="ttname"><a href="../../d4/d1f/classllvm_1_1BitVector.html#a20b6ba858cb2bb6d8d7fa553025c1f61">llvm::BitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const </div><div class="ttdef"><b>Definition:</b> <a href="../../db/d95/BitVector_8h_source.html#l00338">BitVector.h:338</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a418bc6d3f660325fa6d5b9fb269add62"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">llvm::ScheduleDAG::TRI</a></div><div class="ttdeci">const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00556">ScheduleDAG.h:556</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="../../de/d66/classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a1fb8480941b7c54f5dcd665aa6f964cca833922eca2ad0eab70573ba1f5fba9af"><div class="ttname"><a href="../../de/d8c/namespacellvm_1_1RegState.html#a1fb8480941b7c54f5dcd665aa6f964cca833922eca2ad0eab70573ba1f5fba9af">llvm::RegState::ImplicitDefine</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d0/d1f/MachineInstrBuilder_8h_source.html#l00040">MachineInstrBuilder.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="../../d2/d04/classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/da0/MachineOperand_8h_source.html#l00264">MachineOperand.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ac76418e3ba338f5559dd57d087da159e"><div class="ttname"><a href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#ac76418e3ba338f5559dd57d087da159e">llvm::ScheduleDAGInstrs::LiveRegs</a></div><div class="ttdeci">BitVector LiveRegs</div><div class="ttdoc">Set of live physical registers for updating kill flags. </div><div class="ttdef"><b>Definition:</b> <a href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00153">ScheduleDAGInstrs.h:153</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ab464241184b77be167ff521aa2552e29"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned ScheduleDAG::VerifyScheduledDAG </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>isBottomUp</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>VerifyScheduledDAG - Verify that all SUnits were scheduled and that their state is consistent. Return the number of scheduled SUnits.</p>
<p>VerifyScheduledDAG - Verify that all SUnits were scheduled and that their state is consistent. Return the number of scheduled nodes. </p>

<p>Definition at line <a class="el" href="../../d4/d4e/ScheduleDAG_8cpp_source.html#l00384">384</a> of file <a class="el" href="../../d4/d4e/ScheduleDAG_8cpp_source.html">ScheduleDAG.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;                                                        {</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="keywordtype">bool</span> AnyNotSched = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <span class="keywordtype">unsigned</span> DeadNodes = 0;</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size(); i != e; ++i) {</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[i].isScheduled) {</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[i].NumPreds == 0 &amp;&amp; <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[i].NumSuccs == 0) {</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;        ++DeadNodes;</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;      }</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;      <span class="keywordflow">if</span> (!AnyNotSched)</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        <a class="code" href="../../d9/d4a/namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;*** Scheduling failed! ***\n&quot;</span>;</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;      <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[i].dump(<span class="keyword">this</span>);</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;      <a class="code" href="../../d9/d4a/namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;has not been scheduled!\n&quot;</span>;</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;      AnyNotSched = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    }</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[i].isScheduled &amp;&amp;</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;        (isBottomUp ? <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[i].getHeight() : <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[i].getDepth()) &gt;</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;          <span class="keywordtype">unsigned</span>(INT_MAX)) {</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;      <span class="keywordflow">if</span> (!AnyNotSched)</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;        <a class="code" href="../../d9/d4a/namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;*** Scheduling failed! ***\n&quot;</span>;</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;      <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[i].dump(<span class="keyword">this</span>);</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;      <a class="code" href="../../d9/d4a/namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;has an unexpected &quot;</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;           &lt;&lt; (isBottomUp ? <span class="stringliteral">&quot;Height&quot;</span> : <span class="stringliteral">&quot;Depth&quot;</span>) &lt;&lt; <span class="stringliteral">&quot; value!\n&quot;</span>;</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;      AnyNotSched = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    }</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="keywordflow">if</span> (isBottomUp) {</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[i].NumSuccsLeft != 0) {</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        <span class="keywordflow">if</span> (!AnyNotSched)</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;          <a class="code" href="../../d9/d4a/namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;*** Scheduling failed! ***\n&quot;</span>;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;        <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[i].dump(<span class="keyword">this</span>);</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;        <a class="code" href="../../d9/d4a/namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;has successors left!\n&quot;</span>;</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;        AnyNotSched = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;      }</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[i].NumPredsLeft != 0) {</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;        <span class="keywordflow">if</span> (!AnyNotSched)</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;          <a class="code" href="../../d9/d4a/namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;*** Scheduling failed! ***\n&quot;</span>;</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;        <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>[i].dump(<span class="keyword">this</span>);</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        <a class="code" href="../../d9/d4a/namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;has predecessors left!\n&quot;</span>;</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;        AnyNotSched = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;      }</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    }</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  }</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <a class="code" href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(!AnyNotSched);</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a>.size() - DeadNodes;</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;}</div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="../../df/dca/GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs - Return a circular-buffered debug stream. </div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d41/Support_2Debug_8cpp_source.html#l00101">Support/Debug.cpp:101</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a3d5aacd5fc7d6a739ce913974ed1e53d"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">llvm::ScheduleDAG::SUnits</a></div><div class="ttdeci">std::vector&lt; SUnit &gt; SUnits</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/da4/ScheduleDAG_8h_source.html#l00559">ScheduleDAG.h:559</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a209b615edbcad3e1a7afd7411ce4eae2"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAG::viewGraph </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../db/d5e/classllvm_1_1Twine.html">Twine</a> &amp;&#160;</td>
          <td class="paramname"><em>Name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../db/d5e/classllvm_1_1Twine.html">Twine</a> &amp;&#160;</td>
          <td class="paramname"><em>Title</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>viewGraph - Pop up a GraphViz/gv window with the <a class="el" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> rendered using 'dot'.</p>
<p>viewGraph - Pop up a ghostview window with the reachable parts of the DAG rendered using 'dot'. </p>

<p>Reimplemented in <a class="el" href="../../d5/db8/classllvm_1_1ScheduleDAGMI.html#a8181ae26c7912b2ae6214be22c4f6cf5">llvm::ScheduleDAGMI</a>.</p>

<p>Definition at line <a class="el" href="../../d2/d3d/ScheduleDAGPrinter_8cpp_source.html#l00086">86</a> of file <a class="el" href="../../d2/d3d/ScheduleDAGPrinter_8cpp_source.html">ScheduleDAGPrinter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                                                                 {</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="comment">// This code is only for debugging!</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span>  <a class="code" href="../../d9/d4a/namespacellvm.html#ab8635363d4287c93f64c55ad5567fcf0">ViewGraph</a>(<span class="keyword">this</span>, Name, <span class="keyword">false</span>, Title);</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span>  <a class="code" href="../../d9/d4a/namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;ScheduleDAG::viewGraph is only available in debug builds on &quot;</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;         &lt;&lt; <span class="stringliteral">&quot;systems with Graphviz or gv!\n&quot;</span>;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#endif  // NDEBUG</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span>}</div>
<div class="ttc" id="namespacellvm_html_ab8e34eca3b0817ef7a127913fbf6d9e4"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">llvm::errs</a></div><div class="ttdeci">raw_ostream &amp; errs()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/d5f/raw__ostream_8cpp_source.html#l00671">raw_ostream.cpp:671</a></div></div>
<div class="ttc" id="namespacellvm_html_ab8635363d4287c93f64c55ad5567fcf0"><div class="ttname"><a href="../../d9/d4a/namespacellvm.html#ab8635363d4287c93f64c55ad5567fcf0">llvm::ViewGraph</a></div><div class="ttdeci">void ViewGraph(const GraphType &amp;G, const Twine &amp;Name, bool ShortNames=false, const Twine &amp;Title=&quot;&quot;, GraphProgram::Name Program=GraphProgram::DOT)</div><div class="ttdef"><b>Definition:</b> <a href="../../d9/dec/GraphWriter_8h_source.html#l00349">GraphWriter.h:349</a></div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="a7e726201ecf499acd7f87ac1d4ff610e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAG::viewGraph </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Out-of-line implementation with no arguments is handy for gdb. </p>

<p>Reimplemented in <a class="el" href="../../d5/db8/classllvm_1_1ScheduleDAGMI.html#a8b7babb023cad0842f5a177e7abe3651">llvm::ScheduleDAGMI</a>.</p>

<p>Definition at line <a class="el" href="../../d2/d3d/ScheduleDAGPrinter_8cpp_source.html#l00097">97</a> of file <a class="el" href="../../d2/d3d/ScheduleDAGPrinter_8cpp_source.html">ScheduleDAGPrinter.cpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                            {</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a7e726201ecf499acd7f87ac1d4ff610e">viewGraph</a>(<a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a36e088128012e4d48af65feb75f84c5c">getDAGName</a>(), <span class="stringliteral">&quot;Scheduling-Units Graph for &quot;</span> + <a class="code" href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a36e088128012e4d48af65feb75f84c5c">getDAGName</a>());</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;}</div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a7e726201ecf499acd7f87ac1d4ff610e"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a7e726201ecf499acd7f87ac1d4ff610e">llvm::ScheduleDAG::viewGraph</a></div><div class="ttdeci">virtual void viewGraph()</div><div class="ttdoc">Out-of-line implementation with no arguments is handy for gdb. </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/d3d/ScheduleDAGPrinter_8cpp_source.html#l00097">ScheduleDAGPrinter.cpp:97</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a36e088128012e4d48af65feb75f84c5c"><div class="ttname"><a href="../../d7/d5f/classllvm_1_1ScheduleDAG.html#a36e088128012e4d48af65feb75f84c5c">llvm::ScheduleDAG::getDAGName</a></div><div class="ttdeci">virtual std::string getDAGName() const =0</div><div class="ttdoc">getDAGLabel - Return a label for the region of code covered by the DAG. </div></div>
</div><!-- fragment -->
</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a254403f7804208ade3cb68086201cb7a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>* llvm::ScheduleDAGInstrs::BB</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The block in which to insert instructions. </p>
<h2>State specific to the current scheduling region. </h2>

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00106">106</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2ad332011e2040d133de24f33cf3f4cd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::ScheduleDAGInstrs::CanHandleTerminators</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>The standard DAG builder does not normally include terminators as DAG nodes because it does not create the necessary dependencies to prevent reordering. <a class="el" href="../../d4/dc4/structA.html">A</a> specialized scheduler can override <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html#a22fb9be009a2aa1765c6aa3190abd89f">TargetInstrInfo::isSchedulingBoundary</a> then enable this flag to indicate it has taken responsibility for scheduling the terminator correctly. </p>

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00100">100</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6837fb2c08f4c8c986a4689a37ca93cf"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html#a5c8f93623f55c06341ca6b954a3dbebe">DbgValueVector</a> llvm::ScheduleDAGInstrs::DbgValues</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00149">149</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae384109023f32441ff89f13b79be6b89"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a8cfe9e2c1e8dfbcff85d648cd671f01e">Reg2SUnitsMap</a> llvm::ScheduleDAGInstrs::Defs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<h2>State internal to DAG building. </h2>
<p>Defs, Uses - Remember where defs and uses of each register are as we iterate upward through the instructions. This is allocated here instead of inside BuildSchedGraph to avoid the need for it to be initialized and destructed for each block. </p>

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00133">133</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<a class="anchor" id="a521bf68518a92483130a58680716d153"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> llvm::ScheduleDAG::EntrySU</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/da4/ScheduleDAG_8h_source.html#l00560">560</a> of file <a class="el" href="../../dc/da4/ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

</div>
</div>
<a class="anchor" id="af81f734d7fb268c95c1c63c399a7c4a6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> llvm::ScheduleDAG::ExitSU</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/da4/ScheduleDAG_8h_source.html#l00561">561</a> of file <a class="el" href="../../dc/da4/ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

</div>
</div>
<a class="anchor" id="a25ae020b571d18d34d03097d91ca0f40"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a>* llvm::ScheduleDAGInstrs::FirstDbgValue</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00150">150</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<a class="anchor" id="a73edb004de8911374552b25481e9e9c3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::ScheduleDAGInstrs::IsPostRA</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isPostRA flag indicates vregs cannot be present. </p>

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00089">89</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<a class="anchor" id="a81f901b06e024f4f2f50e1831c0d4b9e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d7/df6/classllvm_1_1LiveIntervals.html">LiveIntervals</a>* llvm::ScheduleDAGInstrs::LIS</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Live Intervals provides reaching defs in preRA scheduling. </p>

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00083">83</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac76418e3ba338f5559dd57d087da159e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d4/d1f/classllvm_1_1BitVector.html">BitVector</a> llvm::ScheduleDAGInstrs::LiveRegs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set of live physical registers for updating kill flags. </p>

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00153">153</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab805a4eee0a4f76e28dd11bcc86b1083"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d5/d04/classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a>&amp; llvm::ScheduleDAGInstrs::MDT</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00079">79</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5a3d3d075a208011a24a0918b58d7daa"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d77/classllvm_1_1MachineFunction.html">MachineFunction</a>&amp; llvm::ScheduleDAG::MF</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/da4/ScheduleDAG_8h_source.html#l00557">557</a> of file <a class="el" href="../../dc/da4/ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

</div>
</div>
<a class="anchor" id="a48dac2c15614f61bd7cb73fe322099fa"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d8/dff/classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a>* llvm::ScheduleDAGInstrs::MFI</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00080">80</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<a class="anchor" id="a077eef2c61ca462db1800cc506092d38"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d64/classllvm_1_1DenseMap.html">DenseMap</a>&lt;<a class="el" href="../../dc/d53/classllvm_1_1MachineInstr.html">MachineInstr</a>*, <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a>*&gt; llvm::ScheduleDAGInstrs::MISUnitMap</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>After calling BuildSchedGraph, each machine instruction in the current scheduling region is mapped to an <a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>. </p>

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00119">119</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1a23f5e657727a730e585ad461d914d8"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../dd/d77/classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a>&amp; llvm::ScheduleDAGInstrs::MLI</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00078">78</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1b09f4d9c91e25f7bc2ac60b3b929d11"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d8/db4/classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a>&amp; llvm::ScheduleDAG::MRI</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/da4/ScheduleDAG_8h_source.html#l00558">558</a> of file <a class="el" href="../../dc/da4/ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

</div>
</div>
<a class="anchor" id="af1c8be2ff5fd8eab8091e6ffa40ded8d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned llvm::ScheduleDAGInstrs::NumRegionInstrs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Instructions in this region (distance(RegionBegin, RegionEnd)). </p>

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00115">115</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4afc086f7471b060731e7fbf248958f4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a> *&gt; llvm::ScheduleDAGInstrs::PendingLoads</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>PendingLoads - Remember where unknown loads are after the most recent unknown store, as we iterate. As with Defs and Uses, this is here to minimize construction/destruction. </p>

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00142">142</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae81ad8ece7681af658742f6d4e2fcfb1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> llvm::ScheduleDAGInstrs::RegionBegin</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The beginning of the range to be scheduled. </p>

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00109">109</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3f74b283acf0dfb537bc387e49344f04"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../dc/dfe/classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> llvm::ScheduleDAGInstrs::RegionEnd</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The end of the range to be scheduled. </p>

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00112">112</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<a class="anchor" id="adf7cb9b8e5dda7b42273e79048f1b8b3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::ScheduleDAGInstrs::RemoveKillFlags</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>True if the DAG builder should remove kill flags (in preparation for rescheduling). </p>

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00093">93</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<a class="anchor" id="abb11b650b88a61630eba2a1b2eaa6fd0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> llvm::ScheduleDAGInstrs::SchedModel</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="../../d6/dbb/classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes. ">TargetSchedModel</a> provides an interface to the machine model. </p>

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00086">86</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8de65d3a774ee7a23dc72e3d534e6ce6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool llvm::ScheduleDAG::StressSched</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/da4/ScheduleDAG_8h_source.html#l00566">566</a> of file <a class="el" href="../../dc/da4/ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3d5aacd5fc7d6a739ce913974ed1e53d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="../../d6/d6c/classllvm_1_1SUnit.html">SUnit</a>&gt; llvm::ScheduleDAG::SUnits</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/da4/ScheduleDAG_8h_source.html#l00559">559</a> of file <a class="el" href="../../dc/da4/ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

</div>
</div>
<a class="anchor" id="a348590624c488b04d0f9e227e6c3960e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../de/d06/classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a>* llvm::ScheduleDAG::TII</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/da4/ScheduleDAG_8h_source.html#l00555">555</a> of file <a class="el" href="../../dc/da4/ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9aa31260fcd6b572eb34528673438c3c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d9/d77/classllvm_1_1TargetMachine.html">TargetMachine</a>&amp; llvm::ScheduleDAG::TM</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/da4/ScheduleDAG_8h_source.html#l00554">554</a> of file <a class="el" href="../../dc/da4/ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

</div>
</div>
<a class="anchor" id="a418bc6d3f660325fa6d5b9fb269add62"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a7670a6132acf8919f05f827683311af5">const</a> <a class="el" href="../../d7/d2e/classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a>* llvm::ScheduleDAG::TRI</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inherited</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../dc/da4/ScheduleDAG_8h_source.html#l00556">556</a> of file <a class="el" href="../../dc/da4/ScheduleDAG_8h_source.html">ScheduleDAG.h</a>.</p>

</div>
</div>
<a class="anchor" id="af0b2bf4940e563082d1d2bf8a9e5521f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#a8cfe9e2c1e8dfbcff85d648cd671f01e">Reg2SUnitsMap</a> llvm::ScheduleDAGInstrs::Uses</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00134">134</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5b7f785c0a719640a922fece8a550100"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#ab78de9ac9414036f18d603bf60050882">VReg2SUnitMap</a> llvm::ScheduleDAGInstrs::VRegDefs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Track the last instruction in this region defining each virtual register. </p>

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00137">137</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<a class="anchor" id="aecc4d170587e25346f72971969bef3f9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d9/d4a/namespacellvm.html#ac8868929093ac25f2e201253906af195">VReg2UseMap</a> llvm::ScheduleDAGInstrs::VRegUses</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>After calling BuildSchedGraph, each vreg used in the scheduling region is mapped to a set of SUnits. These include all local vreg uses, not just the uses for a singly defined vreg. </p>

<p>Definition at line <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html#l00124">124</a> of file <a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="../../d7/d4d/ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a></li>
<li><a class="el" href="../../d7/dc3/ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d9/d4a/namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="../../d8/dbb/classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a></li>
    <li class="footer">Generated on Thu Oct 8 2015 11:51:16 for legup-4.0 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="../../doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
