// Seed: 826630448
module module_0 (
    output wire id_0,
    input supply0 id_1,
    output wor id_2,
    output wand id_3,
    input tri0 id_4,
    output wire id_5
);
  assign id_5 = !id_1;
  assign id_5 = 1 < 1 && id_4;
endmodule
module module_1 (
    output logic id_0,
    input wand id_1,
    input tri0 id_2,
    input wire id_3,
    input wor id_4,
    input supply0 id_5,
    input supply0 id_6,
    input wire id_7 id_17,
    input wand id_8,
    input tri id_9,
    input tri0 id_10,
    output wor id_11,
    input supply0 id_12,
    input supply1 id_13,
    output supply0 id_14,
    output supply0 id_15
);
  assign id_14 = id_3;
  supply0 id_18 = 1;
  wire id_19;
  uwire id_20 = id_17;
  wire id_21;
  assign id_11 = id_3 + id_2;
  wand id_22;
  initial id_0 <= 1;
  module_0(
      id_20, id_10, id_20, id_11, id_9, id_11
  );
  assign id_22 = 1;
endmodule
