
---------- Begin Simulation Statistics ----------
final_tick                                57376326000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 392754                       # Simulator instruction rate (inst/s)
host_mem_usage                                 960632                       # Number of bytes of host memory used
host_op_rate                                   707470                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    25.46                       # Real time elapsed on the host
host_tick_rate                             2253464274                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      18013147                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057376                       # Number of seconds simulated
sim_ticks                                 57376326000                       # Number of ticks simulated
system.cpu.Branches                           1928109                       # Number of branches fetched
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      18013147                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     2669406                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           210                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1384756                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           364                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    13119029                       # TLB accesses on write requests
system.cpu.itb.wrMisses                          3343                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         57376326                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   57376326                       # Number of busy cycles
system.cpu.num_cc_register_reads              9221142                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             5898862                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      1347425                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 926146                       # Number of float alu accesses
system.cpu.num_fp_insts                        926146                       # number of float instructions
system.cpu.num_fp_register_reads              1276966                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              711578                       # number of times the floating registers were written
system.cpu.num_func_calls                      434955                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              17512791                       # Number of integer alu accesses
system.cpu.num_int_insts                     17512791                       # number of integer instructions
system.cpu.num_int_register_reads            35754467                       # number of times the integer registers were read
system.cpu.num_int_register_writes           14356575                       # number of times the integer registers were written
system.cpu.num_load_insts                     2667968                       # Number of load instructions
system.cpu.num_mem_refs                       4052293                       # number of memory refs
system.cpu.num_store_insts                    1384325                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 54823      0.30%      0.30% # Class of executed instruction
system.cpu.op_class::IntAlu                  13297724     73.82%     74.13% # Class of executed instruction
system.cpu.op_class::IntMult                    70802      0.39%     74.52% # Class of executed instruction
system.cpu.op_class::IntDiv                    182958      1.02%     75.53% # Class of executed instruction
system.cpu.op_class::FloatAdd                    5374      0.03%     75.56% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1582      0.01%     75.57% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.57% # Class of executed instruction
system.cpu.op_class::SimdAlu                    41710      0.23%     75.80% # Class of executed instruction
system.cpu.op_class::SimdCmp                      378      0.00%     75.81% # Class of executed instruction
system.cpu.op_class::SimdCvt                    12690      0.07%     75.88% # Class of executed instruction
system.cpu.op_class::SimdMisc                   32078      0.18%     76.06% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     76.06% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     76.06% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     76.06% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     76.06% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     76.06% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     76.06% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              104817      0.58%     76.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     76.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                 376      0.00%     76.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt               22458      0.12%     76.76% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                1238      0.01%     76.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     76.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMult             131878      0.73%     77.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     77.50% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                140      0.00%     77.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     77.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     77.50% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     77.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     77.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     77.50% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     77.50% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     77.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     77.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     77.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     77.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     77.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     77.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     77.50% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     77.50% # Class of executed instruction
system.cpu.op_class::MemRead                  2362891     13.12%     90.62% # Class of executed instruction
system.cpu.op_class::MemWrite                 1197692      6.65%     97.27% # Class of executed instruction
system.cpu.op_class::FloatMemRead              305077      1.69%     98.96% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             186633      1.04%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   18013319                       # Class of executed instruction
system.cpu.workload.numSyscalls                   322                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests       167788                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops        32936                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         335908                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops            32936                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6936                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         28392                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               9895                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          401                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6534                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11561                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11561                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9895                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave        49848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total        49848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  49848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave      1398848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total      1398848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1398848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             21457                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   21457    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               21457                       # Request fanout histogram
system.membus.reqLayer0.occupancy            29996000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy          114039500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57376326000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst         13017030                       # number of demand (read+write) hits
system.icache.demand_hits::total             13017030                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst        13017030                       # number of overall hits
system.icache.overall_hits::total            13017030                       # number of overall hits
system.icache.demand_misses::.cpu.inst         101999                       # number of demand (read+write) misses
system.icache.demand_misses::total             101999                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst        101999                       # number of overall misses
system.icache.overall_misses::total            101999                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst  12418908000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total  12418908000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst  12418908000                       # number of overall miss cycles
system.icache.overall_miss_latency::total  12418908000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst     13119029                       # number of demand (read+write) accesses
system.icache.demand_accesses::total         13119029                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst     13119029                       # number of overall (read+write) accesses
system.icache.overall_accesses::total        13119029                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.007775                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.007775                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.007775                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.007775                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 121755.193678                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 121755.193678                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 121755.193678                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 121755.193678                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst       101999                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total        101999                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst       101999                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total       101999                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst  12214910000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total  12214910000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst  12214910000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total  12214910000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.007775                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.007775                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.007775                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.007775                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 119755.193678                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 119755.193678                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 119755.193678                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 119755.193678                       # average overall mshr miss latency
system.icache.replacements                     101487                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst        13017030                       # number of ReadReq hits
system.icache.ReadReq_hits::total            13017030                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst        101999                       # number of ReadReq misses
system.icache.ReadReq_misses::total            101999                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst  12418908000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total  12418908000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst     13119029                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total        13119029                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.007775                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.007775                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 121755.193678                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 121755.193678                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst       101999                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total       101999                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst  12214910000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total  12214910000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007775                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.007775                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 119755.193678                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 119755.193678                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57376326000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               505.549380                       # Cycle average of tags in use
system.icache.tags.total_refs                13119029                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                101999                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                128.619192                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   505.549380                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.987401                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.987401                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          206                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          158                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses              13221028                       # Number of tag accesses
system.icache.tags.data_accesses             13221028                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57376326000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  57376326000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          584768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          788416                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             1373184                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       584768                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         584768                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        25664                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            25664                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             9137                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            12319                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                21456                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           401                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 401                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           10191799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           13741138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               23932937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      10191799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          10191799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          447292                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                447292                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          447292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          10191799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          13741138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              24380230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       366.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      9137.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     12254.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.033278466500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            19                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            19                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                57918                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 323                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        21456                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         401                       # Number of write requests accepted
system.mem_ctrl.readBursts                      21456                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       401                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      65                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                     35                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               1197                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1597                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               1586                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               1568                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               1406                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1319                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1532                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1408                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               1278                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               1087                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              1003                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              1307                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              1261                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              1338                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              1280                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              1224                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 11                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 71                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                 35                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                 48                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                 44                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                 29                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                 31                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  3                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  3                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 3                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                34                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 6                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                16                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 6                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       20.46                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                     319353500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                   106955000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                720434750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      14929.34                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 33679.34                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                     15424                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      269                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  72.11                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 73.50                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  21456                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   401                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    21387                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      20                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      20                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      20                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      20                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      20                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      20                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      20                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      20                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      20                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      19                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      19                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      19                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      19                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      19                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      19                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      19                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      19                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      19                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         6040                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     230.283444                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    160.774667                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    199.560635                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          2133     35.31%     35.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         1765     29.22%     64.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          756     12.52%     77.05% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          348      5.76%     82.81% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          361      5.98%     88.79% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          668     11.06%     99.85% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            2      0.03%     99.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            4      0.07%     99.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151            3      0.05%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          6040                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           19                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean     1090.631579                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     327.567903                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    2105.582242                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255             10     52.63%     52.63% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            2     10.53%     63.16% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            3     15.79%     78.95% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1280-1535            1      5.26%     84.21% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1536-1791            1      5.26%     89.47% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::5632-5887            1      5.26%     94.74% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::7936-8191            1      5.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             19                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           19                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                19    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             19                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                 1369024                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     4160                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    21888                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  1373184                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 25664                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         23.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      23.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.19                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.19                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    57338929000                       # Total gap between requests
system.mem_ctrl.avgGap                     2623366.84                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       584768                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       784256                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks        21888                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 10191799.314581418410                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 13668633.993748571724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 381481.379619880172                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         9137                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        12319                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          401                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst    264074500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    456360250                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 1115058758500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28901.66                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     37045.24                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 2780695158.35                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     72.13                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              18406920                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               9783510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             69814920                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              370620                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      4528667520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        5747133300                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy       17192818080                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         27566994870                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         480.459395                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  44646340750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF   1915680000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT  10814305250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              24718680                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy              13138290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             82916820                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy             1414620                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      4528667520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        7108725360                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy       16046214240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         27805795530                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         484.621402                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  41650908000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF   1915680000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT  13809738000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  57376326000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           71827                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           49666                       # number of demand (read+write) hits
system.l2cache.demand_hits::total              121493                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          71827                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          49666                       # number of overall hits
system.l2cache.overall_hits::total             121493                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst         30172                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         16455                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             46627                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst        30172                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        16455                       # number of overall misses
system.l2cache.overall_misses::total            46627                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst  10400138000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   9531240000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total  19931378000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst  10400138000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   9531240000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total  19931378000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst       101999                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        66121                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total          168120                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst       101999                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        66121                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total         168120                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.295807                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.248862                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.277344                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.295807                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.248862                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.277344                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 344695.015246                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 579230.628988                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 427464.301799                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 344695.015246                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 579230.628988                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 427464.301799                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          11403                       # number of writebacks
system.l2cache.writebacks::total                11403                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst        30172                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        16455                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        46627                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst        30172                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        16455                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        46627                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst   9796698000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   9202140000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total  18998838000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst   9796698000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   9202140000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total  18998838000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.295807                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.248862                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.277344                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.295807                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.248862                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.277344                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 324695.015246                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 559230.628988                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 407464.301799                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 324695.015246                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 559230.628988                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 407464.301799                       # average overall mshr miss latency
system.l2cache.replacements                     46172                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        59247                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        59247                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        59247                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        59247                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks        14839                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total        14839                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data          498                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total             498                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data          194                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           194                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data     25489000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     25489000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data          692                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          692                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.280347                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.280347                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 131386.597938                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 131386.597938                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data          194                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          194                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data     26418000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     26418000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.280347                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.280347                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data 136175.257732                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 136175.257732                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data        14330                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            14330                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        13143                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          13143                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   8620001000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   8620001000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        27473                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        27473                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.478397                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.478397                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 655862.512364                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 655862.512364                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data        13143                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        13143                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   8357141000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   8357141000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.478397                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.478397                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 635862.512364                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 635862.512364                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        71827                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        35336                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total       107163                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst        30172                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         3312                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        33484                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst  10400138000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    911239000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total  11311377000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst       101999                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        38648                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total       140647                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.295807                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.085697                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.238071                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 344695.015246                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 275132.548309                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 337814.388962                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst        30172                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         3312                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        33484                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst   9796698000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    844999000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total  10641697000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.295807                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.085697                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.238071                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 324695.015246                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 255132.548309                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 317814.388962                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  57376326000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3659.929695                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 321031                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                50268                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 6.386389                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   216.037785                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1699.099812                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1744.792098                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.052744                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.414819                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.425975                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.893538                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          352                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3693                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               386175                       # Number of tag accesses
system.l2cache.tags.data_accesses              386175                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57376326000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst            10727                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data             3283                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                14010                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst           10727                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data            3283                       # number of overall hits
system.l3Dram.overall_hits::total               14010                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst          19445                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data          13170                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total              32615                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst         19445                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data         13170                       # number of overall misses
system.l3Dram.overall_misses::total             32615                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst   8616009000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data   8688737000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total  17304746000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst   8616009000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data   8688737000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total  17304746000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst        30172                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data        16453                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            46625                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst        30172                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data        16453                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           46625                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.644472                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.800462                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.699517                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.644472                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.800462                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.699517                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 443096.374389                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 659737.053910                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 530576.299249                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 443096.374389                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 659737.053910                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 530576.299249                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks            4006                       # number of writebacks
system.l3Dram.writebacks::total                  4006                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst        19445                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data        13170                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total         32615                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst        19445                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data        13170                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total        32615                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst   7624314000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data   8017067000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total  15641381000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst   7624314000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data   8017067000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total  15641381000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.644472                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.800462                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.699517                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.644472                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.800462                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.699517                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 392096.374389                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 608737.053910                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 479576.299249                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 392096.374389                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 608737.053910                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 479576.299249                       # average overall mshr miss latency
system.l3Dram.replacements                      28802                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks        11403                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total        11403                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks        11403                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total        11403                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks        15922                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total        15922                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data          127                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total              127                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_misses::.cpu.data           69                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_misses::total             69                       # number of UpgradeReq misses
system.l3Dram.UpgradeReq_accesses::.cpu.data          196                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total          196                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_miss_rate::.cpu.data     0.352041                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_miss_rate::total     0.352041                       # miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_misses::.cpu.data           69                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_misses::total           69                       # number of UpgradeReq MSHR misses
system.l3Dram.UpgradeReq_mshr_miss_latency::.cpu.data     12631000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_latency::total     12631000                       # number of UpgradeReq MSHR miss cycles
system.l3Dram.UpgradeReq_mshr_miss_rate::.cpu.data     0.352041                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_mshr_miss_rate::total     0.352041                       # mshr miss rate for UpgradeReq accesses
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::.cpu.data 183057.971014                       # average UpgradeReq mshr miss latency
system.l3Dram.UpgradeReq_avg_mshr_miss_latency::total 183057.971014                       # average UpgradeReq mshr miss latency
system.l3Dram.ReadExReq_hits::.cpu.data          1425                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total              1425                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data        11716                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total           11716                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data   8008180000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total   8008180000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data        13141                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total         13141                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.891561                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.891561                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 683525.093889                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 683525.093889                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data        11716                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total        11716                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data   7410664000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total   7410664000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.891561                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.891561                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 632525.093889                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 632525.093889                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst        10727                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data         1858                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total         12585                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst        19445                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data         1454                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total        20899                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst   8616009000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data    680557000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total   9296566000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst        30172                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data         3312                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total        33484                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.644472                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.439010                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.624149                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 443096.374389                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 468058.459422                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 444833.054213                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst        19445                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data         1454                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total        20899                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst   7624314000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data    606403000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total   8230717000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.644472                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.439010                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.624149                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 392096.374389                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 417058.459422                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 393833.054213                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  57376326000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              5367.630860                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                   73191                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                 36994                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  1.978456                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   739.858156                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst  2153.086604                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  2474.686100                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.090315                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.262828                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.302086                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.655228                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          354                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         5261                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         2557                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                126177                       # Number of tag accesses
system.l3Dram.tags.data_accesses               126177                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57376326000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          3985494                       # number of demand (read+write) hits
system.dcache.demand_hits::total              3985494                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         3987074                       # number of overall hits
system.dcache.overall_hits::total             3987074                       # number of overall hits
system.dcache.demand_misses::.cpu.data          66471                       # number of demand (read+write) misses
system.dcache.demand_misses::total              66471                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         66916                       # number of overall misses
system.dcache.overall_misses::total             66916                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data  10953407000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total  10953407000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data  10953407000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total  10953407000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      4051965                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          4051965                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      4053990                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         4053990                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.016405                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.016405                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.016506                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.016506                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 164784.748236                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 164784.748236                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 163688.908482                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 163688.908482                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           59247                       # number of writebacks
system.dcache.writebacks::total                 59247                       # number of writebacks
system.dcache.demand_mshr_hits::.cpu.data            3                       # number of demand (read+write) MSHR hits
system.dcache.demand_mshr_hits::total               3                       # number of demand (read+write) MSHR hits
system.dcache.overall_mshr_hits::.cpu.data            3                       # number of overall MSHR hits
system.dcache.overall_mshr_hits::total              3                       # number of overall MSHR hits
system.dcache.demand_mshr_misses::.cpu.data        66468                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         66468                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        66811                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        66811                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data  10820284000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total  10820284000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data  10847466000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total  10847466000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.016404                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.016404                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.016480                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.016480                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 162789.372330                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 162789.372330                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 162360.479562                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 162360.479562                       # average overall mshr miss latency
system.dcache.replacements                      65609                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         2629076                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             2629076                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         38305                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             38305                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1839007000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1839007000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      2667381                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         2667381                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014361                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014361                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 48009.580995                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 48009.580995                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        38305                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        38305                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1762397000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1762397000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014361                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014361                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 46009.580995                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 46009.580995                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data        1356418                       # number of WriteReq hits
system.dcache.WriteReq_hits::total            1356418                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data        28166                       # number of WriteReq misses
system.dcache.WriteReq_misses::total            28166                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data   9114400000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total   9114400000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data      1384584                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total        1384584                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.020343                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.020343                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 323595.824753                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 323595.824753                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_hits::total             3                       # number of WriteReq MSHR hits
system.dcache.WriteReq_mshr_misses::.cpu.data        28163                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total        28163                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data   9057887000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total   9057887000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020340                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.020340                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 321623.655150                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 321623.655150                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data          1580                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total              1580                       # number of SoftPFReq hits
system.dcache.SoftPFReq_misses::.cpu.data          445                       # number of SoftPFReq misses
system.dcache.SoftPFReq_misses::total             445                       # number of SoftPFReq misses
system.dcache.SoftPFReq_accesses::.cpu.data         2025                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total          2025                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_miss_rate::.cpu.data     0.219753                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_miss_rate::total     0.219753                       # miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_misses::.cpu.data          343                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_misses::total          343                       # number of SoftPFReq MSHR misses
system.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     27182000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_latency::total     27182000                       # number of SoftPFReq MSHR miss cycles
system.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.169383                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_mshr_miss_rate::total     0.169383                       # mshr miss rate for SoftPFReq accesses
system.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 79247.813411                       # average SoftPFReq mshr miss latency
system.dcache.SoftPFReq_avg_mshr_miss_latency::total 79247.813411                       # average SoftPFReq mshr miss latency
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57376326000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               503.104377                       # Cycle average of tags in use
system.dcache.tags.total_refs                 4053885                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 66121                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 61.310098                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   503.104377                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.982626                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.982626                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          332                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          135                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               4120111                       # Number of tag accesses
system.dcache.tags.data_accesses              4120111                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57376326000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst        10308                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data          851                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total          11159                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst        10308                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data          851                       # number of overall hits
system.DynamicCache.overall_hits::total         11159                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst         9137                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data        12319                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total        21456                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst         9137                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data        12319                       # number of overall misses
system.DynamicCache.overall_misses::total        21456                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst   5292579000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data   7234767000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total  12527346000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst   5292579000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data   7234767000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total  12527346000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst        19445                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data        13170                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total        32615                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst        19445                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data        13170                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total        32615                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.469889                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.935383                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.657857                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.469889                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.935383                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.657857                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 579246.908176                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 587285.250426                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 583862.136465                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 579246.908176                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 587285.250426                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 583862.136465                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks          401                       # number of writebacks
system.DynamicCache.writebacks::total             401                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst         9137                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data        12319                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total        21456                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst         9137                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data        12319                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total        21456                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst   4104769000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data   5633297000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total   9738066000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst   4104769000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data   5633297000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total   9738066000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.469889                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.935383                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.657857                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.469889                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.935383                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.657857                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 449246.908176                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 457285.250426                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 453862.136465                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 449246.908176                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 457285.250426                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 453862.136465                       # average overall mshr miss latency
system.DynamicCache.replacements                 9704                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks         4006                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total         4006                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks         4006                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total         4006                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks         3448                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total         3448                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.UpgradeReq_hits::.cpu.data           68                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_hits::total           68                       # number of UpgradeReq hits
system.DynamicCache.UpgradeReq_misses::.cpu.data            1                       # number of UpgradeReq misses
system.DynamicCache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.DynamicCache.UpgradeReq_accesses::.cpu.data           69                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_accesses::total           69                       # number of UpgradeReq accesses(hits+misses)
system.DynamicCache.UpgradeReq_miss_rate::.cpu.data     0.014493                       # miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_miss_rate::total     0.014493                       # miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.DynamicCache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.DynamicCache.UpgradeReq_mshr_miss_latency::.cpu.data       138000                       # number of UpgradeReq MSHR miss cycles
system.DynamicCache.UpgradeReq_mshr_miss_latency::total       138000                       # number of UpgradeReq MSHR miss cycles
system.DynamicCache.UpgradeReq_mshr_miss_rate::.cpu.data     0.014493                       # mshr miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_mshr_miss_rate::total     0.014493                       # mshr miss rate for UpgradeReq accesses
system.DynamicCache.UpgradeReq_avg_mshr_miss_latency::.cpu.data       138000                       # average UpgradeReq mshr miss latency
system.DynamicCache.UpgradeReq_avg_mshr_miss_latency::total       138000                       # average UpgradeReq mshr miss latency
system.DynamicCache.ReadExReq_hits::.cpu.data          155                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_hits::total          155                       # number of ReadExReq hits
system.DynamicCache.ReadExReq_misses::.cpu.data        11561                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total        11561                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data   6792998000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total   6792998000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data        11716                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total        11716                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data     0.986770                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total     0.986770                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 587578.756163                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 587578.756163                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data        11561                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total        11561                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data   5290068000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total   5290068000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data     0.986770                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total     0.986770                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 457578.756163                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 457578.756163                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst        10308                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data          696                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total        11004                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst         9137                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data          758                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total         9895                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst   5292579000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data    441769000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total   5734348000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst        19445                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data         1454                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total        20899                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.469889                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.521320                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.473468                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 579246.908176                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 582808.707124                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 579519.757453                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst         9137                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data          758                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total         9895                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst   4104769000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data    343229000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total   4447998000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.469889                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.521320                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.473468                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 449246.908176                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 452808.707124                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 449519.757453                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  57376326000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        8179.437737                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs             52976                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs           23836                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            2.222521                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks   362.014284                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst  4337.437701                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  3479.985752                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.044191                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.529472                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.424803                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.998467                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024        14132                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          350                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         6945                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         6836                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024     1.725098                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses           80261                       # Number of tag accesses
system.DynamicCache.tags.data_accesses          80261                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57376326000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp              140647                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         75057                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict            176717                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq               692                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp              692                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq              27473                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp             27473                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq         140647                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side       199235                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       305485                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  504720                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      8023552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      6527936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                 14551488                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                             84678                       # Total snoops (count)
system.l2bar.snoopTraffic                     1011840                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples             253490                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.129934                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.336232                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                   220553     87.01%     87.01% # Request fanout histogram
system.l2bar.snoop_fanout::1                    32937     12.99%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total               253490                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            454402000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.8                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy           305997000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.5                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           199055000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  57376326000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57376326000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57376326000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  57376326000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
