
*** Running vivado
    with args -log piano.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source piano.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source piano.tcl -notrace
Command: synth_design -top piano -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11692 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 354.105 ; gain = 83.328
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'piano' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:23]
WARNING: [Synth 8-614] signal 'GND' is read in the process but is not in the sensitivity list [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:121]
INFO: [Synth 8-3491] module 'OBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22272' bound to instance 'SPK_OBUF_INST' of component 'OBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:130]
INFO: [Synth 8-638] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22272]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUF' (1#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22272]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470' bound to instance 'pb_ibuf' of component 'IBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:135]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470]
INFO: [Synth 8-3491] module 'OBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22272' bound to instance 'dig_obuf' of component 'OBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:136]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470' bound to instance 'pb_ibuf' of component 'IBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:135]
INFO: [Synth 8-3491] module 'OBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22272' bound to instance 'dig_obuf' of component 'OBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:136]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470' bound to instance 'pb_ibuf' of component 'IBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:135]
INFO: [Synth 8-3491] module 'OBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22272' bound to instance 'dig_obuf' of component 'OBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:136]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470' bound to instance 'pb_ibuf' of component 'IBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:135]
INFO: [Synth 8-3491] module 'OBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22272' bound to instance 'dig_obuf' of component 'OBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:136]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470' bound to instance 'swt_obuf' of component 'IBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:139]
INFO: [Synth 8-3491] module 'OBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22272' bound to instance 'led_obuf' of component 'OBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:140]
INFO: [Synth 8-3491] module 'OBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22272' bound to instance 'seg_obuf' of component 'OBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:141]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470' bound to instance 'swt_obuf' of component 'IBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:139]
INFO: [Synth 8-3491] module 'OBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22272' bound to instance 'led_obuf' of component 'OBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:140]
INFO: [Synth 8-3491] module 'OBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22272' bound to instance 'seg_obuf' of component 'OBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:141]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470' bound to instance 'swt_obuf' of component 'IBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:139]
INFO: [Synth 8-3491] module 'OBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22272' bound to instance 'led_obuf' of component 'OBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:140]
INFO: [Synth 8-3491] module 'OBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22272' bound to instance 'seg_obuf' of component 'OBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:141]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470' bound to instance 'swt_obuf' of component 'IBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:139]
INFO: [Synth 8-3491] module 'OBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22272' bound to instance 'led_obuf' of component 'OBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:140]
INFO: [Synth 8-3491] module 'OBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22272' bound to instance 'seg_obuf' of component 'OBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:141]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470' bound to instance 'swt_obuf' of component 'IBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:139]
INFO: [Synth 8-3491] module 'OBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22272' bound to instance 'led_obuf' of component 'OBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:140]
INFO: [Synth 8-3491] module 'OBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22272' bound to instance 'seg_obuf' of component 'OBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:141]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470' bound to instance 'swt_obuf' of component 'IBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:139]
INFO: [Synth 8-3491] module 'OBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22272' bound to instance 'led_obuf' of component 'OBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:140]
INFO: [Synth 8-3491] module 'OBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22272' bound to instance 'seg_obuf' of component 'OBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:141]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470' bound to instance 'swt_obuf' of component 'IBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:139]
INFO: [Synth 8-3491] module 'OBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22272' bound to instance 'led_obuf' of component 'OBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:140]
INFO: [Synth 8-3491] module 'OBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22272' bound to instance 'seg_obuf' of component 'OBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:141]
INFO: [Synth 8-3491] module 'IBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14470' bound to instance 'swt_obuf' of component 'IBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:139]
INFO: [Synth 8-3491] module 'OBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22272' bound to instance 'led_obuf' of component 'OBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:140]
INFO: [Synth 8-3491] module 'OBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:22272' bound to instance 'seg_obuf' of component 'OBUF' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:141]
INFO: [Synth 8-3491] module 'IBUFG' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14894' bound to instance 'CLKIN_IBUFG_INST' of component 'IBUFG' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:147]
INFO: [Synth 8-638] synthesizing module 'IBUFG' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14894]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFG' (3#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:14894]
INFO: [Synth 8-3491] module 'BUFG' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607' bound to instance 'CLK0_BUFG_INST' of component 'BUFG' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:152]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
INFO: [Synth 8-3491] module 'MMCME2_BASE' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20879' bound to instance 'MMCM_INST' of component 'MMCME2_BASE' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:158]
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20879]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (5#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:20879]
INFO: [Synth 8-3491] module 'clk_dvd' declared at 'C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/clk_dvd.vhd:25' bound to instance 'DIV_1M' of component 'clk_dvd' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:185]
INFO: [Synth 8-638] synthesizing module 'clk_dvd' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/clk_dvd.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'clk_dvd' (6#1) [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/clk_dvd.vhd:36]
INFO: [Synth 8-3491] module 'clk_dvd' declared at 'C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/clk_dvd.vhd:25' bound to instance 'DIV_NOTE' of component 'clk_dvd' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:195]
INFO: [Synth 8-3491] module 'clk_dvd' declared at 'C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/clk_dvd.vhd:25' bound to instance 'DIV_10k' of component 'clk_dvd' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:205]
INFO: [Synth 8-3491] module 'note_gen' declared at 'C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/note_gen.vhd:11' bound to instance 'note_gen_inst' of component 'note_gen' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:215]
INFO: [Synth 8-638] synthesizing module 'note_gen' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/note_gen.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'note_gen' (7#1) [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/note_gen.vhd:20]
INFO: [Synth 8-3491] module 'seven_seg' declared at 'C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/seven_seg.vhd:8' bound to instance 'seven_seg_inst' of component 'seven_seg' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:223]
INFO: [Synth 8-638] synthesizing module 'seven_seg' [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/seven_seg.vhd:18]
INFO: [Synth 8-226] default block is never used [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/seven_seg.vhd:111]
INFO: [Synth 8-256] done synthesizing module 'seven_seg' (8#1) [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/seven_seg.vhd:18]
WARNING: [Synth 8-614] signal 'switch' is read in the process but is not in the sensitivity list [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:266]
WARNING: [Synth 8-6014] Unused sequential element note_next_reg was removed.  [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:268]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:269]
WARNING: [Synth 8-3848] Net note_in in module/entity piano does not have driver. [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'piano' (9#1) [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:23]
WARNING: [Synth 8-3917] design piano has port SPK_P driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 403.480 ; gain = 132.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin note_gen_inst:NOTE_IN[4] to constant 0 [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:215]
WARNING: [Synth 8-3295] tying undriven pin note_gen_inst:NOTE_IN[3] to constant 0 [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:215]
WARNING: [Synth 8-3295] tying undriven pin note_gen_inst:NOTE_IN[2] to constant 0 [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:215]
WARNING: [Synth 8-3295] tying undriven pin note_gen_inst:NOTE_IN[1] to constant 0 [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:215]
WARNING: [Synth 8-3295] tying undriven pin note_gen_inst:NOTE_IN[0] to constant 0 [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:215]
WARNING: [Synth 8-3295] tying undriven pin seven_seg_inst:NOTE_IN[4] to constant 0 [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:223]
WARNING: [Synth 8-3295] tying undriven pin seven_seg_inst:NOTE_IN[3] to constant 0 [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:223]
WARNING: [Synth 8-3295] tying undriven pin seven_seg_inst:NOTE_IN[2] to constant 0 [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:223]
WARNING: [Synth 8-3295] tying undriven pin seven_seg_inst:NOTE_IN[1] to constant 0 [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:223]
WARNING: [Synth 8-3295] tying undriven pin seven_seg_inst:NOTE_IN[0] to constant 0 [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/piano.vhd:223]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 403.480 ; gain = 132.703
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/piano_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/piano_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 1 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 714.023 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 714.023 ; gain = 443.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 714.023 ; gain = 443.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 714.023 ; gain = 443.246
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/clk_dvd.vhd:68]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 714.023 ; gain = 443.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_dvd 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module note_gen 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module seven_seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element DIV_1M/clk_cur_reg was removed.  [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/clk_dvd.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element DIV_NOTE/ONE_SHOT_reg was removed.  [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/clk_dvd.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element DIV_10k/clk_cur_reg was removed.  [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/clk_dvd.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element DIV_1M/count_reg was removed.  [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/clk_dvd.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element DIV_NOTE/count_reg was removed.  [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/clk_dvd.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element DIV_10k/count_reg was removed.  [C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/clk_dvd.vhd:68]
WARNING: [Synth 8-3917] design piano has port SPK_P driven by constant 0
INFO: [Synth 8-3886] merging instance 'note_gen_inst/DIV_reg[12]' (FDC) to 'note_gen_inst/DIV_reg[15]'
INFO: [Synth 8-3886] merging instance 'note_gen_inst/DIV_reg[13]' (FDC) to 'note_gen_inst/DIV_reg[15]'
INFO: [Synth 8-3886] merging instance 'note_gen_inst/DIV_reg[15]' (FDC) to 'note_gen_inst/DIV_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\note_gen_inst/DIV_reg[14] )
WARNING: [Synth 8-3332] Sequential element (loop0[1].pb_ibuf) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (loop0[2].pb_ibuf) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (loop0[3].pb_ibuf) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (loop1[0].swt_obuf) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (loop1[1].swt_obuf) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (loop1[2].swt_obuf) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (loop1[3].swt_obuf) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (loop1[4].swt_obuf) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (loop1[5].swt_obuf) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (loop1[6].swt_obuf) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (loop1[7].swt_obuf) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (note_gen_inst/DIV_reg[14]) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (DIV_NOTE/toggle_reg) is unused and will be removed from module piano.
INFO: [Synth 8-3886] merging instance 'seven_seg_inst/seg_buf_reg[0]' (FDC) to 'seven_seg_inst/seg_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'seven_seg_inst/seg_buf_reg[6]' (FDP) to 'seven_seg_inst/seg_buf_reg[8]'
INFO: [Synth 8-3886] merging instance 'seven_seg_inst/seg_buf_reg[2]' (FDP) to 'seven_seg_inst/seg_buf_reg[8]'
INFO: [Synth 8-3886] merging instance 'seven_seg_inst/seg_buf_reg[5]' (FDC) to 'seven_seg_inst/seg_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'seven_seg_inst/seg_buf_reg[1]' (FDC) to 'seven_seg_inst/seg_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'seven_seg_inst/seg_buf_reg[7]' (FDC) to 'seven_seg_inst/seg_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'seven_seg_inst/seg_buf_reg[3]' (FDC) to 'note_gen_inst/DIV_reg[11]'
INFO: [Synth 8-3886] merging instance 'seven_seg_inst/seg_buf_reg[8]' (FDP) to 'seven_seg_inst/seg_buf_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\seven_seg_inst/seg_buf_reg[4] )
INFO: [Synth 8-3886] merging instance 'note_gen_inst/DIV_reg[0]' (FDC) to 'note_gen_inst/DIV_reg[11]'
INFO: [Synth 8-3886] merging instance 'note_gen_inst/DIV_reg[1]' (FDC) to 'note_gen_inst/DIV_reg[11]'
INFO: [Synth 8-3886] merging instance 'note_gen_inst/DIV_reg[2]' (FDC) to 'note_gen_inst/DIV_reg[11]'
INFO: [Synth 8-3886] merging instance 'note_gen_inst/DIV_reg[3]' (FDC) to 'note_gen_inst/DIV_reg[11]'
INFO: [Synth 8-3886] merging instance 'note_gen_inst/DIV_reg[4]' (FDC) to 'note_gen_inst/DIV_reg[11]'
INFO: [Synth 8-3886] merging instance 'note_gen_inst/DIV_reg[5]' (FDC) to 'note_gen_inst/DIV_reg[11]'
INFO: [Synth 8-3886] merging instance 'note_gen_inst/DIV_reg[6]' (FDC) to 'note_gen_inst/DIV_reg[11]'
INFO: [Synth 8-3886] merging instance 'note_gen_inst/DIV_reg[7]' (FDC) to 'note_gen_inst/DIV_reg[11]'
INFO: [Synth 8-3886] merging instance 'note_gen_inst/DIV_reg[8]' (FDC) to 'note_gen_inst/DIV_reg[11]'
INFO: [Synth 8-3886] merging instance 'note_gen_inst/DIV_reg[9]' (FDC) to 'note_gen_inst/DIV_reg[11]'
INFO: [Synth 8-3886] merging instance 'note_gen_inst/DIV_reg[10]' (FDC) to 'note_gen_inst/DIV_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\note_gen_inst/DIV_reg[11] )
INFO: [Synth 8-3886] merging instance 'seven_seg_inst/point_now_reg' (FDP) to 'seven_seg_inst/digit_now_reg[3]'
INFO: [Synth 8-3886] merging instance 'seven_seg_inst/seg_buf_reg[4]' (FDP) to 'seven_seg_inst/digit_now_reg[3]'
INFO: [Synth 8-3886] merging instance 'seven_seg_inst/digit_now_reg[1]' (FDP) to 'seven_seg_inst/digit_now_reg[3]'
INFO: [Synth 8-3886] merging instance 'seven_seg_inst/digit_now_reg[0]' (FDP) to 'seven_seg_inst/digit_now_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\seven_seg_inst/digit_now_reg[3] )
WARNING: [Synth 8-3332] Sequential element (DIV_NOTE/count_reg[0]) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (DIV_NOTE/count_reg[1]) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (DIV_NOTE/count_reg[2]) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (DIV_NOTE/count_reg[3]) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (DIV_NOTE/count_reg[4]) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (DIV_NOTE/count_reg[5]) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (DIV_NOTE/count_reg[6]) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (DIV_NOTE/count_reg[7]) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (DIV_NOTE/count_reg[8]) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (DIV_NOTE/count_reg[9]) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (DIV_NOTE/count_reg[10]) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (DIV_NOTE/count_reg[11]) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (DIV_NOTE/count_reg[12]) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (DIV_NOTE/count_reg[13]) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (DIV_NOTE/count_reg[14]) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (DIV_NOTE/count_reg[15]) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (DIV_NOTE/trigger_reg) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (DIV_NOTE/clk_cur_reg) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (note_gen_inst/DIV_reg[11]) is unused and will be removed from module piano.
WARNING: [Synth 8-3332] Sequential element (seven_seg_inst/digit_now_reg[3]) is unused and will be removed from module piano.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 714.023 ; gain = 443.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------------------+---------------+----------------+
|Module Name | RTL Object             | Depth x Width | Implemented As | 
+------------+------------------------+---------------+----------------+
|note_gen    | next_div               | 32x12         | LUT            | 
|seven_seg   | seg_buf                | 32x9          | LUT            | 
|piano       | note_gen_inst/next_div | 32x12         | LUT            | 
|piano       | seven_seg_inst/seg_buf | 32x9          | LUT            | 
+------------+------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 714.035 ; gain = 443.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 724.371 ; gain = 453.594
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 734.418 ; gain = 463.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 734.418 ; gain = 463.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 734.418 ; gain = 463.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 734.418 ; gain = 463.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 734.418 ; gain = 463.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 734.418 ; gain = 463.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 734.418 ; gain = 463.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |     8|
|3     |LUT1        |     2|
|4     |LUT2        |     8|
|5     |LUT3        |     3|
|6     |LUT4        |    10|
|7     |LUT5        |    35|
|8     |MMCME2_BASE |     1|
|9     |FDCE        |    37|
|10    |FDPE        |     7|
|11    |FDRE        |     2|
|12    |IBUF        |     1|
|13    |IBUFG       |     1|
|14    |OBUF        |    22|
+------+------------+------+

Report Instance Areas: 
+------+-----------------+----------+------+
|      |Instance         |Module    |Cells |
+------+-----------------+----------+------+
|1     |top              |          |   138|
|2     |  DIV_10k        |clk_dvd   |    48|
|3     |  DIV_1M         |clk_dvd_0 |    47|
|4     |  seven_seg_inst |seven_seg |    17|
+------+-----------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 734.418 ; gain = 463.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 41 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 734.418 ; gain = 153.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 734.418 ; gain = 463.641
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 1 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances

104 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 734.418 ; gain = 471.742
INFO: [Common 17-1381] The checkpoint 'C:/Users/mb5018/Desktop/fpga-piano-master/piano_lab/src/synth_1/piano.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 734.418 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr 12 16:12:35 2024...
