-- generated by newgenasym Wed Jul 25 08:32:19 2007

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity bnc_conn is
    port (    
	AGND1:     INOUT  STD_LOGIC;    
	AGND2:     INOUT  STD_LOGIC;    
	AGND3:     INOUT  STD_LOGIC;    
	AGND4:     INOUT  STD_LOGIC;    
	CENTER:    INOUT  STD_LOGIC);
end bnc_conn;
