                                                                                              Isolated Half-Bridge Gate Driver with
                                                                                              Integrated Isolated High-Side Supply
Data Sheet                                                                                                              ADuM6132
FEATURES                                                                                                                 GENERAL DESCRIPTION
isoPower integrated isolated high-side supply                                                                            The ADuM61321 is an isolated half-bridge gate driver that
275 mW isolated dc-to-dc converter                                                                                       employs the Analog Devices, Inc., iCoupler® technology to
200 mA output sink current, 200 mA output source current                                                                 provide an isolated high-side driver with an integrated 275 mW
High common-mode transient immunity: >50 kV/µs                                                                           high-side supply. This supply, provided by an internal isolated
Wide-body 16-lead SOIC package                                                                                           dc-to-dc converter, powers not only the ADuM6132 high-side
Safety and regulatory approvals                                                                                          output but also any external buffer circuitry that is commonly
   UL recognition                                                                                                        used with the ADuM6132. This functionality eliminates the
     3750 V rms for 1 minute per UL 1577                                                                                 cost, space, and performance issues associated with external
   CSA Component Acceptance Notice #5A                                                                                   supply configurations such as a bootstrap circuit.
     CSA/IEC 60950-1, 400 V rms
                                                                                                                         The architecture of the ADuM6132 isolates the high-side
   VDE certificate of conformity (pending)
                                                                                                                         channel and the high-side power from the control and low-
     DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
                                                                                                                         side interface circuitry. Care has been taken to ensure close
     VIORM = 560 V peak
                                                                                                                         matching between the high-side and low-side driver timing
                                                                                                                         characteristics to reduce the need for a dead time margin.
APPLICATIONS                                                                                                             In comparison to gate drivers that employ high voltage level
MOSFET/IGBT gate drivers                                                                                                 translation methodologies, the ADuM6132 offers the benefit
Motor drives                                                                                                             of true, galvanic isolation. The differential voltage between
Solar panel inverters                                                                                                    high-side and low-side channels can be as high as 800 V with
Power supplies                                                                                                           good insulation lifetime (see Table 12).
                                                                                                                         isoPower® uses high frequency switching elements to transfer
                                                                                                                         power through its transformer. Special care must be taken during
                                                                                                                         printed circuit board (PCB) layout to meet emissions standards.
                                                                                                                         Refer to the AN-0971 Application Note for information about
                                                                                                                         board layout considerations.
                                                                               FUNCTIONAL BLOCK DIAGRAM
                                                                        VDD 1                       ISOLATED                          16   VISO
                                                                                                    DC-TO-DC
                                                                       GND 2                       CONVERTER                          15   GNDISO
                                                                       VDDL 3                                                         14   GNDA
                                                                                                                        DECODE AND
                                                                         VIA 4            ENCODE                                      13   VDDA
                                                                         VIB 5            LEVEL-                                      12   VOA
                                                                        VOB 6              SHIFT                        LEVEL-SHIFT   11   NC
                                                                       VDDB 7                                                         10   NC
                                                                                                                                                    07393-001
                                                                       GND 8                                                          9    GNDISO
                                                                                                                 ADuM6132
                                                                                                            Figure 1.
1
    Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; 7,075,329; and other pending patents.
Rev. B                                                                     Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No               One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.                     Tel: 781.329.4700 ©2008–2014 Analog Devices, Inc. All rights reserved.
Trademarks and registered trademarks are the property of their respective owners.                                       Technical Support                                  www.analog.com


ADuM6132                                                                                                                                                                                   Data Sheet
TABLE OF CONTENTS
Features .............................................................................................. 1               ESD Caution...................................................................................6
Applications ....................................................................................... 1               Pin Configuration and Function Descriptions..............................7
General Description ......................................................................... 1                      Typical Performance Characteristics ..............................................8
Functional Block Diagram .............................................................. 1                            Terminology .................................................................................... 10
Revision History ............................................................................... 2                   Applications Information .............................................................. 11
Specifications..................................................................................... 3                   Typical Application Usage ......................................................... 11
  Electrical Characteristics ............................................................. 3                            PCB Layout ................................................................................. 11
  Package Characteristics ............................................................... 4                             Thermal Analysis ....................................................................... 12
  Regulatory Information ............................................................... 4                              Undervoltage Lockout ............................................................... 12
  Insulation and Safety-Related Specifications ............................ 4                                           Propagation Delay-Related Parameters ................................... 13
  DIN V VDE V 0884-10 (VDE V 0884-10) Insulation                                                                        Magnetic Field Immunity.......................................................... 13
  Characteristics .............................................................................. 5                      Insulation Lifetime ..................................................................... 14
  Recommended Operating Conditions ...................................... 5                                          Outline Dimensions ....................................................................... 15
Absolute Maximum Ratings............................................................ 6                                  Ordering Guide .......................................................................... 15
REVISION HISTORY
4/14—Rev. A to Rev. B
Change to Table 3 ............................................................................. 4
6/12—Rev. 0 to Rev. A
Created Hyperlink for Safety and Regulatory Approvals
Entry in Features Section................................................................. 1
Changes to Regulatory Information Section and Table 3 ........... 4
Change to PCB Layout Section ..................................................... 12
Updated Outline Dimensions ....................................................... 15
7/08—Revision 0: Initial Version
                                                                                                    Rev. B | Page 2 of 16


Data Sheet                                                                                                                         ADuM6132
SPECIFICATIONS
ELECTRICAL CHARACTERISTICS
All voltages are relative to their respective ground; 4.5 V ≤ VDD = VDDL ≤ 5.5 V; 12.5 V ≤ VDDB ≤ 17.0 V; VDDA = VISO. All minimum/maximum
specifications apply over the entire recommended operating range, unless otherwise noted. All typical specifications are at TA = 25°C,
VDD = VDDL = 5.0 V, VDDB = 15 V, VDDA = VISO.
Table 1.
Parameter                                          Symbol                   Min             Typ   Max        Unit   Test Conditions/Comments
DC SPECIFICATIONS
  Isolated Power Supply
     Input Current, Quiescent                      IDD(Q)                                         280        mA     IISO = 0 mA, dc signal inputs
     Input Current, Loaded                         IDD                                            350        mA     IISO = IISO(MAX)
     Maximum Output Current 1                      IISO(MAX)                22                               mA     12.5 V ≤ VISO ≤ 17.0 V
     Output Voltage                                VISO                     12.5            15    17         V      0 mA ≤ IISO ≤ 22 mA
  Logic Supply
     Input Current                                 IDDL                                     1.8   3.0        mA
  Output Supplies, Channel A or Channel B 2
     Supply Current, Quiescent                     IDDA(Q), IDDB(Q)                         1.0   2.0        mA
     Supply Current, fIN = 20 kHz                  IDDA(20), IDDB(20)                       1.1   2.1        mA     CL = 200 pF
     Supply Current, fIN = 100 kHz                 IDDA(100), IDDB(100)                     1.3   2.3        mA     CL = 200 pF
     Supply Current, fIN = 1000 kHz                IDDA(1000), IDDB(1000)                   4.5   5.5        mA     CL = 200 pF
  Logic Inputs, Channel A or Channel B
     Input Current                                 IIA, IIB                 −10             +0.01 +10        µA     0 V ≤ VIA, VIB ≤ 5.5 V
     Logic High Input Voltage                      VIAH, VIBH               0.7 × VDDL                       V
     Logic Low Input Voltage                       VIAL, VIBL                                     0.3 × VDDL V
  Outputs, Channel A or Channel B
     Channel A High Level Output Voltage           VOAH                     VDDA − 0.1                       V      IOAH = −1 mA
     Channel B High Level Output Voltage           VOBH                     VDDB − 0.1                       V      IOBH = −1 mA
     Low Level Output Voltages                     VOAL,VOBL                                      0.1        V      IOAL, IOBL = 1 mA
     High Level Output Current, Peak 3             IOAH, IOBH               200                              mA
     Low Level Output Current, Peak3               IOAL, IOBL               200                              mA
  Undervoltage Lockout, VDDA or VDDB Supply 4
     Positive Going Threshold                      VDDAUV+, VDDBUV+         11.0            11.7  12.3       V
     Negative Going Threshold                      VDDAUV−, VDDBUV−         10.0            10.7  11.2       V
     Hysteresis                                    VDDAUVH, VDDBUVH                         1.0              V
  Undervoltage Lockout, VDDL Supply4
     Positive Going Threshold                      VDDLUV+                  3.5                   4.2        V
     Negative Going Threshold                      VDDLUV−                  3.1                   3.8        V
     Hysteresis                                    VDDLUVH                                  0.5              V
SWITCHING SPECIFICATIONS
  Minimum Pulse Width1                             PW                                             50         ns     CL = 200 pF
  Maximum Switching Frequency1                     fIN                      1000                             kHz    CL = 200 pF
  Propagation Delay1                               tPHL, tPLH               40              60    100        ns     CL = 200 pF
     Change vs. Temperature                                                                 100              ps/°C
  Pulse Width Distortion, |tPLH − tPHL|            PWD                                            10         ns     CL = 200 pF
  Channel-to-Channel Matching, Rising or           tM2                                            20         ns     CL = 200 pF
     Falling Matching Edge Polarity1
  Channel-to-Channel Matching, Rising vs.          tM1                                            20         ns     CL = 200 pF
     Falling Opposite Edge Polarity1
                                                                      Rev. B | Page 3 of 16


ADuM6132                                                                                                                                               Data Sheet
Parameter                                                    Symbol                 Min              Typ        Max           Unit       Test Conditions/Comments
    Part-to-Part Matching1                                                                                      60            ns         CL = 200 pF
    Output Rise Time (10% to 90%)                            tR                                                 15            ns         CL = 200 pF
    Output Fall Time (10% to 90%)                            tF                                                 15            ns         CL = 200 pF
1
  See the Terminology section.
2
  IDDA is supplied by the output of the integrated isolated dc-to-dc power supply. IDDB is supplied by an external power connection to the VDDB pin. See Figure 16.
3
  Duration less than 1 second. Average output current must conform to the limit shown in the Absolute Maximum Ratings section.
4
  Undervoltage lockout (UVLO) holds the outputs in a low state if the corresponding input or output power supply is below the referenced threshold. Hysteresis is built
  into the detection threshold to prevent oscillations and noise sensitivity.
PACKAGE CHARACTERISTICS
Table 2.
Parameter                                                         Symbol            Min             Typ          Max          Unit       Test Conditions/Comments
Resistance (Input Side to High-Side Output) 1                     RI-O                              1012                      Ω
Capacitance (Input Side to High-Side Output)1                     CI-O                              2.0                       pF
Input Capacitance                                                 CI                                4.0                       pF
Junction-to-Ambient Thermal Resistance                            θJA                               45                        °C/W       4-layer PCB
1
  The device is considered a two-terminal device: Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together.
REGULATORY INFORMATION
Table 3.
UL                                               CSA                                                                 VDE (Pending)
Recognized under UL 1577                         Approved under CSA Component Acceptance                             Certified according to DIN V VDE V 0884-10
component recognition program 1                  Notice #5A                                                          (VDE V 0884-10):2006-12 2
Single protection,                               Basic insulation per CSA 60950-1-03 and IEC 60950-1,                Reinforced insulation, 560 V peak
3750 V rms isolation voltage                     400 V rms (566 V peak) maximum working voltage
                                                 Reinforced insulation per CSA 60950-1-03 and
                                                 IEC 60950-1, 250 V rms (354 V peak) maximum
                                                 working voltage
File E214100                                     File 205078                                                         File 2471900-4880-0001
1
  In accordance with UL 1577, each ADuM6132 is proof-tested by applying an insulation test voltage ≥ 4500 V rms for 1 second (current leakage detection limit = 10 µA).
2
  In accordance with DIN V VDE V 0884-10, each ADuM6132 is proof-tested by applying an insulation test voltage ≥ 1050 V peak for 1 second (partial discharge detection
  limit = 5 pC). The asterisk (*) marking branded on the component designates DIN V VDE V 0884-10 approval.
INSULATION AND SAFETY-RELATED SPECIFICATIONS
Table 4.
Parameter                                                         Symbol            Value             Unit           Test Conditions/Comments
Rated Dielectric Insulation Voltage                                                 3750              V rms          1 minute duration
Minimum External Air Gap (Clearance)                              L(I01)            >8.0              mm             Measured from input terminals to output
                                                                                                                     terminals, shortest distance through air
Minimum External Tracking (Creepage)                              L(I02)            >8.0              mm             Measured from input terminals to output
                                                                                                                     terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)                                           0.017 min         mm             Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)                  CTI               >175              V              DIN IEC 112/VDE 0303 Part 1
Isolation Group                                                                     IIIa                             Material Group (DIN VDE 0110, 1/89, Table 1)
                                                                              Rev. B | Page 4 of 16


Data Sheet                                                                                                                                                                      ADuM6132
DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS
The ADuM6132 is suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by
protective circuits. The asterisk (*) marking on the package denotes DIN V VDE V 0884-10 approval.
Table 5.
Parameter                                                                    Test Conditions/Comments                                                    Symbol         Value             Unit
Installation Classification per DIN VDE 0110
   For Rated Mains Voltage ≤ 150 V rms                                                                                                                                  I to IV
   For Rated Mains Voltage ≤ 300 V rms                                                                                                                                  I to III
   For Rated Mains Voltage ≤ 400 V rms                                                                                                                                  I to II
Climatic Classification                                                                                                                                                 40/105/21
Pollution Degree (DIN VDE 0110, Table 1)                                                                                                                                2
Maximum Working Insulation Voltage                                                                                                                       VIORM          560               V peak
Input-to-Output Test Voltage, Method B1                                      VIORM × 1.875 = VPR, 100% production test, tm = 1 sec,                      VPR            1050              V peak
                                                                             partial discharge <5 pC
Input-to-Output Test Voltage, Method A                                                                                                                   VPR
  After Environmental Tests Subgroup 1                                       VIORM × 1.6 = VPR, tm = 60 sec, partial discharge <5 pC                                    896               V peak
  After Input and/or Safety Test Subgroup 2                                  VIORM × 1.2 = VPR, tm = 60 sec, partial discharge <5 pC                                    672               V peak
     and Subgroup 3
Highest Allowable Overvoltage                                                Transient overvoltage, tTR = 10 sec                                         VTR            6000              V peak
Safety-Limiting Values                                                       Maximum value allowed in the event of a failure
                                                                             (see Figure 2)
  Case Temperature                                                                                                                                       TS             150               °C
  Side 1 Current                                                                                                                                         IS1            555               mA
Insulation Resistance at TS                                                  VIO = 500 V                                                                 RS             >109              Ω
                                     600
                                                                                                                    RECOMMENDED OPERATING CONDITIONS
   SAFE OPERATING VDD CURRENT (mA)
                                     500                                                                            Table 6.
                                                                                                                    Parameter                                           Rating
                                     400                                                                            Operating Temperature Range, TA                     −40°C to +85°C
                                                                                                                    Input Supply Voltage, VDD and VDDL1                 4.5 V to 5.5 V
                                     300
                                                                                                                    Channel A, Channel B Supply Voltage,                12.5 V to 17 V
                                                                                                                      VDDA and VDDB1
                                     200                                                                            Input Signal Rise and Fall Times                    1 ms
                                                                                                                    Common-Mode Transient Immunity,                     −50 kV/µs to +50 kV/µs
                                     100                                                                              Input to Output
                                                                                                                    Minimum Power-On Slew Rate (PSLEW),                 1 V/ms
                                       0                                                                              VDD and VDDL2
                                                                                            07393-002
                                           0   50         100          150            200
                                                AMBIENT TEMPERATURE (°C)                                            1
                                                                                                                        All voltages are relative to their respective ground.
                                                                                                                    2
                                                                                                                        The ADuM6132 power supply may fail to properly initialize if VDD and VDDL are
 Figure 2. Thermal Derating Curve, Dependence of Safety-Limiting Values
                                                                                                                        applied too slowly. The power supply slew rate must be faster than specified
            with Ambient Temperature per DIN V VDE V 0884-10                                                            over the entire turn-on ramp. Power-on should start from a completely
                                                                                                                        discharged state.
                                                                                                    Rev. B | Page 5 of 16


ADuM6132                                                                                                                                   Data Sheet
ABSOLUTE MAXIMUM RATINGS
TA = 25°C, unless otherwise noted.                                                        Stresses above those listed under Absolute Maximum Ratings
                                                                                          may cause permanent damage to the device. This is a stress
Table 7.                                                                                  rating only; functional operation of the device at these or any
Parameter                                        Rating                                   other conditions above those indicated in the operational
Storage Temperature Range, TST                   −55°C to +150°C                          section of this specification is not implied. Exposure to absolute
Ambient Operating Temperature                    −40°C to +85°C                           maximum rating conditions for extended periods may affect
    Range, TA
                                                                                          device reliability.
Input Supply Voltage, VDDL, VDD1                 −0.5 V to +7.0 V
Channel A, Channel B Supply                      −0.5 V to +27 V
    Voltage, VDDA, VDDB1                                                                  ESD CAUTION
Input Voltage, VIA, VIB1                         −0.5 V to VDDL + 0.5 V
Output Voltage, VOA1                             −0.5 V to VISO + 0.5 V
Output Voltage, VOB1                             −0.5 V to VDDB + 0.5 V
Average DC Output Current,                       −10 mA to +10 mA
    IOA, IOB
Peak Output Current, IOA, IOB                    −200 mA to +200 mA
Common-Mode Transients2                          −100 kV/µs to +100 kV/µs
1
  All voltages are relative to their respective ground.
2
  Refers to common-mode transients across any insulation barrier. Common-
  mode transients exceeding the absolute maximum ratings can cause latch-up
  or permanent damage.
                                                                         Rev. B | Page 6 of 16


Data Sheet                                                                                                                                             ADuM6132
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
                                                                 VDD 1                      16 VISO
                                                              GND 2                         15 GNDISO
                                                              VDDL 3                        14 GNDA
                                                                          ADuM6132
                                                                 VIA 4       TOP VIEW       13 VDDA
                                                                 VIB 5     (Not to Scale)   12 VOA
                                                                 VOB 6                      11 NC
                                                              VDDB 7                        10 NC
                                                              GND 8                         9   GNDISO
                                                                                                         07393-003
                                                                         NC = NO CONNECT
                                                                    Figure 3. Pin Configuration
Table 8. Pin Function Descriptions
Pin No.             Mnemonic              Description
1                   VDD                   Input Supply Voltage for Isolated Power Supply, 4.5 V to 5.5 V.
2, 8                GND                   Ground Reference for Isolated Power Supply Input and Logic Inputs.
3                   VDDL                  Input Supply Voltage for Logic, 4.5 V to 5.5 V.
4                   VIA                   Logic Input A.
5                   VIB                   Logic Input B.
6                   VOB                   Output B (Nonisolated).
7                   VDDB                  Output B Supply Voltage Input (Nonisolated), 12.5 V to 17 V.
9, 15               GNDISO                Ground Reference for Isolated Power Supply Output.
10, 11              NC                    No Connect.
12                  VOA                   Output A (Isolated).
13                  VDDA                  Output A Supply Voltage Input. Must be connected externally to VISO (Pin 16).
14                  GNDA                  Output A Ground Reference. Must be connected externally to GNDISO (Pin 15).
16                  VISO                  Isolated Power Supply Voltage Output.
Table 9. Truth Table (Positive Logic)1
VIA Input           VIB Input         VDDL State    VDDB State      VOA Output              VOB Output               Notes
L                   L                 Powered       Powered         L                       L
L                   H                 Powered       Powered         L                       H
H                   L                 Powered       Powered         H                       L
H                   H                 Powered       Powered         H                       H
X                   X                 Unpowered     Powered         L                       L                        VOA returns to input state within 1 μs of VDDL
                                                                                                                     power restoration
X                   X                 Powered       Unpowered       L                       L
1
    L = low; H = high; X = high or low.
                                                                          Rev. B | Page 7 of 16


ADuM6132                                                                                                                                                                                                                           Data Sheet
TYPICAL PERFORMANCE CHARACTERISTICS
All typical performance curves are based on operation at TA = 25°C, unless otherwise noted.
                            16.0                                                                                                                                       1.2
                                                                                                                                                                                                                            VDD = 5.0V
                            15.5                                                                                                                                       1.0
                                                                                                                                           POWER DISSIPATION (W)
                            15.0                                                                                                                                       0.8       VDD = 4.5V
                                                                                                                                                                                                 VDD = 5.5V
   VISO (V)
                                                                              VDD = 5.5V
                            14.5                                                                                                                                       0.6
                                                        VDD = 4.5V
                            14.0                                                                                                                                       0.4
                                                                     VDD = 5.0V
                            13.5                                                                                                                                       0.2
                            13.0                                                                                                                                        0
                                                                                                       07393-024                                                                                                                                      07393-027
                                   0            5          10          15            20           25                                                                         0            5             10            15           20          25
                                                     IISO LOAD CURRENT (mA)                                                                                                                       IISO LOAD CURRENT (mA)
                               Figure 4. Typical VISO Supply Voltage vs. IISO External Load                                                                            Figure 7. Typical Total Power Dissipation vs. IISO External Load
                            300                                                                                                                                        14.8
                                                                                     VDD = 4.5V                                                                        14.6
                                                                                                                                                                                          VDD = 5.5V
                            250        VDD = 5.0V                                                                                                                      14.4
   IDD INPUT CURRENT (mA)
                                                                                                                                                                       14.2
                                                                                                                                       VISO AT 22mA LOAD (V)
                                                                                                                                                                                                         VDD = 5.0V
                            200
                                                                                                                                                                       14.0
                                                                     VDD = 5.5V                                                                                        13.8
                            150
                                                                                                                                                                       13.6
                                                                                                                                                                       13.4
                            100                                                                                                                                                     VDD = 4.5V
                                                                                                                                                                       13.2
                             50                                                                                                                                        13.0
                                                                                                                                                                       12.8
                              0                                                                                                                                        12.6
                                                                                                       07393-025                                                                                                                                            07393-028
                                   0            5         10           15            20           25                                                                       –40      –20       0         20     40          60     80     100    120
                                                     IISO LOAD CURRENT (mA)                                                                                                                      AMBIENT TEMPERATURE (°C)
                                   Figure 5. Typical IDD Supply Current vs. IISO External Load                                                         Figure 8. Typical VISO Output Voltage at Maximum Combined Load
                                                                                                                                                                                 over Temperature
                             30                                                                                                                                       2500
                                                                       VDD = 5.5V
                             25
                                                                                                                                                                      2000                                    VDD = 4.5V
                                                                                                                                             POWER DISSIPATION (mW)
                                                                                  VDD = 4.5V
                             20
   EFFICIENCY (%)
                                                                                                                                                                      1500          VDD = 5.0V
                                                                        VDD = 5.0V
                             15
                                                                                                                                                                      1000
                             10                                                                                                                                                    VDD = 5.5V
                                                                                                                                                                       500
                              5
                              0                                                                                                                                          0
                                                                                                       07393-026                                                                                                                                        07393-029
                                   0            5         10           15            20           25                                                                         1                     10                       100                1000
                                                     IISO LOAD CURRENT (mA)                                                                                                                       VISO LOAD IMPEDANCE (Ω)
                              Figure 6. Typical VISO Supply Efficiency vs. IISO External Load                                               Figure 9. Power Dissipation vs. Load Impedance for Fault Conditions
                                                                                                                   Rev. B | Page 8 of 16


Data Sheet                                                                                                                                                                                                                                ADuM6132
                                        6                                                                                                                                               4
                                        5                                                      VDDA = 17V
                                                                                                                                                          VOL OUTPUT VOLTAGE (V)
                                                                                                                                                                                        3
  IDDA CURRENT (mA)
                                        4
                                        3                                                                                                                                               2
                                                                                                VDDA = 12.5V
                                        2                                     VDDA = 15V
                                                                                                                                                                                        1
                                        1
                                        0                                                                                                                                               0
                                                                                                                      07393-030                                                                                                                            07393-033
                                             0           200        400              600         800           1000                                                                         0     50        100              150         200         250
                                                               VOA DATA FREQUENCY (kHz)                                                                                                                           IOL (mA)
                                                 Figure 10. Typical IDDA Supply Current, CL = 200 pF                                                  Figure 13. Typical VOL vs. IOL (VDD = VDDL = 5 V, VDDA = VDDB = 12 V to 17 V)
                                        6                                                                                                                                              70
                                        5
                                                                                                                                                          VOA PROPAGATION DELAY (ns)
                                                                                                                                                                                       65
                                                                                           VDDB = 17V
  IDDB CURRENT (mA)
                                        4
                                                                                                                                                                                                              tPLH CHA
                                        3                                                                                                                                              60
                                                                                             VDDB = 12.5V                                                                                                               tPHL CHA
                                        2
                                                                           VDDB = 15V                                                                                                  55
                                        1
                                        0                                                                                                                                              50
                                                                                                                      07393-031                                                                                                                            07393-034
                                             0           200        400              600         800           1000                                                                     –50     –25    0           25         50         75    100
                                                               VOB DATA FREQUENCY (kHz)                                                                                                                    TEMPERATURE (°C)
                                                 Figure 11. Typical IDDB Supply Current, CL = 200 pF                                                                         Figure 14. Typical Channel A Propagation Delay vs. Temperature
                                         0                                                                                                                                             70
  (VOH – VDD) OUTPUT VOLTAGE DROP (V)
                                                                                                                                                          VOB PROPAGATION DELAY (ns)
                                        –1
                                                                                                                                                                                       65                                     tPLH CHB
                                        –2
                                                                                                                                                                                       60                                           tPHL CHB
                                        –3
                                                                                                                                                                                       55
                                        –4
                                        –5                                                                                                                                             50
                                                                                                                      07393-032                                                                                                                            07393-035
                                             0           50         100              150         200           250                                                                      –50     –25    0           25         50         75    100
                                                                          IOH (mA)                                                                                                                         TEMPERATURE (°C)
                                        Figure 12. Typical VOH Voltage Drop vs. IOH (VDD = VDDL = 5 V,                                                                        Figure 15. Typical Channel B Propagation Delay vs. Temperature
                                                         VDDA = VDDB = 12 V to 17 V)
                                                                                                                                  Rev. B | Page 9 of 16


ADuM6132                                                                                                                           Data Sheet
TERMINOLOGY
Channel-to-Channel Matching                                                     Minimum Pulse Width
Channel-to-channel matching with rising or falling matching                     The minimum pulse width is the shortest pulse width at which
edge polarity is the magnitude of the propagation delay differ-                 the specified pulse width distortion is guaranteed. Operation
ence between two channels of the same part when the inputs                      below the minimum pulse width is not recommended.
are both rising edges or both falling edges. The loads on each                  Part-to-Part Matching
channel are equal.                                                              Part-to-part matching is the magnitude of the propagation
Channel-to-channel matching with rising vs. falling opposite                    delay difference between the same channels of two different
edge polarity is the magnitude of the propagation delay differ-                 parts. This includes rising vs. rising edges, falling vs. falling
ence between two channels of the same part when one input is                    edges, or rising vs. falling edges. The supply voltages, temp-
a rising edge and one input is a falling edge. The loads on each                eratures, and loads of each part are equal.
channel are equal.                                                              Propagation Delay
Maximum Output Current                                                          The propagation delay is the time that it takes a logic signal to
The maximum output current is the maximum isolated supply                       propagate through a component. The propagation delay to a
current that the ADuM6132 can provide. This current supports                    logic low output may differ from the propagation delay to a
external loads as well as the needs of the ADuM6132 Channel A                   logic high output.
output circuitry. This is achieved via external connection of the               The tPHL propagation delay is measured from the 50% level
VISO pin to the VDDA pin and of the GNDISO pin to the GNDA pin                  of the falling edge of the VIA or VIB signal to the 50% level of
(see Figure 16). The net current available to power external loads              the falling edge of the VOA or VOB signal. The tPLH propagation
is the ADuM6132 output current, IISO, minus the Channel A                       delay is measured from the 50% level of the rising edge of the
supply current, IDDA.                                                           VIA or VIB signal to the 50% level of the rising edge of the VOA
Maximum Switching Frequency                                                     or VOB signal.
The maximum switching frequency is the maximum signal                           Capacitive Load (CL)
frequency at which the specified timing parameters are guar-                    The output capacitive load simulates a typical FET, IGBT, or
anteed. Operation beyond the maximum switching frequency                        buffer for timing or current measurements. This load includes
is not recommended, because high switching rates can cause                      all discrete and parasitic capacitive loads on the output.
droop in the output supply voltage.
                                                               Rev. B | Page 10 of 16


Data Sheet                                                                                                                                     ADuM6132
APPLICATIONS INFORMATION
TYPICAL APPLICATION USAGE                                                             greatest amount of design flexibility. The precise buffer/high
The architecture of the ADuM6132 is ideal for motor drive and                         voltage transistor combination can be selected to suit the
inverter applications where the low-side channels are common                          requirements of the application.
to the controller. This arrangement requires only two isolation                       PCB LAYOUT
regions in a package. All the isolated signals and the isolated                       The ADuM6132 digital isolator with integrated 275 mW
power are grouped on one side of the package to maintain full                         isoPower dc-to-dc converter requires no external interface
package creepage and clearance. The low-side driver, as well as the                   circuitry for the logic interfaces. Power supply bypassing is
control signals, share a common reference and are also grouped.                       required at the input and output supply pins (see Figure 17).
To maximize the effectiveness of external bypass capacitors, the                      The power supply section of the ADuM6132 uses a very high
isoPower dc-to-dc converter is not internally tied to the data                        oscillator frequency to efficiently pass power through its chip
channels, and should be treated as a completely independent                           scale transformers. In addition, the normal operation of the
subsystem, except for a UVLO function (see the Undervoltage                           data section of the iCoupler introduces switching transients
Lockout section). This means that power must be applied to VDD                        on the power supply pins. Bypass capacitors are required for
to operate the dc-to-dc converter. Power must also be applied to                      several operating frequencies. Noise suppression requires a low
VDDL and VDDB to operate the data input and the Channel B                             ESR, high frequency capacitor; ripple suppression and proper
driver output. On the secondary side, the power generated at                          regulation require a large value capacitor in parallel (see Table 10).
the VISO pin must be applied as an input power supply to the                          The total lead length between both ends of the capacitor and
VDDA pin. GNDISO and GNDA must also be connected.                                     the input power supply pin should not exceed 20 mm.
The ADuM6132 is intended for use in driving low gate                                  Table 10. Recommended Bypass Capacitors
capacitance transistors (200 pF typically). Most high voltage
                                                                                      Supply               Pins              Bypass Capacitors
applications involve larger transistors than this. To accom-
                                                                                      VDD                  1, 2              0.1 μF, 10 μF
modate these applications, users can implement a buffer
                                                                                      VDDB                 7, 8              0.1 μF
configuration with the ADuM6132, as shown in Figure 16. In
                                                                                      VDDL                 2, 3              0.1 μF
many cases, this buffer configuration is the least expensive
option to drive high capacitance devices and provides the                             VDDA                 13, 14            0.1 μF
                                                                                      VISO                 15, 16            0.1 μF, 10 μF
                                                            ADuM6132                                                        VDC+
                                                VDD                                   VISO
                          +5V                          1                         16
                                                             ISOLATED
                                 10µF   0.1µF                DC-TO-DC                   0.1µF
                                                GND         CONVERTER                 GNDISO
                          GND                          2                         15                      IISO
                                                                                      GNDISO
                                        0.1µF                                    9
                                                VDDL                                  VDDA IDDA      IAVAIL
                          +5V                          3                         13                                 BUFFER
                                                                                        0.1µF
                                                 VIA         ISOLATED                 VOA           CBUF               RG
                                                       4       GATE              12
                                                               DRIVE                              RBUF
                                                                                      GNDA
                                                                                 14
                                                VDDB                                                            +15V
                          +15V                         7
                                        0.1µF                                                        CBUF           BUFFER
                                                 VIB       NONISOLATED                VOB                              RG
                                                       5      GATE               6
                                                              DRIVE                                      RBUF
                                                GND
                                                       8
                                                                                                                GND
                                                                                                                            VDC–   07393-016
                                                           Figure 16. Typical Application Circuit
                                                                   Rev. B | Page 11 of 16


ADuM6132                                                                                                                                             Data Sheet
In applications involving high common-mode transients, care                                UNDERVOLTAGE LOCKOUT
should be taken to ensure that board capacitive coupling across                            The ADuM6132 has undervoltage lockout (UVLO) circuits on
the isolation barrier is minimized. Furthermore, the board                                 the VDDL, VDDA, and VDDB supplies. For each supply, the respective
layout should be designed so that any coupling that does occur                             UVLO circuit monitors the supply voltage and takes a predeter-
affects all pins on a given component side equally. Failure to                             mined action based on whether the supply voltage is above or
ensure this may cause voltage differentials between pins that                              below a given threshold. These thresholds are specified in Table 1.
exceed the absolute maximum ratings of the device (see Table 7),
leading to latch-up or permanent damage.                                                   In the recommended configuration shown in Figure 16, only
       VDD                                           VISO
                                                                                           two independent supplies are controlled by the user: VDDB and
      GND                                            GNDISO                                VDDL/VDD (VDDL = VDD in Figure 16). VDDA is supplied by the
      VDDL
        VIA
                                                     GNDA
                                                     VDDA
                                                                                           internal dc-to-dc converter via the VISO = VDDA external connec-
        VIB                                          VOA                                   tion. Nevertheless, the VDDA UVLO functionality is included in
       VOB
      VDDB
                                                     NC
                                                                                           Table 11 to show how the VOA output behaves when the internal
                                                              07393-017
                                                     NC
      GND                                            GNDISO                                dc-to-dc converter powers on and off.
                 Figure 17. Recommended PCB Layout                                         Table 11. Undervoltage Lockout Functionality1
The ADuM6132 is a power device that dissipates approximately                                User-Provided            VISO Powered
                                                                                                Supplies             Supply
1 W of power when fully loaded and running at maximum speed.
                                                                                           VDDL      VDDB            VDDA              Effect
Because it is not possible to apply a heat sink to an isolation
                                                                                           H         H               H                 Normal operation.
device, the device depends primarily on heat dissipation into
                                                                                                                                       Internal dc-to-dc converter is
the PCB through the GND pins. If the device will be used at                                                                            active.
high ambient temperatures, provide a thermal path from the                                                                             VOA/VOB output logic states
GND pins to the PCB ground plane.                                                                                                      match VIA/VIB input logic states.
                                                                                           H             H           L                 Internal dc-to-dc converter is
The board layout in Figure 17 shows enlarged pads for Pin 8                                                                            active but VISO is below UVLO
(GND) and Pin 9 (GNDISO). Multiple vias should be implemented                                                                          threshold.
from the pad to the ground plane. This layout significantly reduces                                                                    VOA output is driven low.
                                                                                                                                       VOB output operates normally.
the temperatures inside the chip. The dimensions of the expanded
                                                                                           X             L           X                 Internal dc-to-dc converter is
pads are left to the discretion of the designer and the available                                                                      turned off (VISO = 0 V).
board space. See the AN-0971 Application Note for board                                                                                VOA output is driven low.
layout recommendations.                                                                                                                VOB output is driven low.
                                                                                           L             X           X                 Internal dc-to-dc converter is
THERMAL ANALYSIS                                                                                                                       turned off (VISO = 0 V).
The ADuM6132 consists of several internal die attached to                                                                              VOA output is driven low.
                                                                                                                                       VOB output is driven low.
two lead frame paddles. For the purposes of thermal analysis,
the part is treated as a thermal unit with the highest junction                            1
                                                                                               H: supply voltage > UVLO threshold; L: supply voltage < UVLO threshold;
temperature determining θJA, as shown in Table 2. The value of                                 X: supply voltage level is irrelevant.
θJA is based on measurements taken with the part mounted on                                When all three supplies are above their respective UVLO
a JEDEC standard 4-layer board with fine width traces and still                            thresholds, the ADuM6132 operates normally. The internal
air. Under normal operating conditions, the ADuM6132 oper-                                 dc-to-dc converter is active, and both outputs operate as
ates at full load across the full temperature range without derating                       determined by their respective input logic signals. If either of
the output current. However, following the recommendations in                              the user-provided supplies is below its UVLO threshold, the
the PCB Layout section decreases the thermal resistance to the                             ADuM6132 is put into a disabled mode. In this mode, the
PCB, allowing increased thermal margin at high ambient                                     internal dc-to-dc converter is turned off and both outputs are
temperatures.                                                                              driven low.
Under VISO output short-circuit conditions, as shown in                                    The VOB output is driven low by either the VDDL or VDDB
Figure 9, the package power dissipation quickly exceeds the safe                           UVLO circuit (whichever is below its threshold). The VOA
operating limit of 1.44 W for ambient temperatures up to 85°C.                             output is driven low when the internal dc-to-dc converter is
At low input voltage, the power dissipation can approach 2 W.                              turned off. The VISO supply voltage drops to 0 V, causing VDDA
Because internal compensation of the PWM makes low VDD a                                   to drop also because VISO and VDDA are externally connected.
worst-case condition, input voltage limiting is not an effective                           When VDDA is below its UVLO threshold, the VDDA UVLO
strategy for protecting the ADuM6132 from output load fault                                circuit drives VOA low.
conditions. Therefore, the preferred protection methods, where
required, are either limiting ambient temperature to 60°C or the
use of a fuse.
                                                                          Rev. B | Page 12 of 16


Data Sheet                                                                                                                                                                   ADuM6132
PROPAGATION DELAY-RELATED PARAMETERS                                                                                    100
                                                                                     MAXIMUM ALLOWABLE MAGNETIC FLUX
Propagation delay is a parameter that describes the time it takes
a logic signal to propagate through a component. The propaga-                                                            10
tion delay to a logic low output may differ from the propagation
delay to a logic high output.                                                                                             1
INPUT (VIx)                                       50%
                                                                                             DENSITY (kgauss)
                                                                                                                         0.1
                        tPLH        tPHL
                                                                   07393-018
OUTPUT (VOx)                                            50%
                                                                                                                        0.01
                Figure 18. Propagation Delay Parameters
Pulse width distortion is the maximum difference between                                                               0.001
                                                                                                                                                                                              07393-019
                                                                                                                            1k             10k     100k        1M       10M            100M
these two propagation delay values and is an indication of how                                                                               MAGNETIC FIELD FREQUENCY (Hz)
accurately the timing of the input signal is preserved.                                                                 Figure 19. Maximum Allowable External Magnetic Flux Density
Channel-to-channel matching refers to the maximum amount                          For example, at a magnetic field frequency of 1 MHz, the
that the propagation delay differs between channels within a                      maximum allowable magnetic flux density of 0.2 kgauss
single ADuM6132 component.                                                        induces a voltage of 0.25 V at the receiving coil. This voltage
MAGNETIC FIELD IMMUNITY                                                           is approximately 50% of the sensing threshold and does not
                                                                                  cause a faulty output transition. Similarly, if such an event
The ADuM6132 is extremely immune to external magnetic
                                                                                  occurs during a transmitted pulse (with the worst-case polarity),
fields. The limitation on the ADuM6132 magnetic field immunity
                                                                                  the received pulse is reduced from >1.0 V to 0.75 V—still well
is set by the condition in which induced voltage in the receiving
                                                                                  above the 0.5 V sensing threshold of the decoder.
coil of the transformer is sufficiently large to falsely set or reset
the decoder. The following analysis defines the conditions                        The preceding magnetic flux density values correspond to
under which this may occur.                                                       specific current magnitudes at given distances from the
                                                                                  ADuM6132 transformers. Figure 20 expresses these allowable
The pulses at the transformer output have an amplitude greater
                                                                                  current magnitudes as a function of frequency for selected
than 1.0 V. The decoder has a sensing threshold at approximately
                                                                                  distances. As shown in Figure 20, the ADuM6132 is extremely
0.5 V, thus establishing a 0.5 V margin in which induced voltages
                                                                                  immune and can be affected only by extremely large currents
can be tolerated. The voltage induced across the receiving coil is
                                                                                  operated at high frequency and very close to the component.
given by
                                                                                  For example, at a magnetic field frequency of 1 MHz, a 0.5 kA
     V = (−dβ/dt) Σπrn2 ; n = 1, 2, … N                                           current would need to be placed 5 mm away from the ADuM6132
where:                                                                            to affect the operation of the component.
                                                                                                                       1000
β is the magnetic flux density (gauss).
                                                                                                                                                                   DISTANCE = 1m
rn is the radius of the nth turn in the receiving coil (cm).
                                                                                      MAXIMUM ALLOWABLE CURRENT (kA)
N is the number of turns in the receiving coil.                                                                         100
Given the geometry of the receiving coil in the ADuM6132 and
an imposed requirement that the induced voltage be at most                                                               10
50% of the 0.5 V margin at the decoder, a maximum allowable                                                                         DISTANCE = 100mm
magnetic flux density is calculated, as shown in Figure 19.                                                               1
                                                                                                                                            DISTANCE = 5mm
                                                                                                                         0.1
                                                                                                                       0.01
                                                                                                                                                                                              07393-020
                                                                                                                               1k           10k        100k      1M        10M         100M
                                                                                                                                              MAGNETIC FIELD FREQUENCY (Hz)
                                                                                                                                    Figure 20. Maximum Allowable Current for Various
                                                                                                                                             Current-to-ADuM6132 Spacings
                                                                 Rev. B | Page 13 of 16


ADuM6132                                                                                                                                              Data Sheet
Note that in the presence of strong magnetic fields and high                                 In the case of unipolar ac or dc voltage, the stress on the
frequencies, any loops formed by PCB traces may induce                                       insulation is significantly lower, which allows operation at
sufficiently large error voltages to trigger the threshold of                                higher working voltages while still achieving a 50-year service
succeeding circuitry. Care should be taken in the layout of such                             life. The working voltages listed in Table 12 can be applied while
traces to avoid this possibility.                                                            maintaining the 50-year minimum lifetime, provided that the
                                                                                             voltage conforms to either the unipolar ac or dc voltage cases.
INSULATION LIFETIME
All insulation structures eventually break down when subjected                               Any cross-insulation voltage waveform that does not conform to
to voltage stress over a sufficiently long period. The rate of insu-                         Figure 22 or Figure 23 should be treated as a bipolar ac waveform,
lation degradation depends on the characteristics of the voltage                             and its peak voltage should be limited to the 50-year lifetime
waveform applied across the insulation. In addition to the testing                           voltage value listed in Table 12. Note that the voltage shown in
performed by the regulatory agencies, Analog Devices conducts                                Figure 22 is sinusoidal for illustration purposes only. It is meant
an extensive set of evaluations to determine the lifetime of the                             to represent any voltage waveform varying between 0 V and
insulation structure within the ADuM6132.                                                    some limiting value. The limiting value can be positive or
                                                                                             negative, but the voltage cannot cross 0 V.
Analog Devices performs accelerated life testing using voltage
levels higher than the rated continuous working voltage. Accel-
                                                                                                               RATED PEAK VOLTAGE
eration factors for several operating conditions are determined.
These factors allow calculation of the time to failure at the actual
                                                                                                                                                      07393-021
                                                                                                                0V
working voltage. Table 12 summarizes the recommended peak
working voltages for 50 years and 15 years of service life for                                                       Figure 21. Bipolar AC Waveform
various operating conditions evaluated by Analog Devices. In
many cases, the approved working voltage is higher than the                                                    RATED PEAK VOLTAGE
50-year service life voltage. Operation at these high working
voltages can lead to shortened insulation life in some cases.
                                                                                                                                                      07393-022
                                                                                                                0V
The insulation lifetime of the ADuM6132 depends on the
                                                                                                                  Figure 22. Unipolar AC Waveform
voltage waveform type imposed across the isolation barrier.
The iCoupler insulation structure degrades at different rates
depending on whether the waveform is bipolar ac, unipolar ac,                                                  RATED PEAK VOLTAGE
or dc. Figure 21, Figure 22, and Figure 23 illustrate these
                                                                                                                                                      07393-023
different isolation voltage waveforms.
                                                                                                                0V
Bipolar ac voltage is the most stringent environment. The goal                                                          Figure 23. DC Waveform
of a 50-year operating lifetime under the bipolar ac condition
determines the maximum working voltage recommended by
Analog Devices.
Table 12. Maximum Continuous Working Voltage1
Parameter                                              Peak Voltage              Lifetime
AC Voltage, Bipolar Waveform                           424 V peak                50-year minimum lifetime
AC Voltage, Unipolar Waveform
  Basic Insulation                                     800 V peak                15-year minimum lifetime
  Basic Insulation                                     660 V peak                50-year minimum lifetime
DC Voltage Waveform
  Basic Insulation                                     800 V peak                15-year minimum lifetime
  Basic Insulation                                     660 V peak                50-year minimum lifetime
1
    Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more information.
                                                                            Rev. B | Page 14 of 16


Data Sheet                                                                                                                                               ADuM6132
OUTLINE DIMENSIONS
                                                         10.50 (0.4134)
                                                         10.10 (0.3976)
                                                    16                    9
                                                                              7.60 (0.2992)
                                                                              7.40 (0.2913)
                                                     1                                 10.65 (0.4193)
                                                                          8
                                                                                       10.00 (0.3937)
                                                          1.27 (0.0500)                                           0.75 (0.0295)
                                                              BSC                                                               45°
                                                                                  2.65 (0.1043)                   0.25 (0.0098)
                                   0.30 (0.0118)                                  2.35 (0.0925)
                                                                                                          8°
                                   0.10 (0.0039)                                                          0°
                                 COPLANARITY
                                     0.10                0.51 (0.0201)           SEATING                                  1.27 (0.0500)
                                                                                 PLANE            0.33 (0.0130)
                                                         0.31 (0.0122)                            0.20 (0.0079)           0.40 (0.0157)
                                                          COMPLIANT TO JEDEC STANDARDS MS-013-AA
                                                                                                                                          03-27-2007-B
                                               CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
                                               (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
                                               REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
                                                   Figure 24. 16-Lead Standard Small Outline Package [SOIC_W]
                                                                           Wide Body
                                                                             (RW-16)
                                                           Dimensions shown in millimeters and (inches)
ORDERING GUIDE
                               No. of        Output Peak            Output                                                                                  Package
Model 1                        Channels      Current (A)            Voltage (V)          Temperature Range             Package Description                  Option
ADuM6132ARWZ                   2             0.2                    15                   −40°C to +85°C                16-Lead SOIC_W                       RW-16
ADuM6132ARWZ-RL                2             0.2                    15                   −40°C to +85°C                16-Lead SOIC_W, 13-inch Tape         RW-16
                                                                                                                       and Reel Option (1,000 Units)
1
    Z = RoHS Compliant Part.
                                                                              Rev. B | Page 15 of 16


ADuM6132                                                                                   Data Sheet
NOTES
©2008–2014 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
                                                   D07393-0-4/14(B)
                                                                    Rev. B | Page 16 of 16


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Analog Devices Inc.:
 ADUM6132ARWZ-RL ADUM6132ARWZ
