#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002699fc1f350 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002699fc93970_0 .net "PC", 31 0, v000002699fc57d90_0;  1 drivers
v000002699fc92750_0 .var "clk", 0 0;
v000002699fc94050_0 .net "clkout", 0 0, L_000002699fc94ed0;  1 drivers
v000002699fc927f0_0 .net "cycles_consumed", 31 0, v000002699fc94370_0;  1 drivers
v000002699fc93330_0 .var "rst", 0 0;
S_000002699fbc5d40 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002699fc1f350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002699fc32030 .param/l "RType" 0 4 2, C4<000000>;
P_000002699fc32068 .param/l "add" 0 4 5, C4<100000>;
P_000002699fc320a0 .param/l "addi" 0 4 8, C4<001000>;
P_000002699fc320d8 .param/l "addu" 0 4 5, C4<100001>;
P_000002699fc32110 .param/l "and_" 0 4 5, C4<100100>;
P_000002699fc32148 .param/l "andi" 0 4 8, C4<001100>;
P_000002699fc32180 .param/l "beq" 0 4 10, C4<000100>;
P_000002699fc321b8 .param/l "bne" 0 4 10, C4<000101>;
P_000002699fc321f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002699fc32228 .param/l "j" 0 4 12, C4<000010>;
P_000002699fc32260 .param/l "jal" 0 4 12, C4<000011>;
P_000002699fc32298 .param/l "jr" 0 4 6, C4<001000>;
P_000002699fc322d0 .param/l "lw" 0 4 8, C4<100011>;
P_000002699fc32308 .param/l "nor_" 0 4 5, C4<100111>;
P_000002699fc32340 .param/l "or_" 0 4 5, C4<100101>;
P_000002699fc32378 .param/l "ori" 0 4 8, C4<001101>;
P_000002699fc323b0 .param/l "sgt" 0 4 6, C4<101011>;
P_000002699fc323e8 .param/l "sll" 0 4 6, C4<000000>;
P_000002699fc32420 .param/l "slt" 0 4 5, C4<101010>;
P_000002699fc32458 .param/l "slti" 0 4 8, C4<101010>;
P_000002699fc32490 .param/l "srl" 0 4 6, C4<000010>;
P_000002699fc324c8 .param/l "sub" 0 4 5, C4<100010>;
P_000002699fc32500 .param/l "subu" 0 4 5, C4<100011>;
P_000002699fc32538 .param/l "sw" 0 4 8, C4<101011>;
P_000002699fc32570 .param/l "xor_" 0 4 5, C4<100110>;
P_000002699fc325a8 .param/l "xori" 0 4 8, C4<001110>;
L_000002699fc95640 .functor NOT 1, v000002699fc93330_0, C4<0>, C4<0>, C4<0>;
L_000002699fc95aa0 .functor NOT 1, v000002699fc93330_0, C4<0>, C4<0>, C4<0>;
L_000002699fc952c0 .functor NOT 1, v000002699fc93330_0, C4<0>, C4<0>, C4<0>;
L_000002699fc95bf0 .functor NOT 1, v000002699fc93330_0, C4<0>, C4<0>, C4<0>;
L_000002699fc95330 .functor NOT 1, v000002699fc93330_0, C4<0>, C4<0>, C4<0>;
L_000002699fc95800 .functor NOT 1, v000002699fc93330_0, C4<0>, C4<0>, C4<0>;
L_000002699fc95b10 .functor NOT 1, v000002699fc93330_0, C4<0>, C4<0>, C4<0>;
L_000002699fc95950 .functor NOT 1, v000002699fc93330_0, C4<0>, C4<0>, C4<0>;
L_000002699fc94ed0 .functor OR 1, v000002699fc92750_0, v000002699fc29710_0, C4<0>, C4<0>;
L_000002699fc95c60 .functor OR 1, L_000002699fcde850, L_000002699fcdf390, C4<0>, C4<0>;
L_000002699fc953a0 .functor AND 1, L_000002699fcddf90, L_000002699fcdec10, C4<1>, C4<1>;
L_000002699fc95db0 .functor NOT 1, v000002699fc93330_0, C4<0>, C4<0>, C4<0>;
L_000002699fc94fb0 .functor OR 1, L_000002699fcdf1b0, L_000002699fcdf250, C4<0>, C4<0>;
L_000002699fc955d0 .functor OR 1, L_000002699fc94fb0, L_000002699fcdfbb0, C4<0>, C4<0>;
L_000002699fc95870 .functor OR 1, L_000002699fcde990, L_000002699fcf5000, C4<0>, C4<0>;
L_000002699fc95d40 .functor AND 1, L_000002699fcde530, L_000002699fc95870, C4<1>, C4<1>;
L_000002699fc95720 .functor OR 1, L_000002699fcf5dc0, L_000002699fcf58c0, C4<0>, C4<0>;
L_000002699fc95100 .functor AND 1, L_000002699fcf5820, L_000002699fc95720, C4<1>, C4<1>;
L_000002699fc956b0 .functor NOT 1, L_000002699fc94ed0, C4<0>, C4<0>, C4<0>;
v000002699fc58010_0 .net "ALUOp", 3 0, v000002699fc2a070_0;  1 drivers
v000002699fc580b0_0 .net "ALUResult", 31 0, v000002699fc56e90_0;  1 drivers
v000002699fc58470_0 .net "ALUSrc", 0 0, v000002699fc2ac50_0;  1 drivers
v000002699fc5ca60_0 .net "ALUin2", 31 0, L_000002699fcf56e0;  1 drivers
v000002699fc5ddc0_0 .net "MemReadEn", 0 0, v000002699fc29670_0;  1 drivers
v000002699fc5cb00_0 .net "MemWriteEn", 0 0, v000002699fc29e90_0;  1 drivers
v000002699fc5cf60_0 .net "MemtoReg", 0 0, v000002699fc290d0_0;  1 drivers
v000002699fc5d000_0 .net "PC", 31 0, v000002699fc57d90_0;  alias, 1 drivers
v000002699fc5e7c0_0 .net "PCPlus1", 31 0, L_000002699fcdf430;  1 drivers
v000002699fc5d3c0_0 .net "PCsrc", 0 0, v000002699fc56f30_0;  1 drivers
v000002699fc5e720_0 .net "RegDst", 0 0, v000002699fc2a9d0_0;  1 drivers
v000002699fc5d820_0 .net "RegWriteEn", 0 0, v000002699fc29b70_0;  1 drivers
v000002699fc5cce0_0 .net "WriteRegister", 4 0, L_000002699fcdf610;  1 drivers
v000002699fc5d6e0_0 .net *"_ivl_0", 0 0, L_000002699fc95640;  1 drivers
L_000002699fc95ee0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002699fc5e540_0 .net/2u *"_ivl_10", 4 0, L_000002699fc95ee0;  1 drivers
L_000002699fc962d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002699fc5de60_0 .net *"_ivl_101", 15 0, L_000002699fc962d0;  1 drivers
v000002699fc5cba0_0 .net *"_ivl_102", 31 0, L_000002699fcdedf0;  1 drivers
L_000002699fc96318 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002699fc5e360_0 .net *"_ivl_105", 25 0, L_000002699fc96318;  1 drivers
L_000002699fc96360 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002699fc5c920_0 .net/2u *"_ivl_106", 31 0, L_000002699fc96360;  1 drivers
v000002699fc5d500_0 .net *"_ivl_108", 0 0, L_000002699fcddf90;  1 drivers
L_000002699fc963a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002699fc5e4a0_0 .net/2u *"_ivl_110", 5 0, L_000002699fc963a8;  1 drivers
v000002699fc5cc40_0 .net *"_ivl_112", 0 0, L_000002699fcdec10;  1 drivers
v000002699fc5df00_0 .net *"_ivl_115", 0 0, L_000002699fc953a0;  1 drivers
v000002699fc5e0e0_0 .net *"_ivl_116", 47 0, L_000002699fcdee90;  1 drivers
L_000002699fc963f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002699fc5ce20_0 .net *"_ivl_119", 15 0, L_000002699fc963f0;  1 drivers
L_000002699fc95f28 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002699fc5cd80_0 .net/2u *"_ivl_12", 5 0, L_000002699fc95f28;  1 drivers
v000002699fc5cec0_0 .net *"_ivl_120", 47 0, L_000002699fcdf6b0;  1 drivers
L_000002699fc96438 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002699fc5c9c0_0 .net *"_ivl_123", 15 0, L_000002699fc96438;  1 drivers
v000002699fc5d640_0 .net *"_ivl_125", 0 0, L_000002699fcdf070;  1 drivers
v000002699fc5d780_0 .net *"_ivl_126", 31 0, L_000002699fcde3f0;  1 drivers
v000002699fc5d0a0_0 .net *"_ivl_128", 47 0, L_000002699fcdef30;  1 drivers
v000002699fc5e5e0_0 .net *"_ivl_130", 47 0, L_000002699fcdea30;  1 drivers
v000002699fc5d140_0 .net *"_ivl_132", 47 0, L_000002699fcdead0;  1 drivers
v000002699fc5e400_0 .net *"_ivl_134", 47 0, L_000002699fcdf9d0;  1 drivers
v000002699fc5d1e0_0 .net *"_ivl_14", 0 0, L_000002699fc936f0;  1 drivers
v000002699fc5e2c0_0 .net *"_ivl_140", 0 0, L_000002699fc95db0;  1 drivers
L_000002699fc964c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002699fc5d280_0 .net/2u *"_ivl_142", 31 0, L_000002699fc964c8;  1 drivers
L_000002699fc965a0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002699fc5d8c0_0 .net/2u *"_ivl_146", 5 0, L_000002699fc965a0;  1 drivers
v000002699fc5db40_0 .net *"_ivl_148", 0 0, L_000002699fcdf1b0;  1 drivers
L_000002699fc965e8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002699fc5d460_0 .net/2u *"_ivl_150", 5 0, L_000002699fc965e8;  1 drivers
v000002699fc5e680_0 .net *"_ivl_152", 0 0, L_000002699fcdf250;  1 drivers
v000002699fc5d320_0 .net *"_ivl_155", 0 0, L_000002699fc94fb0;  1 drivers
L_000002699fc96630 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002699fc5d5a0_0 .net/2u *"_ivl_156", 5 0, L_000002699fc96630;  1 drivers
v000002699fc5e180_0 .net *"_ivl_158", 0 0, L_000002699fcdfbb0;  1 drivers
L_000002699fc95f70 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002699fc5d960_0 .net/2u *"_ivl_16", 4 0, L_000002699fc95f70;  1 drivers
v000002699fc5da00_0 .net *"_ivl_161", 0 0, L_000002699fc955d0;  1 drivers
L_000002699fc96678 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002699fc5daa0_0 .net/2u *"_ivl_162", 15 0, L_000002699fc96678;  1 drivers
v000002699fc5dbe0_0 .net *"_ivl_164", 31 0, L_000002699fcde030;  1 drivers
v000002699fc5dc80_0 .net *"_ivl_167", 0 0, L_000002699fcde0d0;  1 drivers
v000002699fc5dd20_0 .net *"_ivl_168", 15 0, L_000002699fcde170;  1 drivers
v000002699fc5dfa0_0 .net *"_ivl_170", 31 0, L_000002699fcde210;  1 drivers
v000002699fc5e040_0 .net *"_ivl_174", 31 0, L_000002699fcde350;  1 drivers
L_000002699fc966c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002699fc5e220_0 .net *"_ivl_177", 25 0, L_000002699fc966c0;  1 drivers
L_000002699fc96708 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002699fc90740_0 .net/2u *"_ivl_178", 31 0, L_000002699fc96708;  1 drivers
v000002699fc90ba0_0 .net *"_ivl_180", 0 0, L_000002699fcde530;  1 drivers
L_000002699fc96750 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002699fc92040_0 .net/2u *"_ivl_182", 5 0, L_000002699fc96750;  1 drivers
v000002699fc90880_0 .net *"_ivl_184", 0 0, L_000002699fcde990;  1 drivers
L_000002699fc96798 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002699fc90ec0_0 .net/2u *"_ivl_186", 5 0, L_000002699fc96798;  1 drivers
v000002699fc90f60_0 .net *"_ivl_188", 0 0, L_000002699fcf5000;  1 drivers
v000002699fc907e0_0 .net *"_ivl_19", 4 0, L_000002699fc92930;  1 drivers
v000002699fc91000_0 .net *"_ivl_191", 0 0, L_000002699fc95870;  1 drivers
v000002699fc91780_0 .net *"_ivl_193", 0 0, L_000002699fc95d40;  1 drivers
L_000002699fc967e0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002699fc90920_0 .net/2u *"_ivl_194", 5 0, L_000002699fc967e0;  1 drivers
v000002699fc910a0_0 .net *"_ivl_196", 0 0, L_000002699fcf4f60;  1 drivers
L_000002699fc96828 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002699fc91aa0_0 .net/2u *"_ivl_198", 31 0, L_000002699fc96828;  1 drivers
L_000002699fc95e98 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002699fc92360_0 .net/2u *"_ivl_2", 5 0, L_000002699fc95e98;  1 drivers
v000002699fc91500_0 .net *"_ivl_20", 4 0, L_000002699fc93790;  1 drivers
v000002699fc90b00_0 .net *"_ivl_200", 31 0, L_000002699fcf49c0;  1 drivers
v000002699fc913c0_0 .net *"_ivl_204", 31 0, L_000002699fcf5780;  1 drivers
L_000002699fc96870 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002699fc92400_0 .net *"_ivl_207", 25 0, L_000002699fc96870;  1 drivers
L_000002699fc968b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002699fc90d80_0 .net/2u *"_ivl_208", 31 0, L_000002699fc968b8;  1 drivers
v000002699fc909c0_0 .net *"_ivl_210", 0 0, L_000002699fcf5820;  1 drivers
L_000002699fc96900 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002699fc918c0_0 .net/2u *"_ivl_212", 5 0, L_000002699fc96900;  1 drivers
v000002699fc90c40_0 .net *"_ivl_214", 0 0, L_000002699fcf5dc0;  1 drivers
L_000002699fc96948 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002699fc91640_0 .net/2u *"_ivl_216", 5 0, L_000002699fc96948;  1 drivers
v000002699fc915a0_0 .net *"_ivl_218", 0 0, L_000002699fcf58c0;  1 drivers
v000002699fc90ce0_0 .net *"_ivl_221", 0 0, L_000002699fc95720;  1 drivers
v000002699fc91460_0 .net *"_ivl_223", 0 0, L_000002699fc95100;  1 drivers
L_000002699fc96990 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002699fc924a0_0 .net/2u *"_ivl_224", 5 0, L_000002699fc96990;  1 drivers
v000002699fc92220_0 .net *"_ivl_226", 0 0, L_000002699fcf4740;  1 drivers
v000002699fc91140_0 .net *"_ivl_228", 31 0, L_000002699fcf47e0;  1 drivers
v000002699fc91f00_0 .net *"_ivl_24", 0 0, L_000002699fc952c0;  1 drivers
L_000002699fc95fb8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002699fc906a0_0 .net/2u *"_ivl_26", 4 0, L_000002699fc95fb8;  1 drivers
v000002699fc92180_0 .net *"_ivl_29", 4 0, L_000002699fc93a10;  1 drivers
v000002699fc911e0_0 .net *"_ivl_32", 0 0, L_000002699fc95bf0;  1 drivers
L_000002699fc96000 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002699fc922c0_0 .net/2u *"_ivl_34", 4 0, L_000002699fc96000;  1 drivers
v000002699fc91be0_0 .net *"_ivl_37", 4 0, L_000002699fc93e70;  1 drivers
v000002699fc91b40_0 .net *"_ivl_40", 0 0, L_000002699fc95330;  1 drivers
L_000002699fc96048 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002699fc91e60_0 .net/2u *"_ivl_42", 15 0, L_000002699fc96048;  1 drivers
v000002699fc92540_0 .net *"_ivl_45", 15 0, L_000002699fcde2b0;  1 drivers
v000002699fc91dc0_0 .net *"_ivl_48", 0 0, L_000002699fc95800;  1 drivers
v000002699fc91280_0 .net *"_ivl_5", 5 0, L_000002699fc933d0;  1 drivers
L_000002699fc96090 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002699fc90a60_0 .net/2u *"_ivl_50", 36 0, L_000002699fc96090;  1 drivers
L_000002699fc960d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002699fc91c80_0 .net/2u *"_ivl_52", 31 0, L_000002699fc960d8;  1 drivers
v000002699fc916e0_0 .net *"_ivl_55", 4 0, L_000002699fcdfc50;  1 drivers
v000002699fc91320_0 .net *"_ivl_56", 36 0, L_000002699fcdfa70;  1 drivers
v000002699fc91820_0 .net *"_ivl_58", 36 0, L_000002699fcdecb0;  1 drivers
v000002699fc91d20_0 .net *"_ivl_62", 0 0, L_000002699fc95b10;  1 drivers
L_000002699fc96120 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002699fc90e20_0 .net/2u *"_ivl_64", 5 0, L_000002699fc96120;  1 drivers
v000002699fc91fa0_0 .net *"_ivl_67", 5 0, L_000002699fcde7b0;  1 drivers
v000002699fc91960_0 .net *"_ivl_70", 0 0, L_000002699fc95950;  1 drivers
L_000002699fc96168 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002699fc91a00_0 .net/2u *"_ivl_72", 57 0, L_000002699fc96168;  1 drivers
L_000002699fc961b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002699fc920e0_0 .net/2u *"_ivl_74", 31 0, L_000002699fc961b0;  1 drivers
v000002699fc93150_0 .net *"_ivl_77", 25 0, L_000002699fcdfd90;  1 drivers
v000002699fc92b10_0 .net *"_ivl_78", 57 0, L_000002699fcdf570;  1 drivers
v000002699fc929d0_0 .net *"_ivl_8", 0 0, L_000002699fc95aa0;  1 drivers
v000002699fc93470_0 .net *"_ivl_80", 57 0, L_000002699fcdfb10;  1 drivers
L_000002699fc961f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002699fc94190_0 .net/2u *"_ivl_84", 31 0, L_000002699fc961f8;  1 drivers
L_000002699fc96240 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002699fc92f70_0 .net/2u *"_ivl_88", 5 0, L_000002699fc96240;  1 drivers
v000002699fc92890_0 .net *"_ivl_90", 0 0, L_000002699fcde850;  1 drivers
L_000002699fc96288 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002699fc92cf0_0 .net/2u *"_ivl_92", 5 0, L_000002699fc96288;  1 drivers
v000002699fc940f0_0 .net *"_ivl_94", 0 0, L_000002699fcdf390;  1 drivers
v000002699fc942d0_0 .net *"_ivl_97", 0 0, L_000002699fc95c60;  1 drivers
v000002699fc94230_0 .net *"_ivl_98", 47 0, L_000002699fcde5d0;  1 drivers
v000002699fc92bb0_0 .net "adderResult", 31 0, L_000002699fcdf110;  1 drivers
v000002699fc93bf0_0 .net "address", 31 0, L_000002699fcdf750;  1 drivers
v000002699fc93c90_0 .net "clk", 0 0, L_000002699fc94ed0;  alias, 1 drivers
v000002699fc94370_0 .var "cycles_consumed", 31 0;
v000002699fc93f10_0 .net "extImm", 31 0, L_000002699fcde710;  1 drivers
v000002699fc93830_0 .net "funct", 5 0, L_000002699fcdeb70;  1 drivers
v000002699fc92c50_0 .net "hlt", 0 0, v000002699fc29710_0;  1 drivers
v000002699fc92a70_0 .net "imm", 15 0, L_000002699fcdf2f0;  1 drivers
v000002699fc93510_0 .net "immediate", 31 0, L_000002699fcf4920;  1 drivers
v000002699fc94410_0 .net "input_clk", 0 0, v000002699fc92750_0;  1 drivers
v000002699fc931f0_0 .net "instruction", 31 0, L_000002699fcdf4d0;  1 drivers
v000002699fc944b0_0 .net "memoryReadData", 31 0, v000002699fc57bb0_0;  1 drivers
v000002699fc94550_0 .net "nextPC", 31 0, L_000002699fcdfcf0;  1 drivers
v000002699fc93290_0 .net "opcode", 5 0, L_000002699fc93650;  1 drivers
v000002699fc93d30_0 .net "rd", 4 0, L_000002699fc93ab0;  1 drivers
v000002699fc938d0_0 .net "readData1", 31 0, L_000002699fc95cd0;  1 drivers
v000002699fc93dd0_0 .net "readData1_w", 31 0, L_000002699fcf5a00;  1 drivers
v000002699fc92d90_0 .net "readData2", 31 0, L_000002699fc94f40;  1 drivers
v000002699fc93010_0 .net "rs", 4 0, L_000002699fc93b50;  1 drivers
v000002699fc93fb0_0 .net "rst", 0 0, v000002699fc93330_0;  1 drivers
v000002699fc930b0_0 .net "rt", 4 0, L_000002699fcded50;  1 drivers
v000002699fc935b0_0 .net "shamt", 31 0, L_000002699fcde8f0;  1 drivers
v000002699fc92e30_0 .net "wire_instruction", 31 0, L_000002699fc95020;  1 drivers
v000002699fc926b0_0 .net "writeData", 31 0, L_000002699fcf41a0;  1 drivers
v000002699fc92ed0_0 .net "zero", 0 0, L_000002699fcf50a0;  1 drivers
L_000002699fc933d0 .part L_000002699fcdf4d0, 26, 6;
L_000002699fc93650 .functor MUXZ 6, L_000002699fc933d0, L_000002699fc95e98, L_000002699fc95640, C4<>;
L_000002699fc936f0 .cmp/eq 6, L_000002699fc93650, L_000002699fc95f28;
L_000002699fc92930 .part L_000002699fcdf4d0, 11, 5;
L_000002699fc93790 .functor MUXZ 5, L_000002699fc92930, L_000002699fc95f70, L_000002699fc936f0, C4<>;
L_000002699fc93ab0 .functor MUXZ 5, L_000002699fc93790, L_000002699fc95ee0, L_000002699fc95aa0, C4<>;
L_000002699fc93a10 .part L_000002699fcdf4d0, 21, 5;
L_000002699fc93b50 .functor MUXZ 5, L_000002699fc93a10, L_000002699fc95fb8, L_000002699fc952c0, C4<>;
L_000002699fc93e70 .part L_000002699fcdf4d0, 16, 5;
L_000002699fcded50 .functor MUXZ 5, L_000002699fc93e70, L_000002699fc96000, L_000002699fc95bf0, C4<>;
L_000002699fcde2b0 .part L_000002699fcdf4d0, 0, 16;
L_000002699fcdf2f0 .functor MUXZ 16, L_000002699fcde2b0, L_000002699fc96048, L_000002699fc95330, C4<>;
L_000002699fcdfc50 .part L_000002699fcdf4d0, 6, 5;
L_000002699fcdfa70 .concat [ 5 32 0 0], L_000002699fcdfc50, L_000002699fc960d8;
L_000002699fcdecb0 .functor MUXZ 37, L_000002699fcdfa70, L_000002699fc96090, L_000002699fc95800, C4<>;
L_000002699fcde8f0 .part L_000002699fcdecb0, 0, 32;
L_000002699fcde7b0 .part L_000002699fcdf4d0, 0, 6;
L_000002699fcdeb70 .functor MUXZ 6, L_000002699fcde7b0, L_000002699fc96120, L_000002699fc95b10, C4<>;
L_000002699fcdfd90 .part L_000002699fcdf4d0, 0, 26;
L_000002699fcdf570 .concat [ 26 32 0 0], L_000002699fcdfd90, L_000002699fc961b0;
L_000002699fcdfb10 .functor MUXZ 58, L_000002699fcdf570, L_000002699fc96168, L_000002699fc95950, C4<>;
L_000002699fcdf750 .part L_000002699fcdfb10, 0, 32;
L_000002699fcdf430 .arith/sum 32, v000002699fc57d90_0, L_000002699fc961f8;
L_000002699fcde850 .cmp/eq 6, L_000002699fc93650, L_000002699fc96240;
L_000002699fcdf390 .cmp/eq 6, L_000002699fc93650, L_000002699fc96288;
L_000002699fcde5d0 .concat [ 32 16 0 0], L_000002699fcdf750, L_000002699fc962d0;
L_000002699fcdedf0 .concat [ 6 26 0 0], L_000002699fc93650, L_000002699fc96318;
L_000002699fcddf90 .cmp/eq 32, L_000002699fcdedf0, L_000002699fc96360;
L_000002699fcdec10 .cmp/eq 6, L_000002699fcdeb70, L_000002699fc963a8;
L_000002699fcdee90 .concat [ 32 16 0 0], L_000002699fc95cd0, L_000002699fc963f0;
L_000002699fcdf6b0 .concat [ 32 16 0 0], v000002699fc57d90_0, L_000002699fc96438;
L_000002699fcdf070 .part L_000002699fcdf2f0, 15, 1;
LS_000002699fcde3f0_0_0 .concat [ 1 1 1 1], L_000002699fcdf070, L_000002699fcdf070, L_000002699fcdf070, L_000002699fcdf070;
LS_000002699fcde3f0_0_4 .concat [ 1 1 1 1], L_000002699fcdf070, L_000002699fcdf070, L_000002699fcdf070, L_000002699fcdf070;
LS_000002699fcde3f0_0_8 .concat [ 1 1 1 1], L_000002699fcdf070, L_000002699fcdf070, L_000002699fcdf070, L_000002699fcdf070;
LS_000002699fcde3f0_0_12 .concat [ 1 1 1 1], L_000002699fcdf070, L_000002699fcdf070, L_000002699fcdf070, L_000002699fcdf070;
LS_000002699fcde3f0_0_16 .concat [ 1 1 1 1], L_000002699fcdf070, L_000002699fcdf070, L_000002699fcdf070, L_000002699fcdf070;
LS_000002699fcde3f0_0_20 .concat [ 1 1 1 1], L_000002699fcdf070, L_000002699fcdf070, L_000002699fcdf070, L_000002699fcdf070;
LS_000002699fcde3f0_0_24 .concat [ 1 1 1 1], L_000002699fcdf070, L_000002699fcdf070, L_000002699fcdf070, L_000002699fcdf070;
LS_000002699fcde3f0_0_28 .concat [ 1 1 1 1], L_000002699fcdf070, L_000002699fcdf070, L_000002699fcdf070, L_000002699fcdf070;
LS_000002699fcde3f0_1_0 .concat [ 4 4 4 4], LS_000002699fcde3f0_0_0, LS_000002699fcde3f0_0_4, LS_000002699fcde3f0_0_8, LS_000002699fcde3f0_0_12;
LS_000002699fcde3f0_1_4 .concat [ 4 4 4 4], LS_000002699fcde3f0_0_16, LS_000002699fcde3f0_0_20, LS_000002699fcde3f0_0_24, LS_000002699fcde3f0_0_28;
L_000002699fcde3f0 .concat [ 16 16 0 0], LS_000002699fcde3f0_1_0, LS_000002699fcde3f0_1_4;
L_000002699fcdef30 .concat [ 16 32 0 0], L_000002699fcdf2f0, L_000002699fcde3f0;
L_000002699fcdea30 .arith/sum 48, L_000002699fcdf6b0, L_000002699fcdef30;
L_000002699fcdead0 .functor MUXZ 48, L_000002699fcdea30, L_000002699fcdee90, L_000002699fc953a0, C4<>;
L_000002699fcdf9d0 .functor MUXZ 48, L_000002699fcdead0, L_000002699fcde5d0, L_000002699fc95c60, C4<>;
L_000002699fcdf110 .part L_000002699fcdf9d0, 0, 32;
L_000002699fcdfcf0 .functor MUXZ 32, L_000002699fcdf430, L_000002699fcdf110, v000002699fc56f30_0, C4<>;
L_000002699fcdf4d0 .functor MUXZ 32, L_000002699fc95020, L_000002699fc964c8, L_000002699fc95db0, C4<>;
L_000002699fcdf1b0 .cmp/eq 6, L_000002699fc93650, L_000002699fc965a0;
L_000002699fcdf250 .cmp/eq 6, L_000002699fc93650, L_000002699fc965e8;
L_000002699fcdfbb0 .cmp/eq 6, L_000002699fc93650, L_000002699fc96630;
L_000002699fcde030 .concat [ 16 16 0 0], L_000002699fcdf2f0, L_000002699fc96678;
L_000002699fcde0d0 .part L_000002699fcdf2f0, 15, 1;
LS_000002699fcde170_0_0 .concat [ 1 1 1 1], L_000002699fcde0d0, L_000002699fcde0d0, L_000002699fcde0d0, L_000002699fcde0d0;
LS_000002699fcde170_0_4 .concat [ 1 1 1 1], L_000002699fcde0d0, L_000002699fcde0d0, L_000002699fcde0d0, L_000002699fcde0d0;
LS_000002699fcde170_0_8 .concat [ 1 1 1 1], L_000002699fcde0d0, L_000002699fcde0d0, L_000002699fcde0d0, L_000002699fcde0d0;
LS_000002699fcde170_0_12 .concat [ 1 1 1 1], L_000002699fcde0d0, L_000002699fcde0d0, L_000002699fcde0d0, L_000002699fcde0d0;
L_000002699fcde170 .concat [ 4 4 4 4], LS_000002699fcde170_0_0, LS_000002699fcde170_0_4, LS_000002699fcde170_0_8, LS_000002699fcde170_0_12;
L_000002699fcde210 .concat [ 16 16 0 0], L_000002699fcdf2f0, L_000002699fcde170;
L_000002699fcde710 .functor MUXZ 32, L_000002699fcde210, L_000002699fcde030, L_000002699fc955d0, C4<>;
L_000002699fcde350 .concat [ 6 26 0 0], L_000002699fc93650, L_000002699fc966c0;
L_000002699fcde530 .cmp/eq 32, L_000002699fcde350, L_000002699fc96708;
L_000002699fcde990 .cmp/eq 6, L_000002699fcdeb70, L_000002699fc96750;
L_000002699fcf5000 .cmp/eq 6, L_000002699fcdeb70, L_000002699fc96798;
L_000002699fcf4f60 .cmp/eq 6, L_000002699fc93650, L_000002699fc967e0;
L_000002699fcf49c0 .functor MUXZ 32, L_000002699fcde710, L_000002699fc96828, L_000002699fcf4f60, C4<>;
L_000002699fcf4920 .functor MUXZ 32, L_000002699fcf49c0, L_000002699fcde8f0, L_000002699fc95d40, C4<>;
L_000002699fcf5780 .concat [ 6 26 0 0], L_000002699fc93650, L_000002699fc96870;
L_000002699fcf5820 .cmp/eq 32, L_000002699fcf5780, L_000002699fc968b8;
L_000002699fcf5dc0 .cmp/eq 6, L_000002699fcdeb70, L_000002699fc96900;
L_000002699fcf58c0 .cmp/eq 6, L_000002699fcdeb70, L_000002699fc96948;
L_000002699fcf4740 .cmp/eq 6, L_000002699fc93650, L_000002699fc96990;
L_000002699fcf47e0 .functor MUXZ 32, L_000002699fc95cd0, v000002699fc57d90_0, L_000002699fcf4740, C4<>;
L_000002699fcf5a00 .functor MUXZ 32, L_000002699fcf47e0, L_000002699fc94f40, L_000002699fc95100, C4<>;
S_000002699fbc5ed0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002699fbc5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002699fc17720 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002699fc95090 .functor NOT 1, v000002699fc2ac50_0, C4<0>, C4<0>, C4<0>;
v000002699fc2a2f0_0 .net *"_ivl_0", 0 0, L_000002699fc95090;  1 drivers
v000002699fc29d50_0 .net "in1", 31 0, L_000002699fc94f40;  alias, 1 drivers
v000002699fc2a930_0 .net "in2", 31 0, L_000002699fcf4920;  alias, 1 drivers
v000002699fc297b0_0 .net "out", 31 0, L_000002699fcf56e0;  alias, 1 drivers
v000002699fc29df0_0 .net "s", 0 0, v000002699fc2ac50_0;  alias, 1 drivers
L_000002699fcf56e0 .functor MUXZ 32, L_000002699fcf4920, L_000002699fc94f40, L_000002699fc95090, C4<>;
S_000002699fb569c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002699fbc5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002699fc552d0 .param/l "RType" 0 4 2, C4<000000>;
P_000002699fc55308 .param/l "add" 0 4 5, C4<100000>;
P_000002699fc55340 .param/l "addi" 0 4 8, C4<001000>;
P_000002699fc55378 .param/l "addu" 0 4 5, C4<100001>;
P_000002699fc553b0 .param/l "and_" 0 4 5, C4<100100>;
P_000002699fc553e8 .param/l "andi" 0 4 8, C4<001100>;
P_000002699fc55420 .param/l "beq" 0 4 10, C4<000100>;
P_000002699fc55458 .param/l "bne" 0 4 10, C4<000101>;
P_000002699fc55490 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002699fc554c8 .param/l "j" 0 4 12, C4<000010>;
P_000002699fc55500 .param/l "jal" 0 4 12, C4<000011>;
P_000002699fc55538 .param/l "jr" 0 4 6, C4<001000>;
P_000002699fc55570 .param/l "lw" 0 4 8, C4<100011>;
P_000002699fc555a8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002699fc555e0 .param/l "or_" 0 4 5, C4<100101>;
P_000002699fc55618 .param/l "ori" 0 4 8, C4<001101>;
P_000002699fc55650 .param/l "sgt" 0 4 6, C4<101011>;
P_000002699fc55688 .param/l "sll" 0 4 6, C4<000000>;
P_000002699fc556c0 .param/l "slt" 0 4 5, C4<101010>;
P_000002699fc556f8 .param/l "slti" 0 4 8, C4<101010>;
P_000002699fc55730 .param/l "srl" 0 4 6, C4<000010>;
P_000002699fc55768 .param/l "sub" 0 4 5, C4<100010>;
P_000002699fc557a0 .param/l "subu" 0 4 5, C4<100011>;
P_000002699fc557d8 .param/l "sw" 0 4 8, C4<101011>;
P_000002699fc55810 .param/l "xor_" 0 4 5, C4<100110>;
P_000002699fc55848 .param/l "xori" 0 4 8, C4<001110>;
v000002699fc2a070_0 .var "ALUOp", 3 0;
v000002699fc2ac50_0 .var "ALUSrc", 0 0;
v000002699fc29670_0 .var "MemReadEn", 0 0;
v000002699fc29e90_0 .var "MemWriteEn", 0 0;
v000002699fc290d0_0 .var "MemtoReg", 0 0;
v000002699fc2a9d0_0 .var "RegDst", 0 0;
v000002699fc29b70_0 .var "RegWriteEn", 0 0;
v000002699fc2ab10_0 .net "funct", 5 0, L_000002699fcdeb70;  alias, 1 drivers
v000002699fc29710_0 .var "hlt", 0 0;
v000002699fc2a110_0 .net "opcode", 5 0, L_000002699fc93650;  alias, 1 drivers
v000002699fc2abb0_0 .net "rst", 0 0, v000002699fc93330_0;  alias, 1 drivers
E_000002699fc178a0 .event anyedge, v000002699fc2abb0_0, v000002699fc2a110_0, v000002699fc2ab10_0;
S_000002699fb56b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002699fbc5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002699fc178e0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002699fc95020 .functor BUFZ 32, L_000002699fcdf7f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002699fc2a390_0 .net "Data_Out", 31 0, L_000002699fc95020;  alias, 1 drivers
v000002699fc29990 .array "InstMem", 0 1023, 31 0;
v000002699fc29f30_0 .net *"_ivl_0", 31 0, L_000002699fcdf7f0;  1 drivers
v000002699fc29a30_0 .net *"_ivl_3", 9 0, L_000002699fcddef0;  1 drivers
v000002699fc2acf0_0 .net *"_ivl_4", 11 0, L_000002699fcde670;  1 drivers
L_000002699fc96480 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002699fc2ad90_0 .net *"_ivl_7", 1 0, L_000002699fc96480;  1 drivers
v000002699fc2ae30_0 .net "addr", 31 0, v000002699fc57d90_0;  alias, 1 drivers
v000002699fc29ad0_0 .var/i "i", 31 0;
L_000002699fcdf7f0 .array/port v000002699fc29990, L_000002699fcde670;
L_000002699fcddef0 .part v000002699fc57d90_0, 0, 10;
L_000002699fcde670 .concat [ 10 2 0 0], L_000002699fcddef0, L_000002699fc96480;
S_000002699fbc5400 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002699fbc5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002699fc95cd0 .functor BUFZ 32, L_000002699fcdefd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002699fc94f40 .functor BUFZ 32, L_000002699fcdf930, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002699fc2a570_0 .net *"_ivl_0", 31 0, L_000002699fcdefd0;  1 drivers
v000002699fc293f0_0 .net *"_ivl_10", 6 0, L_000002699fcde490;  1 drivers
L_000002699fc96558 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002699fc05200_0 .net *"_ivl_13", 1 0, L_000002699fc96558;  1 drivers
v000002699fc05340_0 .net *"_ivl_2", 6 0, L_000002699fcdf890;  1 drivers
L_000002699fc96510 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002699fc56cb0_0 .net *"_ivl_5", 1 0, L_000002699fc96510;  1 drivers
v000002699fc57390_0 .net *"_ivl_8", 31 0, L_000002699fcdf930;  1 drivers
v000002699fc577f0_0 .net "clk", 0 0, L_000002699fc94ed0;  alias, 1 drivers
v000002699fc58510_0 .var/i "i", 31 0;
v000002699fc57070_0 .net "readData1", 31 0, L_000002699fc95cd0;  alias, 1 drivers
v000002699fc58290_0 .net "readData2", 31 0, L_000002699fc94f40;  alias, 1 drivers
v000002699fc58790_0 .net "readRegister1", 4 0, L_000002699fc93b50;  alias, 1 drivers
v000002699fc56b70_0 .net "readRegister2", 4 0, L_000002699fcded50;  alias, 1 drivers
v000002699fc57430 .array "registers", 31 0, 31 0;
v000002699fc586f0_0 .net "rst", 0 0, v000002699fc93330_0;  alias, 1 drivers
v000002699fc57890_0 .net "we", 0 0, v000002699fc29b70_0;  alias, 1 drivers
v000002699fc56d50_0 .net "writeData", 31 0, L_000002699fcf41a0;  alias, 1 drivers
v000002699fc576b0_0 .net "writeRegister", 4 0, L_000002699fcdf610;  alias, 1 drivers
E_000002699fc179a0/0 .event negedge, v000002699fc2abb0_0;
E_000002699fc179a0/1 .event posedge, v000002699fc577f0_0;
E_000002699fc179a0 .event/or E_000002699fc179a0/0, E_000002699fc179a0/1;
L_000002699fcdefd0 .array/port v000002699fc57430, L_000002699fcdf890;
L_000002699fcdf890 .concat [ 5 2 0 0], L_000002699fc93b50, L_000002699fc96510;
L_000002699fcdf930 .array/port v000002699fc57430, L_000002699fcde490;
L_000002699fcde490 .concat [ 5 2 0 0], L_000002699fcded50, L_000002699fc96558;
S_000002699fbc5590 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002699fbc5400;
 .timescale 0 0;
v000002699fc29170_0 .var/i "i", 31 0;
S_000002699fbaf7a0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002699fbc5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002699fc179e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002699fc95b80 .functor NOT 1, v000002699fc2a9d0_0, C4<0>, C4<0>, C4<0>;
v000002699fc57110_0 .net *"_ivl_0", 0 0, L_000002699fc95b80;  1 drivers
v000002699fc58150_0 .net "in1", 4 0, L_000002699fcded50;  alias, 1 drivers
v000002699fc56df0_0 .net "in2", 4 0, L_000002699fc93ab0;  alias, 1 drivers
v000002699fc56c10_0 .net "out", 4 0, L_000002699fcdf610;  alias, 1 drivers
v000002699fc568f0_0 .net "s", 0 0, v000002699fc2a9d0_0;  alias, 1 drivers
L_000002699fcdf610 .functor MUXZ 5, L_000002699fc93ab0, L_000002699fcded50, L_000002699fc95b80, C4<>;
S_000002699fbaf930 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002699fbc5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002699fc17a20 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002699fc95790 .functor NOT 1, v000002699fc290d0_0, C4<0>, C4<0>, C4<0>;
v000002699fc58650_0 .net *"_ivl_0", 0 0, L_000002699fc95790;  1 drivers
v000002699fc58330_0 .net "in1", 31 0, v000002699fc56e90_0;  alias, 1 drivers
v000002699fc574d0_0 .net "in2", 31 0, v000002699fc57bb0_0;  alias, 1 drivers
v000002699fc571b0_0 .net "out", 31 0, L_000002699fcf41a0;  alias, 1 drivers
v000002699fc57750_0 .net "s", 0 0, v000002699fc290d0_0;  alias, 1 drivers
L_000002699fcf41a0 .functor MUXZ 32, v000002699fc57bb0_0, v000002699fc56e90_0, L_000002699fc95790, C4<>;
S_000002699fbf6240 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002699fbc5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002699fbf63d0 .param/l "ADD" 0 9 12, C4<0000>;
P_000002699fbf6408 .param/l "AND" 0 9 12, C4<0010>;
P_000002699fbf6440 .param/l "NOR" 0 9 12, C4<0101>;
P_000002699fbf6478 .param/l "OR" 0 9 12, C4<0011>;
P_000002699fbf64b0 .param/l "SGT" 0 9 12, C4<0111>;
P_000002699fbf64e8 .param/l "SLL" 0 9 12, C4<1000>;
P_000002699fbf6520 .param/l "SLT" 0 9 12, C4<0110>;
P_000002699fbf6558 .param/l "SRL" 0 9 12, C4<1001>;
P_000002699fbf6590 .param/l "SUB" 0 9 12, C4<0001>;
P_000002699fbf65c8 .param/l "XOR" 0 9 12, C4<0100>;
P_000002699fbf6600 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002699fbf6638 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002699fc969d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002699fc57930_0 .net/2u *"_ivl_0", 31 0, L_000002699fc969d8;  1 drivers
v000002699fc57cf0_0 .net "opSel", 3 0, v000002699fc2a070_0;  alias, 1 drivers
v000002699fc57570_0 .net "operand1", 31 0, L_000002699fcf5a00;  alias, 1 drivers
v000002699fc581f0_0 .net "operand2", 31 0, L_000002699fcf56e0;  alias, 1 drivers
v000002699fc56e90_0 .var "result", 31 0;
v000002699fc585b0_0 .net "zero", 0 0, L_000002699fcf50a0;  alias, 1 drivers
E_000002699fc17aa0 .event anyedge, v000002699fc2a070_0, v000002699fc57570_0, v000002699fc297b0_0;
L_000002699fcf50a0 .cmp/eq 32, v000002699fc56e90_0, L_000002699fc969d8;
S_000002699fbdd8d0 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002699fbc5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002699fc90090 .param/l "RType" 0 4 2, C4<000000>;
P_000002699fc900c8 .param/l "add" 0 4 5, C4<100000>;
P_000002699fc90100 .param/l "addi" 0 4 8, C4<001000>;
P_000002699fc90138 .param/l "addu" 0 4 5, C4<100001>;
P_000002699fc90170 .param/l "and_" 0 4 5, C4<100100>;
P_000002699fc901a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002699fc901e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002699fc90218 .param/l "bne" 0 4 10, C4<000101>;
P_000002699fc90250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002699fc90288 .param/l "j" 0 4 12, C4<000010>;
P_000002699fc902c0 .param/l "jal" 0 4 12, C4<000011>;
P_000002699fc902f8 .param/l "jr" 0 4 6, C4<001000>;
P_000002699fc90330 .param/l "lw" 0 4 8, C4<100011>;
P_000002699fc90368 .param/l "nor_" 0 4 5, C4<100111>;
P_000002699fc903a0 .param/l "or_" 0 4 5, C4<100101>;
P_000002699fc903d8 .param/l "ori" 0 4 8, C4<001101>;
P_000002699fc90410 .param/l "sgt" 0 4 6, C4<101011>;
P_000002699fc90448 .param/l "sll" 0 4 6, C4<000000>;
P_000002699fc90480 .param/l "slt" 0 4 5, C4<101010>;
P_000002699fc904b8 .param/l "slti" 0 4 8, C4<101010>;
P_000002699fc904f0 .param/l "srl" 0 4 6, C4<000010>;
P_000002699fc90528 .param/l "sub" 0 4 5, C4<100010>;
P_000002699fc90560 .param/l "subu" 0 4 5, C4<100011>;
P_000002699fc90598 .param/l "sw" 0 4 8, C4<101011>;
P_000002699fc905d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002699fc90608 .param/l "xori" 0 4 8, C4<001110>;
v000002699fc56f30_0 .var "PCsrc", 0 0;
v000002699fc583d0_0 .net "funct", 5 0, L_000002699fcdeb70;  alias, 1 drivers
v000002699fc56990_0 .net "opcode", 5 0, L_000002699fc93650;  alias, 1 drivers
v000002699fc57a70_0 .net "operand1", 31 0, L_000002699fc95cd0;  alias, 1 drivers
v000002699fc57e30_0 .net "operand2", 31 0, L_000002699fcf56e0;  alias, 1 drivers
v000002699fc572f0_0 .net "rst", 0 0, v000002699fc93330_0;  alias, 1 drivers
E_000002699fc17ae0/0 .event anyedge, v000002699fc2abb0_0, v000002699fc2a110_0, v000002699fc57070_0, v000002699fc297b0_0;
E_000002699fc17ae0/1 .event anyedge, v000002699fc2ab10_0;
E_000002699fc17ae0 .event/or E_000002699fc17ae0/0, E_000002699fc17ae0/1;
S_000002699fbdda60 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002699fbc5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002699fc57b10 .array "DataMem", 0 1023, 31 0;
v000002699fc57250_0 .net "address", 31 0, v000002699fc56e90_0;  alias, 1 drivers
v000002699fc579d0_0 .net "clock", 0 0, L_000002699fc956b0;  1 drivers
v000002699fc56a30_0 .net "data", 31 0, L_000002699fc94f40;  alias, 1 drivers
v000002699fc56fd0_0 .var/i "i", 31 0;
v000002699fc57bb0_0 .var "q", 31 0;
v000002699fc57610_0 .net "rden", 0 0, v000002699fc29670_0;  alias, 1 drivers
v000002699fc57c50_0 .net "wren", 0 0, v000002699fc29e90_0;  alias, 1 drivers
E_000002699fc17be0 .event posedge, v000002699fc579d0_0;
S_000002699fba6a50 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002699fbc5d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002699fc171e0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002699fc56ad0_0 .net "PCin", 31 0, L_000002699fcdfcf0;  alias, 1 drivers
v000002699fc57d90_0 .var "PCout", 31 0;
v000002699fc57ed0_0 .net "clk", 0 0, L_000002699fc94ed0;  alias, 1 drivers
v000002699fc57f70_0 .net "rst", 0 0, v000002699fc93330_0;  alias, 1 drivers
    .scope S_000002699fbdd8d0;
T_0 ;
    %wait E_000002699fc17ae0;
    %load/vec4 v000002699fc572f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002699fc56f30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002699fc56990_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002699fc57a70_0;
    %load/vec4 v000002699fc57e30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002699fc56990_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002699fc57a70_0;
    %load/vec4 v000002699fc57e30_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002699fc56990_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002699fc56990_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002699fc56990_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002699fc583d0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002699fc56f30_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002699fba6a50;
T_1 ;
    %wait E_000002699fc179a0;
    %load/vec4 v000002699fc57f70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002699fc57d90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002699fc56ad0_0;
    %assign/vec4 v000002699fc57d90_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002699fb56b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002699fc29ad0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002699fc29ad0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002699fc29ad0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %load/vec4 v000002699fc29ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002699fc29ad0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc29990, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002699fb569c0;
T_3 ;
    %wait E_000002699fc178a0;
    %load/vec4 v000002699fc2abb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002699fc29710_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002699fc2a070_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002699fc2ac50_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002699fc29b70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002699fc29e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002699fc290d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002699fc29670_0, 0;
    %assign/vec4 v000002699fc2a9d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002699fc29710_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002699fc2a070_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002699fc2ac50_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002699fc29b70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002699fc29e90_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002699fc290d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002699fc29670_0, 0, 1;
    %store/vec4 v000002699fc2a9d0_0, 0, 1;
    %load/vec4 v000002699fc2a110_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002699fc29710_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002699fc2a9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002699fc29b70_0, 0;
    %load/vec4 v000002699fc2ab10_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002699fc2a070_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002699fc2a070_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002699fc2a070_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002699fc2a070_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002699fc2a070_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002699fc2a070_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002699fc2a070_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002699fc2a070_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002699fc2a070_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002699fc2a070_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002699fc2ac50_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002699fc2a070_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002699fc2ac50_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002699fc2a070_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002699fc2a070_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002699fc29b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002699fc2a9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002699fc2ac50_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002699fc29b70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002699fc2a9d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002699fc2ac50_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002699fc2a070_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002699fc29b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002699fc2ac50_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002699fc2a070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002699fc29b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002699fc2ac50_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002699fc2a070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002699fc29b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002699fc2ac50_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002699fc2a070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002699fc29b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002699fc2ac50_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002699fc29670_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002699fc29b70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002699fc2ac50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002699fc290d0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002699fc29e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002699fc2ac50_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002699fc2a070_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002699fc2a070_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002699fbc5400;
T_4 ;
    %wait E_000002699fc179a0;
    %fork t_1, S_000002699fbc5590;
    %jmp t_0;
    .scope S_000002699fbc5590;
t_1 ;
    %load/vec4 v000002699fc586f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002699fc29170_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002699fc29170_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002699fc29170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc57430, 0, 4;
    %load/vec4 v000002699fc29170_0;
    %addi 1, 0, 32;
    %store/vec4 v000002699fc29170_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002699fc57890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002699fc56d50_0;
    %load/vec4 v000002699fc576b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc57430, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc57430, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002699fbc5400;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002699fbc5400;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002699fc58510_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002699fc58510_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002699fc58510_0;
    %ix/getv/s 4, v000002699fc58510_0;
    %load/vec4a v000002699fc57430, 4;
    %ix/getv/s 4, v000002699fc58510_0;
    %load/vec4a v000002699fc57430, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002699fc58510_0;
    %addi 1, 0, 32;
    %store/vec4 v000002699fc58510_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002699fbf6240;
T_6 ;
    %wait E_000002699fc17aa0;
    %load/vec4 v000002699fc57cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002699fc56e90_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002699fc57570_0;
    %load/vec4 v000002699fc581f0_0;
    %add;
    %assign/vec4 v000002699fc56e90_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002699fc57570_0;
    %load/vec4 v000002699fc581f0_0;
    %sub;
    %assign/vec4 v000002699fc56e90_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002699fc57570_0;
    %load/vec4 v000002699fc581f0_0;
    %and;
    %assign/vec4 v000002699fc56e90_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002699fc57570_0;
    %load/vec4 v000002699fc581f0_0;
    %or;
    %assign/vec4 v000002699fc56e90_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002699fc57570_0;
    %load/vec4 v000002699fc581f0_0;
    %xor;
    %assign/vec4 v000002699fc56e90_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002699fc57570_0;
    %load/vec4 v000002699fc581f0_0;
    %or;
    %inv;
    %assign/vec4 v000002699fc56e90_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002699fc57570_0;
    %load/vec4 v000002699fc581f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002699fc56e90_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002699fc581f0_0;
    %load/vec4 v000002699fc57570_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002699fc56e90_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002699fc57570_0;
    %ix/getv 4, v000002699fc581f0_0;
    %shiftl 4;
    %assign/vec4 v000002699fc56e90_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002699fc57570_0;
    %ix/getv 4, v000002699fc581f0_0;
    %shiftr 4;
    %assign/vec4 v000002699fc56e90_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002699fbdda60;
T_7 ;
    %wait E_000002699fc17be0;
    %load/vec4 v000002699fc57610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002699fc57250_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002699fc57b10, 4;
    %assign/vec4 v000002699fc57bb0_0, 0;
T_7.0 ;
    %load/vec4 v000002699fc57c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002699fc56a30_0;
    %ix/getv 3, v000002699fc57250_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc57b10, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002699fbdda60;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002699fc56fd0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002699fc56fd0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002699fc56fd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002699fc57b10, 0, 4;
    %load/vec4 v000002699fc56fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002699fc56fd0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000002699fbdda60;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002699fc56fd0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002699fc56fd0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002699fc56fd0_0;
    %load/vec4a v000002699fc57b10, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002699fc56fd0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002699fc56fd0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002699fc56fd0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002699fbc5d40;
T_10 ;
    %wait E_000002699fc179a0;
    %load/vec4 v000002699fc93fb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002699fc94370_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002699fc94370_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002699fc94370_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002699fc1f350;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002699fc92750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002699fc93330_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002699fc1f350;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002699fc92750_0;
    %inv;
    %assign/vec4 v000002699fc92750_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002699fc1f350;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002699fc93330_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002699fc93330_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002699fc927f0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
