-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "11/07/2014 22:35:33"

-- 
-- Device: Altera EP2C35F672C6 Package FBGA672
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	MasterVerilog IS
    PORT (
	clk_27 : IN std_logic;
	clk_50 : IN std_logic;
	switch : IN std_logic_vector(17 DOWNTO 0);
	green : OUT std_logic_vector(8 DOWNTO 0);
	red : OUT std_logic_vector(17 DOWNTO 0);
	pushBut : IN std_logic_vector(3 DOWNTO 0);
	Hex0 : OUT std_logic_vector(6 DOWNTO 0);
	Hex1 : OUT std_logic_vector(6 DOWNTO 0);
	Hex2 : OUT std_logic_vector(6 DOWNTO 0);
	Hex3 : OUT std_logic_vector(6 DOWNTO 0);
	Hex4 : OUT std_logic_vector(6 DOWNTO 0);
	Hex5 : OUT std_logic_vector(6 DOWNTO 0);
	Hex6 : OUT std_logic_vector(6 DOWNTO 0);
	Hex7 : OUT std_logic_vector(6 DOWNTO 0)
	);
END MasterVerilog;

-- Design Ports Information
-- clk_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[5]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[6]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[7]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[8]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[9]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[10]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[11]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[12]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[13]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[14]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[15]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[16]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[17]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- green[0]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- green[1]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- green[2]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- green[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- green[4]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- green[5]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- green[6]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- green[7]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- green[8]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[8]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[9]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[10]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[11]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[12]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[13]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[14]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[15]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[16]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- red[17]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- pushBut[2]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- Hex0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- Hex7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- switch[1]	=>  Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[0]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[3]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[2]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- switch[4]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clk_27	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- pushBut[1]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- pushBut[0]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- pushBut[3]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF MasterVerilog IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clk_27 : std_logic;
SIGNAL ww_clk_50 : std_logic;
SIGNAL ww_switch : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_green : std_logic_vector(8 DOWNTO 0);
SIGNAL ww_red : std_logic_vector(17 DOWNTO 0);
SIGNAL ww_pushBut : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_Hex0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_Hex1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_Hex2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_Hex3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_Hex4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_Hex5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_Hex6 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_Hex7 : std_logic_vector(6 DOWNTO 0);
SIGNAL \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \aProcessor|CSG|DecodeInst|Equal0~1clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \aProcessor|InstAddGen|PC[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \debounceit0|PB_state~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \aProcessor|CSG|SelectSignals|ALU_Op[0]~1clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk_27~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \aProcessor|ALU|Add2~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~10_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[6]~45_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~12_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~14_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~16_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[8]~49_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~18_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~18_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~18_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[10]~53_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~22_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[12]~57_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~26_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~28_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~30_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~32_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~32_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~32_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~32_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~36_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[19]~71_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~38_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[21]~75_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~44_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[22]~77_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~46_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[23]~80\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[24]~81_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[24]~82\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[25]~83_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[25]~84\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~50_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[26]~85_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[26]~86\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[27]~87_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[27]~88\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~54_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~54_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[28]~89_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[28]~90\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~58_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[29]~91_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[29]~92\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~61\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~61\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[30]~93_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[30]~94\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~62_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~62_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[31]~95_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[6]~28_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[8]~32_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[10]~36_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[14]~45\ : std_logic;
SIGNAL \debounceit1|PB_cnt[15]~46_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[0]~16_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[0]~17\ : std_logic;
SIGNAL \debounceit0|PB_cnt[1]~18_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[1]~19\ : std_logic;
SIGNAL \debounceit0|PB_cnt[2]~20_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[2]~21\ : std_logic;
SIGNAL \debounceit0|PB_cnt[3]~22_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[3]~23\ : std_logic;
SIGNAL \debounceit0|PB_cnt[4]~24_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[4]~25\ : std_logic;
SIGNAL \debounceit0|PB_cnt[5]~26_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[5]~27\ : std_logic;
SIGNAL \debounceit0|PB_cnt[6]~28_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[6]~29\ : std_logic;
SIGNAL \debounceit0|PB_cnt[7]~30_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[7]~31\ : std_logic;
SIGNAL \debounceit0|PB_cnt[8]~32_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[8]~33\ : std_logic;
SIGNAL \debounceit0|PB_cnt[9]~34_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[9]~35\ : std_logic;
SIGNAL \debounceit0|PB_cnt[10]~36_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[10]~37\ : std_logic;
SIGNAL \debounceit0|PB_cnt[11]~38_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[11]~39\ : std_logic;
SIGNAL \debounceit0|PB_cnt[12]~40_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[12]~41\ : std_logic;
SIGNAL \debounceit0|PB_cnt[13]~42_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[13]~43\ : std_logic;
SIGNAL \debounceit0|PB_cnt[14]~44_combout\ : std_logic;
SIGNAL \debounceit0|PB_cnt[14]~45\ : std_logic;
SIGNAL \debounceit0|PB_cnt[15]~46_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[8]~32_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[10]~36_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[12]~40_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~2_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~3_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~4_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~5_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~9_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~10_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux30~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~12_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~13_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~16_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~17_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux29~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux29~1_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~18_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux29~2_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux29~3_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux29~4_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux25~1_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux29~5_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux29~6_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~23_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~24_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~25_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~26_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~30_combout\ : std_logic;
SIGNAL \aProcessor|MuxC|ShiftRight0~3_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~32_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~33_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~34_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~35_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux27~2_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~37_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux27~3_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~38_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~39_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~40_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~41_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~42_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~43_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux26~3_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~44_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux26~4_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux25~2_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux25~4_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux25~5_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux25~6_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux25~7_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux25~8_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~1_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~4_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~7_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~8_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~11_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~12_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~46_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~14_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~15_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[8]~17_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[8]~19_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~47_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[12]~21_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[12]~22_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[8]~23_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[8]~27_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[8]~28_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~33_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~34_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~35_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~36_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~37_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~38_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~42_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~43_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~44_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~45_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~46_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~50_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~47_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~50_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~51_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~52_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[12]~60_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[12]~61_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[12]~62_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[12]~63_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[12]~64_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[12]~65_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[12]~66_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~68_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~69_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~70_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~71_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~72_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~73_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux17~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux17~1_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux17~2_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~54_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~55_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~56_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux17~3_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~77_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~78_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~79_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~80_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~81_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~82_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux26~6_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~1_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~2_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~3_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~89_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~90_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~91_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~92_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~59_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~99_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~100_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~101_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~102_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~103_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~104_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~107_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~108_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~109_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~110_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~111_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~112_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~4_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~5_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~60_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~62_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux11~2_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~8_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~9_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~10_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~11_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~12_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~13_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~116_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~117_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~118_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~119_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~120_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~121_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~122_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~125_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~15_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux7~2_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~64_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~134_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~135_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~137_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~138_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~145_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~146_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~147_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~148_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~149_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~150_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~151_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~154_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~155_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~156_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~157_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~158_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~159_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~160_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux3~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~66_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~67_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux3~1_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~162_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~163_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~164_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~165_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~166_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~167_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~168_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~171_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~172_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~173_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~174_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~175_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~180_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~181_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~182_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~183_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~184_combout\ : std_logic;
SIGNAL \debounceit0|PB_state~regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~928_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~768_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1092_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1093_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~864_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~736_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~608_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1095_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~992_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1096_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~256_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~192_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1100_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~416_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1116_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1117_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal1~19_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|WideNor1~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|WideNor1~1_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal6~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|WideNor1~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector35~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector35~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector35~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector35~6_combout\ : std_logic;
SIGNAL \debounceit1|PB_state~2_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~193_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~161_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~129_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1140_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~225_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1141_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~321_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~65_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~97_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1155_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1156_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1161_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1162_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1163_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1164_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1165_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1166_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1167_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1168_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1169_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1170_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~2_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1174_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~642_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~866_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~738_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~610_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1179_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~994_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1180_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~290_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1182_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1184_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~226_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1185_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1186_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1187_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1188_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~418_regout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector33~3_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1197_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1198_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1200_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1201_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1216_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1217_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1218_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~899_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1219_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1220_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~195_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1224_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1225_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1228_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~99_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1229_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~3_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~868_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~132_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1268_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1269_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~36_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~4_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1270_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1271_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1272_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1287_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1291_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector31~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector31~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~5_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~933_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1305_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~197_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~165_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~133_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1308_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~229_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1309_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~293_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1310_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1311_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~69_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~5_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1312_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1313_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1314_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~453_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~421_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1315_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1316_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1317_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1319_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1320_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1329_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1330_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1333_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~934_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~646_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1347_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1350_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1352_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~454_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~390_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1357_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1358_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector29~5_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1363_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1364_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1365_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1366_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1367_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1378_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~551_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1382_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~775_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~519_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1386_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1387_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1389_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~999_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1390_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~39_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1396_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1397_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~455_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~423_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~391_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1399_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~487_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1400_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1415_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1420_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1421_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~808_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1428_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~872_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~168_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~200_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1436_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1437_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~72_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1438_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1439_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1440_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~392_regout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector27~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector27~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~8_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1462_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1463_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1466_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~713_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1468_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1469_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~777_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1470_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1471_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1472_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~745_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~265_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~41_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~73_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~9_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1480_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~105_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1481_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~393_regout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~9_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1499_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1500_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1501_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1502_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1503_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1504_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~714_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~778_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1002_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1518_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~170_regout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector25~5_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1531_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1532_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1533_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1534_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1535_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1541_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1542_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1543_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1544_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1545_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1550_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~939_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1551_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~587_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~747_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1560_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~299_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1562_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1563_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~75_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~11_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1564_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1565_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1566_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~11_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1573_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1585_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1588_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1589_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~684_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~556_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1594_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~332_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~268_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1602_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1603_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~172_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~204_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~140_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1604_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~236_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1605_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~44_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~12_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1606_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1607_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1608_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1609_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1610_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1611_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~12_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1615_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1620_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1621_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1625_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1626_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1627_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1636_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1637_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1638_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1639_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1640_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1641_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~205_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~173_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1644_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1645_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~77_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~429_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~397_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1651_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~13_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1672_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1673_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~718_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1676_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1677_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1686_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~366_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1687_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~110_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1709_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1710_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1711_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1712_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1713_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~783_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1722_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1723_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1725_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~303_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1730_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1731_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~47_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1732_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1733_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1734_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~15_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1739_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~560_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1767_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1768_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1772_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1773_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~48_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~16_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1774_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1775_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1776_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~464_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~496_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1783_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1785_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1795_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector19~1_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~561_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1802_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~849_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1804_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1805_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~785_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~657_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1806_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1807_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1808_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~881_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~625_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1809_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1830_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1831_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1833_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~17_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~722_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~850_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~594_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1844_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~978_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1845_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1010_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~178_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~210_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~146_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1856_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~242_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1857_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~82_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~50_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~18_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1858_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~114_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1859_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1860_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~466_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~402_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1861_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1865_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1866_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1875_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1876_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1877_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1878_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1879_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1880_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1881_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1882_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1883_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1884_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~18_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1886_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~947_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1887_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~851_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~723_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1888_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1889_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~915_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~211_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1896_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1897_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1898_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~371_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1899_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~83_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1914_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1921_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1922_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1935_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1012_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1936_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~276_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1938_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1939_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~21_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~725_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1972_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1973_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~661_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~533_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1974_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1975_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1976_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~629_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1977_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~341_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~277_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1982_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1983_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~85_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~21_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1984_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1985_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1986_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~437_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~405_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1987_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1995_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2003_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2005_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2008_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~726_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~790_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~534_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2016_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2017_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~886_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2019_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2020_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2022_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~374_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2023_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~214_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~150_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2024_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2037_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2045_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2046_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2050_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2051_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2054_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~951_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2055_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~983_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~887_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~631_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2061_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2066_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~23_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2079_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2080_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2082_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2083_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~984_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2098_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~760_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1016_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~152_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~504_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2124_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2125_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2131_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2132_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2134_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2135_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~24_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2140_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~985_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2141_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~793_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2142_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2143_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2144_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~889_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~633_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2145_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~185_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~281_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~25_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2152_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~441_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~409_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2155_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2159_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2166_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2167_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2169_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2171_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2172_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2176_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2177_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~25_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2180_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~698_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2182_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2187_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1018_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2188_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~154_regout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector9~1_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~699_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~571_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2222_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2223_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2224_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~667_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2226_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2227_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1019_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~347_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~283_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2234_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2255_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2256_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2257_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2258_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2259_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2264_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2268_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~924_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2269_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~892_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~764_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~636_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2271_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1020_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2272_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~348_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~316_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~284_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2274_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~380_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2275_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~188_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~156_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2276_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2277_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2278_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2279_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2280_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~444_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2281_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2282_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2283_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2292_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2293_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2295_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2296_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector7~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~28_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2306_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~605_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2313_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2314_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~221_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~189_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2316_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2317_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~509_regout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~29_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2329_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2330_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2341_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2342_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2344_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2345_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~862_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~606_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2348_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~830_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~670_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~766_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~638_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2355_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~478_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~414_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2365_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~30_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2369_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2370_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2371_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2372_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2373_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2374_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2375_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2376_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2377_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2378_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2383_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2384_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2386_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~831_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~575_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2390_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2392_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~671_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~543_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2394_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2397_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~223_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~191_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~159_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2400_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~255_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2401_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~383_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2404_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2407_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector32~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector32~9_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector32~10_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2411_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2412_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2415_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2421_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2422_combout\ : std_logic;
SIGNAL \debounceit0|PB_sync_1~regout\ : std_logic;
SIGNAL \debounceit0|PB_state~0_combout\ : std_logic;
SIGNAL \debounceit0|PB_state~1_combout\ : std_logic;
SIGNAL \debounceit0|PB_state~2_combout\ : std_logic;
SIGNAL \debounceit0|PB_state~3_combout\ : std_logic;
SIGNAL \debounceit0|PB_state~4_combout\ : std_logic;
SIGNAL \debounceit0|PB_state~5_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Y_Select[0]~0_combout\ : std_logic;
SIGNAL \debounceit3|PB_state~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Equal18~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Equal18~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Equal18~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Equal18~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Equal18~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Equal18~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Equal18~6_combout\ : std_logic;
SIGNAL \debounceit0|comb~0_combout\ : std_logic;
SIGNAL \debounceit0|PB_sync_0~regout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~68_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux15~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector23~15_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|WideOr1~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector29~13_combout\ : std_logic;
SIGNAL \debounceit0|PB_sync_0~0_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~32_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~33_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~37_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~7_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~40_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~42_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~12_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~45_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~49_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~18_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~21_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~27_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~60_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~62_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~31_combout\ : std_logic;
SIGNAL \debounceit0|PB_state~clkctrl_outclk\ : std_logic;
SIGNAL \aProcessor|RegFile|R~768feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~256feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~225feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~418feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~132feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~133feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~229feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~519feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~872feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~745feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~265feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~714feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1002feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~939feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~747feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~172feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~236feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~77feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~783feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1010feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~851feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~915feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~661feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~405feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~726feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~374feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~951feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~983feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~152feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~760feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1016feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~504feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~793feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~985feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~154feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~924feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~380feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~191feeder_combout\ : std_logic;
SIGNAL \aProcessor|CSG|StageGenerator|ClockCount~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|StageGenerator|ClockCount~1_combout\ : std_logic;
SIGNAL \aProcessor|CSG|StageGenerator|ClockCount~2_combout\ : std_logic;
SIGNAL \aProcessor|GreenLEDs~0_combout\ : std_logic;
SIGNAL \aProcessor|Decoder0~0_combout\ : std_logic;
SIGNAL \aProcessor|WideOr2~0_combout\ : std_logic;
SIGNAL \aProcessor|WideOr1~0_combout\ : std_logic;
SIGNAL \aProcessor|GreenLEDs[4]~1_combout\ : std_logic;
SIGNAL \aProcessor|WideOr0~0_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[0]~16_combout\ : std_logic;
SIGNAL \debounceit1|PB_sync_0~0_combout\ : std_logic;
SIGNAL \debounceit1|PB_sync_0~regout\ : std_logic;
SIGNAL \debounceit1|PB_sync_1~feeder_combout\ : std_logic;
SIGNAL \debounceit1|PB_sync_1~regout\ : std_logic;
SIGNAL \debounceit1|comb~0_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[0]~17\ : std_logic;
SIGNAL \debounceit1|PB_cnt[1]~18_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[1]~19\ : std_logic;
SIGNAL \debounceit1|PB_cnt[2]~20_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[2]~21\ : std_logic;
SIGNAL \debounceit1|PB_cnt[3]~23\ : std_logic;
SIGNAL \debounceit1|PB_cnt[4]~24_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[4]~25\ : std_logic;
SIGNAL \debounceit1|PB_cnt[5]~27\ : std_logic;
SIGNAL \debounceit1|PB_cnt[6]~29\ : std_logic;
SIGNAL \debounceit1|PB_cnt[7]~30_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[7]~31\ : std_logic;
SIGNAL \debounceit1|PB_cnt[8]~33\ : std_logic;
SIGNAL \debounceit1|PB_cnt[9]~34_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[9]~35\ : std_logic;
SIGNAL \debounceit1|PB_cnt[10]~37\ : std_logic;
SIGNAL \debounceit1|PB_cnt[11]~38_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[11]~39\ : std_logic;
SIGNAL \debounceit1|PB_cnt[12]~41\ : std_logic;
SIGNAL \debounceit1|PB_cnt[13]~42_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[13]~43\ : std_logic;
SIGNAL \debounceit1|PB_cnt[14]~44_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[12]~40_combout\ : std_logic;
SIGNAL \debounceit1|PB_state~3_combout\ : std_logic;
SIGNAL \debounceit1|PB_state~0_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[3]~22_combout\ : std_logic;
SIGNAL \debounceit1|PB_cnt[5]~26_combout\ : std_logic;
SIGNAL \debounceit1|PB_state~1_combout\ : std_logic;
SIGNAL \debounceit1|PB_state~4_combout\ : std_logic;
SIGNAL \debounceit1|PB_state~5_combout\ : std_logic;
SIGNAL \debounceit1|PB_state~regout\ : std_logic;
SIGNAL \clk_27~combout\ : std_logic;
SIGNAL \clk_27~clkctrl_outclk\ : std_logic;
SIGNAL \aProcessor|Decoder0~1_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[0]~32_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[0]~16_combout\ : std_logic;
SIGNAL \debounceit3|PB_sync_0~0_combout\ : std_logic;
SIGNAL \debounceit3|PB_sync_0~regout\ : std_logic;
SIGNAL \debounceit3|PB_sync_1~regout\ : std_logic;
SIGNAL \debounceit3|comb~0_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[0]~17\ : std_logic;
SIGNAL \debounceit3|PB_cnt[1]~18_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[1]~19\ : std_logic;
SIGNAL \debounceit3|PB_cnt[2]~20_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[2]~21\ : std_logic;
SIGNAL \debounceit3|PB_cnt[3]~23\ : std_logic;
SIGNAL \debounceit3|PB_cnt[4]~24_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[4]~25\ : std_logic;
SIGNAL \debounceit3|PB_cnt[5]~27\ : std_logic;
SIGNAL \debounceit3|PB_cnt[6]~29\ : std_logic;
SIGNAL \debounceit3|PB_cnt[7]~30_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[7]~31\ : std_logic;
SIGNAL \debounceit3|PB_cnt[8]~33\ : std_logic;
SIGNAL \debounceit3|PB_cnt[9]~34_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[9]~35\ : std_logic;
SIGNAL \debounceit3|PB_cnt[10]~37\ : std_logic;
SIGNAL \debounceit3|PB_cnt[11]~38_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[11]~39\ : std_logic;
SIGNAL \debounceit3|PB_cnt[12]~41\ : std_logic;
SIGNAL \debounceit3|PB_cnt[13]~42_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[13]~43\ : std_logic;
SIGNAL \debounceit3|PB_cnt[14]~44_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[14]~45\ : std_logic;
SIGNAL \debounceit3|PB_cnt[15]~46_combout\ : std_logic;
SIGNAL \debounceit3|PB_state~0_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[6]~28_combout\ : std_logic;
SIGNAL \debounceit3|PB_state~2_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[5]~26_combout\ : std_logic;
SIGNAL \debounceit3|PB_cnt[3]~22_combout\ : std_logic;
SIGNAL \debounceit3|PB_state~1_combout\ : std_logic;
SIGNAL \debounceit3|PB_state~4_combout\ : std_logic;
SIGNAL \debounceit3|PB_state~5_combout\ : std_logic;
SIGNAL \debounceit3|PB_state~regout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC~34_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[0]~33\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[1]~35_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[1]~36\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[2]~37_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[2]~38\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[3]~39_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[3]~40\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[4]~41_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[4]~42\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[5]~43_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~6_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~7_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux31~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~8_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux31~1_combout\ : std_logic;
SIGNAL \aProcessor|CSG|DecodeInst|Instruction_Format[0]~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|ALU_Op[5]~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|DecodeInst|Decoder0~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|DecodeInst|Equal0~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|DecodeInst|Equal0~1_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|ALU_Op[0]~1_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|B_Select~combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\ : std_logic;
SIGNAL \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~0_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[0]~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|DecodeInst|WideOr0~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|DecodeInst|Decoder1~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|DecodeInst|Decoder1~1_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal1~20_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal1~21_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal1~6_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal1~3_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal1~24_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal1~22_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal1~23_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|WideOr1~9_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal2~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|DecodeInst|Instruction_OP_Code[6]~1_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal13~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal15~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|DecodeInst|Instruction_OP_Code[7]~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal13~1_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal11~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal12~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|WideOr1~8_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|ALU_Op[3]~5_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal2~1_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal2~2_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal14~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal10~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal3~8_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|WideNor1~3_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|WideNor1~4_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal7~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal3~9_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal11~1_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|WideOr5~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|ALU_Op[1]~3_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal4~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Equal5~8_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|WideOr3~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|ALU_Op[2]~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector4~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|WideNor1~2_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|ALU_Op[0]~2_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|ALU_Op[0]~1clkctrl_outclk\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1119_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~320feeder_combout\ : std_logic;
SIGNAL \aProcessor|IR|Q[26]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|CSG|EnableSignals|Mux3~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|EnableSignals|RF_WRITE~combout\ : std_logic;
SIGNAL \aProcessor|MuxC|ShiftRight0~1_combout\ : std_logic;
SIGNAL \aProcessor|IR|Q[25]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|MuxC|ShiftRight0~2_combout\ : std_logic;
SIGNAL \aProcessor|MuxC|ShiftRight0~4_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2433_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2494\ : std_logic;
SIGNAL \aProcessor|RegFile|R~320_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1120_combout\ : std_logic;
SIGNAL \aProcessor|MuxC|ShiftRight0~0_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2435_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2507\ : std_logic;
SIGNAL \aProcessor|RegFile|R~448_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2443_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2508\ : std_logic;
SIGNAL \aProcessor|RegFile|R~384_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1126_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2447_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2509\ : std_logic;
SIGNAL \aProcessor|RegFile|R~480_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1127_combout\ : std_logic;
SIGNAL \aProcessor|IR|Q[29]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2445_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2501\ : std_logic;
SIGNAL \aProcessor|RegFile|R~224_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2437_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2498\ : std_logic;
SIGNAL \aProcessor|RegFile|R~160_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2440_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2500\ : std_logic;
SIGNAL \aProcessor|RegFile|R~128_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1121_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1122_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2446_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2505\ : std_logic;
SIGNAL \aProcessor|RegFile|R~96_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2434_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2502\ : std_logic;
SIGNAL \aProcessor|RegFile|R~64_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2438_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2503\ : std_logic;
SIGNAL \aProcessor|RegFile|R~32_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2442_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2504\ : std_logic;
SIGNAL \aProcessor|RegFile|R~0_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1123_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1124_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1125_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1128_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2481\ : std_logic;
SIGNAL \aProcessor|RegFile|R~960_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2480\ : std_logic;
SIGNAL \aProcessor|RegFile|R~576_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~832_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1109_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1110_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2486\ : std_logic;
SIGNAL \aProcessor|RegFile|R~640_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2489\ : std_logic;
SIGNAL \aProcessor|RegFile|R~896_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2488\ : std_logic;
SIGNAL \aProcessor|RegFile|R~512_regout\ : std_logic;
SIGNAL \aProcessor|IR|Q[30]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1113_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1114_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~800feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2436_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2482\ : std_logic;
SIGNAL \aProcessor|RegFile|R~800_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2484\ : std_logic;
SIGNAL \aProcessor|RegFile|R~544_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1111_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1112_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1115_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1118_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1129_combout\ : std_logic;
SIGNAL \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector35~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector35~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector35~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|WideOr5~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|WideOr5~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector1~0_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2439_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2485\ : std_logic;
SIGNAL \aProcessor|RegFile|R~959_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2483\ : std_logic;
SIGNAL \aProcessor|RegFile|R~703_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2391_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2493\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1023_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2491\ : std_logic;
SIGNAL \aProcessor|RegFile|R~767_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2398_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~863_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~991feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~991_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2393_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~927feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~927_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2441_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2487\ : std_logic;
SIGNAL \aProcessor|RegFile|R~799_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2395_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2396_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2399_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~127_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2405_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~319feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2495\ : std_logic;
SIGNAL \aProcessor|RegFile|R~319_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~351_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2402_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2403_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2406_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~479_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~511_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2408_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2409_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2410_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[31]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~63_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[31]~31_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|ALU_Op[0]~6_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~25_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~542_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~798_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2352_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~926_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2353_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~958_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~702_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~574_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2350_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2351_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2354_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~990_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2432_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2479\ : std_logic;
SIGNAL \aProcessor|RegFile|R~734_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2349_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2444_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2490\ : std_logic;
SIGNAL \aProcessor|RegFile|R~894_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1022_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2356_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2357_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~126_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~94_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~62_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~30_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2362_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2363_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2499\ : std_logic;
SIGNAL \aProcessor|RegFile|R~222_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~158_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2360_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~190_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2361_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2364_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2506\ : std_logic;
SIGNAL \aProcessor|RegFile|R~446_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~510_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2366_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2496\ : std_logic;
SIGNAL \aProcessor|RegFile|R~286_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2358_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~350_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2359_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2367_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2368_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[30]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~30_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[30]~30_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~445_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~413_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2323_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~477_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2324_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~125_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~61_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~93_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~29_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2320_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2321_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~317_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~349_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~285_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2318_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2319_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2322_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2325_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~701_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~957_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2307_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~797_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~669_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~541_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2310_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2311_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~733_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2308_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~861_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~989_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2309_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2312_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2315_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2326_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~61_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~29_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[29]~29_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~23_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector26~4_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~732_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~988_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2265_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~828_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~700_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2266_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2267_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2270_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2273_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2284_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[28]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~28_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[28]~28_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector7~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector34~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector26~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector26~1_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[27]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~59_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[27]~27_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~251_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~155_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~187_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2253_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2254_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~443_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2260_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~507_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2261_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2262_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~955_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~827_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2243_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2244_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~763_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2492\ : std_logic;
SIGNAL \aProcessor|RegFile|R~635_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~891_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2250_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2251_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~859_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~603_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~731_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2245_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2246_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~795_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~923_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~539_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2247_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2248_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2249_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2252_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2263_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~27_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector8~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector8~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector26~0_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~986_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~730feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~730_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2181_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~954_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~826_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2183_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~666_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~794_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~538_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2184_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2185_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2186_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2189_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~346feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~346_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~282feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~282_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2190_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2191_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~474_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~410_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2197_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~442_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~506_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2198_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~122_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~90_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~26_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2194_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2195_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~250_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2192_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2193_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2196_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2199_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2200_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[26]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~26_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~58_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[26]~26_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~21_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector9~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector26~2_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~20_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~30_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[23]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~55_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~23_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[23]~23_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~407_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~439_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2092_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2093_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~215_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~247_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~151_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~183_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2085_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2086_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2497\ : std_logic;
SIGNAL \aProcessor|RegFile|R~375_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~311_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~279_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~343_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2087_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2088_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~55_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~87_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~23_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2089_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2090_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2091_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2094_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~695feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~695_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~567_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~823_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2075_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2076_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~855_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~727_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~599_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2077_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2078_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2081_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2084_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2095_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~950_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~566_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~694_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2014_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2015_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2018_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~982_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~598_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2012_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2013_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2021_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~502_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~438_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~406_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~470_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2029_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2030_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~246_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~182_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2025_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~118_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~54_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~22_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2026_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2027_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2028_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2031_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2032_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[22]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~54_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~22_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[22]~22_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~18_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~949_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~693_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~821_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~565_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1970_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1971_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1013_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~757_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1978_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1979_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~213_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~149_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~181_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1980_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1981_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~501_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~469_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1988_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1989_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1990_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[21]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~53_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[21]~21_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~29_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~916_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~660_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~532_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~788_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1932_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1933_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~948_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~820_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~564_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~692_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1930_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1931_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1934_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~724feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~724_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~596_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~852_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1928_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~980_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1929_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1937_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~500_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~436_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~468_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~404_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1945_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1946_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~116_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~20_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1942_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1943_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~180_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~148_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~212_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1940_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1941_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1944_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1947_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1948_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~20_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~52_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[20]~20_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~499_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~467_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~403_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1903_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1904_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~115_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~51_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~19_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1900_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1901_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1902_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1905_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~787feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~787_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~659_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1890_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1891_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1892_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~883_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~627_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1893_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~755_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1894_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1895_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1906_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[19]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~19_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~51_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[19]~19_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~498_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~434_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1862_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~370feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~370_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~338_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~306_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~274_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1854_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1855_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1863_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~882feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~882_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~626_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1851_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1852_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~946_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~562_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~690_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1846_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1847_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~914_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~658_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~786_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~530_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1848_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1849_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1850_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1853_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1864_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[18]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~50_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[18]~18_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~177_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~145_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1812_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~209_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~241_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1813_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~465_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~433_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~401_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1819_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~497_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1820_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~305_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~273_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1814_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1815_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~49_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~17feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~17_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1816_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1817_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1818_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1821_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1009_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~753_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1810_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~945_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~689_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1803_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1811_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1822_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~17_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[17]~17_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~15_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~48_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~16_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[16]~16_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector19~0_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~816_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~944_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1784_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~912_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~656_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1786_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1787_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~880_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1008feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1008_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~624_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~752_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1788_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1789_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~848_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1781_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1782_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1790_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~208_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~144_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1793_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~240_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~176_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1794_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~80_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~112_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1796_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1797_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~400_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1798_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~432_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1799_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~272_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~304_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1791_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~368feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~368_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~336feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~336_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1792_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1800_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1801_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~16_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector19~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector19~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector19~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector19~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector19~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector19~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector19~8_combout\ : std_logic;
SIGNAL \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~976_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~720_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~592_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1760_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1761_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~688_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1762_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1763_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~784_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~528_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1764_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1765_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1766_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1769_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1777_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1778_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1770_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1771_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1779_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1780_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~27_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[15]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~47_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~15_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[15]~15_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~367_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~271_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~335_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1751_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1752_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~111_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~15_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~79_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1753_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1754_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1755_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~175_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~143_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1749_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~239_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~207_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1750_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~399_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~431_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1756_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1757_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1758_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~911_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~527_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~655_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1743_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1744_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~591_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~719_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1741_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~975_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1742_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1745_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~943_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~687_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1740_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~751_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1007_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~879_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~623_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1746_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1747_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1748_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1759_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[14]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~46_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~14_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[14]~14_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector21~4_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1005_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~749feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~749_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1642_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~685_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~813_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1634_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1635_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1643_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~301_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~365_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~269_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1646_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1647_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~45_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~109_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~13feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~13_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1648_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1649_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1650_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~461_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~493_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1652_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1653_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1654_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[13]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~13_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[13]~13_combout\ : std_logic;
SIGNAL \aProcessor|IR|Q[19]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~12_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~940feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~940_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~812feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~812_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1595_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~652_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~908_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~780_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~524_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1596_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1597_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1598_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~716_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~588_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~844_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1592_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1593_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~876feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~876_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~620feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~620_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~748feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~748_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1599_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1004feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1004_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1600_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1601_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1612_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[12]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~44_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[12]~12_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector23~6_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~11_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~203_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~235_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1561_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~491_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~459_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~395_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~427_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1567_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1568_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1569_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1003_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~619_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1557_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1558_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~971_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~715_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1552_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1553_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~779_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~651feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~651_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~523_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1554_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1555_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1556_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1559_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1570_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[11]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~43_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~11_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[11]~11_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~234_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~138_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~202_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1520_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1521_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~42_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~10_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1522_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~106_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~74_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1523_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1524_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~330feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~330_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~362_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1519_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~394_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~458_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1525_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1526_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1527_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~970feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~970_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~842_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~586_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1508_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1509_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~746_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~618_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1515_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~874feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~874_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1516_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~554_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~682_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1510_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~810_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~938_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1511_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~522_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1512_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~650_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~906_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1513_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1514_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1517_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1528_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[10]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~10_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[10]~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector25~4_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~9_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~41_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~9_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[9]~9_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1001feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1001_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~617_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~873_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1494_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1495_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~841_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~969_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~585_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1489_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1490_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~905feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~905_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~649_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~521_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1491_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1492_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1493_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~937_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~809_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~553_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1487_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1488_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1496_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~489_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~457_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1505_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~233_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~137_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~169_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1497_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1498_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1506_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1507_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector26~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector26~6_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[8]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~8_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[8]~8_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~744_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1452_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1000feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1000_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1453_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~904_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~648_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~520_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~776_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1449_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1450_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~936_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~552_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1447_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1448_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1451_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~712feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~712_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~968_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~584feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~584_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~840_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1445_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1446_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1454_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~360_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~328_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~296_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~264_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1455_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1456_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~8_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~40_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1459_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~104_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1460_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~136_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1457_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~232_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1458_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1461_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1464_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1465_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~359_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~295_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~327_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~263_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1394_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1395_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1398_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~167_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~135_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1392_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1393_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1401_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~583_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~711_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1384_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~839_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1385_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1388_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~679_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~935_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1383_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1391_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1402_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[7]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~39_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[7]~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~742feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~742_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~614_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1368_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~998feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~998_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1369_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~710_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~966_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~838_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~582_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1361_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1362_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1370_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~486_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~422feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~422_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1379_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~102_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~70_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~38_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~6_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1375_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1376_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~134_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~198_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1373_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~230feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~230_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1374_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1377_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~358_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~262_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~294_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1371_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1372_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1380_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1381_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~38_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~6_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[6]~6_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~6_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~5_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~484_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~420_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~388_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~452_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1273_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1274_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~356_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~324_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~260_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~292_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1266_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1267_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1275_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~932_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~804_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~676_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1258_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1259_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~900_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~516_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~772_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1260_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1261_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1262_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~964_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~708_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~836_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~580_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1256_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1257_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~996_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~612_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1263_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1264_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1265_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1276_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[4]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~36_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~4_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[4]~4_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~355_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~291_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~259_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1226_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1227_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1230_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~387feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~387_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~419_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1231_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~451_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~483_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1232_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1233_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~547_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~803_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1214_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~675_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1215_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~739_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~611_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1221_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1222_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1223_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1234_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~35_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~3_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[3]~3_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~162_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~130_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~194_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1205_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1206_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~34_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1207_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~98_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~66_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1208_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1209_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~450_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~386_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1210_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1211_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~354_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~258_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1203_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~322_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1204_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1212_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~706_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~962_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~578_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~834_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1193_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1194_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~802_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~930_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~674_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~546_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1195_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1196_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1199_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1202_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1213_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[2]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~34_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~2_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[2]~2_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~2_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~801_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~545_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1130_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~673_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1131_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~993_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~609_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1137_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1138_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~897feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~897_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~769_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~513_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~641feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~641_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1134_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1135_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~961_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~833_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~577_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~705_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1132_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1133_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1136_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1139_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~449_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~481_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~385_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~417_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1147_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1148_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~353_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~289_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~257feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~257_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1142_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1143_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~33_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1144_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1145_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1146_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1149_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1150_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[1]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~1_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[1]~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector34~4_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector34~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector34~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~1\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~1\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector34~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector34~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector34~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector34~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector34~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~929_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1151_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1152_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~737_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~865feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~865_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1158_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1159_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1153_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1154_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1157_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1160_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1171_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~1\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~3\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~3\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~3\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector33~11_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~1_cout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~3\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector33~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector33~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector33~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector33~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector33~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector33~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector33~9_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector33~10_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~482feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~482_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1189_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1190_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1183_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1191_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~898_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~770_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~514_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1176_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1177_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1175_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1178_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1172_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1173_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1181_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1192_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~5\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~6_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector32~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector32~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~5\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~5\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector32~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector32~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~5\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector32~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector32~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector32~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector32~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~323_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1247_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1248_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~35_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~67_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~3_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1249_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1250_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1251_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~227_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~131feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~131_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~163_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1245_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1246_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1252_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1253_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1254_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~515_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~643feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~643_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1239_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~771_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1240_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~963_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~835_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~707_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~579_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1237_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1238_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1241_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~931_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1235_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1236_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~995_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~867_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1242_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1243_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1244_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1255_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~741_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1306_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~677_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~805_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~549_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1298_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1299_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~901_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~645_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~517_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1302_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1303_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~709_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1300_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~837_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~965_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1301_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1304_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1307_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1318_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~5_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[5]~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector30~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector30~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector30~1_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~7\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~9\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~7\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~9\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector30~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector30~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector30~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector30~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector30~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~997_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~613_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~869_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1326_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1327_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~581_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1321_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1322_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1323_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~773_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1324_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1325_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1328_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~485_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~389_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1336_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1337_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~101_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~37_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1334_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~357_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~325_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~261_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1331_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1332_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1335_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1338_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1339_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~7\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector31~13_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector31~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector31~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector31~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector31~9_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector31~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector31~11_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector31~12_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~68_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~100_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1292_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~164_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~196_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1289_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~228_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1290_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1293_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1288_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1294_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1295_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1296_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~644_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1281_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1282_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~548_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1279_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1280_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1283_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~740_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1284_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1285_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1277_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1278_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1286_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1297_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~9\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~11\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~12_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~11\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~12_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector29~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~7\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~9\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~11\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~12_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector29~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector29~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector29~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector29~9_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector29~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector29~11_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector29~12_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~166_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1353_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1354_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1355_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1356_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~326_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1351_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1359_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~870feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~870_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1348_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1340_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1341_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~902_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~518_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~774_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1344_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1345_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~806_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~550_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~678_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1342_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1343_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1346_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1349_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1360_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~13\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~14_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector28~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector28~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~13\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~14_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~11\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~13\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~14_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector28~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector28~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector28~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector28~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector28~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector28~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~231feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~231_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~199_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1413_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1414_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~103_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~7_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~71_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1417_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1418_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1416_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1419_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1422_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~807_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1403_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1404_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~615_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~871_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1410_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~743_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1411_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~903feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~903_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~647feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~647_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1407_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1408_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~967_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1405_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1406_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1409_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1412_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1423_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~15\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~16_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector27~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~15\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~16_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector27~13_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector27~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~15\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~16_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector27~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector27~9_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector27~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector27~11_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector27~12_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~488feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~488_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~456_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1441_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~424feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~424_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1442_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1434_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1435_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1443_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~616_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1431_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1432_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1424_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1425_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~680_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1426_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1427_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1429_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1430_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1433_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1444_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~26_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~17\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~18_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector26~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector26~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector26~9_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector26~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector26~11_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector26~12_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~681_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1467_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1473_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1474_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1475_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~425_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1483_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1484_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1476_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~201_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1477_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~297feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~297_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~329_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1478_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~361feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~361_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1479_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1482_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1485_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1486_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~8_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~13\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~15\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~17\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~19\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~20_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~19\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~20_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~17\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~19\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~20_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~17\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~19\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~20_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector25~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector25~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector25~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector25~14_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector25~9_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector25~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector25~11_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector25~12_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector25~13_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~490_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~426_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1546_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1547_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~298_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~266_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1539_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1540_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1548_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1529_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1530_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1536_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1537_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1538_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1549_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~21\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~22_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector24~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~21\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~22_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector24~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector24~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~21\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~22_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector24~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector24~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector24~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector24~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector24~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~811_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~555_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1571_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~683_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1572_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~875_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1578_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1579_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~907_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1575_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1576_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~843_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1574_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1577_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1580_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~171_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~139_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1581_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1582_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~363_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~267_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~331_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1583_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1584_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~107_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~43_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1586_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1587_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1590_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1591_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~23\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~24_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~23\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~24_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector23~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~23\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~24_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector23~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector23~9_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector23~16_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector23~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~21\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~23\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~24_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector23~11_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector23~12_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector23~13_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector23~14_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~972_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1613_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1614_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1616_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1617_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1618_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1619_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1622_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~108_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~76_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1628_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1629_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~428_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~492_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~460_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~396_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1630_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1631_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~364_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~300_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1623_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1624_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1632_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1633_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~654_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~910_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~526_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~782_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1701_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1702_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~942_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~686_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~558_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1699_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1700_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1703_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~974_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~846_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~590_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1697_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1698_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~622_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~750_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1704_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1006_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1705_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1706_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~334_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~302_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~270_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1707_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1708_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~494_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~462_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~398_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1714_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1715_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1716_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1717_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector22~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~25\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~26_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~25\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~26_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector22~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~25\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~26_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector22~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector22~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector22~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector22~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector22~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector22~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~141feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~141_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1665_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~237_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1666_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1669_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1670_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~333_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1667_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1668_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1671_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1674_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~909_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~525_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~653_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1659_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~781_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1660_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~845_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~973_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~717_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~589_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1657_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1658_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1661_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~877_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~621_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1662_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1663_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~557_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1655_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~941_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1656_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1664_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1675_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector21~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~25\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~27\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~28_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~14_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~27\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~28_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~27\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~28_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector21~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector21~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector21~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector21~14_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector21~9_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector21~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector21~11_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector21~12_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector21~13_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~142_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~206_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1688_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~174_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~238_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1689_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~46_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~14_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1690_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~78feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~78_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1691_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1692_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1693_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~430_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1694_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1695_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~878feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~878_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1683_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1684_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~814_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1678_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1679_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1680_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1681_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1682_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1685_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1696_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~13_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~27\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~29\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~30_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector20~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~29\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~30_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector20~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector20~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector20~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~29\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~30_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector20~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector20~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector20~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector20~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~495feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~495_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~463feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~463_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1735_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1736_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1728_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1729_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1737_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~559_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~815_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1718_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1719_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1726_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~847_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1720_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1721_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1724_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1727_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1738_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~14_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~31\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~33\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~34_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector18~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~31\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~33\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~34_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector18~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector18~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~29\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~31\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~33\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~34_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~31\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~33\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~34_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector18~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector18~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector18~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector18~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector18~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~113_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~81feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~81_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1837_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1838_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~369_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~337_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1835_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1836_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1839_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1840_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1841_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1834_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1842_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~817_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1823_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1824_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~977_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~721_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~593_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1825_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1826_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~913_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~529_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1827_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1828_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1829_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1832_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1843_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~16_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~35\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~36_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~35\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~36_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~35\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~36_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector17~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector17~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector17~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector17~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector17~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector17~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector17~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector17~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~818_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1867_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1868_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1869_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1870_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1871_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~754_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1872_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1873_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1874_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1885_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~17_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~37\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~38_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector16~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector16~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector16~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~19_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~35\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~37\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~38_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~37\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~38_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector16~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector16~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector16~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector16~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector16~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~691feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~691_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~563_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~819_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1907_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1908_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1011_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1915_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~531_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1911_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1912_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~979_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~595_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1909_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1910_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1913_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1916_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~435_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1924_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1925_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~243_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~147_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~179_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1917_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1918_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~307_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~275_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~339_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1919_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1920_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1923_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1926_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1927_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~28_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~39\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~40_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~20_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~39\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~40_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~39\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~40_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~37\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~39\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~40_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector15~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector15~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector15~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector15~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector15~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector15~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector15~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector15~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~52_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1963_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~84_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1964_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~244_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1961_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1962_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1965_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~340feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~340_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~372feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~372_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~308feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~308_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1959_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1960_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1966_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1967_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1968_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1949_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1950_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1953_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1954_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1951_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1952_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1955_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~884_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~628_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~756_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1956_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1957_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1958_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1969_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~41\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~42_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector14~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~41\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~42_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector14~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector14~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~41\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~42_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~41\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~42_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector14~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector14~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector14~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector14~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector14~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~245_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2001_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2002_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2009_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~117_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~53_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2006_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~373_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~309_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2004_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2007_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2010_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1991_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1992_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~917_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~789_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1996_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~981feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~981_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~853_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~597_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1993_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1994_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1997_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~885_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1998_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1999_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2000_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2011_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~43\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~44_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~22_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~43\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~44_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~43\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~44_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector13~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector13~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector13~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector13~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector13~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector13~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector13~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector13~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~86_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2047_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2048_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2049_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~310_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~278_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2043_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~342feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~342_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2044_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2052_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~854_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2033_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2034_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1014_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~630_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~758_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2040_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2041_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~662_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~918feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~918_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2038_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~822_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2035_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2036_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2039_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2042_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2053_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~45\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~46_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~45\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~46_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector12~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector12~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector12~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector12~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~45\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~46_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector12~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector12~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector12~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector12~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~503_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~471_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2071_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2072_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2064_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2065_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~119_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2068_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2069_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2067_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2070_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2073_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~919_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~791_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~535_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~663_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2058_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2059_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2056_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2057_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2060_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~759_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1015_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2062_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2063_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2074_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~19_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~47\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~49\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~51\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~52_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~26_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~761_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1017_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2146_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~953feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~953_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~697feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~697_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~825_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~569_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2138_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2139_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2147_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~377_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~313_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~345_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2150_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2151_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~121_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~57_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2153_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2154_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~505_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~473_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2156_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~153_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2148_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~217_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2149_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2157_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2158_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~57_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~25_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[25]~25_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~664_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~536_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~792_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2100_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2101_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~952_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~824_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2099_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2102_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~856_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~600_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2096_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2097_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~632_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2103_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~888feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~888_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2104_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2105_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~376_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~312_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~280_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2106_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2107_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~472_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~408_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2113_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~440feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~440_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2114_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~56_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~24_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2110_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~88_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~120_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2111_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~184_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~216_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2108_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2109_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2112_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2115_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2116_combout\ : std_logic;
SIGNAL \aProcessor|RM|Q[24]~feeder_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~56_combout\ : std_logic;
SIGNAL \Memory|RAM1|mem_bank~24_combout\ : std_logic;
SIGNAL \aProcessor|RY|Q[24]~24_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector11~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector11~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~48_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~43\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~45\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~47\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~48_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector11~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector11~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~47\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~48_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector11~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~47\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~48_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector11~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector11~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector11~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector11~8_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~728feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~728_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2117_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2118_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~696_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~568_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2119_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2120_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2121_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~920feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~920_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2122_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2123_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2126_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~344_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2127_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2128_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~248_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2129_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2130_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2133_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2136_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2137_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~50_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector10~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~49\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~50_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector10~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector10~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~49\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~50_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector10~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector10~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector10~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector10~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector10~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~249_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2170_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~89_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2173_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2174_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2175_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2178_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2160_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~857_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~601_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~729_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2161_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2162_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~921_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~665_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~537_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2163_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2164_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2165_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2168_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2179_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~49\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~51\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~52_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~51\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~52_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector9~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector9~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector9~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~51\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~52_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector9~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector9~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector9~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector9~8_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~218_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2213_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~186_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2214_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~58_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2215_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2216_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2217_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~378_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~314_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2211_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2212_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2218_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2219_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2220_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~890_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~762_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~634_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2208_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2209_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~602_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~858_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2201_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2202_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~570_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2203_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2204_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~922_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2205_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2206_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2207_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2210_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2221_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~53\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~54_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector8~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector8~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~53\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~54_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector8~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector8~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector8~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector8~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~987feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~987_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2225_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2228_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2229_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2230_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2231_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~475_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~411_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2239_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2240_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~123_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~59_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~91_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~27_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2236_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2237_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~315_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~379_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2235_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2238_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2232_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~219_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2233_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2241_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2242_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~22_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~55\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~56_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~53\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~55\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~56_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~31_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector7~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~53\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~55\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~56_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector7~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector7~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector7~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~55\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~56_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector7~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector7~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector7~8_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~508_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~412_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~476_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2302_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2303_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~252_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~220_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2297_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2298_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~92_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~124_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~60_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~28_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2299_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2300_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2301_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2304_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~860_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~604_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2285_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2286_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~956_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~572_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2287_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2288_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~668feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~668_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~796feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~796_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~540_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2289_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2290_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2291_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2294_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2305_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~57\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~58_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector6~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector6~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector6~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~57\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~58_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~57\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~58_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector6~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector6~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector6~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector6~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector6~7_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~925feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~925_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2331_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2332_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2333_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~637_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~893_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2334_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1021feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1021_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~765feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~765_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2335_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~829_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~573_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2327_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2328_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2336_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~253_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~157feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~157_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2337_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2338_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2339_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~381_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2340_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2343_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2346_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2347_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector5~1_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~24_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector5~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~59\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~60_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~59\ : std_logic;
SIGNAL \aProcessor|ALU|Add0~60_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~57\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~59\ : std_logic;
SIGNAL \aProcessor|ALU|Add3~60_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector5~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector5~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector5~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~59\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~60_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector5~5_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector5~6_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector5~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector5~8_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~382_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~318_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2379_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2380_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2381_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~254_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2382_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2385_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2387_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2388_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2389_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~61\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~62_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector32~13_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector32~14_combout\ : std_logic;
SIGNAL \aProcessor|ALU|RZ~31_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~61\ : std_logic;
SIGNAL \aProcessor|ALU|Add2~62_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector32~11_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector32~12_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector4~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector4~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector4~3_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~63_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~95_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~31_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2425_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2426_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~287_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2423_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2424_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2427_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~415_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~447_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2428_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2429_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2430_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~735_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~607_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2413_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2414_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2416_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2417_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~639_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~895_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2418_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2419_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2420_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~2431_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~63\ : std_logic;
SIGNAL \aProcessor|ALU|Add1~64_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector1~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector1~2_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector1~3_combout\ : std_logic;
SIGNAL \aProcessor|ALU|CARRY_FLAG~combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector35~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector35~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector35~9_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~288feeder_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~288_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1098_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~352_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1099_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1105_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1106_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1102_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1103_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1101_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1104_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1107_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~704_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1088_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1089_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~672_regout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1090_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1091_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1094_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1097_combout\ : std_logic;
SIGNAL \aProcessor|RegFile|R~1108_combout\ : std_logic;
SIGNAL \aProcessor|MuxB|ShiftRight0~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux31~2_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux31~3_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux31~4_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux31~5_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux31~6_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux29~7_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux29~8_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux29~9_combout\ : std_logic;
SIGNAL \aProcessor|CSG|DecodeInst|Equal0~1clkctrl_outclk\ : std_logic;
SIGNAL \aProcessor|ALU|Equal18~7_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector4~4_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Equal18~9_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Equal18~10_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Equal18~11_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Equal18~8_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Equal18~12_combout\ : std_logic;
SIGNAL \aProcessor|ALU|ZERO_FLAG~combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~19_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~20_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~21_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~27_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~22_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~28_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~29_combout\ : std_logic;
SIGNAL \aProcessor|ALU|NEGATIVE_FLAG~combout\ : std_logic;
SIGNAL \aProcessor|CCR|Q[1]~feeder_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~11_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~14_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~15_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux30~1_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux30~2_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux30~3_combout\ : std_logic;
SIGNAL \uHEX0|WideOr6~0_combout\ : std_logic;
SIGNAL \uHEX0|WideOr5~0_combout\ : std_logic;
SIGNAL \uHEX0|WideOr4~0_combout\ : std_logic;
SIGNAL \uHEX0|WideOr3~0_combout\ : std_logic;
SIGNAL \uHEX0|WideOr2~0_combout\ : std_logic;
SIGNAL \uHEX0|WideOr1~0_combout\ : std_logic;
SIGNAL \uHEX0|WideOr0~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[8]~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux27~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux27~1_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux27~4_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~31_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux25~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux25~3_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux25~9_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux25~10_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux25~11_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux25~12_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux26~7_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux26~5_combout\ : std_logic;
SIGNAL \uHEX1|WideOr6~0_combout\ : std_logic;
SIGNAL \uHEX1|WideOr5~0_combout\ : std_logic;
SIGNAL \uHEX1|WideOr4~0_combout\ : std_logic;
SIGNAL \uHEX1|WideOr3~0_combout\ : std_logic;
SIGNAL \uHEX1|WideOr2~0_combout\ : std_logic;
SIGNAL \uHEX1|WideOr1~0_combout\ : std_logic;
SIGNAL \uHEX1|WideOr0~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~2_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~191_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~192_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[10]~48_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~53_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~54_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~52_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~55_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~49_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~51_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~56_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[11]~57_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[12]~25_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~26_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux29~10_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[8]~29_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[8]~30_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[12]~20_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[8]~24_combout\ : std_logic;
SIGNAL \aProcessor|ALU|WideOr6~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|WideOr6~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector3~0_combout\ : std_logic;
SIGNAL \aProcessor|ALU|Selector3~1_combout\ : std_logic;
SIGNAL \aProcessor|ALU|OVERFLOW_FLAG~combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[8]~31_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[8]~32_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~48_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~49_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~39_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~40_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\ : std_logic;
SIGNAL \uHEX2|WideOr6~0_combout\ : std_logic;
SIGNAL \uHEX2|WideOr5~0_combout\ : std_logic;
SIGNAL \uHEX2|WideOr4~0_combout\ : std_logic;
SIGNAL \uHEX2|WideOr3~0_combout\ : std_logic;
SIGNAL \uHEX2|WideOr2~0_combout\ : std_logic;
SIGNAL \uHEX2|WideOr1~0_combout\ : std_logic;
SIGNAL \uHEX2|WideOr0~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~189_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~190_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[15]~83_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[12]~58_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[12]~59_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[12]~67_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~45_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~74_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~53_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~75_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~76_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux17~5_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux17~6_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux17~4_combout\ : std_logic;
SIGNAL \uHEX3|WideOr6~0_combout\ : std_logic;
SIGNAL \uHEX3|WideOr5~0_combout\ : std_logic;
SIGNAL \uHEX3|WideOr4~0_combout\ : std_logic;
SIGNAL \uHEX3|WideOr3~0_combout\ : std_logic;
SIGNAL \uHEX3|WideOr2~0_combout\ : std_logic;
SIGNAL \uHEX3|WideOr1~0_combout\ : std_logic;
SIGNAL \uHEX3|WideOr0~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~85_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~98_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[18]~105_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~86_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~88_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~93_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~36_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~94_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~95_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[5]~44\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[6]~46\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[7]~47_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[7]~48\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[8]~50\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[9]~51_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[9]~52\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[10]~54\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[11]~55_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[11]~56\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[12]~58\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[13]~59_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[13]~60\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[14]~61_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[14]~62\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[15]~63_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[15]~64\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[16]~65_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[16]~66\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[17]~67_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~96_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~97_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~106_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[19]~113_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[8]~84_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux15~2_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux15~3_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~57_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~58_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux15~4_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux15~5_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux15~6_combout\ : std_logic;
SIGNAL \uHEX4|WideOr6~0_combout\ : std_logic;
SIGNAL \uHEX4|WideOr5~0_combout\ : std_logic;
SIGNAL \uHEX4|WideOr4~0_combout\ : std_logic;
SIGNAL \uHEX4|WideOr3~0_combout\ : std_logic;
SIGNAL \uHEX4|WideOr2~0_combout\ : std_logic;
SIGNAL \uHEX4|WideOr1~0_combout\ : std_logic;
SIGNAL \uHEX4|WideOr0~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~115_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~114_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~123_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[22]~124_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[17]~68\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[18]~69_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[18]~70\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[19]~72\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[20]~73_combout\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[20]~74\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[21]~76\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[22]~78\ : std_logic;
SIGNAL \aProcessor|InstAddGen|PC[23]~79_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~126_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~127_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~128_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~129_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~130_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~131_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~132_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[23]~133_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~6_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux26~2_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~7_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~14_combout\ : std_logic;
SIGNAL \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux11~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~63_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~61_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux11~1_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[8]~18_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux11~3_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux11~4_combout\ : std_logic;
SIGNAL \uHEX5|WideOr6~0_combout\ : std_logic;
SIGNAL \uHEX5|WideOr5~0_combout\ : std_logic;
SIGNAL \uHEX5|WideOr4~0_combout\ : std_logic;
SIGNAL \uHEX5|WideOr3~0_combout\ : std_logic;
SIGNAL \uHEX5|WideOr2~0_combout\ : std_logic;
SIGNAL \uHEX5|WideOr1~0_combout\ : std_logic;
SIGNAL \uHEX5|WideOr0~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[17]~87_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~139_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~140_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~141_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~136_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~142_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[25]~143_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~144_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[26]~152_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~16_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~17_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux7~7_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux7~4_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux28~65_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux7~3_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux7~5_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux7~6_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~153_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[27]~161_combout\ : std_logic;
SIGNAL \uHEX6|WideOr6~0_combout\ : std_logic;
SIGNAL \uHEX6|WideOr5~0_combout\ : std_logic;
SIGNAL \uHEX6|WideOr4~0_combout\ : std_logic;
SIGNAL \uHEX6|WideOr3~0_combout\ : std_logic;
SIGNAL \uHEX6|WideOr2~0_combout\ : std_logic;
SIGNAL \uHEX6|WideOr1~0_combout\ : std_logic;
SIGNAL \uHEX6|WideOr0~0_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~185_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~186_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~187_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[31]~188_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux3~2_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux3~3_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~18_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~19_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux10~20_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|Mux3~4_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~169_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[29]~170_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~176_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~177_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~178_combout\ : std_logic;
SIGNAL \aProcessor|displayAll|HexDisplay32Bits[30]~179_combout\ : std_logic;
SIGNAL \uHEX7|WideOr6~0_combout\ : std_logic;
SIGNAL \uHEX7|WideOr5~0_combout\ : std_logic;
SIGNAL \uHEX7|WideOr4~0_combout\ : std_logic;
SIGNAL \uHEX7|WideOr3~0_combout\ : std_logic;
SIGNAL \uHEX7|WideOr2~0_combout\ : std_logic;
SIGNAL \uHEX7|WideOr1~0_combout\ : std_logic;
SIGNAL \uHEX7|WideOr0~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|Y_Select\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \pushBut~combout\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \aProcessor|CSG|SelectSignals|ALU_Op\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \switch~combout\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \aProcessor|CSG|SelectSignals|Extend\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \aProcessor|CSG|SelectSignals|C_Select\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \debounceit1|PB_cnt\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \debounceit3|PB_cnt\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \aProcessor|RA|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \aProcessor|RB|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \aProcessor|RZ|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \aProcessor|CCR|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \aProcessor|RM|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \aProcessor|RY|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \debounceit0|PB_cnt\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Memory|ROM1|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \aProcessor|IR|Q\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \aProcessor|InstAddGen|PC\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \aProcessor|CSG|StageGenerator|ClockCount\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \uHEX0|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \aProcessor|ALT_INV_Decoder0~0_combout\ : std_logic;
SIGNAL \aProcessor|ALT_INV_GreenLEDs~0_combout\ : std_logic;
SIGNAL \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \uHEX7|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \uHEX6|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \uHEX5|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \uHEX4|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \uHEX3|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \uHEX2|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \uHEX1|ALT_INV_WideOr0~0_combout\ : std_logic;

BEGIN

ww_clk_27 <= clk_27;
ww_clk_50 <= clk_50;
ww_switch <= switch;
green <= ww_green;
red <= ww_red;
ww_pushBut <= pushBut;
Hex0 <= ww_Hex0;
Hex1 <= ww_Hex1;
Hex2 <= ww_Hex2;
Hex3 <= ww_Hex3;
Hex4 <= ww_Hex4;
Hex5 <= ww_Hex5;
Hex6 <= ww_Hex6;
Hex7 <= ww_Hex7;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\aProcessor|InstAddGen|PC\(5) & \aProcessor|InstAddGen|PC\(4) & \aProcessor|InstAddGen|PC\(3) & \aProcessor|InstAddGen|PC\(2) & \aProcessor|InstAddGen|PC\(1) & 
\aProcessor|InstAddGen|PC\(0));

\Memory|ROM1|altsyncram_component|auto_generated|q_a\(0) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(1) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(2) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(3) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(4) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(5) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(6) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(7) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(8) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(8);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(9) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(9);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(10) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(11) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(12) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(13) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(14) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(15) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(16) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(17) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(18) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(18);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(19) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(19);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(20) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(20);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(21) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(21);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(22) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(22);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(23) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(23);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(24) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(24);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(25) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(25);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(26) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(26);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(27) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(27);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(28) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(28);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(29) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(29);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(30) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(30);
\Memory|ROM1|altsyncram_component|auto_generated|q_a\(31) <= \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(31);

\aProcessor|CSG|DecodeInst|Equal0~1clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \aProcessor|CSG|DecodeInst|Equal0~1_combout\);

\aProcessor|InstAddGen|PC[0]~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \aProcessor|InstAddGen|PC\(0));

\debounceit0|PB_state~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \debounceit0|PB_state~regout\);

\aProcessor|CSG|SelectSignals|ALU_Op[0]~1clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \aProcessor|CSG|SelectSignals|ALU_Op[0]~1_combout\);

\clk_27~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk_27~combout\);
\uHEX0|ALT_INV_WideOr0~0_combout\ <= NOT \uHEX0|WideOr0~0_combout\;
\aProcessor|ALT_INV_Decoder0~0_combout\ <= NOT \aProcessor|Decoder0~0_combout\;
\aProcessor|ALT_INV_GreenLEDs~0_combout\ <= NOT \aProcessor|GreenLEDs~0_combout\;
\aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0) <= NOT \aProcessor|CSG|SelectSignals|Y_Select\(0);
\uHEX7|ALT_INV_WideOr0~0_combout\ <= NOT \uHEX7|WideOr0~0_combout\;
\uHEX6|ALT_INV_WideOr0~0_combout\ <= NOT \uHEX6|WideOr0~0_combout\;
\uHEX5|ALT_INV_WideOr0~0_combout\ <= NOT \uHEX5|WideOr0~0_combout\;
\uHEX4|ALT_INV_WideOr0~0_combout\ <= NOT \uHEX4|WideOr0~0_combout\;
\uHEX3|ALT_INV_WideOr0~0_combout\ <= NOT \uHEX3|WideOr0~0_combout\;
\uHEX2|ALT_INV_WideOr0~0_combout\ <= NOT \uHEX2|WideOr0~0_combout\;
\uHEX1|ALT_INV_WideOr0~0_combout\ <= NOT \uHEX1|WideOr0~0_combout\;

-- Location: LCFF_X27_Y15_N13
\aProcessor|InstAddGen|PC[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[6]~45_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(6));

-- Location: LCFF_X27_Y15_N17
\aProcessor|InstAddGen|PC[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[8]~49_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(8));

-- Location: LCFF_X27_Y15_N21
\aProcessor|InstAddGen|PC[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[10]~53_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(10));

-- Location: LCFF_X27_Y15_N25
\aProcessor|InstAddGen|PC[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[12]~57_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(12));

-- Location: LCFF_X27_Y14_N7
\aProcessor|InstAddGen|PC[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[19]~71_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(19));

-- Location: LCFF_X27_Y14_N11
\aProcessor|InstAddGen|PC[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[21]~75_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(21));

-- Location: LCFF_X27_Y14_N13
\aProcessor|InstAddGen|PC[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[22]~77_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(22));

-- Location: LCFF_X27_Y14_N17
\aProcessor|InstAddGen|PC[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[24]~81_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(24));

-- Location: LCFF_X27_Y14_N19
\aProcessor|InstAddGen|PC[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[25]~83_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(25));

-- Location: LCFF_X27_Y14_N21
\aProcessor|InstAddGen|PC[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[26]~85_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(26));

-- Location: LCFF_X27_Y14_N23
\aProcessor|InstAddGen|PC[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[27]~87_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(27));

-- Location: LCFF_X27_Y14_N25
\aProcessor|InstAddGen|PC[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[28]~89_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(28));

-- Location: LCFF_X27_Y14_N27
\aProcessor|InstAddGen|PC[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[29]~91_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(29));

-- Location: LCFF_X27_Y14_N29
\aProcessor|InstAddGen|PC[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[30]~93_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(30));

-- Location: LCFF_X27_Y14_N31
\aProcessor|InstAddGen|PC[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[31]~95_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(31));

-- Location: LCCOMB_X21_Y16_N0
\aProcessor|ALU|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~0_combout\ = (\aProcessor|RA|Q\(0) & ((GND) # (!\aProcessor|MuxB|ShiftRight0~0_combout\))) # (!\aProcessor|RA|Q\(0) & (\aProcessor|MuxB|ShiftRight0~0_combout\ $ (GND)))
-- \aProcessor|ALU|Add2~1\ = CARRY((\aProcessor|RA|Q\(0)) # (!\aProcessor|MuxB|ShiftRight0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(0),
	datab => \aProcessor|MuxB|ShiftRight0~0_combout\,
	datad => VCC,
	combout => \aProcessor|ALU|Add2~0_combout\,
	cout => \aProcessor|ALU|Add2~1\);

-- Location: LCFF_X55_Y7_N31
\debounceit1|PB_cnt[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[15]~46_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(15));

-- Location: LCFF_X55_Y7_N13
\debounceit1|PB_cnt[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[6]~28_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(6));

-- Location: LCFF_X55_Y7_N17
\debounceit1|PB_cnt[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[8]~32_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(8));

-- Location: LCFF_X55_Y7_N21
\debounceit1|PB_cnt[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[10]~36_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(10));

-- Location: LCCOMB_X21_Y18_N2
\aProcessor|ALU|Add3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~2_combout\ = (\aProcessor|RA|Q\(1) & ((\aProcessor|ALU|Add3~1_cout\) # (GND))) # (!\aProcessor|RA|Q\(1) & (!\aProcessor|ALU|Add3~1_cout\))
-- \aProcessor|ALU|Add3~3\ = CARRY((\aProcessor|RA|Q\(1)) # (!\aProcessor|ALU|Add3~1_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(1),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~1_cout\,
	combout => \aProcessor|ALU|Add3~2_combout\,
	cout => \aProcessor|ALU|Add3~3\);

-- Location: LCCOMB_X23_Y14_N18
\aProcessor|ALU|Add1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~2_combout\ = (\aProcessor|RA|Q\(1) & ((\aProcessor|MuxB|ShiftRight0~1_combout\ & (\aProcessor|ALU|Add1~1\ & VCC)) # (!\aProcessor|MuxB|ShiftRight0~1_combout\ & (!\aProcessor|ALU|Add1~1\)))) # (!\aProcessor|RA|Q\(1) & 
-- ((\aProcessor|MuxB|ShiftRight0~1_combout\ & (!\aProcessor|ALU|Add1~1\)) # (!\aProcessor|MuxB|ShiftRight0~1_combout\ & ((\aProcessor|ALU|Add1~1\) # (GND)))))
-- \aProcessor|ALU|Add1~3\ = CARRY((\aProcessor|RA|Q\(1) & (!\aProcessor|MuxB|ShiftRight0~1_combout\ & !\aProcessor|ALU|Add1~1\)) # (!\aProcessor|RA|Q\(1) & ((!\aProcessor|ALU|Add1~1\) # (!\aProcessor|MuxB|ShiftRight0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(1),
	datab => \aProcessor|MuxB|ShiftRight0~1_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~1\,
	combout => \aProcessor|ALU|Add1~2_combout\,
	cout => \aProcessor|ALU|Add1~3\);

-- Location: LCCOMB_X21_Y18_N8
\aProcessor|ALU|Add3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~8_combout\ = (\aProcessor|RA|Q\(4) & (!\aProcessor|ALU|Add3~7\ & VCC)) # (!\aProcessor|RA|Q\(4) & (\aProcessor|ALU|Add3~7\ $ (GND)))
-- \aProcessor|ALU|Add3~9\ = CARRY((!\aProcessor|RA|Q\(4) & !\aProcessor|ALU|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(4),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~7\,
	combout => \aProcessor|ALU|Add3~8_combout\,
	cout => \aProcessor|ALU|Add3~9\);

-- Location: LCCOMB_X21_Y18_N10
\aProcessor|ALU|Add3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~10_combout\ = (\aProcessor|RA|Q\(5) & ((\aProcessor|ALU|Add3~9\) # (GND))) # (!\aProcessor|RA|Q\(5) & (!\aProcessor|ALU|Add3~9\))
-- \aProcessor|ALU|Add3~11\ = CARRY((\aProcessor|RA|Q\(5)) # (!\aProcessor|ALU|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(5),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~9\,
	combout => \aProcessor|ALU|Add3~10_combout\,
	cout => \aProcessor|ALU|Add3~11\);

-- Location: LCCOMB_X27_Y15_N12
\aProcessor|InstAddGen|PC[6]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[6]~45_combout\ = (\aProcessor|InstAddGen|PC\(6) & (\aProcessor|InstAddGen|PC[5]~44\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(6) & (!\aProcessor|InstAddGen|PC[5]~44\ & VCC))
-- \aProcessor|InstAddGen|PC[6]~46\ = CARRY((\aProcessor|InstAddGen|PC\(6) & !\aProcessor|InstAddGen|PC[5]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(6),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[5]~44\,
	combout => \aProcessor|InstAddGen|PC[6]~45_combout\,
	cout => \aProcessor|InstAddGen|PC[6]~46\);

-- Location: LCCOMB_X18_Y16_N12
\aProcessor|ALU|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~12_combout\ = (\aProcessor|RA|Q\(6) & (\aProcessor|ALU|Add0~11\ $ (GND))) # (!\aProcessor|RA|Q\(6) & (!\aProcessor|ALU|Add0~11\ & VCC))
-- \aProcessor|ALU|Add0~13\ = CARRY((\aProcessor|RA|Q\(6) & !\aProcessor|ALU|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(6),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~11\,
	combout => \aProcessor|ALU|Add0~12_combout\,
	cout => \aProcessor|ALU|Add0~13\);

-- Location: LCCOMB_X23_Y14_N30
\aProcessor|ALU|Add1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~14_combout\ = (\aProcessor|RA|Q\(7) & ((\aProcessor|MuxB|ShiftRight0~7_combout\ & (\aProcessor|ALU|Add1~13\ & VCC)) # (!\aProcessor|MuxB|ShiftRight0~7_combout\ & (!\aProcessor|ALU|Add1~13\)))) # (!\aProcessor|RA|Q\(7) & 
-- ((\aProcessor|MuxB|ShiftRight0~7_combout\ & (!\aProcessor|ALU|Add1~13\)) # (!\aProcessor|MuxB|ShiftRight0~7_combout\ & ((\aProcessor|ALU|Add1~13\) # (GND)))))
-- \aProcessor|ALU|Add1~15\ = CARRY((\aProcessor|RA|Q\(7) & (!\aProcessor|MuxB|ShiftRight0~7_combout\ & !\aProcessor|ALU|Add1~13\)) # (!\aProcessor|RA|Q\(7) & ((!\aProcessor|ALU|Add1~13\) # (!\aProcessor|MuxB|ShiftRight0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(7),
	datab => \aProcessor|MuxB|ShiftRight0~7_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~13\,
	combout => \aProcessor|ALU|Add1~14_combout\,
	cout => \aProcessor|ALU|Add1~15\);

-- Location: LCCOMB_X23_Y13_N0
\aProcessor|ALU|Add1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~16_combout\ = ((\aProcessor|RA|Q\(8) $ (\aProcessor|MuxB|ShiftRight0~26_combout\ $ (!\aProcessor|ALU|Add1~15\)))) # (GND)
-- \aProcessor|ALU|Add1~17\ = CARRY((\aProcessor|RA|Q\(8) & ((\aProcessor|MuxB|ShiftRight0~26_combout\) # (!\aProcessor|ALU|Add1~15\))) # (!\aProcessor|RA|Q\(8) & (\aProcessor|MuxB|ShiftRight0~26_combout\ & !\aProcessor|ALU|Add1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(8),
	datab => \aProcessor|MuxB|ShiftRight0~26_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~15\,
	combout => \aProcessor|ALU|Add1~16_combout\,
	cout => \aProcessor|ALU|Add1~17\);

-- Location: LCCOMB_X27_Y15_N16
\aProcessor|InstAddGen|PC[8]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[8]~49_combout\ = (\aProcessor|InstAddGen|PC\(8) & (\aProcessor|InstAddGen|PC[7]~48\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(8) & (!\aProcessor|InstAddGen|PC[7]~48\ & VCC))
-- \aProcessor|InstAddGen|PC[8]~50\ = CARRY((\aProcessor|InstAddGen|PC\(8) & !\aProcessor|InstAddGen|PC[7]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(8),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[7]~48\,
	combout => \aProcessor|InstAddGen|PC[8]~49_combout\,
	cout => \aProcessor|InstAddGen|PC[8]~50\);

-- Location: LCCOMB_X21_Y18_N18
\aProcessor|ALU|Add3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~18_combout\ = (\aProcessor|RA|Q\(9) & ((\aProcessor|ALU|Add3~17\) # (GND))) # (!\aProcessor|RA|Q\(9) & (!\aProcessor|ALU|Add3~17\))
-- \aProcessor|ALU|Add3~19\ = CARRY((\aProcessor|RA|Q\(9)) # (!\aProcessor|ALU|Add3~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(9),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~17\,
	combout => \aProcessor|ALU|Add3~18_combout\,
	cout => \aProcessor|ALU|Add3~19\);

-- Location: LCCOMB_X18_Y16_N18
\aProcessor|ALU|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~18_combout\ = (\aProcessor|RA|Q\(9) & (!\aProcessor|ALU|Add0~17\)) # (!\aProcessor|RA|Q\(9) & ((\aProcessor|ALU|Add0~17\) # (GND)))
-- \aProcessor|ALU|Add0~19\ = CARRY((!\aProcessor|ALU|Add0~17\) # (!\aProcessor|RA|Q\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(9),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~17\,
	combout => \aProcessor|ALU|Add0~18_combout\,
	cout => \aProcessor|ALU|Add0~19\);

-- Location: LCCOMB_X23_Y13_N2
\aProcessor|ALU|Add1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~18_combout\ = (\aProcessor|RA|Q\(9) & ((\aProcessor|MuxB|ShiftRight0~8_combout\ & (\aProcessor|ALU|Add1~17\ & VCC)) # (!\aProcessor|MuxB|ShiftRight0~8_combout\ & (!\aProcessor|ALU|Add1~17\)))) # (!\aProcessor|RA|Q\(9) & 
-- ((\aProcessor|MuxB|ShiftRight0~8_combout\ & (!\aProcessor|ALU|Add1~17\)) # (!\aProcessor|MuxB|ShiftRight0~8_combout\ & ((\aProcessor|ALU|Add1~17\) # (GND)))))
-- \aProcessor|ALU|Add1~19\ = CARRY((\aProcessor|RA|Q\(9) & (!\aProcessor|MuxB|ShiftRight0~8_combout\ & !\aProcessor|ALU|Add1~17\)) # (!\aProcessor|RA|Q\(9) & ((!\aProcessor|ALU|Add1~17\) # (!\aProcessor|MuxB|ShiftRight0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(9),
	datab => \aProcessor|MuxB|ShiftRight0~8_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~17\,
	combout => \aProcessor|ALU|Add1~18_combout\,
	cout => \aProcessor|ALU|Add1~19\);

-- Location: LCCOMB_X27_Y15_N20
\aProcessor|InstAddGen|PC[10]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[10]~53_combout\ = (\aProcessor|InstAddGen|PC\(10) & (\aProcessor|InstAddGen|PC[9]~52\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(10) & (!\aProcessor|InstAddGen|PC[9]~52\ & VCC))
-- \aProcessor|InstAddGen|PC[10]~54\ = CARRY((\aProcessor|InstAddGen|PC\(10) & !\aProcessor|InstAddGen|PC[9]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(10),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[9]~52\,
	combout => \aProcessor|InstAddGen|PC[10]~53_combout\,
	cout => \aProcessor|InstAddGen|PC[10]~54\);

-- Location: LCCOMB_X21_Y16_N22
\aProcessor|ALU|Add2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~22_combout\ = (\aProcessor|RA|Q\(11) & ((\aProcessor|MuxB|ShiftRight0~10_combout\ & (!\aProcessor|ALU|Add2~21\)) # (!\aProcessor|MuxB|ShiftRight0~10_combout\ & (\aProcessor|ALU|Add2~21\ & VCC)))) # (!\aProcessor|RA|Q\(11) & 
-- ((\aProcessor|MuxB|ShiftRight0~10_combout\ & ((\aProcessor|ALU|Add2~21\) # (GND))) # (!\aProcessor|MuxB|ShiftRight0~10_combout\ & (!\aProcessor|ALU|Add2~21\))))
-- \aProcessor|ALU|Add2~23\ = CARRY((\aProcessor|RA|Q\(11) & (\aProcessor|MuxB|ShiftRight0~10_combout\ & !\aProcessor|ALU|Add2~21\)) # (!\aProcessor|RA|Q\(11) & ((\aProcessor|MuxB|ShiftRight0~10_combout\) # (!\aProcessor|ALU|Add2~21\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(11),
	datab => \aProcessor|MuxB|ShiftRight0~10_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~21\,
	combout => \aProcessor|ALU|Add2~22_combout\,
	cout => \aProcessor|ALU|Add2~23\);

-- Location: LCCOMB_X27_Y15_N24
\aProcessor|InstAddGen|PC[12]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[12]~57_combout\ = (\aProcessor|InstAddGen|PC\(12) & (\aProcessor|InstAddGen|PC[11]~56\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(12) & (!\aProcessor|InstAddGen|PC[11]~56\ & VCC))
-- \aProcessor|InstAddGen|PC[12]~58\ = CARRY((\aProcessor|InstAddGen|PC\(12) & !\aProcessor|InstAddGen|PC[11]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(12),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[11]~56\,
	combout => \aProcessor|InstAddGen|PC[12]~57_combout\,
	cout => \aProcessor|InstAddGen|PC[12]~58\);

-- Location: LCCOMB_X23_Y13_N10
\aProcessor|ALU|Add1~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~26_combout\ = (\aProcessor|RA|Q\(13) & ((\aProcessor|MuxB|ShiftRight0~12_combout\ & (\aProcessor|ALU|Add1~25\ & VCC)) # (!\aProcessor|MuxB|ShiftRight0~12_combout\ & (!\aProcessor|ALU|Add1~25\)))) # (!\aProcessor|RA|Q\(13) & 
-- ((\aProcessor|MuxB|ShiftRight0~12_combout\ & (!\aProcessor|ALU|Add1~25\)) # (!\aProcessor|MuxB|ShiftRight0~12_combout\ & ((\aProcessor|ALU|Add1~25\) # (GND)))))
-- \aProcessor|ALU|Add1~27\ = CARRY((\aProcessor|RA|Q\(13) & (!\aProcessor|MuxB|ShiftRight0~12_combout\ & !\aProcessor|ALU|Add1~25\)) # (!\aProcessor|RA|Q\(13) & ((!\aProcessor|ALU|Add1~25\) # (!\aProcessor|MuxB|ShiftRight0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(13),
	datab => \aProcessor|MuxB|ShiftRight0~12_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~25\,
	combout => \aProcessor|ALU|Add1~26_combout\,
	cout => \aProcessor|ALU|Add1~27\);

-- Location: LCCOMB_X21_Y16_N28
\aProcessor|ALU|Add2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~28_combout\ = ((\aProcessor|RA|Q\(14) $ (\aProcessor|MuxB|ShiftRight0~13_combout\ $ (\aProcessor|ALU|Add2~27\)))) # (GND)
-- \aProcessor|ALU|Add2~29\ = CARRY((\aProcessor|RA|Q\(14) & ((!\aProcessor|ALU|Add2~27\) # (!\aProcessor|MuxB|ShiftRight0~13_combout\))) # (!\aProcessor|RA|Q\(14) & (!\aProcessor|MuxB|ShiftRight0~13_combout\ & !\aProcessor|ALU|Add2~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(14),
	datab => \aProcessor|MuxB|ShiftRight0~13_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~27\,
	combout => \aProcessor|ALU|Add2~28_combout\,
	cout => \aProcessor|ALU|Add2~29\);

-- Location: LCCOMB_X18_Y16_N30
\aProcessor|ALU|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~30_combout\ = (\aProcessor|RA|Q\(15) & (!\aProcessor|ALU|Add0~29\)) # (!\aProcessor|RA|Q\(15) & ((\aProcessor|ALU|Add0~29\) # (GND)))
-- \aProcessor|ALU|Add0~31\ = CARRY((!\aProcessor|ALU|Add0~29\) # (!\aProcessor|RA|Q\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(15),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~29\,
	combout => \aProcessor|ALU|Add0~30_combout\,
	cout => \aProcessor|ALU|Add0~31\);

-- Location: LCCOMB_X21_Y15_N0
\aProcessor|ALU|Add2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~32_combout\ = ((\aProcessor|RA|Q\(16) $ (\aProcessor|MuxB|ShiftRight0~27_combout\ $ (\aProcessor|ALU|Add2~31\)))) # (GND)
-- \aProcessor|ALU|Add2~33\ = CARRY((\aProcessor|RA|Q\(16) & ((!\aProcessor|ALU|Add2~31\) # (!\aProcessor|MuxB|ShiftRight0~27_combout\))) # (!\aProcessor|RA|Q\(16) & (!\aProcessor|MuxB|ShiftRight0~27_combout\ & !\aProcessor|ALU|Add2~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(16),
	datab => \aProcessor|MuxB|ShiftRight0~27_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~31\,
	combout => \aProcessor|ALU|Add2~32_combout\,
	cout => \aProcessor|ALU|Add2~33\);

-- Location: LCCOMB_X21_Y17_N0
\aProcessor|ALU|Add3~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~32_combout\ = (\aProcessor|RA|Q\(16) & (!\aProcessor|ALU|Add3~31\ & VCC)) # (!\aProcessor|RA|Q\(16) & (\aProcessor|ALU|Add3~31\ $ (GND)))
-- \aProcessor|ALU|Add3~33\ = CARRY((!\aProcessor|RA|Q\(16) & !\aProcessor|ALU|Add3~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(16),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~31\,
	combout => \aProcessor|ALU|Add3~32_combout\,
	cout => \aProcessor|ALU|Add3~33\);

-- Location: LCCOMB_X18_Y15_N0
\aProcessor|ALU|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~32_combout\ = (\aProcessor|RA|Q\(16) & (\aProcessor|ALU|Add0~31\ $ (GND))) # (!\aProcessor|RA|Q\(16) & (!\aProcessor|ALU|Add0~31\ & VCC))
-- \aProcessor|ALU|Add0~33\ = CARRY((\aProcessor|RA|Q\(16) & !\aProcessor|ALU|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(16),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~31\,
	combout => \aProcessor|ALU|Add0~32_combout\,
	cout => \aProcessor|ALU|Add0~33\);

-- Location: LCCOMB_X23_Y13_N16
\aProcessor|ALU|Add1~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~32_combout\ = ((\aProcessor|RA|Q\(16) $ (\aProcessor|MuxB|ShiftRight0~27_combout\ $ (!\aProcessor|ALU|Add1~31\)))) # (GND)
-- \aProcessor|ALU|Add1~33\ = CARRY((\aProcessor|RA|Q\(16) & ((\aProcessor|MuxB|ShiftRight0~27_combout\) # (!\aProcessor|ALU|Add1~31\))) # (!\aProcessor|RA|Q\(16) & (\aProcessor|MuxB|ShiftRight0~27_combout\ & !\aProcessor|ALU|Add1~31\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(16),
	datab => \aProcessor|MuxB|ShiftRight0~27_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~31\,
	combout => \aProcessor|ALU|Add1~32_combout\,
	cout => \aProcessor|ALU|Add1~33\);

-- Location: LCCOMB_X18_Y15_N4
\aProcessor|ALU|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~36_combout\ = (\aProcessor|RA|Q\(18) & (\aProcessor|ALU|Add0~35\ $ (GND))) # (!\aProcessor|RA|Q\(18) & (!\aProcessor|ALU|Add0~35\ & VCC))
-- \aProcessor|ALU|Add0~37\ = CARRY((\aProcessor|RA|Q\(18) & !\aProcessor|ALU|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(18),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~35\,
	combout => \aProcessor|ALU|Add0~36_combout\,
	cout => \aProcessor|ALU|Add0~37\);

-- Location: LCCOMB_X27_Y14_N6
\aProcessor|InstAddGen|PC[19]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[19]~71_combout\ = (\aProcessor|InstAddGen|PC\(19) & (!\aProcessor|InstAddGen|PC[18]~70\)) # (!\aProcessor|InstAddGen|PC\(19) & ((\aProcessor|InstAddGen|PC[18]~70\) # (GND)))
-- \aProcessor|InstAddGen|PC[19]~72\ = CARRY((!\aProcessor|InstAddGen|PC[18]~70\) # (!\aProcessor|InstAddGen|PC\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(19),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[18]~70\,
	combout => \aProcessor|InstAddGen|PC[19]~71_combout\,
	cout => \aProcessor|InstAddGen|PC[19]~72\);

-- Location: LCCOMB_X21_Y17_N6
\aProcessor|ALU|Add3~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~38_combout\ = (\aProcessor|RA|Q\(19) & ((\aProcessor|ALU|Add3~37\) # (GND))) # (!\aProcessor|RA|Q\(19) & (!\aProcessor|ALU|Add3~37\))
-- \aProcessor|ALU|Add3~39\ = CARRY((\aProcessor|RA|Q\(19)) # (!\aProcessor|ALU|Add3~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(19),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~37\,
	combout => \aProcessor|ALU|Add3~38_combout\,
	cout => \aProcessor|ALU|Add3~39\);

-- Location: LCCOMB_X27_Y14_N10
\aProcessor|InstAddGen|PC[21]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[21]~75_combout\ = (\aProcessor|InstAddGen|PC\(21) & (!\aProcessor|InstAddGen|PC[20]~74\)) # (!\aProcessor|InstAddGen|PC\(21) & ((\aProcessor|InstAddGen|PC[20]~74\) # (GND)))
-- \aProcessor|InstAddGen|PC[21]~76\ = CARRY((!\aProcessor|InstAddGen|PC[20]~74\) # (!\aProcessor|InstAddGen|PC\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(21),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[20]~74\,
	combout => \aProcessor|InstAddGen|PC[21]~75_combout\,
	cout => \aProcessor|InstAddGen|PC[21]~76\);

-- Location: LCCOMB_X21_Y17_N12
\aProcessor|ALU|Add3~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~44_combout\ = (\aProcessor|RA|Q\(22) & (!\aProcessor|ALU|Add3~43\ & VCC)) # (!\aProcessor|RA|Q\(22) & (\aProcessor|ALU|Add3~43\ $ (GND)))
-- \aProcessor|ALU|Add3~45\ = CARRY((!\aProcessor|RA|Q\(22) & !\aProcessor|ALU|Add3~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(22),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~43\,
	combout => \aProcessor|ALU|Add3~44_combout\,
	cout => \aProcessor|ALU|Add3~45\);

-- Location: LCCOMB_X27_Y14_N12
\aProcessor|InstAddGen|PC[22]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[22]~77_combout\ = (\aProcessor|InstAddGen|PC\(22) & (\aProcessor|InstAddGen|PC[21]~76\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(22) & (!\aProcessor|InstAddGen|PC[21]~76\ & VCC))
-- \aProcessor|InstAddGen|PC[22]~78\ = CARRY((\aProcessor|InstAddGen|PC\(22) & !\aProcessor|InstAddGen|PC[21]~76\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(22),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[21]~76\,
	combout => \aProcessor|InstAddGen|PC[22]~77_combout\,
	cout => \aProcessor|InstAddGen|PC[22]~78\);

-- Location: LCCOMB_X21_Y17_N14
\aProcessor|ALU|Add3~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~46_combout\ = (\aProcessor|RA|Q\(23) & ((\aProcessor|ALU|Add3~45\) # (GND))) # (!\aProcessor|RA|Q\(23) & (!\aProcessor|ALU|Add3~45\))
-- \aProcessor|ALU|Add3~47\ = CARRY((\aProcessor|RA|Q\(23)) # (!\aProcessor|ALU|Add3~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(23),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~45\,
	combout => \aProcessor|ALU|Add3~46_combout\,
	cout => \aProcessor|ALU|Add3~47\);

-- Location: LCCOMB_X27_Y14_N14
\aProcessor|InstAddGen|PC[23]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[23]~79_combout\ = (\aProcessor|InstAddGen|PC\(23) & (!\aProcessor|InstAddGen|PC[22]~78\)) # (!\aProcessor|InstAddGen|PC\(23) & ((\aProcessor|InstAddGen|PC[22]~78\) # (GND)))
-- \aProcessor|InstAddGen|PC[23]~80\ = CARRY((!\aProcessor|InstAddGen|PC[22]~78\) # (!\aProcessor|InstAddGen|PC\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(23),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[22]~78\,
	combout => \aProcessor|InstAddGen|PC[23]~79_combout\,
	cout => \aProcessor|InstAddGen|PC[23]~80\);

-- Location: LCCOMB_X27_Y14_N16
\aProcessor|InstAddGen|PC[24]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[24]~81_combout\ = (\aProcessor|InstAddGen|PC\(24) & (\aProcessor|InstAddGen|PC[23]~80\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(24) & (!\aProcessor|InstAddGen|PC[23]~80\ & VCC))
-- \aProcessor|InstAddGen|PC[24]~82\ = CARRY((\aProcessor|InstAddGen|PC\(24) & !\aProcessor|InstAddGen|PC[23]~80\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(24),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[23]~80\,
	combout => \aProcessor|InstAddGen|PC[24]~81_combout\,
	cout => \aProcessor|InstAddGen|PC[24]~82\);

-- Location: LCCOMB_X27_Y14_N18
\aProcessor|InstAddGen|PC[25]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[25]~83_combout\ = (\aProcessor|InstAddGen|PC\(25) & (!\aProcessor|InstAddGen|PC[24]~82\)) # (!\aProcessor|InstAddGen|PC\(25) & ((\aProcessor|InstAddGen|PC[24]~82\) # (GND)))
-- \aProcessor|InstAddGen|PC[25]~84\ = CARRY((!\aProcessor|InstAddGen|PC[24]~82\) # (!\aProcessor|InstAddGen|PC\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(25),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[24]~82\,
	combout => \aProcessor|InstAddGen|PC[25]~83_combout\,
	cout => \aProcessor|InstAddGen|PC[25]~84\);

-- Location: LCCOMB_X18_Y15_N18
\aProcessor|ALU|Add0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~50_combout\ = (\aProcessor|RA|Q\(25) & (!\aProcessor|ALU|Add0~49\)) # (!\aProcessor|RA|Q\(25) & ((\aProcessor|ALU|Add0~49\) # (GND)))
-- \aProcessor|ALU|Add0~51\ = CARRY((!\aProcessor|ALU|Add0~49\) # (!\aProcessor|RA|Q\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(25),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~49\,
	combout => \aProcessor|ALU|Add0~50_combout\,
	cout => \aProcessor|ALU|Add0~51\);

-- Location: LCCOMB_X27_Y14_N20
\aProcessor|InstAddGen|PC[26]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[26]~85_combout\ = (\aProcessor|InstAddGen|PC\(26) & (\aProcessor|InstAddGen|PC[25]~84\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(26) & (!\aProcessor|InstAddGen|PC[25]~84\ & VCC))
-- \aProcessor|InstAddGen|PC[26]~86\ = CARRY((\aProcessor|InstAddGen|PC\(26) & !\aProcessor|InstAddGen|PC[25]~84\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(26),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[25]~84\,
	combout => \aProcessor|InstAddGen|PC[26]~85_combout\,
	cout => \aProcessor|InstAddGen|PC[26]~86\);

-- Location: LCCOMB_X27_Y14_N22
\aProcessor|InstAddGen|PC[27]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[27]~87_combout\ = (\aProcessor|InstAddGen|PC\(27) & (!\aProcessor|InstAddGen|PC[26]~86\)) # (!\aProcessor|InstAddGen|PC\(27) & ((\aProcessor|InstAddGen|PC[26]~86\) # (GND)))
-- \aProcessor|InstAddGen|PC[27]~88\ = CARRY((!\aProcessor|InstAddGen|PC[26]~86\) # (!\aProcessor|InstAddGen|PC\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(27),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[26]~86\,
	combout => \aProcessor|InstAddGen|PC[27]~87_combout\,
	cout => \aProcessor|InstAddGen|PC[27]~88\);

-- Location: LCCOMB_X21_Y17_N22
\aProcessor|ALU|Add3~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~54_combout\ = (\aProcessor|RA|Q\(27) & ((\aProcessor|ALU|Add3~53\) # (GND))) # (!\aProcessor|RA|Q\(27) & (!\aProcessor|ALU|Add3~53\))
-- \aProcessor|ALU|Add3~55\ = CARRY((\aProcessor|RA|Q\(27)) # (!\aProcessor|ALU|Add3~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(27),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~53\,
	combout => \aProcessor|ALU|Add3~54_combout\,
	cout => \aProcessor|ALU|Add3~55\);

-- Location: LCCOMB_X18_Y15_N22
\aProcessor|ALU|Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~54_combout\ = (\aProcessor|RA|Q\(27) & (!\aProcessor|ALU|Add0~53\)) # (!\aProcessor|RA|Q\(27) & ((\aProcessor|ALU|Add0~53\) # (GND)))
-- \aProcessor|ALU|Add0~55\ = CARRY((!\aProcessor|ALU|Add0~53\) # (!\aProcessor|RA|Q\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(27),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~53\,
	combout => \aProcessor|ALU|Add0~54_combout\,
	cout => \aProcessor|ALU|Add0~55\);

-- Location: LCCOMB_X27_Y14_N24
\aProcessor|InstAddGen|PC[28]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[28]~89_combout\ = (\aProcessor|InstAddGen|PC\(28) & (\aProcessor|InstAddGen|PC[27]~88\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(28) & (!\aProcessor|InstAddGen|PC[27]~88\ & VCC))
-- \aProcessor|InstAddGen|PC[28]~90\ = CARRY((\aProcessor|InstAddGen|PC\(28) & !\aProcessor|InstAddGen|PC[27]~88\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(28),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[27]~88\,
	combout => \aProcessor|InstAddGen|PC[28]~89_combout\,
	cout => \aProcessor|InstAddGen|PC[28]~90\);

-- Location: LCCOMB_X21_Y17_N26
\aProcessor|ALU|Add3~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~58_combout\ = (\aProcessor|RA|Q\(29) & ((\aProcessor|ALU|Add3~57\) # (GND))) # (!\aProcessor|RA|Q\(29) & (!\aProcessor|ALU|Add3~57\))
-- \aProcessor|ALU|Add3~59\ = CARRY((\aProcessor|RA|Q\(29)) # (!\aProcessor|ALU|Add3~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(29),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~57\,
	combout => \aProcessor|ALU|Add3~58_combout\,
	cout => \aProcessor|ALU|Add3~59\);

-- Location: LCCOMB_X27_Y14_N26
\aProcessor|InstAddGen|PC[29]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[29]~91_combout\ = (\aProcessor|InstAddGen|PC\(29) & (!\aProcessor|InstAddGen|PC[28]~90\)) # (!\aProcessor|InstAddGen|PC\(29) & ((\aProcessor|InstAddGen|PC[28]~90\) # (GND)))
-- \aProcessor|InstAddGen|PC[29]~92\ = CARRY((!\aProcessor|InstAddGen|PC[28]~90\) # (!\aProcessor|InstAddGen|PC\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(29),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[28]~90\,
	combout => \aProcessor|InstAddGen|PC[29]~91_combout\,
	cout => \aProcessor|InstAddGen|PC[29]~92\);

-- Location: LCCOMB_X21_Y17_N28
\aProcessor|ALU|Add3~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~60_combout\ = (\aProcessor|RA|Q\(30) & (!\aProcessor|ALU|Add3~59\ & VCC)) # (!\aProcessor|RA|Q\(30) & (\aProcessor|ALU|Add3~59\ $ (GND)))
-- \aProcessor|ALU|Add3~61\ = CARRY((!\aProcessor|RA|Q\(30) & !\aProcessor|ALU|Add3~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(30),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~59\,
	combout => \aProcessor|ALU|Add3~60_combout\,
	cout => \aProcessor|ALU|Add3~61\);

-- Location: LCCOMB_X18_Y15_N28
\aProcessor|ALU|Add0~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~60_combout\ = (\aProcessor|RA|Q\(30) & (\aProcessor|ALU|Add0~59\ $ (GND))) # (!\aProcessor|RA|Q\(30) & (!\aProcessor|ALU|Add0~59\ & VCC))
-- \aProcessor|ALU|Add0~61\ = CARRY((\aProcessor|RA|Q\(30) & !\aProcessor|ALU|Add0~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(30),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~59\,
	combout => \aProcessor|ALU|Add0~60_combout\,
	cout => \aProcessor|ALU|Add0~61\);

-- Location: LCCOMB_X27_Y14_N28
\aProcessor|InstAddGen|PC[30]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[30]~93_combout\ = (\aProcessor|InstAddGen|PC\(30) & (\aProcessor|InstAddGen|PC[29]~92\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(30) & (!\aProcessor|InstAddGen|PC[29]~92\ & VCC))
-- \aProcessor|InstAddGen|PC[30]~94\ = CARRY((\aProcessor|InstAddGen|PC\(30) & !\aProcessor|InstAddGen|PC[29]~92\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(30),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[29]~92\,
	combout => \aProcessor|InstAddGen|PC[30]~93_combout\,
	cout => \aProcessor|InstAddGen|PC[30]~94\);

-- Location: LCCOMB_X21_Y17_N30
\aProcessor|ALU|Add3~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~62_combout\ = \aProcessor|ALU|Add3~61\ $ (!\aProcessor|RA|Q\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RA|Q\(31),
	cin => \aProcessor|ALU|Add3~61\,
	combout => \aProcessor|ALU|Add3~62_combout\);

-- Location: LCCOMB_X18_Y15_N30
\aProcessor|ALU|Add0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~62_combout\ = \aProcessor|ALU|Add0~61\ $ (\aProcessor|RA|Q\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RA|Q\(31),
	cin => \aProcessor|ALU|Add0~61\,
	combout => \aProcessor|ALU|Add0~62_combout\);

-- Location: LCCOMB_X27_Y14_N30
\aProcessor|InstAddGen|PC[31]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[31]~95_combout\ = \aProcessor|InstAddGen|PC[30]~94\ $ (\aProcessor|InstAddGen|PC\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|InstAddGen|PC\(31),
	cin => \aProcessor|InstAddGen|PC[30]~94\,
	combout => \aProcessor|InstAddGen|PC[31]~95_combout\);

-- Location: LCFF_X46_Y16_N29
\debounceit0|PB_cnt[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[14]~44_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(14));

-- Location: LCFF_X46_Y16_N31
\debounceit0|PB_cnt[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[15]~46_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(15));

-- Location: LCFF_X46_Y16_N1
\debounceit0|PB_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[0]~16_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(0));

-- Location: LCFF_X46_Y16_N3
\debounceit0|PB_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[1]~18_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(1));

-- Location: LCFF_X46_Y16_N5
\debounceit0|PB_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[2]~20_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(2));

-- Location: LCFF_X46_Y16_N7
\debounceit0|PB_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[3]~22_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(3));

-- Location: LCFF_X46_Y16_N9
\debounceit0|PB_cnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[4]~24_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(4));

-- Location: LCFF_X46_Y16_N11
\debounceit0|PB_cnt[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[5]~26_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(5));

-- Location: LCFF_X46_Y16_N13
\debounceit0|PB_cnt[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[6]~28_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(6));

-- Location: LCFF_X46_Y16_N15
\debounceit0|PB_cnt[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[7]~30_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(7));

-- Location: LCFF_X46_Y16_N17
\debounceit0|PB_cnt[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[8]~32_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(8));

-- Location: LCFF_X46_Y16_N19
\debounceit0|PB_cnt[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[9]~34_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(9));

-- Location: LCFF_X46_Y16_N21
\debounceit0|PB_cnt[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[10]~36_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(10));

-- Location: LCFF_X46_Y16_N23
\debounceit0|PB_cnt[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[11]~38_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(11));

-- Location: LCFF_X46_Y16_N25
\debounceit0|PB_cnt[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[12]~40_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(12));

-- Location: LCFF_X46_Y16_N27
\debounceit0|PB_cnt[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_cnt[13]~42_combout\,
	sclr => \debounceit0|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_cnt\(13));

-- Location: LCFF_X29_Y14_N17
\debounceit3|PB_cnt[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[8]~32_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(8));

-- Location: LCFF_X29_Y14_N21
\debounceit3|PB_cnt[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[10]~36_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(10));

-- Location: LCFF_X29_Y14_N25
\debounceit3|PB_cnt[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[12]~40_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(12));

-- Location: LCCOMB_X55_Y7_N12
\debounceit1|PB_cnt[6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[6]~28_combout\ = (\debounceit1|PB_cnt\(6) & (\debounceit1|PB_cnt[5]~27\ $ (GND))) # (!\debounceit1|PB_cnt\(6) & (!\debounceit1|PB_cnt[5]~27\ & VCC))
-- \debounceit1|PB_cnt[6]~29\ = CARRY((\debounceit1|PB_cnt\(6) & !\debounceit1|PB_cnt[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit1|PB_cnt\(6),
	datad => VCC,
	cin => \debounceit1|PB_cnt[5]~27\,
	combout => \debounceit1|PB_cnt[6]~28_combout\,
	cout => \debounceit1|PB_cnt[6]~29\);

-- Location: LCCOMB_X55_Y7_N16
\debounceit1|PB_cnt[8]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[8]~32_combout\ = (\debounceit1|PB_cnt\(8) & (\debounceit1|PB_cnt[7]~31\ $ (GND))) # (!\debounceit1|PB_cnt\(8) & (!\debounceit1|PB_cnt[7]~31\ & VCC))
-- \debounceit1|PB_cnt[8]~33\ = CARRY((\debounceit1|PB_cnt\(8) & !\debounceit1|PB_cnt[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit1|PB_cnt\(8),
	datad => VCC,
	cin => \debounceit1|PB_cnt[7]~31\,
	combout => \debounceit1|PB_cnt[8]~32_combout\,
	cout => \debounceit1|PB_cnt[8]~33\);

-- Location: LCCOMB_X55_Y7_N20
\debounceit1|PB_cnt[10]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[10]~36_combout\ = (\debounceit1|PB_cnt\(10) & (\debounceit1|PB_cnt[9]~35\ $ (GND))) # (!\debounceit1|PB_cnt\(10) & (!\debounceit1|PB_cnt[9]~35\ & VCC))
-- \debounceit1|PB_cnt[10]~37\ = CARRY((\debounceit1|PB_cnt\(10) & !\debounceit1|PB_cnt[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit1|PB_cnt\(10),
	datad => VCC,
	cin => \debounceit1|PB_cnt[9]~35\,
	combout => \debounceit1|PB_cnt[10]~36_combout\,
	cout => \debounceit1|PB_cnt[10]~37\);

-- Location: LCCOMB_X55_Y7_N28
\debounceit1|PB_cnt[14]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[14]~44_combout\ = (\debounceit1|PB_cnt\(14) & (\debounceit1|PB_cnt[13]~43\ $ (GND))) # (!\debounceit1|PB_cnt\(14) & (!\debounceit1|PB_cnt[13]~43\ & VCC))
-- \debounceit1|PB_cnt[14]~45\ = CARRY((\debounceit1|PB_cnt\(14) & !\debounceit1|PB_cnt[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit1|PB_cnt\(14),
	datad => VCC,
	cin => \debounceit1|PB_cnt[13]~43\,
	combout => \debounceit1|PB_cnt[14]~44_combout\,
	cout => \debounceit1|PB_cnt[14]~45\);

-- Location: LCCOMB_X55_Y7_N30
\debounceit1|PB_cnt[15]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[15]~46_combout\ = \debounceit1|PB_cnt[14]~45\ $ (\debounceit1|PB_cnt\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \debounceit1|PB_cnt\(15),
	cin => \debounceit1|PB_cnt[14]~45\,
	combout => \debounceit1|PB_cnt[15]~46_combout\);

-- Location: LCCOMB_X46_Y16_N0
\debounceit0|PB_cnt[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[0]~16_combout\ = \debounceit0|PB_cnt\(0) $ (VCC)
-- \debounceit0|PB_cnt[0]~17\ = CARRY(\debounceit0|PB_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounceit0|PB_cnt\(0),
	datad => VCC,
	combout => \debounceit0|PB_cnt[0]~16_combout\,
	cout => \debounceit0|PB_cnt[0]~17\);

-- Location: LCCOMB_X46_Y16_N2
\debounceit0|PB_cnt[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[1]~18_combout\ = (\debounceit0|PB_cnt\(1) & (!\debounceit0|PB_cnt[0]~17\)) # (!\debounceit0|PB_cnt\(1) & ((\debounceit0|PB_cnt[0]~17\) # (GND)))
-- \debounceit0|PB_cnt[1]~19\ = CARRY((!\debounceit0|PB_cnt[0]~17\) # (!\debounceit0|PB_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit0|PB_cnt\(1),
	datad => VCC,
	cin => \debounceit0|PB_cnt[0]~17\,
	combout => \debounceit0|PB_cnt[1]~18_combout\,
	cout => \debounceit0|PB_cnt[1]~19\);

-- Location: LCCOMB_X46_Y16_N4
\debounceit0|PB_cnt[2]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[2]~20_combout\ = (\debounceit0|PB_cnt\(2) & (\debounceit0|PB_cnt[1]~19\ $ (GND))) # (!\debounceit0|PB_cnt\(2) & (!\debounceit0|PB_cnt[1]~19\ & VCC))
-- \debounceit0|PB_cnt[2]~21\ = CARRY((\debounceit0|PB_cnt\(2) & !\debounceit0|PB_cnt[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit0|PB_cnt\(2),
	datad => VCC,
	cin => \debounceit0|PB_cnt[1]~19\,
	combout => \debounceit0|PB_cnt[2]~20_combout\,
	cout => \debounceit0|PB_cnt[2]~21\);

-- Location: LCCOMB_X46_Y16_N6
\debounceit0|PB_cnt[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[3]~22_combout\ = (\debounceit0|PB_cnt\(3) & (!\debounceit0|PB_cnt[2]~21\)) # (!\debounceit0|PB_cnt\(3) & ((\debounceit0|PB_cnt[2]~21\) # (GND)))
-- \debounceit0|PB_cnt[3]~23\ = CARRY((!\debounceit0|PB_cnt[2]~21\) # (!\debounceit0|PB_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit0|PB_cnt\(3),
	datad => VCC,
	cin => \debounceit0|PB_cnt[2]~21\,
	combout => \debounceit0|PB_cnt[3]~22_combout\,
	cout => \debounceit0|PB_cnt[3]~23\);

-- Location: LCCOMB_X46_Y16_N8
\debounceit0|PB_cnt[4]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[4]~24_combout\ = (\debounceit0|PB_cnt\(4) & (\debounceit0|PB_cnt[3]~23\ $ (GND))) # (!\debounceit0|PB_cnt\(4) & (!\debounceit0|PB_cnt[3]~23\ & VCC))
-- \debounceit0|PB_cnt[4]~25\ = CARRY((\debounceit0|PB_cnt\(4) & !\debounceit0|PB_cnt[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit0|PB_cnt\(4),
	datad => VCC,
	cin => \debounceit0|PB_cnt[3]~23\,
	combout => \debounceit0|PB_cnt[4]~24_combout\,
	cout => \debounceit0|PB_cnt[4]~25\);

-- Location: LCCOMB_X46_Y16_N10
\debounceit0|PB_cnt[5]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[5]~26_combout\ = (\debounceit0|PB_cnt\(5) & (!\debounceit0|PB_cnt[4]~25\)) # (!\debounceit0|PB_cnt\(5) & ((\debounceit0|PB_cnt[4]~25\) # (GND)))
-- \debounceit0|PB_cnt[5]~27\ = CARRY((!\debounceit0|PB_cnt[4]~25\) # (!\debounceit0|PB_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit0|PB_cnt\(5),
	datad => VCC,
	cin => \debounceit0|PB_cnt[4]~25\,
	combout => \debounceit0|PB_cnt[5]~26_combout\,
	cout => \debounceit0|PB_cnt[5]~27\);

-- Location: LCCOMB_X46_Y16_N12
\debounceit0|PB_cnt[6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[6]~28_combout\ = (\debounceit0|PB_cnt\(6) & (\debounceit0|PB_cnt[5]~27\ $ (GND))) # (!\debounceit0|PB_cnt\(6) & (!\debounceit0|PB_cnt[5]~27\ & VCC))
-- \debounceit0|PB_cnt[6]~29\ = CARRY((\debounceit0|PB_cnt\(6) & !\debounceit0|PB_cnt[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit0|PB_cnt\(6),
	datad => VCC,
	cin => \debounceit0|PB_cnt[5]~27\,
	combout => \debounceit0|PB_cnt[6]~28_combout\,
	cout => \debounceit0|PB_cnt[6]~29\);

-- Location: LCCOMB_X46_Y16_N14
\debounceit0|PB_cnt[7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[7]~30_combout\ = (\debounceit0|PB_cnt\(7) & (!\debounceit0|PB_cnt[6]~29\)) # (!\debounceit0|PB_cnt\(7) & ((\debounceit0|PB_cnt[6]~29\) # (GND)))
-- \debounceit0|PB_cnt[7]~31\ = CARRY((!\debounceit0|PB_cnt[6]~29\) # (!\debounceit0|PB_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit0|PB_cnt\(7),
	datad => VCC,
	cin => \debounceit0|PB_cnt[6]~29\,
	combout => \debounceit0|PB_cnt[7]~30_combout\,
	cout => \debounceit0|PB_cnt[7]~31\);

-- Location: LCCOMB_X46_Y16_N16
\debounceit0|PB_cnt[8]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[8]~32_combout\ = (\debounceit0|PB_cnt\(8) & (\debounceit0|PB_cnt[7]~31\ $ (GND))) # (!\debounceit0|PB_cnt\(8) & (!\debounceit0|PB_cnt[7]~31\ & VCC))
-- \debounceit0|PB_cnt[8]~33\ = CARRY((\debounceit0|PB_cnt\(8) & !\debounceit0|PB_cnt[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit0|PB_cnt\(8),
	datad => VCC,
	cin => \debounceit0|PB_cnt[7]~31\,
	combout => \debounceit0|PB_cnt[8]~32_combout\,
	cout => \debounceit0|PB_cnt[8]~33\);

-- Location: LCCOMB_X46_Y16_N18
\debounceit0|PB_cnt[9]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[9]~34_combout\ = (\debounceit0|PB_cnt\(9) & (!\debounceit0|PB_cnt[8]~33\)) # (!\debounceit0|PB_cnt\(9) & ((\debounceit0|PB_cnt[8]~33\) # (GND)))
-- \debounceit0|PB_cnt[9]~35\ = CARRY((!\debounceit0|PB_cnt[8]~33\) # (!\debounceit0|PB_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit0|PB_cnt\(9),
	datad => VCC,
	cin => \debounceit0|PB_cnt[8]~33\,
	combout => \debounceit0|PB_cnt[9]~34_combout\,
	cout => \debounceit0|PB_cnt[9]~35\);

-- Location: LCCOMB_X46_Y16_N20
\debounceit0|PB_cnt[10]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[10]~36_combout\ = (\debounceit0|PB_cnt\(10) & (\debounceit0|PB_cnt[9]~35\ $ (GND))) # (!\debounceit0|PB_cnt\(10) & (!\debounceit0|PB_cnt[9]~35\ & VCC))
-- \debounceit0|PB_cnt[10]~37\ = CARRY((\debounceit0|PB_cnt\(10) & !\debounceit0|PB_cnt[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit0|PB_cnt\(10),
	datad => VCC,
	cin => \debounceit0|PB_cnt[9]~35\,
	combout => \debounceit0|PB_cnt[10]~36_combout\,
	cout => \debounceit0|PB_cnt[10]~37\);

-- Location: LCCOMB_X46_Y16_N22
\debounceit0|PB_cnt[11]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[11]~38_combout\ = (\debounceit0|PB_cnt\(11) & (!\debounceit0|PB_cnt[10]~37\)) # (!\debounceit0|PB_cnt\(11) & ((\debounceit0|PB_cnt[10]~37\) # (GND)))
-- \debounceit0|PB_cnt[11]~39\ = CARRY((!\debounceit0|PB_cnt[10]~37\) # (!\debounceit0|PB_cnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit0|PB_cnt\(11),
	datad => VCC,
	cin => \debounceit0|PB_cnt[10]~37\,
	combout => \debounceit0|PB_cnt[11]~38_combout\,
	cout => \debounceit0|PB_cnt[11]~39\);

-- Location: LCCOMB_X46_Y16_N24
\debounceit0|PB_cnt[12]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[12]~40_combout\ = (\debounceit0|PB_cnt\(12) & (\debounceit0|PB_cnt[11]~39\ $ (GND))) # (!\debounceit0|PB_cnt\(12) & (!\debounceit0|PB_cnt[11]~39\ & VCC))
-- \debounceit0|PB_cnt[12]~41\ = CARRY((\debounceit0|PB_cnt\(12) & !\debounceit0|PB_cnt[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit0|PB_cnt\(12),
	datad => VCC,
	cin => \debounceit0|PB_cnt[11]~39\,
	combout => \debounceit0|PB_cnt[12]~40_combout\,
	cout => \debounceit0|PB_cnt[12]~41\);

-- Location: LCCOMB_X46_Y16_N26
\debounceit0|PB_cnt[13]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[13]~42_combout\ = (\debounceit0|PB_cnt\(13) & (!\debounceit0|PB_cnt[12]~41\)) # (!\debounceit0|PB_cnt\(13) & ((\debounceit0|PB_cnt[12]~41\) # (GND)))
-- \debounceit0|PB_cnt[13]~43\ = CARRY((!\debounceit0|PB_cnt[12]~41\) # (!\debounceit0|PB_cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit0|PB_cnt\(13),
	datad => VCC,
	cin => \debounceit0|PB_cnt[12]~41\,
	combout => \debounceit0|PB_cnt[13]~42_combout\,
	cout => \debounceit0|PB_cnt[13]~43\);

-- Location: LCCOMB_X46_Y16_N28
\debounceit0|PB_cnt[14]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[14]~44_combout\ = (\debounceit0|PB_cnt\(14) & (\debounceit0|PB_cnt[13]~43\ $ (GND))) # (!\debounceit0|PB_cnt\(14) & (!\debounceit0|PB_cnt[13]~43\ & VCC))
-- \debounceit0|PB_cnt[14]~45\ = CARRY((\debounceit0|PB_cnt\(14) & !\debounceit0|PB_cnt[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit0|PB_cnt\(14),
	datad => VCC,
	cin => \debounceit0|PB_cnt[13]~43\,
	combout => \debounceit0|PB_cnt[14]~44_combout\,
	cout => \debounceit0|PB_cnt[14]~45\);

-- Location: LCCOMB_X46_Y16_N30
\debounceit0|PB_cnt[15]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_cnt[15]~46_combout\ = \debounceit0|PB_cnt[14]~45\ $ (\debounceit0|PB_cnt\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \debounceit0|PB_cnt\(15),
	cin => \debounceit0|PB_cnt[14]~45\,
	combout => \debounceit0|PB_cnt[15]~46_combout\);

-- Location: LCCOMB_X29_Y14_N16
\debounceit3|PB_cnt[8]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[8]~32_combout\ = (\debounceit3|PB_cnt\(8) & (\debounceit3|PB_cnt[7]~31\ $ (GND))) # (!\debounceit3|PB_cnt\(8) & (!\debounceit3|PB_cnt[7]~31\ & VCC))
-- \debounceit3|PB_cnt[8]~33\ = CARRY((\debounceit3|PB_cnt\(8) & !\debounceit3|PB_cnt[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit3|PB_cnt\(8),
	datad => VCC,
	cin => \debounceit3|PB_cnt[7]~31\,
	combout => \debounceit3|PB_cnt[8]~32_combout\,
	cout => \debounceit3|PB_cnt[8]~33\);

-- Location: LCCOMB_X29_Y14_N20
\debounceit3|PB_cnt[10]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[10]~36_combout\ = (\debounceit3|PB_cnt\(10) & (\debounceit3|PB_cnt[9]~35\ $ (GND))) # (!\debounceit3|PB_cnt\(10) & (!\debounceit3|PB_cnt[9]~35\ & VCC))
-- \debounceit3|PB_cnt[10]~37\ = CARRY((\debounceit3|PB_cnt\(10) & !\debounceit3|PB_cnt[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit3|PB_cnt\(10),
	datad => VCC,
	cin => \debounceit3|PB_cnt[9]~35\,
	combout => \debounceit3|PB_cnt[10]~36_combout\,
	cout => \debounceit3|PB_cnt[10]~37\);

-- Location: LCCOMB_X29_Y14_N24
\debounceit3|PB_cnt[12]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[12]~40_combout\ = (\debounceit3|PB_cnt\(12) & (\debounceit3|PB_cnt[11]~39\ $ (GND))) # (!\debounceit3|PB_cnt\(12) & (!\debounceit3|PB_cnt[11]~39\ & VCC))
-- \debounceit3|PB_cnt[12]~41\ = CARRY((\debounceit3|PB_cnt\(12) & !\debounceit3|PB_cnt[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit3|PB_cnt\(12),
	datad => VCC,
	cin => \debounceit3|PB_cnt[11]~39\,
	combout => \debounceit3|PB_cnt[12]~40_combout\,
	cout => \debounceit3|PB_cnt[12]~41\);

-- Location: LCFF_X23_Y16_N5
\aProcessor|CCR|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|ALU|CARRY_FLAG~combout\,
	sload => VCC,
	ena => \aProcessor|CSG|DecodeInst|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|CCR|Q\(0));

-- Location: LCCOMB_X24_Y18_N18
\aProcessor|displayAll|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~2_combout\ = (\switch~combout\(1) & (\switch~combout\(0))) # (!\switch~combout\(1) & ((\switch~combout\(0) & (\aProcessor|RY|Q\(0))) # (!\switch~combout\(0) & ((\aProcessor|RM|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \switch~combout\(0),
	datac => \aProcessor|RY|Q\(0),
	datad => \aProcessor|RM|Q\(0),
	combout => \aProcessor|displayAll|Mux28~2_combout\);

-- Location: LCCOMB_X23_Y19_N24
\aProcessor|displayAll|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~3_combout\ = (\switch~combout\(1) & ((\aProcessor|displayAll|Mux28~2_combout\ & ((\Memory|ROM1|altsyncram_component|auto_generated|q_a\(0)))) # (!\aProcessor|displayAll|Mux28~2_combout\ & (\aProcessor|CCR|Q\(0))))) # 
-- (!\switch~combout\(1) & (((\aProcessor|displayAll|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CCR|Q\(0),
	datab => \switch~combout\(1),
	datac => \aProcessor|displayAll|Mux28~2_combout\,
	datad => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(0),
	combout => \aProcessor|displayAll|Mux28~3_combout\);

-- Location: LCCOMB_X23_Y19_N30
\aProcessor|displayAll|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~4_combout\ = (\switch~combout\(0) & ((\aProcessor|RA|Q\(0)) # ((\switch~combout\(1))))) # (!\switch~combout\(0) & (((!\switch~combout\(1) & \aProcessor|MuxC|ShiftRight0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|RA|Q\(0),
	datac => \switch~combout\(1),
	datad => \aProcessor|MuxC|ShiftRight0~0_combout\,
	combout => \aProcessor|displayAll|Mux28~4_combout\);

-- Location: LCCOMB_X23_Y19_N20
\aProcessor|displayAll|Mux28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~5_combout\ = (\aProcessor|displayAll|Mux28~4_combout\ & (((\aProcessor|RZ|Q\(0)) # (!\switch~combout\(1))))) # (!\aProcessor|displayAll|Mux28~4_combout\ & (\aProcessor|RB|Q\(0) & (\switch~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(0),
	datab => \aProcessor|displayAll|Mux28~4_combout\,
	datac => \switch~combout\(1),
	datad => \aProcessor|RZ|Q\(0),
	combout => \aProcessor|displayAll|Mux28~5_combout\);

-- Location: LCCOMB_X28_Y18_N6
\aProcessor|displayAll|Mux28~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~9_combout\ = (\switch~combout\(0) & ((\aProcessor|RY|Q\(1)) # ((\switch~combout\(1))))) # (!\switch~combout\(0) & (((\aProcessor|RM|Q\(1) & !\switch~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RY|Q\(1),
	datab => \switch~combout\(0),
	datac => \aProcessor|RM|Q\(1),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~9_combout\);

-- Location: LCCOMB_X27_Y18_N14
\aProcessor|displayAll|Mux28~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~10_combout\ = (\aProcessor|displayAll|Mux28~9_combout\ & ((\Memory|ROM1|altsyncram_component|auto_generated|q_a\(1)) # ((!\switch~combout\(1))))) # (!\aProcessor|displayAll|Mux28~9_combout\ & (((\aProcessor|CCR|Q\(1) & 
-- \switch~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~9_combout\,
	datab => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(1),
	datac => \aProcessor|CCR|Q\(1),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~10_combout\);

-- Location: LCCOMB_X27_Y18_N24
\aProcessor|displayAll|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux30~0_combout\ = (\switch~combout\(3) & ((\switch~combout\(4)) # ((\aProcessor|displayAll|Mux28~10_combout\ & !\switch~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(3),
	datab => \switch~combout\(4),
	datac => \aProcessor|displayAll|Mux28~10_combout\,
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|Mux30~0_combout\);

-- Location: LCCOMB_X28_Y18_N0
\aProcessor|displayAll|Mux28~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~12_combout\ = (\switch~combout\(0) & ((\aProcessor|RA|Q\(1)) # ((\switch~combout\(1))))) # (!\switch~combout\(0) & (((\aProcessor|MuxC|ShiftRight0~1_combout\ & !\switch~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(1),
	datab => \switch~combout\(0),
	datac => \aProcessor|MuxC|ShiftRight0~1_combout\,
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~12_combout\);

-- Location: LCCOMB_X28_Y18_N2
\aProcessor|displayAll|Mux28~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~13_combout\ = (\aProcessor|displayAll|Mux28~12_combout\ & ((\aProcessor|RZ|Q\(1)) # ((!\switch~combout\(1))))) # (!\aProcessor|displayAll|Mux28~12_combout\ & (((\aProcessor|RB|Q\(1) & \switch~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RZ|Q\(1),
	datab => \aProcessor|displayAll|Mux28~12_combout\,
	datac => \aProcessor|RB|Q\(1),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~13_combout\);

-- Location: LCCOMB_X23_Y18_N26
\aProcessor|displayAll|Mux28~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~16_combout\ = (\switch~combout\(1)) # ((\switch~combout\(0) & ((\aProcessor|MuxB|ShiftRight0~1_combout\))) # (!\switch~combout\(0) & (\aProcessor|CSG|SelectSignals|ALU_Op\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \switch~combout\(1),
	datac => \aProcessor|MuxB|ShiftRight0~1_combout\,
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux28~16_combout\);

-- Location: LCCOMB_X28_Y17_N20
\aProcessor|displayAll|Mux28~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~17_combout\ = (\switch~combout\(0) & (\aProcessor|RA|Q\(2))) # (!\switch~combout\(0) & (((!\aProcessor|CSG|SelectSignals|C_Select\(0) & \aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|RA|Q\(2),
	datac => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|displayAll|Mux28~17_combout\);

-- Location: LCCOMB_X27_Y19_N0
\aProcessor|displayAll|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux29~0_combout\ = (\switch~combout\(0) & ((\aProcessor|InstAddGen|PC\(2)) # ((\switch~combout\(1))))) # (!\switch~combout\(0) & (((\aProcessor|CSG|StageGenerator|ClockCount\(2) & !\switch~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(2),
	datab => \aProcessor|CSG|StageGenerator|ClockCount\(2),
	datac => \switch~combout\(0),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux29~0_combout\);

-- Location: LCCOMB_X27_Y19_N18
\aProcessor|displayAll|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux29~1_combout\ = (\switch~combout\(1) & ((\switch~combout\(2)) # ((\aProcessor|IR|Q\(2) & !\aProcessor|displayAll|Mux29~0_combout\)))) # (!\switch~combout\(1) & (((!\switch~combout\(2) & \aProcessor|displayAll|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \aProcessor|IR|Q\(2),
	datac => \switch~combout\(2),
	datad => \aProcessor|displayAll|Mux29~0_combout\,
	combout => \aProcessor|displayAll|Mux29~1_combout\);

-- Location: LCCOMB_X28_Y17_N10
\aProcessor|displayAll|Mux28~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~18_combout\ = (\switch~combout\(0) & ((\aProcessor|RZ|Q\(2)))) # (!\switch~combout\(0) & (\aProcessor|RB|Q\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RB|Q\(2),
	datac => \aProcessor|RZ|Q\(2),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux28~18_combout\);

-- Location: LCCOMB_X27_Y19_N20
\aProcessor|displayAll|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux29~2_combout\ = (\aProcessor|displayAll|Mux29~1_combout\ & ((\aProcessor|displayAll|Mux28~18_combout\) # ((!\switch~combout\(2))))) # (!\aProcessor|displayAll|Mux29~1_combout\ & (((\switch~combout\(2) & 
-- \aProcessor|displayAll|Mux28~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~18_combout\,
	datab => \aProcessor|displayAll|Mux29~1_combout\,
	datac => \switch~combout\(2),
	datad => \aProcessor|displayAll|Mux28~17_combout\,
	combout => \aProcessor|displayAll|Mux29~2_combout\);

-- Location: LCCOMB_X28_Y17_N22
\aProcessor|displayAll|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux29~3_combout\ = (\switch~combout\(1) & (((\switch~combout\(0))))) # (!\switch~combout\(1) & ((\switch~combout\(0) & ((\aProcessor|RY|Q\(2)))) # (!\switch~combout\(0) & (\aProcessor|RM|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \aProcessor|RM|Q\(2),
	datac => \aProcessor|RY|Q\(2),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux29~3_combout\);

-- Location: LCCOMB_X27_Y19_N22
\aProcessor|displayAll|Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux29~4_combout\ = (\aProcessor|displayAll|Mux29~3_combout\ & ((\Memory|ROM1|altsyncram_component|auto_generated|q_a\(2)) # ((!\switch~combout\(1))))) # (!\aProcessor|displayAll|Mux29~3_combout\ & (((\aProcessor|CCR|Q\(2) & 
-- \switch~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(2),
	datab => \aProcessor|displayAll|Mux29~3_combout\,
	datac => \aProcessor|CCR|Q\(2),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux29~4_combout\);

-- Location: LCCOMB_X27_Y19_N10
\aProcessor|displayAll|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux25~1_combout\ = (!\switch~combout\(3) & !\switch~combout\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch~combout\(3),
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|Mux25~1_combout\);

-- Location: LCCOMB_X27_Y19_N4
\aProcessor|displayAll|Mux29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux29~5_combout\ = (\aProcessor|displayAll|Mux25~1_combout\ & ((\aProcessor|displayAll|Mux29~2_combout\) # ((\aProcessor|displayAll|Mux29~4_combout\ & \aProcessor|displayAll|Mux25~0_combout\)))) # 
-- (!\aProcessor|displayAll|Mux25~1_combout\ & (\aProcessor|displayAll|Mux29~4_combout\ & ((\aProcessor|displayAll|Mux25~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux25~1_combout\,
	datab => \aProcessor|displayAll|Mux29~4_combout\,
	datac => \aProcessor|displayAll|Mux29~2_combout\,
	datad => \aProcessor|displayAll|Mux25~0_combout\,
	combout => \aProcessor|displayAll|Mux29~5_combout\);

-- Location: LCCOMB_X22_Y11_N24
\aProcessor|displayAll|Mux29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux29~6_combout\ = (\switch~combout\(1) & ((\aProcessor|IR|Q\(8)) # ((\switch~combout\(2))))) # (!\switch~combout\(1) & (((!\switch~combout\(2) & \aProcessor|CCR|Q\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(8),
	datab => \switch~combout\(1),
	datac => \switch~combout\(2),
	datad => \aProcessor|CCR|Q\(2),
	combout => \aProcessor|displayAll|Mux29~6_combout\);

-- Location: LCCOMB_X23_Y18_N2
\aProcessor|displayAll|Mux28~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~23_combout\ = (\switch~combout\(1) & (((\switch~combout\(0))))) # (!\switch~combout\(1) & ((\switch~combout\(0) & ((\aProcessor|RA|Q\(3)))) # (!\switch~combout\(0) & (\aProcessor|MuxC|ShiftRight0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~2_combout\,
	datab => \switch~combout\(1),
	datac => \switch~combout\(0),
	datad => \aProcessor|RA|Q\(3),
	combout => \aProcessor|displayAll|Mux28~23_combout\);

-- Location: LCCOMB_X23_Y18_N8
\aProcessor|displayAll|Mux28~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~24_combout\ = (\aProcessor|displayAll|Mux28~23_combout\ & ((\aProcessor|RZ|Q\(3)) # ((!\switch~combout\(1))))) # (!\aProcessor|displayAll|Mux28~23_combout\ & (((\aProcessor|RB|Q\(3) & \switch~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RZ|Q\(3),
	datab => \aProcessor|displayAll|Mux28~23_combout\,
	datac => \aProcessor|RB|Q\(3),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~24_combout\);

-- Location: LCCOMB_X19_Y14_N8
\aProcessor|displayAll|Mux28~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~25_combout\ = (\switch~combout\(1) & (((\aProcessor|IR|Q\(3) & !\switch~combout\(0))))) # (!\switch~combout\(1) & (\aProcessor|InstAddGen|PC\(3) & ((\switch~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(3),
	datab => \switch~combout\(1),
	datac => \aProcessor|IR|Q\(3),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux28~25_combout\);

-- Location: LCCOMB_X19_Y14_N10
\aProcessor|displayAll|Mux28~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~26_combout\ = (\switch~combout\(2) & ((\switch~combout\(4)) # ((\aProcessor|displayAll|Mux28~24_combout\)))) # (!\switch~combout\(2) & (!\switch~combout\(4) & ((\aProcessor|displayAll|Mux28~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(2),
	datab => \switch~combout\(4),
	datac => \aProcessor|displayAll|Mux28~24_combout\,
	datad => \aProcessor|displayAll|Mux28~25_combout\,
	combout => \aProcessor|displayAll|Mux28~26_combout\);

-- Location: LCCOMB_X27_Y19_N2
\aProcessor|displayAll|Mux28~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~30_combout\ = (!\switch~combout\(1) & ((\switch~combout\(0) & ((\aProcessor|RY|Q\(4)))) # (!\switch~combout\(0) & (\aProcessor|RM|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|RM|Q\(4),
	datac => \aProcessor|RY|Q\(4),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~30_combout\);

-- Location: LCCOMB_X28_Y17_N12
\aProcessor|MuxC|ShiftRight0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxC|ShiftRight0~3_combout\ = (!\aProcessor|CSG|SelectSignals|C_Select\(0) & \aProcessor|IR|Q\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datac => \aProcessor|IR|Q\(26),
	combout => \aProcessor|MuxC|ShiftRight0~3_combout\);

-- Location: LCCOMB_X21_Y14_N4
\aProcessor|displayAll|Mux28~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~32_combout\ = (\switch~combout\(1) & (((\switch~combout\(0))))) # (!\switch~combout\(1) & ((\switch~combout\(0) & (\aProcessor|RA|Q\(4))) # (!\switch~combout\(0) & ((\aProcessor|MuxC|ShiftRight0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(4),
	datab => \aProcessor|MuxC|ShiftRight0~3_combout\,
	datac => \switch~combout\(1),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux28~32_combout\);

-- Location: LCCOMB_X21_Y14_N20
\aProcessor|displayAll|Mux28~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~33_combout\ = (\aProcessor|displayAll|Mux28~32_combout\ & (((\aProcessor|RZ|Q\(4)) # (!\switch~combout\(1))))) # (!\aProcessor|displayAll|Mux28~32_combout\ & (\aProcessor|RB|Q\(4) & (\switch~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(4),
	datab => \aProcessor|displayAll|Mux28~32_combout\,
	datac => \switch~combout\(1),
	datad => \aProcessor|RZ|Q\(4),
	combout => \aProcessor|displayAll|Mux28~33_combout\);

-- Location: LCCOMB_X27_Y18_N22
\aProcessor|displayAll|Mux28~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~34_combout\ = (\switch~combout\(1) & ((\switch~combout\(0) & (\aProcessor|CCR|Q\(1))) # (!\switch~combout\(0) & ((\aProcessor|IR|Q\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CCR|Q\(1),
	datab => \switch~combout\(0),
	datac => \aProcessor|IR|Q\(4),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~34_combout\);

-- Location: LCCOMB_X27_Y17_N10
\aProcessor|displayAll|Mux28~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~35_combout\ = (\aProcessor|displayAll|Mux28~34_combout\) # ((!\switch~combout\(1) & (\aProcessor|InstAddGen|PC\(4) & \switch~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~34_combout\,
	datab => \switch~combout\(1),
	datac => \aProcessor|InstAddGen|PC\(4),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux28~35_combout\);

-- Location: LCCOMB_X24_Y13_N4
\aProcessor|displayAll|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux27~2_combout\ = (\switch~combout\(2) & (((\aProcessor|displayAll|Mux28~33_combout\) # (\switch~combout\(3))))) # (!\switch~combout\(2) & (\aProcessor|displayAll|Mux28~35_combout\ & ((!\switch~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(2),
	datab => \aProcessor|displayAll|Mux28~35_combout\,
	datac => \aProcessor|displayAll|Mux28~33_combout\,
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|Mux27~2_combout\);

-- Location: LCCOMB_X25_Y15_N14
\aProcessor|displayAll|Mux28~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~37_combout\ = (!\aProcessor|CSG|StageGenerator|ClockCount\(0) & (!\aProcessor|CSG|StageGenerator|ClockCount\(1) & (\aProcessor|displayAll|Mux28~36_combout\ & !\aProcessor|CSG|StageGenerator|ClockCount\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	datab => \aProcessor|CSG|StageGenerator|ClockCount\(1),
	datac => \aProcessor|displayAll|Mux28~36_combout\,
	datad => \aProcessor|CSG|StageGenerator|ClockCount\(2),
	combout => \aProcessor|displayAll|Mux28~37_combout\);

-- Location: LCCOMB_X24_Y13_N26
\aProcessor|displayAll|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux27~3_combout\ = (\aProcessor|displayAll|Mux27~2_combout\ & (((\aProcessor|displayAll|Mux28~37_combout\) # (!\switch~combout\(3))))) # (!\aProcessor|displayAll|Mux27~2_combout\ & (\aProcessor|displayAll|Mux28~68_combout\ & 
-- ((\switch~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux27~2_combout\,
	datab => \aProcessor|displayAll|Mux28~68_combout\,
	datac => \aProcessor|displayAll|Mux28~37_combout\,
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|Mux27~3_combout\);

-- Location: LCFF_X23_Y16_N7
\aProcessor|CCR|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|CSG|DecodeInst|Decoder1~1_combout\,
	sload => VCC,
	ena => \aProcessor|CSG|DecodeInst|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|CCR|Q\(5));

-- Location: LCCOMB_X25_Y18_N26
\aProcessor|displayAll|Mux28~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~38_combout\ = (\switch~combout\(1) & (((\switch~combout\(0))))) # (!\switch~combout\(1) & ((\switch~combout\(0) & (\aProcessor|RY|Q\(5))) # (!\switch~combout\(0) & ((\aProcessor|RM|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RY|Q\(5),
	datab => \switch~combout\(1),
	datac => \aProcessor|RM|Q\(5),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux28~38_combout\);

-- Location: LCCOMB_X25_Y18_N12
\aProcessor|displayAll|Mux28~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~39_combout\ = (\aProcessor|displayAll|Mux28~38_combout\ & (((\Memory|ROM1|altsyncram_component|auto_generated|q_a\(5)) # (!\switch~combout\(1))))) # (!\aProcessor|displayAll|Mux28~38_combout\ & (\aProcessor|CCR|Q\(5) & 
-- (\switch~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~38_combout\,
	datab => \aProcessor|CCR|Q\(5),
	datac => \switch~combout\(1),
	datad => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(5),
	combout => \aProcessor|displayAll|Mux28~39_combout\);

-- Location: LCCOMB_X25_Y18_N18
\aProcessor|displayAll|Mux28~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~40_combout\ = (!\switch~combout\(0) & ((\switch~combout\(1) & (\aProcessor|IR|Q\(11))) # (!\switch~combout\(1) & ((\aProcessor|CCR|Q\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(11),
	datab => \switch~combout\(1),
	datac => \aProcessor|CCR|Q\(5),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux28~40_combout\);

-- Location: LCCOMB_X25_Y18_N4
\aProcessor|displayAll|Mux28~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~41_combout\ = (\switch~combout\(1) & ((\switch~combout\(0) & ((\aProcessor|RZ|Q\(5)))) # (!\switch~combout\(0) & (\aProcessor|RB|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(5),
	datab => \aProcessor|RZ|Q\(5),
	datac => \switch~combout\(1),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux28~41_combout\);

-- Location: LCCOMB_X25_Y18_N10
\aProcessor|displayAll|Mux28~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~42_combout\ = (\aProcessor|displayAll|Mux28~41_combout\) # ((\aProcessor|RA|Q\(5) & (!\switch~combout\(1) & \switch~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~41_combout\,
	datab => \aProcessor|RA|Q\(5),
	datac => \switch~combout\(1),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux28~42_combout\);

-- Location: LCCOMB_X24_Y18_N30
\aProcessor|displayAll|Mux28~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~43_combout\ = (\switch~combout\(1) & (!\switch~combout\(0) & (\aProcessor|IR|Q\(5)))) # (!\switch~combout\(1) & (\switch~combout\(0) & ((\aProcessor|InstAddGen|PC\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \switch~combout\(0),
	datac => \aProcessor|IR|Q\(5),
	datad => \aProcessor|InstAddGen|PC\(5),
	combout => \aProcessor|displayAll|Mux28~43_combout\);

-- Location: LCCOMB_X25_Y18_N20
\aProcessor|displayAll|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux26~3_combout\ = (\switch~combout\(4) & (((\switch~combout\(2))))) # (!\switch~combout\(4) & ((\switch~combout\(2) & (\aProcessor|displayAll|Mux28~42_combout\)) # (!\switch~combout\(2) & 
-- ((\aProcessor|displayAll|Mux28~43_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~42_combout\,
	datab => \switch~combout\(4),
	datac => \aProcessor|displayAll|Mux28~43_combout\,
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|Mux26~3_combout\);

-- Location: LCCOMB_X25_Y18_N14
\aProcessor|displayAll|Mux28~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~44_combout\ = (!\switch~combout\(1) & ((\switch~combout\(0) & (\aProcessor|MuxB|ShiftRight0~5_combout\)) # (!\switch~combout\(0) & ((\aProcessor|CSG|SelectSignals|B_Select~combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|MuxB|ShiftRight0~5_combout\,
	datac => \switch~combout\(1),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|displayAll|Mux28~44_combout\);

-- Location: LCCOMB_X25_Y18_N0
\aProcessor|displayAll|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux26~4_combout\ = (\aProcessor|displayAll|Mux26~3_combout\ & (((\aProcessor|displayAll|Mux28~44_combout\) # (!\switch~combout\(4))))) # (!\aProcessor|displayAll|Mux26~3_combout\ & (\aProcessor|displayAll|Mux28~40_combout\ & 
-- ((\switch~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux26~3_combout\,
	datab => \aProcessor|displayAll|Mux28~40_combout\,
	datac => \aProcessor|displayAll|Mux28~44_combout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|Mux26~4_combout\);

-- Location: LCCOMB_X23_Y18_N6
\aProcessor|displayAll|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux25~2_combout\ = (!\switch~combout\(1) & ((\switch~combout\(0) & ((\aProcessor|RY|Q\(6)))) # (!\switch~combout\(0) & (\aProcessor|RM|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RM|Q\(6),
	datab => \switch~combout\(0),
	datac => \aProcessor|RY|Q\(6),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux25~2_combout\);

-- Location: LCCOMB_X24_Y19_N10
\aProcessor|displayAll|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux25~4_combout\ = (\switch~combout\(0) & ((\switch~combout\(1)) # (\aProcessor|InstAddGen|PC\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch~combout\(1),
	datac => \switch~combout\(0),
	datad => \aProcessor|InstAddGen|PC\(6),
	combout => \aProcessor|displayAll|Mux25~4_combout\);

-- Location: LCCOMB_X24_Y19_N28
\aProcessor|displayAll|Mux25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux25~5_combout\ = (\aProcessor|displayAll|Mux25~4_combout\ & ((\switch~combout\(1) $ (!\switch~combout\(2))))) # (!\aProcessor|displayAll|Mux25~4_combout\ & (\switch~combout\(1) & ((\aProcessor|IR|Q\(6)) # (\switch~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux25~4_combout\,
	datab => \aProcessor|IR|Q\(6),
	datac => \switch~combout\(1),
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|Mux25~5_combout\);

-- Location: LCCOMB_X24_Y19_N14
\aProcessor|displayAll|Mux25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux25~6_combout\ = (\aProcessor|displayAll|Mux25~5_combout\ & ((\switch~combout\(0) & ((\aProcessor|RZ|Q\(6)))) # (!\switch~combout\(0) & (\aProcessor|RB|Q\(6))))) # (!\aProcessor|displayAll|Mux25~5_combout\ & 
-- (((\switch~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(6),
	datab => \aProcessor|displayAll|Mux25~5_combout\,
	datac => \switch~combout\(0),
	datad => \aProcessor|RZ|Q\(6),
	combout => \aProcessor|displayAll|Mux25~6_combout\);

-- Location: LCCOMB_X24_Y19_N22
\aProcessor|displayAll|Mux25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux25~7_combout\ = (\switch~combout\(2) & (\aProcessor|displayAll|Mux25~6_combout\ & ((\aProcessor|RA|Q\(6)) # (\aProcessor|displayAll|Mux25~5_combout\)))) # (!\switch~combout\(2) & (((\aProcessor|displayAll|Mux25~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(6),
	datab => \aProcessor|displayAll|Mux25~5_combout\,
	datac => \aProcessor|displayAll|Mux25~6_combout\,
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|Mux25~7_combout\);

-- Location: LCCOMB_X25_Y19_N4
\aProcessor|displayAll|Mux25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux25~8_combout\ = (\debounceit1|PB_state~regout\) # ((\aProcessor|displayAll|Mux25~7_combout\ & (!\switch~combout\(4) & !\switch~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux25~7_combout\,
	datab => \switch~combout\(4),
	datac => \debounceit1|PB_state~regout\,
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|Mux25~8_combout\);

-- Location: LCCOMB_X24_Y11_N18
\aProcessor|displayAll|HexDisplay32Bits[7]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~1_combout\ = (\switch~combout\(1)) # ((\switch~combout\(0) & \aProcessor|MuxB|ShiftRight0~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datac => \switch~combout\(0),
	datad => \aProcessor|MuxB|ShiftRight0~7_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~1_combout\);

-- Location: LCCOMB_X24_Y12_N18
\aProcessor|displayAll|HexDisplay32Bits[7]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~4_combout\ = (\aProcessor|InstAddGen|PC\(7) & \switch~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|InstAddGen|PC\(7),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~4_combout\);

-- Location: LCCOMB_X24_Y12_N24
\aProcessor|displayAll|HexDisplay32Bits[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~7_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\ & (\aProcessor|RA|Q\(7) & (\aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\ 
-- & (((\aProcessor|displayAll|HexDisplay32Bits[7]~4_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\,
	datab => \aProcessor|RA|Q\(7),
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[7]~4_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~7_combout\);

-- Location: LCCOMB_X25_Y12_N6
\aProcessor|displayAll|HexDisplay32Bits[7]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~8_combout\ = (\aProcessor|displayAll|Mux29~10_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[7]~7_combout\ & ((\aProcessor|RB|Q\(7)))) # (!\aProcessor|displayAll|HexDisplay32Bits[7]~7_combout\ & 
-- (\aProcessor|RZ|Q\(7))))) # (!\aProcessor|displayAll|Mux29~10_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[7]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RZ|Q\(7),
	datab => \aProcessor|displayAll|Mux29~10_combout\,
	datac => \aProcessor|RB|Q\(7),
	datad => \aProcessor|displayAll|HexDisplay32Bits[7]~7_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~8_combout\);

-- Location: LCCOMB_X25_Y12_N0
\aProcessor|displayAll|HexDisplay32Bits[7]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~11_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & (\Memory|ROM1|altsyncram_component|auto_generated|q_a\(7) & (\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[7]~8_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(7),
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[7]~8_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~11_combout\);

-- Location: LCCOMB_X25_Y13_N18
\aProcessor|displayAll|HexDisplay32Bits[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~12_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[7]~11_combout\ & ((\aProcessor|RM|Q\(7)) # ((\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[7]~11_combout\ & (((!\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\ & \aProcessor|RY|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RM|Q\(7),
	datab => \aProcessor|displayAll|HexDisplay32Bits[7]~11_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\,
	datad => \aProcessor|RY|Q\(7),
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~12_combout\);

-- Location: LCCOMB_X27_Y13_N2
\aProcessor|displayAll|Mux28~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~46_combout\ = (!\switch~combout\(0) & \aProcessor|IR|Q\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \switch~combout\(0),
	datad => \aProcessor|IR|Q\(7),
	combout => \aProcessor|displayAll|Mux28~46_combout\);

-- Location: LCCOMB_X27_Y13_N28
\aProcessor|displayAll|HexDisplay32Bits[7]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~14_combout\ = (\switch~combout\(4) & (((\aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\)))) # (!\switch~combout\(4) & ((\aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\ & 
-- (\aProcessor|displayAll|Mux28~46_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[7]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(4),
	datab => \aProcessor|displayAll|Mux28~46_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[7]~12_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~14_combout\);

-- Location: LCCOMB_X24_Y11_N30
\aProcessor|displayAll|HexDisplay32Bits[7]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~15_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[7]~14_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[7]~1_combout\) # ((!\aProcessor|displayAll|HexDisplay32Bits[13]~2_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[7]~14_combout\ & (((\aProcessor|displayAll|Mux28~45_combout\ & \aProcessor|displayAll|HexDisplay32Bits[13]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[7]~14_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[7]~1_combout\,
	datac => \aProcessor|displayAll|Mux28~45_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~2_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~15_combout\);

-- Location: LCCOMB_X24_Y14_N28
\aProcessor|displayAll|HexDisplay32Bits[8]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[8]~17_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|IR|Q\(14))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\switch~combout\(2) & (\aProcessor|RB|Q\(8))) # 
-- (!\switch~combout\(2) & ((\aProcessor|IR|Q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(8),
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \switch~combout\(2),
	datad => \aProcessor|IR|Q\(14),
	combout => \aProcessor|displayAll|HexDisplay32Bits[8]~17_combout\);

-- Location: LCCOMB_X25_Y11_N12
\aProcessor|displayAll|HexDisplay32Bits[8]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[8]~19_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[8]~17_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[8]~18_combout\ & !\switch~combout\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|displayAll|HexDisplay32Bits[8]~17_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[8]~18_combout\,
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|HexDisplay32Bits[8]~19_combout\);

-- Location: LCCOMB_X25_Y15_N30
\aProcessor|displayAll|Mux28~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~47_combout\ = (\aProcessor|displayAll|Mux28~37_combout\ & (((!\aProcessor|CSG|DecodeInst|Equal0~0_combout\) # (!\aProcessor|IR|Q\(4))) # (!\aProcessor|IR|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(3),
	datab => \aProcessor|IR|Q\(4),
	datac => \aProcessor|CSG|DecodeInst|Equal0~0_combout\,
	datad => \aProcessor|displayAll|Mux28~37_combout\,
	combout => \aProcessor|displayAll|Mux28~47_combout\);

-- Location: LCCOMB_X24_Y13_N24
\aProcessor|displayAll|HexDisplay32Bits[12]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[12]~21_combout\ = (\switch~combout\(2)) # ((\switch~combout\(1) & \switch~combout\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datac => \switch~combout\(0),
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|HexDisplay32Bits[12]~21_combout\);

-- Location: LCCOMB_X24_Y13_N22
\aProcessor|displayAll|HexDisplay32Bits[12]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[12]~22_combout\ = (\switch~combout\(2)) # ((!\switch~combout\(1) & \switch~combout\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datac => \switch~combout\(0),
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|HexDisplay32Bits[12]~22_combout\);

-- Location: LCCOMB_X24_Y13_N16
\aProcessor|displayAll|HexDisplay32Bits[8]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[8]~23_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[12]~22_combout\ & (((\aProcessor|displayAll|Mux28~47_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[12]~21_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[12]~22_combout\ & (\Memory|ROM1|altsyncram_component|auto_generated|q_a\(8) & (\aProcessor|displayAll|HexDisplay32Bits[12]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(8),
	datab => \aProcessor|displayAll|HexDisplay32Bits[12]~22_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[12]~21_combout\,
	datad => \aProcessor|displayAll|Mux28~47_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[8]~23_combout\);

-- Location: LCCOMB_X23_Y11_N12
\aProcessor|displayAll|HexDisplay32Bits[8]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[8]~27_combout\ = (\switch~combout\(0) & \aProcessor|InstAddGen|PC\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch~combout\(0),
	datad => \aProcessor|InstAddGen|PC\(8),
	combout => \aProcessor|displayAll|HexDisplay32Bits[8]~27_combout\);

-- Location: LCCOMB_X23_Y11_N6
\aProcessor|displayAll|HexDisplay32Bits[8]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[8]~28_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\ & (((\aProcessor|RA|Q\(8) & \aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[8]~27_combout\) # ((!\aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[8]~27_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\,
	datac => \aProcessor|RA|Q\(8),
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[8]~28_combout\);

-- Location: LCCOMB_X27_Y17_N30
\aProcessor|displayAll|HexDisplay32Bits[9]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~33_combout\ = (\switch~combout\(1)) # ((\switch~combout\(0) & \aProcessor|MuxB|ShiftRight0~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch~combout\(0),
	datac => \aProcessor|MuxB|ShiftRight0~8_combout\,
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~33_combout\);

-- Location: LCCOMB_X27_Y13_N14
\aProcessor|displayAll|HexDisplay32Bits[9]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~34_combout\ = (\switch~combout\(0) & \aProcessor|InstAddGen|PC\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch~combout\(0),
	datac => \aProcessor|InstAddGen|PC\(9),
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~34_combout\);

-- Location: LCCOMB_X19_Y13_N28
\aProcessor|displayAll|HexDisplay32Bits[9]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~35_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\ & ((\aProcessor|RA|Q\(9)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[9]~34_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[9]~34_combout\,
	datad => \aProcessor|RA|Q\(9),
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~35_combout\);

-- Location: LCCOMB_X19_Y13_N10
\aProcessor|displayAll|HexDisplay32Bits[9]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~36_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[9]~35_combout\ & ((\aProcessor|RB|Q\(9)) # ((!\aProcessor|displayAll|Mux29~10_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[9]~35_combout\ & 
-- (((\aProcessor|displayAll|Mux29~10_combout\ & \aProcessor|RZ|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(9),
	datab => \aProcessor|displayAll|HexDisplay32Bits[9]~35_combout\,
	datac => \aProcessor|displayAll|Mux29~10_combout\,
	datad => \aProcessor|RZ|Q\(9),
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~36_combout\);

-- Location: LCCOMB_X27_Y13_N4
\aProcessor|displayAll|HexDisplay32Bits[9]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~37_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & (\Memory|ROM1|altsyncram_component|auto_generated|q_a\(9))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[9]~36_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\ & (((!\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\,
	datab => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(9),
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[9]~36_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~37_combout\);

-- Location: LCCOMB_X27_Y17_N6
\aProcessor|displayAll|HexDisplay32Bits[9]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~38_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[9]~37_combout\ & ((\aProcessor|RM|Q\(9)) # ((\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[9]~37_combout\ & (((\aProcessor|RY|Q\(9) & !\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[9]~37_combout\,
	datab => \aProcessor|RM|Q\(9),
	datac => \aProcessor|RY|Q\(9),
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~38_combout\);

-- Location: LCCOMB_X19_Y13_N4
\aProcessor|displayAll|HexDisplay32Bits[10]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~42_combout\ = (\switch~combout\(0) & \aProcessor|InstAddGen|PC\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datad => \aProcessor|InstAddGen|PC\(10),
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~42_combout\);

-- Location: LCCOMB_X19_Y13_N26
\aProcessor|displayAll|HexDisplay32Bits[10]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~43_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\ & ((\aProcessor|RA|Q\(10)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[10]~42_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\ & (((!\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[10]~42_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\,
	datad => \aProcessor|RA|Q\(10),
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~43_combout\);

-- Location: LCCOMB_X19_Y13_N16
\aProcessor|displayAll|HexDisplay32Bits[10]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~44_combout\ = (\aProcessor|displayAll|Mux29~10_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[10]~43_combout\ & (\aProcessor|RB|Q\(10))) # (!\aProcessor|displayAll|HexDisplay32Bits[10]~43_combout\ & 
-- ((\aProcessor|RZ|Q\(10)))))) # (!\aProcessor|displayAll|Mux29~10_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[10]~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(10),
	datab => \aProcessor|RZ|Q\(10),
	datac => \aProcessor|displayAll|Mux29~10_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[10]~43_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~44_combout\);

-- Location: LCCOMB_X20_Y12_N0
\aProcessor|displayAll|HexDisplay32Bits[10]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~45_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & (\Memory|ROM1|altsyncram_component|auto_generated|q_a\(10))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[10]~44_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\ & (((!\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\,
	datab => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(10),
	datac => \aProcessor|displayAll|HexDisplay32Bits[10]~44_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~45_combout\);

-- Location: LCCOMB_X16_Y13_N22
\aProcessor|displayAll|HexDisplay32Bits[10]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~46_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[10]~45_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[10]~45_combout\ & (\aProcessor|RM|Q\(10))) # (!\aProcessor|displayAll|HexDisplay32Bits[10]~45_combout\ & ((\aProcessor|RY|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RM|Q\(10),
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\,
	datac => \aProcessor|RY|Q\(10),
	datad => \aProcessor|displayAll|HexDisplay32Bits[10]~45_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~46_combout\);

-- Location: LCCOMB_X27_Y13_N18
\aProcessor|displayAll|Mux28~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~50_combout\ = (!\switch~combout\(0) & \aProcessor|IR|Q\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \switch~combout\(0),
	datad => \aProcessor|IR|Q\(10),
	combout => \aProcessor|displayAll|Mux28~50_combout\);

-- Location: LCCOMB_X27_Y13_N24
\aProcessor|displayAll|HexDisplay32Bits[10]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~47_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\ & ((\aProcessor|displayAll|Mux28~50_combout\) # ((\switch~combout\(4))))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\ & 
-- (((\aProcessor|displayAll|HexDisplay32Bits[10]~46_combout\ & !\switch~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\,
	datab => \aProcessor|displayAll|Mux28~50_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[10]~46_combout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~47_combout\);

-- Location: LCCOMB_X19_Y13_N20
\aProcessor|displayAll|HexDisplay32Bits[11]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~50_combout\ = (\switch~combout\(0) & \aProcessor|InstAddGen|PC\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datac => \aProcessor|InstAddGen|PC\(11),
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~50_combout\);

-- Location: LCCOMB_X19_Y13_N22
\aProcessor|displayAll|HexDisplay32Bits[11]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~51_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\ & \aProcessor|RA|Q\(11))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[11]~50_combout\) # ((!\aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[11]~50_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\,
	datad => \aProcessor|RA|Q\(11),
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~51_combout\);

-- Location: LCCOMB_X25_Y12_N24
\aProcessor|displayAll|HexDisplay32Bits[11]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~52_combout\ = (\aProcessor|displayAll|Mux29~10_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[11]~51_combout\ & ((\aProcessor|RB|Q\(11)))) # (!\aProcessor|displayAll|HexDisplay32Bits[11]~51_combout\ & 
-- (\aProcessor|RZ|Q\(11))))) # (!\aProcessor|displayAll|Mux29~10_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[11]~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RZ|Q\(11),
	datab => \aProcessor|displayAll|Mux29~10_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[11]~51_combout\,
	datad => \aProcessor|RB|Q\(11),
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~52_combout\);

-- Location: LCCOMB_X24_Y13_N6
\aProcessor|displayAll|HexDisplay32Bits[12]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[12]~60_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[12]~21_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[12]~22_combout\ & ((\aProcessor|displayAll|Mux28~47_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[12]~22_combout\ & (\Memory|ROM1|altsyncram_component|auto_generated|q_a\(12))))) # (!\aProcessor|displayAll|HexDisplay32Bits[12]~21_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[12]~22_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[12]~21_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[12]~22_combout\,
	datac => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(12),
	datad => \aProcessor|displayAll|Mux28~47_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[12]~60_combout\);

-- Location: LCCOMB_X25_Y13_N2
\aProcessor|displayAll|HexDisplay32Bits[12]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[12]~61_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[12]~60_combout\ & (((\aProcessor|RY|Q\(12)) # (\aProcessor|displayAll|HexDisplay32Bits[12]~20_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[12]~60_combout\ & (\aProcessor|RM|Q\(12) & ((!\aProcessor|displayAll|HexDisplay32Bits[12]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RM|Q\(12),
	datab => \aProcessor|displayAll|HexDisplay32Bits[12]~60_combout\,
	datac => \aProcessor|RY|Q\(12),
	datad => \aProcessor|displayAll|HexDisplay32Bits[12]~20_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[12]~61_combout\);

-- Location: LCCOMB_X23_Y11_N10
\aProcessor|displayAll|HexDisplay32Bits[12]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[12]~62_combout\ = (\switch~combout\(0) & \aProcessor|InstAddGen|PC\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch~combout\(0),
	datad => \aProcessor|InstAddGen|PC\(12),
	combout => \aProcessor|displayAll|HexDisplay32Bits[12]~62_combout\);

-- Location: LCCOMB_X23_Y11_N20
\aProcessor|displayAll|HexDisplay32Bits[12]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[12]~63_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\ & (((\aProcessor|RA|Q\(12) & \aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[12]~62_combout\) # ((!\aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[12]~62_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\,
	datac => \aProcessor|RA|Q\(12),
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[12]~63_combout\);

-- Location: LCCOMB_X23_Y11_N30
\aProcessor|displayAll|HexDisplay32Bits[12]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[12]~64_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[12]~63_combout\ & ((\aProcessor|RB|Q\(12)) # ((!\aProcessor|displayAll|Mux29~10_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[12]~63_combout\ & 
-- (((\aProcessor|RZ|Q\(12) & \aProcessor|displayAll|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[12]~63_combout\,
	datab => \aProcessor|RB|Q\(12),
	datac => \aProcessor|RZ|Q\(12),
	datad => \aProcessor|displayAll|Mux29~10_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[12]~64_combout\);

-- Location: LCCOMB_X23_Y11_N16
\aProcessor|displayAll|HexDisplay32Bits[12]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[12]~65_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~26_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[12]~25_combout\) # ((\aProcessor|IR|Q\(12))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~26_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[12]~25_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[12]~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~26_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[12]~25_combout\,
	datac => \aProcessor|IR|Q\(12),
	datad => \aProcessor|displayAll|HexDisplay32Bits[12]~64_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[12]~65_combout\);

-- Location: LCCOMB_X23_Y11_N2
\aProcessor|displayAll|HexDisplay32Bits[12]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[12]~66_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[12]~65_combout\ & (((\aProcessor|CCR|Q\(3))) # (!\aProcessor|displayAll|HexDisplay32Bits[12]~25_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[12]~65_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[12]~25_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[12]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[12]~65_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[12]~25_combout\,
	datac => \aProcessor|CCR|Q\(3),
	datad => \aProcessor|displayAll|HexDisplay32Bits[12]~61_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[12]~66_combout\);

-- Location: LCCOMB_X24_Y11_N16
\aProcessor|displayAll|HexDisplay32Bits[13]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~68_combout\ = (\aProcessor|MuxB|ShiftRight0~12_combout\ & (\switch~combout\(0) & !\switch~combout\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|MuxB|ShiftRight0~12_combout\,
	datac => \switch~combout\(0),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~68_combout\);

-- Location: LCCOMB_X24_Y17_N4
\aProcessor|displayAll|HexDisplay32Bits[13]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~69_combout\ = (\switch~combout\(0) & \aProcessor|InstAddGen|PC\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch~combout\(0),
	datad => \aProcessor|InstAddGen|PC\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~69_combout\);

-- Location: LCCOMB_X24_Y17_N14
\aProcessor|displayAll|HexDisplay32Bits[13]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~70_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\ & ((\aProcessor|RA|Q\(13)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[13]~69_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\ & (((!\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~69_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\,
	datad => \aProcessor|RA|Q\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~70_combout\);

-- Location: LCCOMB_X25_Y12_N10
\aProcessor|displayAll|HexDisplay32Bits[13]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~71_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~70_combout\ & ((\aProcessor|RB|Q\(13)) # ((!\aProcessor|displayAll|Mux29~10_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~70_combout\ & 
-- (((\aProcessor|displayAll|Mux29~10_combout\ & \aProcessor|RZ|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(13),
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~70_combout\,
	datac => \aProcessor|displayAll|Mux29~10_combout\,
	datad => \aProcessor|RZ|Q\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~71_combout\);

-- Location: LCCOMB_X25_Y12_N20
\aProcessor|displayAll|HexDisplay32Bits[13]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~72_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & ((\Memory|ROM1|altsyncram_component|auto_generated|q_a\(13)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[13]~71_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\ & (((!\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~71_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\,
	datac => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(13),
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~72_combout\);

-- Location: LCCOMB_X27_Y12_N22
\aProcessor|displayAll|HexDisplay32Bits[13]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~73_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~72_combout\ & ((\aProcessor|RM|Q\(13)) # ((\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~72_combout\ & (((!\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\ & \aProcessor|RY|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~72_combout\,
	datab => \aProcessor|RM|Q\(13),
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\,
	datad => \aProcessor|RY|Q\(13),
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~73_combout\);

-- Location: LCCOMB_X27_Y12_N30
\aProcessor|displayAll|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux17~0_combout\ = (!\switch~combout\(1) & ((\switch~combout\(0) & (\aProcessor|RY|Q\(14))) # (!\switch~combout\(0) & ((\aProcessor|RM|Q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|RY|Q\(14),
	datac => \aProcessor|RM|Q\(14),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux17~0_combout\);

-- Location: LCCOMB_X27_Y12_N16
\aProcessor|displayAll|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux17~1_combout\ = (!\switch~combout\(2) & ((\aProcessor|displayAll|Mux17~0_combout\) # ((\aProcessor|displayAll|Mux28~31_combout\ & \Memory|ROM1|altsyncram_component|auto_generated|q_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~31_combout\,
	datab => \aProcessor|displayAll|Mux17~0_combout\,
	datac => \switch~combout\(2),
	datad => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(14),
	combout => \aProcessor|displayAll|Mux17~1_combout\);

-- Location: LCCOMB_X53_Y8_N12
\aProcessor|displayAll|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux17~2_combout\ = (\switch~combout\(3) & ((\aProcessor|displayAll|Mux17~1_combout\) # (\switch~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch~combout\(3),
	datac => \aProcessor|displayAll|Mux17~1_combout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|Mux17~2_combout\);

-- Location: LCCOMB_X19_Y12_N14
\aProcessor|displayAll|Mux28~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~54_combout\ = (\switch~combout\(1) & ((\switch~combout\(0) & (\aProcessor|RZ|Q\(14))) # (!\switch~combout\(0) & ((\aProcessor|RB|Q\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|RZ|Q\(14),
	datac => \aProcessor|RB|Q\(14),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~54_combout\);

-- Location: LCCOMB_X19_Y12_N10
\aProcessor|displayAll|Mux28~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~55_combout\ = (\aProcessor|displayAll|Mux28~54_combout\) # ((\aProcessor|RA|Q\(14) & (\switch~combout\(0) & !\switch~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(14),
	datab => \aProcessor|displayAll|Mux28~54_combout\,
	datac => \switch~combout\(0),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~55_combout\);

-- Location: LCCOMB_X24_Y14_N2
\aProcessor|displayAll|Mux28~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~56_combout\ = (\switch~combout\(1) & (((!\switch~combout\(0) & \aProcessor|IR|Q\(14))))) # (!\switch~combout\(1) & (\aProcessor|InstAddGen|PC\(14) & (\switch~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \aProcessor|InstAddGen|PC\(14),
	datac => \switch~combout\(0),
	datad => \aProcessor|IR|Q\(14),
	combout => \aProcessor|displayAll|Mux28~56_combout\);

-- Location: LCCOMB_X19_Y12_N20
\aProcessor|displayAll|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux17~3_combout\ = (\switch~combout\(2) & (((\switch~combout\(4)) # (\aProcessor|displayAll|Mux28~55_combout\)))) # (!\switch~combout\(2) & (\aProcessor|displayAll|Mux28~56_combout\ & (!\switch~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~56_combout\,
	datab => \switch~combout\(2),
	datac => \switch~combout\(4),
	datad => \aProcessor|displayAll|Mux28~55_combout\,
	combout => \aProcessor|displayAll|Mux17~3_combout\);

-- Location: LCCOMB_X27_Y18_N10
\aProcessor|displayAll|HexDisplay32Bits[15]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~77_combout\ = (\aProcessor|InstAddGen|PC\(15) & \switch~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|InstAddGen|PC\(15),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~77_combout\);

-- Location: LCCOMB_X20_Y18_N18
\aProcessor|displayAll|HexDisplay32Bits[15]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~78_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\ & (\aProcessor|RA|Q\(15)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[15]~77_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\,
	datac => \aProcessor|RA|Q\(15),
	datad => \aProcessor|displayAll|HexDisplay32Bits[15]~77_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~78_combout\);

-- Location: LCCOMB_X20_Y18_N28
\aProcessor|displayAll|HexDisplay32Bits[15]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~79_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[15]~78_combout\ & ((\aProcessor|RB|Q\(15)) # ((!\aProcessor|displayAll|Mux29~10_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[15]~78_combout\ & 
-- (((\aProcessor|RZ|Q\(15) & \aProcessor|displayAll|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(15),
	datab => \aProcessor|displayAll|HexDisplay32Bits[15]~78_combout\,
	datac => \aProcessor|RZ|Q\(15),
	datad => \aProcessor|displayAll|Mux29~10_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~79_combout\);

-- Location: LCCOMB_X25_Y15_N24
\aProcessor|displayAll|HexDisplay32Bits[15]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~80_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & ((\Memory|ROM1|altsyncram_component|auto_generated|q_a\(15)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[15]~79_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\ & (((!\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[15]~79_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\,
	datad => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(15),
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~80_combout\);

-- Location: LCCOMB_X27_Y17_N18
\aProcessor|displayAll|HexDisplay32Bits[15]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~81_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[15]~80_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[15]~80_combout\ & ((\aProcessor|RM|Q\(15)))) # (!\aProcessor|displayAll|HexDisplay32Bits[15]~80_combout\ & (\aProcessor|RY|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\,
	datab => \aProcessor|RY|Q\(15),
	datac => \aProcessor|RM|Q\(15),
	datad => \aProcessor|displayAll|HexDisplay32Bits[15]~80_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~81_combout\);

-- Location: LCCOMB_X27_Y17_N20
\aProcessor|displayAll|HexDisplay32Bits[15]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~82_combout\ = (\switch~combout\(4) & (((\aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\)))) # (!\switch~combout\(4) & ((\aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\ & 
-- ((\aProcessor|displayAll|Mux28~48_combout\))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[15]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(4),
	datab => \aProcessor|displayAll|HexDisplay32Bits[15]~81_combout\,
	datac => \aProcessor|displayAll|Mux28~48_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~82_combout\);

-- Location: LCCOMB_X18_Y14_N6
\aProcessor|displayAll|Mux26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux26~6_combout\ = (\switch~combout\(3) & !\switch~combout\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \switch~combout\(3),
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|Mux26~6_combout\);

-- Location: LCCOMB_X20_Y14_N28
\aProcessor|displayAll|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~1_combout\ = (!\switch~combout\(1) & ((\switch~combout\(0) & (\aProcessor|RY|Q\(16))) # (!\switch~combout\(0) & ((\aProcessor|RM|Q\(16))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \aProcessor|RY|Q\(16),
	datac => \aProcessor|RM|Q\(16),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux10~1_combout\);

-- Location: LCCOMB_X25_Y19_N24
\aProcessor|displayAll|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~2_combout\ = (!\switch~combout\(2) & ((\aProcessor|displayAll|Mux10~1_combout\) # ((\aProcessor|displayAll|Mux28~31_combout\ & \Memory|ROM1|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~31_combout\,
	datab => \aProcessor|displayAll|Mux10~1_combout\,
	datac => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(16),
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|Mux10~2_combout\);

-- Location: LCCOMB_X22_Y11_N16
\aProcessor|displayAll|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~3_combout\ = (!\switch~combout\(2) & (\switch~combout\(1) $ (\switch~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch~combout\(1),
	datac => \switch~combout\(2),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux10~3_combout\);

-- Location: LCCOMB_X17_Y14_N20
\aProcessor|displayAll|HexDisplay32Bits[17]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~89_combout\ = (!\aProcessor|displayAll|HexDisplay32Bits[17]~88_combout\ & ((\switch~combout\(0)) # (\aProcessor|displayAll|HexDisplay32Bits[17]~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~88_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[17]~87_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~89_combout\);

-- Location: LCCOMB_X24_Y13_N20
\aProcessor|displayAll|HexDisplay32Bits[17]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~90_combout\ = (\switch~combout\(0) & (((\aProcessor|RA|Q\(17)) # (\switch~combout\(1))))) # (!\switch~combout\(0) & (\aProcessor|IR|Q\(23) & ((!\switch~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \switch~combout\(0),
	datac => \aProcessor|RA|Q\(17),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~90_combout\);

-- Location: LCCOMB_X24_Y13_N10
\aProcessor|displayAll|HexDisplay32Bits[17]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~91_combout\ = (\switch~combout\(1) & ((\aProcessor|displayAll|HexDisplay32Bits[17]~90_combout\ & ((\aProcessor|RZ|Q\(17)))) # (!\aProcessor|displayAll|HexDisplay32Bits[17]~90_combout\ & 
-- (\aProcessor|RB|Q\(17))))) # (!\switch~combout\(1) & (((\aProcessor|displayAll|HexDisplay32Bits[17]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \aProcessor|RB|Q\(17),
	datac => \aProcessor|displayAll|HexDisplay32Bits[17]~90_combout\,
	datad => \aProcessor|RZ|Q\(17),
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~91_combout\);

-- Location: LCCOMB_X24_Y13_N8
\aProcessor|displayAll|HexDisplay32Bits[17]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~92_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & (\Memory|ROM1|altsyncram_component|auto_generated|q_a\(17) & (\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[17]~91_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\,
	datab => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(17),
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[17]~91_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~92_combout\);

-- Location: LCCOMB_X17_Y14_N26
\aProcessor|displayAll|Mux28~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~59_combout\ = (!\switch~combout\(0) & \aProcessor|IR|Q\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datac => \aProcessor|IR|Q\(18),
	combout => \aProcessor|displayAll|Mux28~59_combout\);

-- Location: LCCOMB_X24_Y14_N12
\aProcessor|displayAll|HexDisplay32Bits[18]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~99_combout\ = (\switch~combout\(0) & (((\aProcessor|RA|Q\(18)) # (\switch~combout\(1))))) # (!\switch~combout\(0) & (\aProcessor|IR|Q\(24) & ((!\switch~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RA|Q\(18),
	datac => \switch~combout\(0),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~99_combout\);

-- Location: LCCOMB_X17_Y15_N14
\aProcessor|displayAll|HexDisplay32Bits[18]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~100_combout\ = (\switch~combout\(1) & ((\aProcessor|displayAll|HexDisplay32Bits[18]~99_combout\ & (\aProcessor|RZ|Q\(18))) # (!\aProcessor|displayAll|HexDisplay32Bits[18]~99_combout\ & 
-- ((\aProcessor|RB|Q\(18)))))) # (!\switch~combout\(1) & (((\aProcessor|displayAll|HexDisplay32Bits[18]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RZ|Q\(18),
	datab => \aProcessor|RB|Q\(18),
	datac => \switch~combout\(1),
	datad => \aProcessor|displayAll|HexDisplay32Bits[18]~99_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~100_combout\);

-- Location: LCCOMB_X17_Y15_N20
\aProcessor|displayAll|HexDisplay32Bits[18]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~101_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & ((\Memory|ROM1|altsyncram_component|auto_generated|q_a\(18)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[18]~100_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[18]~100_combout\,
	datad => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(18),
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~101_combout\);

-- Location: LCCOMB_X17_Y13_N2
\aProcessor|displayAll|HexDisplay32Bits[18]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~102_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[18]~101_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[18]~101_combout\ & (\aProcessor|RM|Q\(18))) # (!\aProcessor|displayAll|HexDisplay32Bits[18]~101_combout\ & ((\aProcessor|RY|Q\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RM|Q\(18),
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[18]~101_combout\,
	datad => \aProcessor|RY|Q\(18),
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~102_combout\);

-- Location: LCCOMB_X17_Y14_N16
\aProcessor|displayAll|HexDisplay32Bits[18]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~103_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[17]~87_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[17]~94_combout\) # ((!\aProcessor|displayAll|HexDisplay32Bits[17]~88_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[17]~87_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[18]~102_combout\ & \aProcessor|displayAll|HexDisplay32Bits[17]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[17]~87_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~94_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[18]~102_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[17]~88_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~103_combout\);

-- Location: LCCOMB_X17_Y14_N6
\aProcessor|displayAll|HexDisplay32Bits[18]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~104_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[17]~89_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[18]~103_combout\ & (\aProcessor|displayAll|Mux28~59_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[18]~103_combout\ & ((\aProcessor|InstAddGen|PC\(18)))))) # (!\aProcessor|displayAll|HexDisplay32Bits[17]~89_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[18]~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[17]~89_combout\,
	datab => \aProcessor|displayAll|Mux28~59_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[18]~103_combout\,
	datad => \aProcessor|InstAddGen|PC\(18),
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~104_combout\);

-- Location: LCCOMB_X24_Y19_N24
\aProcessor|displayAll|HexDisplay32Bits[19]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~107_combout\ = (\switch~combout\(1) & (((\switch~combout\(0))))) # (!\switch~combout\(1) & ((\switch~combout\(0) & (\aProcessor|RA|Q\(19))) # (!\switch~combout\(0) & ((\aProcessor|IR|Q\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(19),
	datab => \switch~combout\(1),
	datac => \switch~combout\(0),
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~107_combout\);

-- Location: LCCOMB_X18_Y19_N28
\aProcessor|displayAll|HexDisplay32Bits[19]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~108_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[19]~107_combout\ & (((\aProcessor|RZ|Q\(19)) # (!\switch~combout\(1))))) # (!\aProcessor|displayAll|HexDisplay32Bits[19]~107_combout\ & 
-- (\aProcessor|RB|Q\(19) & ((\switch~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(19),
	datab => \aProcessor|displayAll|HexDisplay32Bits[19]~107_combout\,
	datac => \aProcessor|RZ|Q\(19),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~108_combout\);

-- Location: LCCOMB_X17_Y15_N18
\aProcessor|displayAll|HexDisplay32Bits[19]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~109_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & (\Memory|ROM1|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[19]~108_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\ & (((!\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(19),
	datab => \aProcessor|displayAll|HexDisplay32Bits[19]~108_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~109_combout\);

-- Location: LCCOMB_X17_Y15_N16
\aProcessor|displayAll|HexDisplay32Bits[19]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~110_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[19]~109_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[19]~109_combout\ & ((\aProcessor|RM|Q\(19)))) # (!\aProcessor|displayAll|HexDisplay32Bits[19]~109_combout\ & (\aProcessor|RY|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\,
	datab => \aProcessor|RY|Q\(19),
	datac => \aProcessor|displayAll|HexDisplay32Bits[19]~109_combout\,
	datad => \aProcessor|RM|Q\(19),
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~110_combout\);

-- Location: LCCOMB_X17_Y14_N12
\aProcessor|displayAll|HexDisplay32Bits[19]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~111_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[17]~87_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[17]~94_combout\) # ((!\aProcessor|displayAll|HexDisplay32Bits[17]~88_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[17]~87_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[19]~110_combout\ & \aProcessor|displayAll|HexDisplay32Bits[17]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[17]~87_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~94_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[19]~110_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[17]~88_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~111_combout\);

-- Location: LCCOMB_X17_Y14_N2
\aProcessor|displayAll|HexDisplay32Bits[19]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~112_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[17]~89_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[19]~111_combout\ & (\aProcessor|displayAll|Mux28~53_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[19]~111_combout\ & ((\aProcessor|InstAddGen|PC\(19)))))) # (!\aProcessor|displayAll|HexDisplay32Bits[17]~89_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[19]~111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[17]~89_combout\,
	datab => \aProcessor|displayAll|Mux28~53_combout\,
	datac => \aProcessor|InstAddGen|PC\(19),
	datad => \aProcessor|displayAll|HexDisplay32Bits[19]~111_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~112_combout\);

-- Location: LCCOMB_X21_Y19_N6
\aProcessor|displayAll|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~4_combout\ = (!\switch~combout\(1) & ((\switch~combout\(0) & (\aProcessor|RY|Q\(20))) # (!\switch~combout\(0) & ((\aProcessor|RM|Q\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RY|Q\(20),
	datab => \switch~combout\(0),
	datac => \aProcessor|RM|Q\(20),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux10~4_combout\);

-- Location: LCCOMB_X25_Y19_N2
\aProcessor|displayAll|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~5_combout\ = (!\switch~combout\(2) & ((\aProcessor|displayAll|Mux10~4_combout\) # ((\aProcessor|displayAll|Mux28~31_combout\ & \Memory|ROM1|altsyncram_component|auto_generated|q_a\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~31_combout\,
	datab => \aProcessor|displayAll|Mux10~4_combout\,
	datac => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(20),
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|Mux10~5_combout\);

-- Location: LCCOMB_X20_Y17_N6
\aProcessor|displayAll|Mux28~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~60_combout\ = (\switch~combout\(0) & (((\aProcessor|RA|Q\(20)) # (\switch~combout\(1))))) # (!\switch~combout\(0) & (\aProcessor|IR|Q\(26) & ((!\switch~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RA|Q\(20),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~60_combout\);

-- Location: LCCOMB_X24_Y11_N2
\aProcessor|displayAll|Mux28~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~62_combout\ = (\switch~combout\(1) & ((\switch~combout\(0) & (\aProcessor|CCR|Q\(5))) # (!\switch~combout\(0) & ((\aProcessor|IR|Q\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CCR|Q\(5),
	datab => \aProcessor|IR|Q\(20),
	datac => \switch~combout\(0),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~62_combout\);

-- Location: LCCOMB_X22_Y15_N8
\aProcessor|displayAll|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux11~2_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[8]~84_combout\ & (((\aProcessor|RB|Q\(20))))) # (!\aProcessor|displayAll|HexDisplay32Bits[8]~84_combout\ & (!\aProcessor|CSG|SelectSignals|Extend\(0) & 
-- ((\aProcessor|IR|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|Extend\(0),
	datab => \aProcessor|RB|Q\(20),
	datac => \aProcessor|IR|Q\(21),
	datad => \aProcessor|displayAll|HexDisplay32Bits[8]~84_combout\,
	combout => \aProcessor|displayAll|Mux11~2_combout\);

-- Location: LCCOMB_X24_Y18_N24
\aProcessor|displayAll|Mux10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~8_combout\ = (\aProcessor|displayAll|Mux10~3_combout\ & ((\switch~combout\(1) & ((\aProcessor|IR|Q\(21)))) # (!\switch~combout\(1) & (\aProcessor|InstAddGen|PC\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \aProcessor|displayAll|Mux10~3_combout\,
	datac => \aProcessor|InstAddGen|PC\(21),
	datad => \aProcessor|IR|Q\(21),
	combout => \aProcessor|displayAll|Mux10~8_combout\);

-- Location: LCCOMB_X22_Y19_N18
\aProcessor|displayAll|Mux10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~9_combout\ = (\switch~combout\(1) & ((\switch~combout\(0) & (\aProcessor|RZ|Q\(21))) # (!\switch~combout\(0) & ((\aProcessor|RB|Q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RZ|Q\(21),
	datab => \switch~combout\(0),
	datac => \aProcessor|RB|Q\(21),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux10~9_combout\);

-- Location: LCCOMB_X22_Y19_N28
\aProcessor|displayAll|Mux10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~10_combout\ = (\aProcessor|displayAll|Mux10~9_combout\) # ((\aProcessor|RA|Q\(21) & (\switch~combout\(0) & !\switch~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(21),
	datab => \switch~combout\(0),
	datac => \aProcessor|displayAll|Mux10~9_combout\,
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux10~10_combout\);

-- Location: LCCOMB_X21_Y19_N0
\aProcessor|displayAll|Mux10~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~11_combout\ = (!\switch~combout\(4) & ((\aProcessor|displayAll|Mux10~8_combout\) # ((\aProcessor|displayAll|Mux10~10_combout\ & \switch~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux10~8_combout\,
	datab => \aProcessor|displayAll|Mux10~10_combout\,
	datac => \switch~combout\(4),
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|Mux10~11_combout\);

-- Location: LCCOMB_X21_Y19_N22
\aProcessor|displayAll|Mux10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~12_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[8]~84_combout\ & (((\aProcessor|RB|Q\(21))))) # (!\aProcessor|displayAll|HexDisplay32Bits[8]~84_combout\ & (\aProcessor|IR|Q\(21) & 
-- ((!\aProcessor|CSG|SelectSignals|Extend\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(21),
	datab => \aProcessor|RB|Q\(21),
	datac => \aProcessor|CSG|SelectSignals|Extend\(0),
	datad => \aProcessor|displayAll|HexDisplay32Bits[8]~84_combout\,
	combout => \aProcessor|displayAll|Mux10~12_combout\);

-- Location: LCCOMB_X21_Y19_N12
\aProcessor|displayAll|Mux10~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~13_combout\ = (!\switch~combout\(3) & ((\aProcessor|displayAll|Mux10~11_combout\) # ((\aProcessor|displayAll|HexDisplay32Bits[8]~18_combout\ & \aProcessor|displayAll|Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[8]~18_combout\,
	datab => \aProcessor|displayAll|Mux10~12_combout\,
	datac => \switch~combout\(3),
	datad => \aProcessor|displayAll|Mux10~11_combout\,
	combout => \aProcessor|displayAll|Mux10~13_combout\);

-- Location: LCCOMB_X20_Y11_N16
\aProcessor|displayAll|HexDisplay32Bits[22]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~116_combout\ = (!\switch~combout\(0) & \aProcessor|IR|Q\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch~combout\(0),
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~116_combout\);

-- Location: LCCOMB_X19_Y13_N8
\aProcessor|displayAll|HexDisplay32Bits[22]~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~117_combout\ = (\switch~combout\(0) & \aProcessor|InstAddGen|PC\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \switch~combout\(0),
	datad => \aProcessor|InstAddGen|PC\(22),
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~117_combout\);

-- Location: LCCOMB_X19_Y13_N18
\aProcessor|displayAll|HexDisplay32Bits[22]~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~118_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\ & (\aProcessor|RA|Q\(22))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[22]~117_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\,
	datac => \aProcessor|RA|Q\(22),
	datad => \aProcessor|displayAll|HexDisplay32Bits[22]~117_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~118_combout\);

-- Location: LCCOMB_X20_Y12_N8
\aProcessor|displayAll|HexDisplay32Bits[22]~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~119_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[22]~118_combout\ & (((\aProcessor|RB|Q\(22)) # (!\aProcessor|displayAll|Mux29~10_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[22]~118_combout\ 
-- & (\aProcessor|RZ|Q\(22) & ((\aProcessor|displayAll|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RZ|Q\(22),
	datab => \aProcessor|RB|Q\(22),
	datac => \aProcessor|displayAll|HexDisplay32Bits[22]~118_combout\,
	datad => \aProcessor|displayAll|Mux29~10_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~119_combout\);

-- Location: LCCOMB_X20_Y12_N2
\aProcessor|displayAll|HexDisplay32Bits[22]~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~120_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & (\Memory|ROM1|altsyncram_component|auto_generated|q_a\(22) & ((\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[22]~119_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(22),
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[22]~119_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~120_combout\);

-- Location: LCCOMB_X20_Y12_N20
\aProcessor|displayAll|HexDisplay32Bits[22]~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~121_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[22]~120_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[22]~120_combout\ & ((\aProcessor|RM|Q\(22)))) # (!\aProcessor|displayAll|HexDisplay32Bits[22]~120_combout\ & (\aProcessor|RY|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[22]~120_combout\,
	datac => \aProcessor|RY|Q\(22),
	datad => \aProcessor|RM|Q\(22),
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~121_combout\);

-- Location: LCCOMB_X19_Y11_N16
\aProcessor|displayAll|HexDisplay32Bits[22]~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~122_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[22]~116_combout\ & !\switch~combout\(4))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[22]~121_combout\) # ((\switch~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[22]~121_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[22]~116_combout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~122_combout\);

-- Location: LCCOMB_X24_Y11_N20
\aProcessor|displayAll|HexDisplay32Bits[23]~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~125_combout\ = (\aProcessor|IR|Q\(23) & !\switch~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(23),
	datac => \switch~combout\(0),
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~125_combout\);

-- Location: LCCOMB_X25_Y19_N16
\aProcessor|displayAll|Mux10~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~15_combout\ = (!\aProcessor|CSG|StageGenerator|ClockCount\(0) & (\aProcessor|displayAll|Mux28~36_combout\ & (\aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\ & \switch~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	datab => \aProcessor|displayAll|Mux28~36_combout\,
	datac => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|Mux10~15_combout\);

-- Location: LCCOMB_X24_Y18_N14
\aProcessor|displayAll|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux7~2_combout\ = (\aProcessor|displayAll|Mux10~3_combout\ & ((\switch~combout\(1) & (\aProcessor|IR|Q\(24))) # (!\switch~combout\(1) & ((\aProcessor|InstAddGen|PC\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \aProcessor|displayAll|Mux10~3_combout\,
	datac => \aProcessor|IR|Q\(24),
	datad => \aProcessor|InstAddGen|PC\(24),
	combout => \aProcessor|displayAll|Mux7~2_combout\);

-- Location: LCCOMB_X17_Y16_N12
\aProcessor|displayAll|Mux28~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~64_combout\ = (\switch~combout\(0) & (((\switch~combout\(1)) # (\aProcessor|RA|Q\(24))))) # (!\switch~combout\(0) & (\aProcessor|IR|Q\(27) & (!\switch~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|IR|Q\(27),
	datac => \switch~combout\(1),
	datad => \aProcessor|RA|Q\(24),
	combout => \aProcessor|displayAll|Mux28~64_combout\);

-- Location: LCCOMB_X15_Y16_N12
\aProcessor|displayAll|HexDisplay32Bits[25]~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~134_combout\ = (\switch~combout\(0) & (\aProcessor|displayAll|HexDisplay32Bits[17]~85_combout\ & (!\switch~combout\(1) & \aProcessor|MuxB|ShiftRight0~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~85_combout\,
	datac => \switch~combout\(1),
	datad => \aProcessor|MuxB|ShiftRight0~20_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~134_combout\);

-- Location: LCCOMB_X25_Y14_N20
\aProcessor|displayAll|HexDisplay32Bits[25]~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~135_combout\ = (\aProcessor|InstAddGen|PC\(25) & \switch~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|InstAddGen|PC\(25),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~135_combout\);

-- Location: LCCOMB_X22_Y11_N8
\aProcessor|displayAll|HexDisplay32Bits[25]~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~137_combout\ = (\switch~combout\(0) & (((\switch~combout\(1)) # (\aProcessor|RA|Q\(25))))) # (!\switch~combout\(0) & (\aProcessor|IR|Q\(28) & (!\switch~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \switch~combout\(0),
	datac => \switch~combout\(1),
	datad => \aProcessor|RA|Q\(25),
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~137_combout\);

-- Location: LCCOMB_X18_Y12_N12
\aProcessor|displayAll|HexDisplay32Bits[25]~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~138_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[25]~137_combout\ & (((\aProcessor|RZ|Q\(25))) # (!\switch~combout\(1)))) # (!\aProcessor|displayAll|HexDisplay32Bits[25]~137_combout\ & 
-- (\switch~combout\(1) & (\aProcessor|RB|Q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[25]~137_combout\,
	datab => \switch~combout\(1),
	datac => \aProcessor|RB|Q\(25),
	datad => \aProcessor|RZ|Q\(25),
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~138_combout\);

-- Location: LCCOMB_X17_Y14_N10
\aProcessor|displayAll|HexDisplay32Bits[26]~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~145_combout\ = (\switch~combout\(0) & \aProcessor|InstAddGen|PC\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datac => \aProcessor|InstAddGen|PC\(26),
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~145_combout\);

-- Location: LCCOMB_X19_Y12_N16
\aProcessor|displayAll|HexDisplay32Bits[26]~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~146_combout\ = (\switch~combout\(1) & (((\switch~combout\(0))))) # (!\switch~combout\(1) & ((\switch~combout\(0) & (\aProcessor|RA|Q\(26))) # (!\switch~combout\(0) & ((\aProcessor|IR|Q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \aProcessor|RA|Q\(26),
	datac => \switch~combout\(0),
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~146_combout\);

-- Location: LCCOMB_X18_Y12_N6
\aProcessor|displayAll|HexDisplay32Bits[26]~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~147_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[26]~146_combout\ & ((\aProcessor|RZ|Q\(26)) # ((!\switch~combout\(1))))) # (!\aProcessor|displayAll|HexDisplay32Bits[26]~146_combout\ & 
-- (((\aProcessor|RB|Q\(26) & \switch~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[26]~146_combout\,
	datab => \aProcessor|RZ|Q\(26),
	datac => \aProcessor|RB|Q\(26),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~147_combout\);

-- Location: LCCOMB_X18_Y12_N0
\aProcessor|displayAll|HexDisplay32Bits[26]~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~148_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & (((\Memory|ROM1|altsyncram_component|auto_generated|q_a\(26) & \aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[26]~147_combout\) # ((!\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[26]~147_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\,
	datac => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(26),
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~148_combout\);

-- Location: LCCOMB_X17_Y13_N26
\aProcessor|displayAll|HexDisplay32Bits[26]~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~149_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[26]~148_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\) # (\aProcessor|RM|Q\(26))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[26]~148_combout\ & (\aProcessor|RY|Q\(26) & (!\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RY|Q\(26),
	datab => \aProcessor|displayAll|HexDisplay32Bits[26]~148_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\,
	datad => \aProcessor|RM|Q\(26),
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~149_combout\);

-- Location: LCCOMB_X17_Y14_N8
\aProcessor|displayAll|HexDisplay32Bits[26]~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~150_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[17]~87_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[17]~94_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[17]~88_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[17]~87_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[26]~149_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[17]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[17]~87_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~94_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[26]~149_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[17]~88_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~150_combout\);

-- Location: LCCOMB_X17_Y14_N22
\aProcessor|displayAll|HexDisplay32Bits[26]~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~151_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[26]~150_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[26]~145_combout\) # ((!\aProcessor|displayAll|HexDisplay32Bits[25]~136_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[26]~150_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[25]~136_combout\ & \aProcessor|IR|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[26]~145_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[26]~150_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[25]~136_combout\,
	datad => \aProcessor|IR|Q\(26),
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~151_combout\);

-- Location: LCCOMB_X17_Y14_N4
\aProcessor|displayAll|HexDisplay32Bits[27]~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~154_combout\ = (\switch~combout\(0) & \aProcessor|InstAddGen|PC\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datad => \aProcessor|InstAddGen|PC\(27),
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~154_combout\);

-- Location: LCCOMB_X23_Y15_N20
\aProcessor|displayAll|HexDisplay32Bits[27]~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~155_combout\ = (\switch~combout\(0) & (((\switch~combout\(1)) # (\aProcessor|RA|Q\(27))))) # (!\switch~combout\(0) & (\aProcessor|IR|Q\(30) & (!\switch~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \switch~combout\(0),
	datac => \switch~combout\(1),
	datad => \aProcessor|RA|Q\(27),
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~155_combout\);

-- Location: LCCOMB_X23_Y15_N16
\aProcessor|displayAll|HexDisplay32Bits[27]~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~156_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[27]~155_combout\ & (((\aProcessor|RZ|Q\(27)) # (!\switch~combout\(1))))) # (!\aProcessor|displayAll|HexDisplay32Bits[27]~155_combout\ & 
-- (\aProcessor|RB|Q\(27) & (\switch~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[27]~155_combout\,
	datab => \aProcessor|RB|Q\(27),
	datac => \switch~combout\(1),
	datad => \aProcessor|RZ|Q\(27),
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~156_combout\);

-- Location: LCCOMB_X27_Y13_N16
\aProcessor|displayAll|HexDisplay32Bits[27]~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~157_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & (((\Memory|ROM1|altsyncram_component|auto_generated|q_a\(27) & \aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[27]~156_combout\) # ((!\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[27]~156_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\,
	datac => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(27),
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~157_combout\);

-- Location: LCCOMB_X25_Y13_N10
\aProcessor|displayAll|HexDisplay32Bits[27]~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~158_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[27]~157_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[27]~157_combout\ & (\aProcessor|RM|Q\(27))) # (!\aProcessor|displayAll|HexDisplay32Bits[27]~157_combout\ & ((\aProcessor|RY|Q\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RM|Q\(27),
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[27]~157_combout\,
	datad => \aProcessor|RY|Q\(27),
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~158_combout\);

-- Location: LCCOMB_X17_Y14_N30
\aProcessor|displayAll|HexDisplay32Bits[27]~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~159_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[17]~87_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[17]~94_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[17]~88_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[17]~87_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[27]~158_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[17]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[17]~87_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~94_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[27]~158_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[17]~88_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~159_combout\);

-- Location: LCCOMB_X17_Y14_N0
\aProcessor|displayAll|HexDisplay32Bits[27]~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~160_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[25]~136_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[27]~159_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[27]~154_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[27]~159_combout\ & ((\aProcessor|IR|Q\(27)))))) # (!\aProcessor|displayAll|HexDisplay32Bits[25]~136_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[27]~159_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[25]~136_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[27]~159_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[27]~154_combout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~160_combout\);

-- Location: LCCOMB_X22_Y11_N22
\aProcessor|displayAll|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux3~0_combout\ = (\aProcessor|displayAll|Mux10~3_combout\ & ((\switch~combout\(1) & (\aProcessor|IR|Q\(28))) # (!\switch~combout\(1) & ((\aProcessor|InstAddGen|PC\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \switch~combout\(1),
	datac => \aProcessor|displayAll|Mux10~3_combout\,
	datad => \aProcessor|InstAddGen|PC\(28),
	combout => \aProcessor|displayAll|Mux3~0_combout\);

-- Location: LCCOMB_X21_Y11_N8
\aProcessor|displayAll|Mux28~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~66_combout\ = (\switch~combout\(0) & (((\switch~combout\(1)) # (\aProcessor|RA|Q\(28))))) # (!\switch~combout\(0) & (\aProcessor|IR|Q\(31) & (!\switch~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|IR|Q\(31),
	datac => \switch~combout\(1),
	datad => \aProcessor|RA|Q\(28),
	combout => \aProcessor|displayAll|Mux28~66_combout\);

-- Location: LCCOMB_X21_Y11_N14
\aProcessor|displayAll|Mux28~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~67_combout\ = (\switch~combout\(1) & ((\aProcessor|displayAll|Mux28~66_combout\ & ((\aProcessor|RZ|Q\(28)))) # (!\aProcessor|displayAll|Mux28~66_combout\ & (\aProcessor|RB|Q\(28))))) # (!\switch~combout\(1) & 
-- (((\aProcessor|displayAll|Mux28~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(28),
	datab => \switch~combout\(1),
	datac => \aProcessor|RZ|Q\(28),
	datad => \aProcessor|displayAll|Mux28~66_combout\,
	combout => \aProcessor|displayAll|Mux28~67_combout\);

-- Location: LCCOMB_X22_Y11_N20
\aProcessor|displayAll|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux3~1_combout\ = (!\switch~combout\(4) & ((\aProcessor|displayAll|Mux3~0_combout\) # ((\switch~combout\(2) & \aProcessor|displayAll|Mux28~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(4),
	datab => \aProcessor|displayAll|Mux3~0_combout\,
	datac => \switch~combout\(2),
	datad => \aProcessor|displayAll|Mux28~67_combout\,
	combout => \aProcessor|displayAll|Mux3~1_combout\);

-- Location: LCCOMB_X19_Y11_N24
\aProcessor|displayAll|HexDisplay32Bits[29]~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~162_combout\ = (!\switch~combout\(0) & \aProcessor|IR|Q\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \switch~combout\(0),
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~162_combout\);

-- Location: LCCOMB_X23_Y11_N22
\aProcessor|displayAll|HexDisplay32Bits[29]~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~163_combout\ = (\switch~combout\(0) & \aProcessor|InstAddGen|PC\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch~combout\(0),
	datad => \aProcessor|InstAddGen|PC\(29),
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~163_combout\);

-- Location: LCCOMB_X23_Y11_N0
\aProcessor|displayAll|HexDisplay32Bits[29]~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~164_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\ & ((\aProcessor|RA|Q\(29)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[29]~163_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[29]~163_combout\,
	datad => \aProcessor|RA|Q\(29),
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~164_combout\);

-- Location: LCCOMB_X25_Y12_N28
\aProcessor|displayAll|HexDisplay32Bits[29]~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~165_combout\ = (\aProcessor|displayAll|Mux29~10_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[29]~164_combout\ & (\aProcessor|RB|Q\(29))) # (!\aProcessor|displayAll|HexDisplay32Bits[29]~164_combout\ & 
-- ((\aProcessor|RZ|Q\(29)))))) # (!\aProcessor|displayAll|Mux29~10_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[29]~164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(29),
	datab => \aProcessor|displayAll|Mux29~10_combout\,
	datac => \aProcessor|RZ|Q\(29),
	datad => \aProcessor|displayAll|HexDisplay32Bits[29]~164_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~165_combout\);

-- Location: LCCOMB_X25_Y12_N26
\aProcessor|displayAll|HexDisplay32Bits[29]~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~166_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & (\Memory|ROM1|altsyncram_component|auto_generated|q_a\(29) & (\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[29]~165_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(29),
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[29]~165_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~166_combout\);

-- Location: LCCOMB_X21_Y12_N22
\aProcessor|displayAll|HexDisplay32Bits[29]~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~167_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[29]~166_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[29]~166_combout\ & (\aProcessor|RM|Q\(29))) # (!\aProcessor|displayAll|HexDisplay32Bits[29]~166_combout\ & ((\aProcessor|RY|Q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RM|Q\(29),
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[29]~166_combout\,
	datad => \aProcessor|RY|Q\(29),
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~167_combout\);

-- Location: LCCOMB_X19_Y11_N10
\aProcessor|displayAll|HexDisplay32Bits[29]~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~168_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[29]~162_combout\ & !\switch~combout\(4))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[29]~167_combout\) # ((\switch~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[29]~167_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[29]~162_combout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~168_combout\);

-- Location: LCCOMB_X24_Y11_N10
\aProcessor|displayAll|HexDisplay32Bits[30]~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~171_combout\ = (!\switch~combout\(0) & \aProcessor|IR|Q\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \switch~combout\(0),
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~171_combout\);

-- Location: LCCOMB_X23_Y11_N14
\aProcessor|displayAll|HexDisplay32Bits[30]~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~172_combout\ = (\switch~combout\(0) & \aProcessor|InstAddGen|PC\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch~combout\(0),
	datad => \aProcessor|InstAddGen|PC\(30),
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~172_combout\);

-- Location: LCCOMB_X23_Y11_N8
\aProcessor|displayAll|HexDisplay32Bits[30]~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~173_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\ & ((\aProcessor|RA|Q\(30)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[30]~172_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[30]~172_combout\,
	datad => \aProcessor|RA|Q\(30),
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~173_combout\);

-- Location: LCCOMB_X23_Y11_N26
\aProcessor|displayAll|HexDisplay32Bits[30]~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~174_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[30]~173_combout\ & (((\aProcessor|RB|Q\(30)) # (!\aProcessor|displayAll|Mux29~10_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[30]~173_combout\ 
-- & (\aProcessor|RZ|Q\(30) & ((\aProcessor|displayAll|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RZ|Q\(30),
	datab => \aProcessor|displayAll|HexDisplay32Bits[30]~173_combout\,
	datac => \aProcessor|RB|Q\(30),
	datad => \aProcessor|displayAll|Mux29~10_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~174_combout\);

-- Location: LCCOMB_X24_Y11_N24
\aProcessor|displayAll|HexDisplay32Bits[30]~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~175_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & (\Memory|ROM1|altsyncram_component|auto_generated|q_a\(30) & (\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[30]~174_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\,
	datab => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(30),
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[30]~174_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~175_combout\);

-- Location: LCCOMB_X19_Y11_N12
\aProcessor|displayAll|HexDisplay32Bits[31]~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~180_combout\ = (\aProcessor|IR|Q\(31) & !\switch~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(31),
	datac => \switch~combout\(0),
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~180_combout\);

-- Location: LCCOMB_X16_Y14_N22
\aProcessor|displayAll|HexDisplay32Bits[31]~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~181_combout\ = (\switch~combout\(0) & \aProcessor|InstAddGen|PC\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch~combout\(0),
	datad => \aProcessor|InstAddGen|PC\(31),
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~181_combout\);

-- Location: LCCOMB_X16_Y15_N14
\aProcessor|displayAll|HexDisplay32Bits[31]~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~182_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\ & (\aProcessor|RA|Q\(31) & ((\aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[31]~181_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(31),
	datab => \aProcessor|displayAll|HexDisplay32Bits[31]~181_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~182_combout\);

-- Location: LCCOMB_X17_Y15_N12
\aProcessor|displayAll|HexDisplay32Bits[31]~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~183_combout\ = (\aProcessor|displayAll|Mux29~10_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[31]~182_combout\ & ((\aProcessor|RB|Q\(31)))) # (!\aProcessor|displayAll|HexDisplay32Bits[31]~182_combout\ & 
-- (\aProcessor|RZ|Q\(31))))) # (!\aProcessor|displayAll|Mux29~10_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[31]~182_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux29~10_combout\,
	datab => \aProcessor|RZ|Q\(31),
	datac => \aProcessor|RB|Q\(31),
	datad => \aProcessor|displayAll|HexDisplay32Bits[31]~182_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~183_combout\);

-- Location: LCCOMB_X17_Y15_N6
\aProcessor|displayAll|HexDisplay32Bits[31]~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~184_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\ & \Memory|ROM1|altsyncram_component|auto_generated|q_a\(31))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[31]~183_combout\) # ((!\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[31]~183_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\,
	datad => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(31),
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~184_combout\);

-- Location: LCFF_X45_Y16_N5
\debounceit0|PB_state\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit0|PB_state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_state~regout\);

-- Location: LCFF_X29_Y18_N7
\aProcessor|RegFile|R~928\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~928_regout\);

-- Location: LCFF_X34_Y16_N29
\aProcessor|RegFile|R~768\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~768feeder_combout\,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~768_regout\);

-- Location: LCCOMB_X34_Y15_N12
\aProcessor|RegFile|R~1092\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1092_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~768_regout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~512_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~768_regout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~512_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1092_combout\);

-- Location: LCCOMB_X34_Y11_N16
\aProcessor|RegFile|R~1093\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1093_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1092_combout\ & ((\aProcessor|RegFile|R~896_regout\))) # (!\aProcessor|RegFile|R~1092_combout\ & (\aProcessor|RegFile|R~640_regout\)))) # (!\aProcessor|IR|Q\(24) & 
-- (\aProcessor|RegFile|R~1092_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~1092_combout\,
	datac => \aProcessor|RegFile|R~640_regout\,
	datad => \aProcessor|RegFile|R~896_regout\,
	combout => \aProcessor|RegFile|R~1093_combout\);

-- Location: LCFF_X35_Y16_N17
\aProcessor|RegFile|R~864\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~864_regout\);

-- Location: LCFF_X30_Y12_N1
\aProcessor|RegFile|R~736\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~736_regout\);

-- Location: LCFF_X30_Y12_N23
\aProcessor|RegFile|R~608\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~608_regout\);

-- Location: LCCOMB_X30_Y12_N24
\aProcessor|RegFile|R~1095\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1095_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~736_regout\)) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~608_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~736_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|IR|Q\(24),
	datad => \aProcessor|RegFile|R~608_regout\,
	combout => \aProcessor|RegFile|R~1095_combout\);

-- Location: LCFF_X36_Y16_N1
\aProcessor|RegFile|R~992\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~992_regout\);

-- Location: LCCOMB_X30_Y12_N18
\aProcessor|RegFile|R~1096\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1096_combout\ = (\aProcessor|RegFile|R~1095_combout\ & (((\aProcessor|RegFile|R~992_regout\) # (!\aProcessor|IR|Q\(25))))) # (!\aProcessor|RegFile|R~1095_combout\ & (\aProcessor|RegFile|R~864_regout\ & ((\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~864_regout\,
	datab => \aProcessor|RegFile|R~1095_combout\,
	datac => \aProcessor|RegFile|R~992_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1096_combout\);

-- Location: LCFF_X31_Y15_N17
\aProcessor|RegFile|R~256\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~256feeder_combout\,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~256_regout\);

-- Location: LCFF_X34_Y13_N17
\aProcessor|RegFile|R~192\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~192_regout\);

-- Location: LCCOMB_X34_Y13_N16
\aProcessor|RegFile|R~1100\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1100_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~192_regout\) # (\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~128_regout\ & ((!\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~128_regout\,
	datac => \aProcessor|RegFile|R~192_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1100_combout\);

-- Location: LCFF_X38_Y13_N9
\aProcessor|RegFile|R~416\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~416_regout\);

-- Location: LCCOMB_X30_Y12_N0
\aProcessor|RegFile|R~1116\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1116_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30)) # ((\aProcessor|RegFile|R~736_regout\)))) # (!\aProcessor|IR|Q\(29) & (!\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~608_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~736_regout\,
	datad => \aProcessor|RegFile|R~608_regout\,
	combout => \aProcessor|RegFile|R~1116_combout\);

-- Location: LCCOMB_X30_Y12_N12
\aProcessor|RegFile|R~1117\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1117_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1116_combout\ & ((\aProcessor|RegFile|R~992_regout\))) # (!\aProcessor|RegFile|R~1116_combout\ & (\aProcessor|RegFile|R~864_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1116_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~864_regout\,
	datac => \aProcessor|RegFile|R~992_regout\,
	datad => \aProcessor|RegFile|R~1116_combout\,
	combout => \aProcessor|RegFile|R~1117_combout\);

-- Location: LCCOMB_X24_Y15_N12
\aProcessor|CSG|SelectSignals|Equal1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal1~19_combout\ = (!\aProcessor|IR|Q\(15) & !\aProcessor|IR|Q\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(15),
	datad => \aProcessor|IR|Q\(16),
	combout => \aProcessor|CSG|SelectSignals|Equal1~19_combout\);

-- Location: LCCOMB_X24_Y16_N2
\aProcessor|CSG|SelectSignals|WideNor1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|WideNor1~0_combout\ = (\aProcessor|CSG|SelectSignals|Equal4~0_combout\) # ((!\aProcessor|CSG|DecodeInst|Instruction_OP_Code[7]~0_combout\ & (\aProcessor|CSG|SelectSignals|Equal10~0_combout\ & 
-- !\aProcessor|CSG|DecodeInst|Instruction_OP_Code[6]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[7]~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal10~0_combout\,
	datac => \aProcessor|CSG|SelectSignals|Equal4~0_combout\,
	datad => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[6]~1_combout\,
	combout => \aProcessor|CSG|SelectSignals|WideNor1~0_combout\);

-- Location: LCCOMB_X23_Y16_N10
\aProcessor|CSG|SelectSignals|WideNor1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|WideNor1~1_combout\ = ((!\aProcessor|CSG|DecodeInst|Decoder1~0_combout\ & \aProcessor|IR|Q\(9))) # (!\aProcessor|CSG|SelectSignals|Equal1~23_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|Decoder1~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal1~23_combout\,
	datad => \aProcessor|IR|Q\(9),
	combout => \aProcessor|CSG|SelectSignals|WideNor1~1_combout\);

-- Location: LCCOMB_X24_Y16_N14
\aProcessor|CSG|SelectSignals|Equal6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal6~0_combout\ = (\aProcessor|IR|Q\(6) & (!\aProcessor|CSG|DecodeInst|Decoder1~0_combout\ & \aProcessor|IR|Q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(6),
	datab => \aProcessor|CSG|DecodeInst|Decoder1~0_combout\,
	datad => \aProcessor|IR|Q\(7),
	combout => \aProcessor|CSG|SelectSignals|Equal6~0_combout\);

-- Location: LCCOMB_X24_Y19_N6
\aProcessor|CSG|SelectSignals|WideNor1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|WideNor1~5_combout\ = (\aProcessor|CSG|SelectSignals|WideNor1~0_combout\) # (((\aProcessor|CSG|SelectSignals|Equal12~0_combout\) # (!\aProcessor|CSG|SelectSignals|WideNor1~4_combout\)) # 
-- (!\aProcessor|CSG|SelectSignals|WideNor1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|WideNor1~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|WideNor1~2_combout\,
	datac => \aProcessor|CSG|SelectSignals|Equal12~0_combout\,
	datad => \aProcessor|CSG|SelectSignals|WideNor1~4_combout\,
	combout => \aProcessor|CSG|SelectSignals|WideNor1~5_combout\);

-- Location: LCCOMB_X21_Y12_N12
\aProcessor|ALU|Selector35~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector35~0_combout\ = (\aProcessor|RA|Q\(1) & !\aProcessor|CSG|SelectSignals|ALU_Op\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(1),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	combout => \aProcessor|ALU|Selector35~0_combout\);

-- Location: LCCOMB_X21_Y12_N14
\aProcessor|ALU|RZ~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~0_combout\ = (\aProcessor|RA|Q\(0)) # ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(6))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|IR|Q\(6),
	datac => \aProcessor|RA|Q\(0),
	datad => \aProcessor|RB|Q\(0),
	combout => \aProcessor|ALU|RZ~0_combout\);

-- Location: LCCOMB_X22_Y12_N22
\aProcessor|ALU|Selector35~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector35~1_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(1) & ((\aProcessor|ALU|Add1~0_combout\) # ((\aProcessor|CSG|SelectSignals|ALU_Op\(0))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & 
-- (((!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & \aProcessor|ALU|RZ~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|ALU|Add1~0_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|ALU|RZ~0_combout\,
	combout => \aProcessor|ALU|Selector35~1_combout\);

-- Location: LCCOMB_X21_Y12_N24
\aProcessor|ALU|Selector35~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector35~2_combout\ = \aProcessor|ALU|Selector35~1_combout\ $ (((\aProcessor|CSG|SelectSignals|ALU_Op\(0) & \aProcessor|RA|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datac => \aProcessor|RA|Q\(0),
	datad => \aProcessor|ALU|Selector35~1_combout\,
	combout => \aProcessor|ALU|Selector35~2_combout\);

-- Location: LCCOMB_X21_Y12_N30
\aProcessor|ALU|Selector35~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector35~6_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(1) & (((\aProcessor|RA|Q\(0)) # (\aProcessor|CSG|SelectSignals|ALU_Op\(0))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & (\aProcessor|RA|Q\(1) & 
-- ((!\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|RA|Q\(1),
	datac => \aProcessor|RA|Q\(0),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector35~6_combout\);

-- Location: LCCOMB_X56_Y7_N24
\debounceit1|PB_state~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_state~2_combout\ = (\debounceit1|PB_cnt\(7) & (\debounceit1|PB_cnt\(8) & (\debounceit1|PB_cnt\(6) & \debounceit1|PB_cnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit1|PB_cnt\(7),
	datab => \debounceit1|PB_cnt\(8),
	datac => \debounceit1|PB_cnt\(6),
	datad => \debounceit1|PB_cnt\(9),
	combout => \debounceit1|PB_state~2_combout\);

-- Location: LCFF_X36_Y12_N9
\aProcessor|RegFile|R~193\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~193_regout\);

-- Location: LCFF_X36_Y12_N7
\aProcessor|RegFile|R~161\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~161_regout\);

-- Location: LCFF_X35_Y10_N29
\aProcessor|RegFile|R~129\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~129_regout\);

-- Location: LCCOMB_X36_Y12_N6
\aProcessor|RegFile|R~1140\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1140_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~161_regout\))) # (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~129_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~129_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~161_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1140_combout\);

-- Location: LCFF_X28_Y12_N5
\aProcessor|RegFile|R~225\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~225feeder_combout\,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~225_regout\);

-- Location: LCCOMB_X36_Y12_N8
\aProcessor|RegFile|R~1141\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1141_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1140_combout\ & (\aProcessor|RegFile|R~225_regout\)) # (!\aProcessor|RegFile|R~1140_combout\ & ((\aProcessor|RegFile|R~193_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~225_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~193_regout\,
	datad => \aProcessor|RegFile|R~1140_combout\,
	combout => \aProcessor|RegFile|R~1141_combout\);

-- Location: LCFF_X37_Y13_N13
\aProcessor|RegFile|R~321\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~321_regout\);

-- Location: LCFF_X31_Y16_N17
\aProcessor|RegFile|R~65\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~65_regout\);

-- Location: LCFF_X31_Y16_N19
\aProcessor|RegFile|R~97\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~97_regout\);

-- Location: LCCOMB_X34_Y10_N16
\aProcessor|RegFile|R~1155\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1155_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30)) # (\aProcessor|RegFile|R~641_regout\)))) # (!\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~513_regout\ & (!\aProcessor|IR|Q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~513_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|IR|Q\(30),
	datad => \aProcessor|RegFile|R~641_regout\,
	combout => \aProcessor|RegFile|R~1155_combout\);

-- Location: LCCOMB_X34_Y10_N10
\aProcessor|RegFile|R~1156\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1156_combout\ = (\aProcessor|RegFile|R~1155_combout\ & (((\aProcessor|RegFile|R~897_regout\) # (!\aProcessor|IR|Q\(30))))) # (!\aProcessor|RegFile|R~1155_combout\ & (\aProcessor|RegFile|R~769_regout\ & (\aProcessor|IR|Q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1155_combout\,
	datab => \aProcessor|RegFile|R~769_regout\,
	datac => \aProcessor|IR|Q\(30),
	datad => \aProcessor|RegFile|R~897_regout\,
	combout => \aProcessor|RegFile|R~1156_combout\);

-- Location: LCCOMB_X29_Y12_N4
\aProcessor|RegFile|R~1161\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1161_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~161_regout\) # ((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & (((\aProcessor|RegFile|R~129_regout\ & !\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~161_regout\,
	datab => \aProcessor|RegFile|R~129_regout\,
	datac => \aProcessor|IR|Q\(27),
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1161_combout\);

-- Location: LCCOMB_X28_Y12_N2
\aProcessor|RegFile|R~1162\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1162_combout\ = (\aProcessor|RegFile|R~1161_combout\ & (((\aProcessor|RegFile|R~225_regout\)) # (!\aProcessor|IR|Q\(28)))) # (!\aProcessor|RegFile|R~1161_combout\ & (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~193_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1161_combout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~225_regout\,
	datad => \aProcessor|RegFile|R~193_regout\,
	combout => \aProcessor|RegFile|R~1162_combout\);

-- Location: LCCOMB_X37_Y13_N12
\aProcessor|RegFile|R~1163\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1163_combout\ = (\aProcessor|IR|Q\(27) & (\aProcessor|IR|Q\(28))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~321_regout\)) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~257_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~321_regout\,
	datad => \aProcessor|RegFile|R~257_regout\,
	combout => \aProcessor|RegFile|R~1163_combout\);

-- Location: LCCOMB_X37_Y13_N30
\aProcessor|RegFile|R~1164\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1164_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1163_combout\ & ((\aProcessor|RegFile|R~353_regout\))) # (!\aProcessor|RegFile|R~1163_combout\ & (\aProcessor|RegFile|R~289_regout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~289_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~353_regout\,
	datad => \aProcessor|RegFile|R~1163_combout\,
	combout => \aProcessor|RegFile|R~1164_combout\);

-- Location: LCCOMB_X31_Y15_N30
\aProcessor|RegFile|R~1165\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1165_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~65_regout\) # ((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & (((\aProcessor|RegFile|R~1_regout\ & !\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~65_regout\,
	datab => \aProcessor|RegFile|R~1_regout\,
	datac => \aProcessor|IR|Q\(28),
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1165_combout\);

-- Location: LCCOMB_X32_Y15_N8
\aProcessor|RegFile|R~1166\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1166_combout\ = (\aProcessor|RegFile|R~1165_combout\ & ((\aProcessor|RegFile|R~97_regout\) # ((!\aProcessor|IR|Q\(27))))) # (!\aProcessor|RegFile|R~1165_combout\ & (((\aProcessor|RegFile|R~33_regout\ & \aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~97_regout\,
	datab => \aProcessor|RegFile|R~33_regout\,
	datac => \aProcessor|RegFile|R~1165_combout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1166_combout\);

-- Location: LCCOMB_X28_Y13_N16
\aProcessor|RegFile|R~1167\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1167_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1164_combout\))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~1166_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~1166_combout\,
	datac => \aProcessor|IR|Q\(30),
	datad => \aProcessor|RegFile|R~1164_combout\,
	combout => \aProcessor|RegFile|R~1167_combout\);

-- Location: LCCOMB_X36_Y14_N26
\aProcessor|RegFile|R~1168\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1168_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~417_regout\) # ((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & (((\aProcessor|RegFile|R~385_regout\ & !\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~417_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~385_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1168_combout\);

-- Location: LCCOMB_X36_Y13_N28
\aProcessor|RegFile|R~1169\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1169_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1168_combout\ & (\aProcessor|RegFile|R~481_regout\)) # (!\aProcessor|RegFile|R~1168_combout\ & ((\aProcessor|RegFile|R~449_regout\))))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~1168_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~481_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~449_regout\,
	datad => \aProcessor|RegFile|R~1168_combout\,
	combout => \aProcessor|RegFile|R~1169_combout\);

-- Location: LCCOMB_X28_Y12_N12
\aProcessor|RegFile|R~1170\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1170_combout\ = (\aProcessor|RegFile|R~1167_combout\ & (((\aProcessor|RegFile|R~1169_combout\)) # (!\aProcessor|IR|Q\(29)))) # (!\aProcessor|RegFile|R~1167_combout\ & (\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~1162_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1167_combout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~1162_combout\,
	datad => \aProcessor|RegFile|R~1169_combout\,
	combout => \aProcessor|RegFile|R~1170_combout\);

-- Location: LCCOMB_X21_Y12_N2
\aProcessor|ALU|RZ~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~2_combout\ = (\aProcessor|RA|Q\(1) & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(7)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(1),
	datab => \aProcessor|RA|Q\(1),
	datac => \aProcessor|IR|Q\(7),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|RZ~2_combout\);

-- Location: LCCOMB_X29_Y16_N30
\aProcessor|RegFile|R~1174\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1174_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30)) # ((\aProcessor|RegFile|R~674_regout\)))) # (!\aProcessor|IR|Q\(29) & (!\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~546_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~674_regout\,
	datad => \aProcessor|RegFile|R~546_regout\,
	combout => \aProcessor|RegFile|R~1174_combout\);

-- Location: LCFF_X34_Y10_N3
\aProcessor|RegFile|R~642\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~642_regout\);

-- Location: LCFF_X35_Y16_N11
\aProcessor|RegFile|R~866\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~866_regout\);

-- Location: LCFF_X38_Y16_N29
\aProcessor|RegFile|R~738\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~738_regout\);

-- Location: LCFF_X30_Y16_N21
\aProcessor|RegFile|R~610\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~610_regout\);

-- Location: LCCOMB_X30_Y16_N20
\aProcessor|RegFile|R~1179\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1179_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~738_regout\) # ((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & (((\aProcessor|RegFile|R~610_regout\ & !\aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~738_regout\,
	datac => \aProcessor|RegFile|R~610_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1179_combout\);

-- Location: LCFF_X36_Y16_N9
\aProcessor|RegFile|R~994\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~994_regout\);

-- Location: LCCOMB_X34_Y10_N20
\aProcessor|RegFile|R~1180\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1180_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1179_combout\ & ((\aProcessor|RegFile|R~994_regout\))) # (!\aProcessor|RegFile|R~1179_combout\ & (\aProcessor|RegFile|R~866_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~866_regout\,
	datab => \aProcessor|RegFile|R~994_regout\,
	datac => \aProcessor|IR|Q\(30),
	datad => \aProcessor|RegFile|R~1179_combout\,
	combout => \aProcessor|RegFile|R~1180_combout\);

-- Location: LCFF_X33_Y16_N11
\aProcessor|RegFile|R~290\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~290_regout\);

-- Location: LCCOMB_X33_Y16_N10
\aProcessor|RegFile|R~1182\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1182_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~290_regout\))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~258_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~258_regout\,
	datac => \aProcessor|RegFile|R~290_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1182_combout\);

-- Location: LCCOMB_X34_Y13_N14
\aProcessor|RegFile|R~1184\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1184_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~194_regout\) # ((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & (((\aProcessor|RegFile|R~130_regout\ & !\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~194_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~130_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1184_combout\);

-- Location: LCFF_X31_Y13_N7
\aProcessor|RegFile|R~226\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~226_regout\);

-- Location: LCCOMB_X32_Y11_N24
\aProcessor|RegFile|R~1185\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1185_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1184_combout\ & (\aProcessor|RegFile|R~226_regout\)) # (!\aProcessor|RegFile|R~1184_combout\ & ((\aProcessor|RegFile|R~162_regout\))))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~226_regout\,
	datac => \aProcessor|RegFile|R~162_regout\,
	datad => \aProcessor|RegFile|R~1184_combout\,
	combout => \aProcessor|RegFile|R~1185_combout\);

-- Location: LCCOMB_X34_Y18_N22
\aProcessor|RegFile|R~1186\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1186_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~34_regout\)) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~2_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~34_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~2_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1186_combout\);

-- Location: LCCOMB_X35_Y18_N26
\aProcessor|RegFile|R~1187\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1187_combout\ = (\aProcessor|RegFile|R~1186_combout\ & ((\aProcessor|RegFile|R~98_regout\) # ((!\aProcessor|IR|Q\(28))))) # (!\aProcessor|RegFile|R~1186_combout\ & (((\aProcessor|RegFile|R~66_regout\ & \aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~98_regout\,
	datab => \aProcessor|RegFile|R~1186_combout\,
	datac => \aProcessor|RegFile|R~66_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1187_combout\);

-- Location: LCCOMB_X28_Y13_N10
\aProcessor|RegFile|R~1188\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1188_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30)) # ((\aProcessor|RegFile|R~1185_combout\)))) # (!\aProcessor|IR|Q\(29) & (!\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~1185_combout\,
	datad => \aProcessor|RegFile|R~1187_combout\,
	combout => \aProcessor|RegFile|R~1188_combout\);

-- Location: LCFF_X38_Y12_N29
\aProcessor|RegFile|R~418\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~418feeder_combout\,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~418_regout\);

-- Location: LCCOMB_X24_Y14_N20
\aProcessor|ALU|Selector33~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector33~3_combout\ = (\aProcessor|RA|Q\(2) & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(8))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(8),
	datab => \aProcessor|RA|Q\(2),
	datac => \aProcessor|RB|Q\(2),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|Selector33~3_combout\);

-- Location: LCCOMB_X33_Y12_N8
\aProcessor|RegFile|R~1197\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1197_combout\ = (\aProcessor|IR|Q\(24) & (\aProcessor|IR|Q\(25))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~770_regout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~514_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~770_regout\,
	datad => \aProcessor|RegFile|R~514_regout\,
	combout => \aProcessor|RegFile|R~1197_combout\);

-- Location: LCCOMB_X33_Y12_N18
\aProcessor|RegFile|R~1198\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1198_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1197_combout\ & (\aProcessor|RegFile|R~898_regout\)) # (!\aProcessor|RegFile|R~1197_combout\ & ((\aProcessor|RegFile|R~642_regout\))))) # (!\aProcessor|IR|Q\(24) & 
-- (\aProcessor|RegFile|R~1197_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~1197_combout\,
	datac => \aProcessor|RegFile|R~898_regout\,
	datad => \aProcessor|RegFile|R~642_regout\,
	combout => \aProcessor|RegFile|R~1198_combout\);

-- Location: LCCOMB_X38_Y16_N28
\aProcessor|RegFile|R~1200\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1200_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~738_regout\))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~610_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~610_regout\,
	datac => \aProcessor|RegFile|R~738_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1200_combout\);

-- Location: LCCOMB_X36_Y16_N8
\aProcessor|RegFile|R~1201\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1201_combout\ = (\aProcessor|RegFile|R~1200_combout\ & (((\aProcessor|RegFile|R~994_regout\) # (!\aProcessor|IR|Q\(25))))) # (!\aProcessor|RegFile|R~1200_combout\ & (\aProcessor|RegFile|R~866_regout\ & ((\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1200_combout\,
	datab => \aProcessor|RegFile|R~866_regout\,
	datac => \aProcessor|RegFile|R~994_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1201_combout\);

-- Location: LCCOMB_X35_Y17_N2
\aProcessor|RegFile|R~1216\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1216_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25)) # ((\aProcessor|RegFile|R~707_regout\)))) # (!\aProcessor|IR|Q\(24) & (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~579_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~707_regout\,
	datad => \aProcessor|RegFile|R~579_regout\,
	combout => \aProcessor|RegFile|R~1216_combout\);

-- Location: LCCOMB_X35_Y17_N12
\aProcessor|RegFile|R~1217\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1217_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1216_combout\ & ((\aProcessor|RegFile|R~963_regout\))) # (!\aProcessor|RegFile|R~1216_combout\ & (\aProcessor|RegFile|R~835_regout\)))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~1216_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~835_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~963_regout\,
	datad => \aProcessor|RegFile|R~1216_combout\,
	combout => \aProcessor|RegFile|R~1217_combout\);

-- Location: LCCOMB_X28_Y13_N8
\aProcessor|RegFile|R~1218\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1218_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25)) # (\aProcessor|RegFile|R~643_regout\)))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~515_regout\ & (!\aProcessor|IR|Q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~515_regout\,
	datac => \aProcessor|IR|Q\(25),
	datad => \aProcessor|RegFile|R~643_regout\,
	combout => \aProcessor|RegFile|R~1218_combout\);

-- Location: LCFF_X34_Y14_N27
\aProcessor|RegFile|R~899\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~899_regout\);

-- Location: LCCOMB_X28_Y13_N26
\aProcessor|RegFile|R~1219\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1219_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1218_combout\ & (\aProcessor|RegFile|R~899_regout\)) # (!\aProcessor|RegFile|R~1218_combout\ & ((\aProcessor|RegFile|R~771_regout\))))) # (!\aProcessor|IR|Q\(25) & 
-- (\aProcessor|RegFile|R~1218_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~1218_combout\,
	datac => \aProcessor|RegFile|R~899_regout\,
	datad => \aProcessor|RegFile|R~771_regout\,
	combout => \aProcessor|RegFile|R~1219_combout\);

-- Location: LCCOMB_X29_Y15_N12
\aProcessor|RegFile|R~1220\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1220_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1217_combout\))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~1219_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1219_combout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~1217_combout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1220_combout\);

-- Location: LCFF_X36_Y12_N1
\aProcessor|RegFile|R~195\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~195_regout\);

-- Location: LCCOMB_X32_Y11_N12
\aProcessor|RegFile|R~1224\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1224_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~163_regout\))) # (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~131_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~131_regout\,
	datac => \aProcessor|IR|Q\(22),
	datad => \aProcessor|RegFile|R~163_regout\,
	combout => \aProcessor|RegFile|R~1224_combout\);

-- Location: LCCOMB_X28_Y11_N0
\aProcessor|RegFile|R~1225\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1225_combout\ = (\aProcessor|RegFile|R~1224_combout\ & (((\aProcessor|RegFile|R~227_regout\) # (!\aProcessor|IR|Q\(23))))) # (!\aProcessor|RegFile|R~1224_combout\ & (\aProcessor|RegFile|R~195_regout\ & ((\aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~195_regout\,
	datab => \aProcessor|RegFile|R~227_regout\,
	datac => \aProcessor|RegFile|R~1224_combout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1225_combout\);

-- Location: LCCOMB_X31_Y16_N10
\aProcessor|RegFile|R~1228\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1228_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22)) # ((\aProcessor|RegFile|R~67_regout\)))) # (!\aProcessor|IR|Q\(23) & (!\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~3_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~67_regout\,
	datad => \aProcessor|RegFile|R~3_regout\,
	combout => \aProcessor|RegFile|R~1228_combout\);

-- Location: LCFF_X31_Y16_N13
\aProcessor|RegFile|R~99\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~99_regout\);

-- Location: LCCOMB_X31_Y16_N22
\aProcessor|RegFile|R~1229\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1229_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1228_combout\ & (\aProcessor|RegFile|R~99_regout\)) # (!\aProcessor|RegFile|R~1228_combout\ & ((\aProcessor|RegFile|R~35_regout\))))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~99_regout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~1228_combout\,
	datad => \aProcessor|RegFile|R~35_regout\,
	combout => \aProcessor|RegFile|R~1229_combout\);

-- Location: LCCOMB_X22_Y18_N8
\aProcessor|ALU|RZ~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~3_combout\ = (\aProcessor|RA|Q\(3) & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(9))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(3),
	datab => \aProcessor|IR|Q\(9),
	datac => \aProcessor|RB|Q\(3),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|RZ~3_combout\);

-- Location: LCFF_X37_Y20_N27
\aProcessor|RegFile|R~868\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~868_regout\);

-- Location: LCFF_X33_Y13_N25
\aProcessor|RegFile|R~132\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~132feeder_combout\,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~132_regout\);

-- Location: LCCOMB_X32_Y11_N8
\aProcessor|RegFile|R~1268\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1268_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~196_regout\) # ((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (((!\aProcessor|IR|Q\(22) & \aProcessor|RegFile|R~132_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~196_regout\,
	datac => \aProcessor|IR|Q\(22),
	datad => \aProcessor|RegFile|R~132_regout\,
	combout => \aProcessor|RegFile|R~1268_combout\);

-- Location: LCCOMB_X32_Y11_N26
\aProcessor|RegFile|R~1269\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1269_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1268_combout\ & ((\aProcessor|RegFile|R~228_regout\))) # (!\aProcessor|RegFile|R~1268_combout\ & (\aProcessor|RegFile|R~164_regout\)))) # (!\aProcessor|IR|Q\(22) & 
-- (\aProcessor|RegFile|R~1268_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~1268_combout\,
	datac => \aProcessor|RegFile|R~164_regout\,
	datad => \aProcessor|RegFile|R~228_regout\,
	combout => \aProcessor|RegFile|R~1269_combout\);

-- Location: LCFF_X32_Y16_N17
\aProcessor|RegFile|R~36\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~36_regout\);

-- Location: LCFF_X35_Y15_N5
\aProcessor|RegFile|R~4\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~4_regout\);

-- Location: LCCOMB_X35_Y15_N4
\aProcessor|RegFile|R~1270\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1270_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~36_regout\)) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~4_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~36_regout\,
	datac => \aProcessor|RegFile|R~4_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1270_combout\);

-- Location: LCCOMB_X31_Y16_N30
\aProcessor|RegFile|R~1271\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1271_combout\ = (\aProcessor|RegFile|R~1270_combout\ & ((\aProcessor|RegFile|R~100_regout\) # ((!\aProcessor|IR|Q\(23))))) # (!\aProcessor|RegFile|R~1270_combout\ & (((\aProcessor|RegFile|R~68_regout\ & \aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~100_regout\,
	datab => \aProcessor|RegFile|R~1270_combout\,
	datac => \aProcessor|RegFile|R~68_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1271_combout\);

-- Location: LCCOMB_X32_Y17_N12
\aProcessor|RegFile|R~1272\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1272_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1269_combout\))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~1271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1271_combout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|IR|Q\(24),
	datad => \aProcessor|RegFile|R~1269_combout\,
	combout => \aProcessor|RegFile|R~1272_combout\);

-- Location: LCCOMB_X34_Y16_N14
\aProcessor|RegFile|R~1287\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1287_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~292_regout\)) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~260_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~292_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~260_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1287_combout\);

-- Location: LCCOMB_X32_Y16_N16
\aProcessor|RegFile|R~1291\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1291_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~36_regout\))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~4_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~4_regout\,
	datac => \aProcessor|RegFile|R~36_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1291_combout\);

-- Location: LCCOMB_X22_Y17_N16
\aProcessor|ALU|Selector31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector31~5_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(10)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|RB|Q\(4),
	datad => \aProcessor|IR|Q\(10),
	combout => \aProcessor|ALU|Selector31~5_combout\);

-- Location: LCCOMB_X22_Y17_N6
\aProcessor|ALU|Selector31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector31~6_combout\ = (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Add3~8_combout\))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & 
-- (\aProcessor|ALU|Selector31~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector31~5_combout\,
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|ALU|Add3~8_combout\,
	combout => \aProcessor|ALU|Selector31~6_combout\);

-- Location: LCCOMB_X22_Y17_N10
\aProcessor|ALU|RZ~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~4_combout\ = (\aProcessor|RA|Q\(4) & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(10)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(4),
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|RB|Q\(4),
	datad => \aProcessor|IR|Q\(10),
	combout => \aProcessor|ALU|RZ~4_combout\);

-- Location: LCCOMB_X25_Y18_N16
\aProcessor|ALU|RZ~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~5_combout\ = (\aProcessor|RA|Q\(5) & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(11)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(5),
	datab => \aProcessor|IR|Q\(11),
	datac => \aProcessor|RA|Q\(5),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|RZ~5_combout\);

-- Location: LCFF_X33_Y20_N3
\aProcessor|RegFile|R~933\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~933_regout\);

-- Location: LCCOMB_X31_Y20_N6
\aProcessor|RegFile|R~1305\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1305_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~869_regout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~613_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~869_regout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~613_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1305_combout\);

-- Location: LCFF_X36_Y12_N21
\aProcessor|RegFile|R~197\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~197_regout\);

-- Location: LCFF_X36_Y12_N3
\aProcessor|RegFile|R~165\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~165_regout\);

-- Location: LCFF_X34_Y13_N7
\aProcessor|RegFile|R~133\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~133feeder_combout\,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~133_regout\);

-- Location: LCCOMB_X36_Y12_N2
\aProcessor|RegFile|R~1308\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1308_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~165_regout\))) # (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~133_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~133_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~165_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1308_combout\);

-- Location: LCFF_X38_Y12_N7
\aProcessor|RegFile|R~229\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~229feeder_combout\,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~229_regout\);

-- Location: LCCOMB_X36_Y12_N4
\aProcessor|RegFile|R~1309\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1309_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1308_combout\ & (\aProcessor|RegFile|R~229_regout\)) # (!\aProcessor|RegFile|R~1308_combout\ & ((\aProcessor|RegFile|R~197_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1308_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~229_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~197_regout\,
	datad => \aProcessor|RegFile|R~1308_combout\,
	combout => \aProcessor|RegFile|R~1309_combout\);

-- Location: LCFF_X33_Y16_N9
\aProcessor|RegFile|R~293\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~293_regout\);

-- Location: LCCOMB_X31_Y15_N6
\aProcessor|RegFile|R~1310\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1310_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22)) # ((\aProcessor|RegFile|R~325_regout\)))) # (!\aProcessor|IR|Q\(23) & (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~261_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~261_regout\,
	datad => \aProcessor|RegFile|R~325_regout\,
	combout => \aProcessor|RegFile|R~1310_combout\);

-- Location: LCCOMB_X33_Y16_N8
\aProcessor|RegFile|R~1311\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1311_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1310_combout\ & (\aProcessor|RegFile|R~357_regout\)) # (!\aProcessor|RegFile|R~1310_combout\ & ((\aProcessor|RegFile|R~293_regout\))))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~357_regout\,
	datac => \aProcessor|RegFile|R~293_regout\,
	datad => \aProcessor|RegFile|R~1310_combout\,
	combout => \aProcessor|RegFile|R~1311_combout\);

-- Location: LCFF_X32_Y17_N17
\aProcessor|RegFile|R~69\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~69_regout\);

-- Location: LCFF_X32_Y15_N5
\aProcessor|RegFile|R~5\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~5_regout\);

-- Location: LCCOMB_X32_Y15_N4
\aProcessor|RegFile|R~1312\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1312_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22)) # ((\aProcessor|RegFile|R~69_regout\)))) # (!\aProcessor|IR|Q\(23) & (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~5_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~5_regout\,
	datad => \aProcessor|RegFile|R~69_regout\,
	combout => \aProcessor|RegFile|R~1312_combout\);

-- Location: LCCOMB_X32_Y15_N10
\aProcessor|RegFile|R~1313\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1313_combout\ = (\aProcessor|RegFile|R~1312_combout\ & ((\aProcessor|RegFile|R~101_regout\) # ((!\aProcessor|IR|Q\(22))))) # (!\aProcessor|RegFile|R~1312_combout\ & (((\aProcessor|RegFile|R~37_regout\ & \aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~101_regout\,
	datab => \aProcessor|RegFile|R~1312_combout\,
	datac => \aProcessor|RegFile|R~37_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1313_combout\);

-- Location: LCCOMB_X32_Y15_N6
\aProcessor|RegFile|R~1314\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1314_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1311_combout\))) # (!\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~1313_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1313_combout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|IR|Q\(25),
	datad => \aProcessor|RegFile|R~1311_combout\,
	combout => \aProcessor|RegFile|R~1314_combout\);

-- Location: LCFF_X36_Y13_N25
\aProcessor|RegFile|R~453\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~453_regout\);

-- Location: LCFF_X35_Y13_N23
\aProcessor|RegFile|R~421\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~421_regout\);

-- Location: LCCOMB_X35_Y13_N22
\aProcessor|RegFile|R~1315\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1315_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|RegFile|R~421_regout\) # (\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~389_regout\ & ((!\aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~389_regout\,
	datac => \aProcessor|RegFile|R~421_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1315_combout\);

-- Location: LCCOMB_X36_Y13_N24
\aProcessor|RegFile|R~1316\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1316_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1315_combout\ & (\aProcessor|RegFile|R~485_regout\)) # (!\aProcessor|RegFile|R~1315_combout\ & ((\aProcessor|RegFile|R~453_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1315_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~485_regout\,
	datac => \aProcessor|RegFile|R~453_regout\,
	datad => \aProcessor|RegFile|R~1315_combout\,
	combout => \aProcessor|RegFile|R~1316_combout\);

-- Location: LCCOMB_X32_Y15_N24
\aProcessor|RegFile|R~1317\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1317_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1314_combout\ & ((\aProcessor|RegFile|R~1316_combout\))) # (!\aProcessor|RegFile|R~1314_combout\ & (\aProcessor|RegFile|R~1309_combout\)))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~1314_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1309_combout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~1316_combout\,
	datad => \aProcessor|RegFile|R~1314_combout\,
	combout => \aProcessor|RegFile|R~1317_combout\);

-- Location: LCCOMB_X32_Y20_N8
\aProcessor|RegFile|R~1319\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1319_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~805_regout\))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~549_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~549_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~805_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1319_combout\);

-- Location: LCCOMB_X32_Y20_N18
\aProcessor|RegFile|R~1320\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1320_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1319_combout\ & (\aProcessor|RegFile|R~933_regout\)) # (!\aProcessor|RegFile|R~1319_combout\ & ((\aProcessor|RegFile|R~677_regout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1319_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~933_regout\,
	datab => \aProcessor|RegFile|R~677_regout\,
	datac => \aProcessor|IR|Q\(29),
	datad => \aProcessor|RegFile|R~1319_combout\,
	combout => \aProcessor|RegFile|R~1320_combout\);

-- Location: LCCOMB_X36_Y12_N18
\aProcessor|RegFile|R~1329\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1329_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28)) # ((\aProcessor|RegFile|R~165_regout\)))) # (!\aProcessor|IR|Q\(27) & (!\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~133_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~165_regout\,
	datad => \aProcessor|RegFile|R~133_regout\,
	combout => \aProcessor|RegFile|R~1329_combout\);

-- Location: LCCOMB_X36_Y12_N12
\aProcessor|RegFile|R~1330\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1330_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1329_combout\ & (\aProcessor|RegFile|R~229_regout\)) # (!\aProcessor|RegFile|R~1329_combout\ & ((\aProcessor|RegFile|R~197_regout\))))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~1329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~229_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~197_regout\,
	datad => \aProcessor|RegFile|R~1329_combout\,
	combout => \aProcessor|RegFile|R~1330_combout\);

-- Location: LCCOMB_X32_Y17_N16
\aProcessor|RegFile|R~1333\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1333_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~69_regout\))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~5_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~5_regout\,
	datac => \aProcessor|RegFile|R~69_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1333_combout\);

-- Location: LCFF_X33_Y19_N11
\aProcessor|RegFile|R~934\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~934_regout\);

-- Location: LCFF_X33_Y10_N25
\aProcessor|RegFile|R~646\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~646_regout\);

-- Location: LCCOMB_X30_Y16_N26
\aProcessor|RegFile|R~1347\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1347_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~742_regout\)) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~614_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~742_regout\,
	datac => \aProcessor|RegFile|R~614_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1347_combout\);

-- Location: LCCOMB_X32_Y14_N10
\aProcessor|RegFile|R~1350\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1350_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~294_regout\))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~262_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~262_regout\,
	datac => \aProcessor|RegFile|R~294_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1350_combout\);

-- Location: LCCOMB_X34_Y13_N18
\aProcessor|RegFile|R~1352\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1352_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~198_regout\) # ((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & (((\aProcessor|RegFile|R~134_regout\ & !\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~198_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~134_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1352_combout\);

-- Location: LCFF_X35_Y14_N17
\aProcessor|RegFile|R~454\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~454_regout\);

-- Location: LCFF_X35_Y14_N7
\aProcessor|RegFile|R~390\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~390_regout\);

-- Location: LCCOMB_X35_Y14_N16
\aProcessor|RegFile|R~1357\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1357_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|RegFile|R~454_regout\) # (\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~390_regout\ & ((!\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~390_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~454_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1357_combout\);

-- Location: LCCOMB_X35_Y13_N20
\aProcessor|RegFile|R~1358\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1358_combout\ = (\aProcessor|RegFile|R~1357_combout\ & (((\aProcessor|RegFile|R~486_regout\) # (!\aProcessor|IR|Q\(27))))) # (!\aProcessor|RegFile|R~1357_combout\ & (\aProcessor|RegFile|R~422_regout\ & ((\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1357_combout\,
	datab => \aProcessor|RegFile|R~422_regout\,
	datac => \aProcessor|RegFile|R~486_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1358_combout\);

-- Location: LCCOMB_X23_Y17_N16
\aProcessor|ALU|Selector29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector29~5_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(12))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(12),
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|RB|Q\(6),
	combout => \aProcessor|ALU|Selector29~5_combout\);

-- Location: LCCOMB_X32_Y19_N4
\aProcessor|RegFile|R~1363\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1363_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|RegFile|R~678_regout\) # (\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~550_regout\ & ((!\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~550_regout\,
	datac => \aProcessor|RegFile|R~678_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1363_combout\);

-- Location: LCCOMB_X33_Y19_N10
\aProcessor|RegFile|R~1364\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1364_combout\ = (\aProcessor|RegFile|R~1363_combout\ & (((\aProcessor|RegFile|R~934_regout\) # (!\aProcessor|IR|Q\(25))))) # (!\aProcessor|RegFile|R~1363_combout\ & (\aProcessor|RegFile|R~806_regout\ & ((\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~806_regout\,
	datab => \aProcessor|RegFile|R~1363_combout\,
	datac => \aProcessor|RegFile|R~934_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1364_combout\);

-- Location: LCCOMB_X33_Y15_N2
\aProcessor|RegFile|R~1365\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1365_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|RegFile|R~774_regout\) # (\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~518_regout\ & ((!\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~518_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~774_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1365_combout\);

-- Location: LCCOMB_X33_Y12_N26
\aProcessor|RegFile|R~1366\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1366_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1365_combout\ & (\aProcessor|RegFile|R~902_regout\)) # (!\aProcessor|RegFile|R~1365_combout\ & ((\aProcessor|RegFile|R~646_regout\))))) # (!\aProcessor|IR|Q\(24) & 
-- (\aProcessor|RegFile|R~1365_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~1365_combout\,
	datac => \aProcessor|RegFile|R~902_regout\,
	datad => \aProcessor|RegFile|R~646_regout\,
	combout => \aProcessor|RegFile|R~1366_combout\);

-- Location: LCCOMB_X29_Y19_N28
\aProcessor|RegFile|R~1367\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1367_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1364_combout\) # ((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & (((!\aProcessor|IR|Q\(23) & \aProcessor|RegFile|R~1366_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~1364_combout\,
	datac => \aProcessor|IR|Q\(23),
	datad => \aProcessor|RegFile|R~1366_combout\,
	combout => \aProcessor|RegFile|R~1367_combout\);

-- Location: LCCOMB_X35_Y14_N6
\aProcessor|RegFile|R~1378\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1378_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~454_regout\) # ((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~390_regout\ & !\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~454_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~390_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1378_combout\);

-- Location: LCFF_X32_Y18_N21
\aProcessor|RegFile|R~551\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~551_regout\);

-- Location: LCCOMB_X32_Y18_N20
\aProcessor|RegFile|R~1382\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1382_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~807_regout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~551_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~807_regout\,
	datac => \aProcessor|RegFile|R~551_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1382_combout\);

-- Location: LCFF_X33_Y12_N1
\aProcessor|RegFile|R~775\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~775_regout\);

-- Location: LCFF_X34_Y15_N19
\aProcessor|RegFile|R~519\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~519feeder_combout\,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~519_regout\);

-- Location: LCCOMB_X33_Y12_N2
\aProcessor|RegFile|R~1386\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1386_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~647_regout\)) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~519_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~647_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|IR|Q\(24),
	datad => \aProcessor|RegFile|R~519_regout\,
	combout => \aProcessor|RegFile|R~1386_combout\);

-- Location: LCCOMB_X33_Y12_N0
\aProcessor|RegFile|R~1387\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1387_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1386_combout\ & (\aProcessor|RegFile|R~903_regout\)) # (!\aProcessor|RegFile|R~1386_combout\ & ((\aProcessor|RegFile|R~775_regout\))))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~1386_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~903_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~775_regout\,
	datad => \aProcessor|RegFile|R~1386_combout\,
	combout => \aProcessor|RegFile|R~1387_combout\);

-- Location: LCCOMB_X27_Y16_N14
\aProcessor|RegFile|R~1389\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1389_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~871_regout\) # ((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & (((\aProcessor|RegFile|R~615_regout\ & !\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~871_regout\,
	datac => \aProcessor|RegFile|R~615_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1389_combout\);

-- Location: LCFF_X35_Y20_N7
\aProcessor|RegFile|R~999\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~999_regout\);

-- Location: LCCOMB_X27_Y20_N28
\aProcessor|RegFile|R~1390\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1390_combout\ = (\aProcessor|RegFile|R~1389_combout\ & (((\aProcessor|RegFile|R~999_regout\) # (!\aProcessor|IR|Q\(24))))) # (!\aProcessor|RegFile|R~1389_combout\ & (\aProcessor|RegFile|R~743_regout\ & (\aProcessor|IR|Q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~743_regout\,
	datab => \aProcessor|RegFile|R~1389_combout\,
	datac => \aProcessor|IR|Q\(24),
	datad => \aProcessor|RegFile|R~999_regout\,
	combout => \aProcessor|RegFile|R~1390_combout\);

-- Location: LCFF_X34_Y18_N9
\aProcessor|RegFile|R~39\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~39_regout\);

-- Location: LCCOMB_X34_Y18_N26
\aProcessor|RegFile|R~1396\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1396_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~71_regout\) # ((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~7_regout\ & !\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~71_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~7_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1396_combout\);

-- Location: LCCOMB_X34_Y18_N8
\aProcessor|RegFile|R~1397\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1397_combout\ = (\aProcessor|RegFile|R~1396_combout\ & ((\aProcessor|RegFile|R~103_regout\) # ((!\aProcessor|IR|Q\(22))))) # (!\aProcessor|RegFile|R~1396_combout\ & (((\aProcessor|RegFile|R~39_regout\ & \aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~103_regout\,
	datab => \aProcessor|RegFile|R~1396_combout\,
	datac => \aProcessor|RegFile|R~39_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1397_combout\);

-- Location: LCFF_X36_Y13_N17
\aProcessor|RegFile|R~455\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~455_regout\);

-- Location: LCFF_X35_Y13_N7
\aProcessor|RegFile|R~423\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~423_regout\);

-- Location: LCFF_X35_Y14_N5
\aProcessor|RegFile|R~391\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~391_regout\);

-- Location: LCCOMB_X35_Y13_N6
\aProcessor|RegFile|R~1399\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1399_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23)) # ((\aProcessor|RegFile|R~423_regout\)))) # (!\aProcessor|IR|Q\(22) & (!\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~391_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~423_regout\,
	datad => \aProcessor|RegFile|R~391_regout\,
	combout => \aProcessor|RegFile|R~1399_combout\);

-- Location: LCFF_X36_Y13_N3
\aProcessor|RegFile|R~487\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~487_regout\);

-- Location: LCCOMB_X36_Y13_N16
\aProcessor|RegFile|R~1400\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1400_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1399_combout\ & ((\aProcessor|RegFile|R~487_regout\))) # (!\aProcessor|RegFile|R~1399_combout\ & (\aProcessor|RegFile|R~455_regout\)))) # (!\aProcessor|IR|Q\(23) & 
-- (\aProcessor|RegFile|R~1399_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~1399_combout\,
	datac => \aProcessor|RegFile|R~455_regout\,
	datad => \aProcessor|RegFile|R~487_regout\,
	combout => \aProcessor|RegFile|R~1400_combout\);

-- Location: LCCOMB_X24_Y12_N12
\aProcessor|ALU|RZ~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~7_combout\ = (\aProcessor|RA|Q\(7) & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(13))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|IR|Q\(13),
	datac => \aProcessor|RB|Q\(7),
	datad => \aProcessor|RA|Q\(7),
	combout => \aProcessor|ALU|RZ~7_combout\);

-- Location: LCCOMB_X35_Y12_N4
\aProcessor|RegFile|R~1415\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1415_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~327_regout\))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~263_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~263_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~327_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1415_combout\);

-- Location: LCCOMB_X35_Y14_N4
\aProcessor|RegFile|R~1420\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1420_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~423_regout\)) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~391_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~423_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~391_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1420_combout\);

-- Location: LCCOMB_X36_Y13_N2
\aProcessor|RegFile|R~1421\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1421_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1420_combout\ & ((\aProcessor|RegFile|R~487_regout\))) # (!\aProcessor|RegFile|R~1420_combout\ & (\aProcessor|RegFile|R~455_regout\)))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~1420_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~455_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~487_regout\,
	datad => \aProcessor|RegFile|R~1420_combout\,
	combout => \aProcessor|RegFile|R~1421_combout\);

-- Location: LCFF_X33_Y19_N13
\aProcessor|RegFile|R~808\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~808_regout\);

-- Location: LCCOMB_X34_Y15_N30
\aProcessor|RegFile|R~1428\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1428_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24)) # ((\aProcessor|RegFile|R~776_regout\)))) # (!\aProcessor|IR|Q\(25) & (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~520_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~520_regout\,
	datad => \aProcessor|RegFile|R~776_regout\,
	combout => \aProcessor|RegFile|R~1428_combout\);

-- Location: LCFF_X36_Y10_N1
\aProcessor|RegFile|R~872\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~872feeder_combout\,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~872_regout\);

-- Location: LCFF_X34_Y12_N25
\aProcessor|RegFile|R~168\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~168_regout\);

-- Location: LCFF_X29_Y13_N25
\aProcessor|RegFile|R~200\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~200_regout\);

-- Location: LCCOMB_X29_Y13_N16
\aProcessor|RegFile|R~1436\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1436_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~200_regout\) # (\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~136_regout\ & ((!\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~136_regout\,
	datac => \aProcessor|RegFile|R~200_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1436_combout\);

-- Location: LCCOMB_X34_Y12_N24
\aProcessor|RegFile|R~1437\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1437_combout\ = (\aProcessor|RegFile|R~1436_combout\ & ((\aProcessor|RegFile|R~232_regout\) # ((!\aProcessor|IR|Q\(22))))) # (!\aProcessor|RegFile|R~1436_combout\ & (((\aProcessor|RegFile|R~168_regout\ & \aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1436_combout\,
	datab => \aProcessor|RegFile|R~232_regout\,
	datac => \aProcessor|RegFile|R~168_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1437_combout\);

-- Location: LCFF_X32_Y17_N25
\aProcessor|RegFile|R~72\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~72_regout\);

-- Location: LCCOMB_X33_Y17_N28
\aProcessor|RegFile|R~1438\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1438_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~40_regout\) # ((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & (((\aProcessor|RegFile|R~8_regout\ & !\aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~40_regout\,
	datac => \aProcessor|RegFile|R~8_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1438_combout\);

-- Location: LCCOMB_X32_Y17_N24
\aProcessor|RegFile|R~1439\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1439_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1438_combout\ & (\aProcessor|RegFile|R~104_regout\)) # (!\aProcessor|RegFile|R~1438_combout\ & ((\aProcessor|RegFile|R~72_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1438_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~104_regout\,
	datac => \aProcessor|RegFile|R~72_regout\,
	datad => \aProcessor|RegFile|R~1438_combout\,
	combout => \aProcessor|RegFile|R~1439_combout\);

-- Location: LCCOMB_X38_Y19_N24
\aProcessor|RegFile|R~1440\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1440_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25)) # ((\aProcessor|RegFile|R~1437_combout\)))) # (!\aProcessor|IR|Q\(24) & (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1439_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~1437_combout\,
	datad => \aProcessor|RegFile|R~1439_combout\,
	combout => \aProcessor|RegFile|R~1440_combout\);

-- Location: LCFF_X35_Y14_N21
\aProcessor|RegFile|R~392\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~392_regout\);

-- Location: LCCOMB_X24_Y14_N10
\aProcessor|ALU|Selector27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector27~4_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(1) & (\aProcessor|RA|Q\(8) $ (((\aProcessor|CSG|SelectSignals|ALU_Op\(0)) # (\aProcessor|MuxB|ShiftRight0~26_combout\))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & 
-- (\aProcessor|RA|Q\(8) & (!\aProcessor|CSG|SelectSignals|ALU_Op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(8),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|MuxB|ShiftRight0~26_combout\,
	combout => \aProcessor|ALU|Selector27~4_combout\);

-- Location: LCCOMB_X24_Y14_N24
\aProcessor|ALU|Selector27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector27~5_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(14)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(8),
	datab => \aProcessor|IR|Q\(14),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|Selector27~5_combout\);

-- Location: LCCOMB_X24_Y14_N6
\aProcessor|ALU|RZ~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~8_combout\ = (\aProcessor|RA|Q\(8) & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(14)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(8),
	datab => \aProcessor|IR|Q\(14),
	datac => \aProcessor|RA|Q\(8),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|RZ~8_combout\);

-- Location: LCCOMB_X35_Y14_N20
\aProcessor|RegFile|R~1462\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1462_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~456_regout\)) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~392_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~456_regout\,
	datac => \aProcessor|RegFile|R~392_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1462_combout\);

-- Location: LCCOMB_X38_Y14_N10
\aProcessor|RegFile|R~1463\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1463_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1462_combout\ & (\aProcessor|RegFile|R~488_regout\)) # (!\aProcessor|RegFile|R~1462_combout\ & ((\aProcessor|RegFile|R~424_regout\))))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1462_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~488_regout\,
	datac => \aProcessor|RegFile|R~1462_combout\,
	datad => \aProcessor|RegFile|R~424_regout\,
	combout => \aProcessor|RegFile|R~1463_combout\);

-- Location: LCCOMB_X32_Y18_N0
\aProcessor|RegFile|R~1466\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1466_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~809_regout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~553_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~809_regout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~553_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1466_combout\);

-- Location: LCFF_X36_Y18_N17
\aProcessor|RegFile|R~713\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~713_regout\);

-- Location: LCCOMB_X36_Y18_N16
\aProcessor|RegFile|R~1468\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1468_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~713_regout\))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~585_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~585_regout\,
	datac => \aProcessor|RegFile|R~713_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1468_combout\);

-- Location: LCCOMB_X36_Y20_N28
\aProcessor|RegFile|R~1469\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1469_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1468_combout\ & ((\aProcessor|RegFile|R~969_regout\))) # (!\aProcessor|RegFile|R~1468_combout\ & (\aProcessor|RegFile|R~841_regout\)))) # (!\aProcessor|IR|Q\(25) & 
-- (\aProcessor|RegFile|R~1468_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~1468_combout\,
	datac => \aProcessor|RegFile|R~841_regout\,
	datad => \aProcessor|RegFile|R~969_regout\,
	combout => \aProcessor|RegFile|R~1469_combout\);

-- Location: LCFF_X33_Y12_N21
\aProcessor|RegFile|R~777\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~777_regout\);

-- Location: LCCOMB_X30_Y13_N12
\aProcessor|RegFile|R~1470\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1470_combout\ = (\aProcessor|IR|Q\(25) & (\aProcessor|IR|Q\(24))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~649_regout\)) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~521_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~649_regout\,
	datad => \aProcessor|RegFile|R~521_regout\,
	combout => \aProcessor|RegFile|R~1470_combout\);

-- Location: LCCOMB_X30_Y13_N10
\aProcessor|RegFile|R~1471\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1471_combout\ = (\aProcessor|RegFile|R~1470_combout\ & (((\aProcessor|RegFile|R~905_regout\)) # (!\aProcessor|IR|Q\(25)))) # (!\aProcessor|RegFile|R~1470_combout\ & (\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~777_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1470_combout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~777_regout\,
	datad => \aProcessor|RegFile|R~905_regout\,
	combout => \aProcessor|RegFile|R~1471_combout\);

-- Location: LCCOMB_X29_Y17_N6
\aProcessor|RegFile|R~1472\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1472_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~1469_combout\)) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1471_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1469_combout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~1471_combout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1472_combout\);

-- Location: LCFF_X35_Y20_N1
\aProcessor|RegFile|R~745\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~745feeder_combout\,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~745_regout\);

-- Location: LCFF_X31_Y15_N25
\aProcessor|RegFile|R~265\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~265feeder_combout\,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~265_regout\);

-- Location: LCFF_X32_Y16_N7
\aProcessor|RegFile|R~41\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~41_regout\);

-- Location: LCFF_X35_Y19_N9
\aProcessor|RegFile|R~73\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~73_regout\);

-- Location: LCFF_X35_Y19_N7
\aProcessor|RegFile|R~9\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~9_regout\);

-- Location: LCCOMB_X35_Y19_N6
\aProcessor|RegFile|R~1480\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1480_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~73_regout\)) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~9_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~73_regout\,
	datac => \aProcessor|RegFile|R~9_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1480_combout\);

-- Location: LCFF_X32_Y16_N9
\aProcessor|RegFile|R~105\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~105_regout\);

-- Location: LCCOMB_X32_Y16_N6
\aProcessor|RegFile|R~1481\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1481_combout\ = (\aProcessor|RegFile|R~1480_combout\ & ((\aProcessor|RegFile|R~105_regout\) # ((!\aProcessor|IR|Q\(22))))) # (!\aProcessor|RegFile|R~1480_combout\ & (((\aProcessor|RegFile|R~41_regout\ & \aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1480_combout\,
	datab => \aProcessor|RegFile|R~105_regout\,
	datac => \aProcessor|RegFile|R~41_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1481_combout\);

-- Location: LCFF_X36_Y14_N17
\aProcessor|RegFile|R~393\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~393_regout\);

-- Location: LCCOMB_X19_Y16_N14
\aProcessor|ALU|RZ~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~9_combout\ = (\aProcessor|RA|Q\(9) & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(15)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(9),
	datab => \aProcessor|IR|Q\(15),
	datac => \aProcessor|RA|Q\(9),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|RZ~9_combout\);

-- Location: LCCOMB_X37_Y15_N20
\aProcessor|RegFile|R~1499\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1499_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|RegFile|R~329_regout\) # (\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~265_regout\ & ((!\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~265_regout\,
	datac => \aProcessor|RegFile|R~329_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1499_combout\);

-- Location: LCCOMB_X30_Y17_N16
\aProcessor|RegFile|R~1500\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1500_combout\ = (\aProcessor|RegFile|R~1499_combout\ & (((\aProcessor|RegFile|R~361_regout\) # (!\aProcessor|IR|Q\(27))))) # (!\aProcessor|RegFile|R~1499_combout\ & (\aProcessor|RegFile|R~297_regout\ & (\aProcessor|IR|Q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1499_combout\,
	datab => \aProcessor|RegFile|R~297_regout\,
	datac => \aProcessor|IR|Q\(27),
	datad => \aProcessor|RegFile|R~361_regout\,
	combout => \aProcessor|RegFile|R~1500_combout\);

-- Location: LCCOMB_X35_Y19_N8
\aProcessor|RegFile|R~1501\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1501_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~73_regout\))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~9_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~9_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~73_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1501_combout\);

-- Location: LCCOMB_X32_Y16_N8
\aProcessor|RegFile|R~1502\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1502_combout\ = (\aProcessor|RegFile|R~1501_combout\ & (((\aProcessor|RegFile|R~105_regout\) # (!\aProcessor|IR|Q\(27))))) # (!\aProcessor|RegFile|R~1501_combout\ & (\aProcessor|RegFile|R~41_regout\ & ((\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~41_regout\,
	datab => \aProcessor|RegFile|R~1501_combout\,
	datac => \aProcessor|RegFile|R~105_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1502_combout\);

-- Location: LCCOMB_X31_Y18_N24
\aProcessor|RegFile|R~1503\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1503_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1500_combout\) # ((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & (((!\aProcessor|IR|Q\(29) & \aProcessor|RegFile|R~1502_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1500_combout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|IR|Q\(29),
	datad => \aProcessor|RegFile|R~1502_combout\,
	combout => \aProcessor|RegFile|R~1503_combout\);

-- Location: LCCOMB_X36_Y14_N16
\aProcessor|RegFile|R~1504\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1504_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~425_regout\) # ((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & (((\aProcessor|RegFile|R~393_regout\ & !\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~425_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~393_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1504_combout\);

-- Location: LCFF_X36_Y19_N13
\aProcessor|RegFile|R~714\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~714feeder_combout\,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~714_regout\);

-- Location: LCFF_X33_Y11_N25
\aProcessor|RegFile|R~778\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~778_regout\);

-- Location: LCFF_X41_Y16_N5
\aProcessor|RegFile|R~1002\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1002feeder_combout\,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~1002_regout\);

-- Location: LCCOMB_X32_Y14_N20
\aProcessor|RegFile|R~1518\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1518_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~298_regout\))) # (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~266_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~266_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~298_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1518_combout\);

-- Location: LCFF_X33_Y13_N31
\aProcessor|RegFile|R~170\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~170_regout\);

-- Location: LCCOMB_X19_Y13_N30
\aProcessor|ALU|Selector25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector25~5_combout\ = (\aProcessor|RA|Q\(9) & (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & \aProcessor|ALU|Selector26~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(9),
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|ALU|Selector26~4_combout\,
	combout => \aProcessor|ALU|Selector25~5_combout\);

-- Location: LCCOMB_X32_Y18_N14
\aProcessor|RegFile|R~1531\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1531_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30)) # ((\aProcessor|RegFile|R~682_regout\)))) # (!\aProcessor|IR|Q\(29) & (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~554_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~554_regout\,
	datad => \aProcessor|RegFile|R~682_regout\,
	combout => \aProcessor|RegFile|R~1531_combout\);

-- Location: LCCOMB_X33_Y18_N30
\aProcessor|RegFile|R~1532\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1532_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1531_combout\ & ((\aProcessor|RegFile|R~938_regout\))) # (!\aProcessor|RegFile|R~1531_combout\ & (\aProcessor|RegFile|R~810_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1531_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~810_regout\,
	datac => \aProcessor|RegFile|R~938_regout\,
	datad => \aProcessor|RegFile|R~1531_combout\,
	combout => \aProcessor|RegFile|R~1532_combout\);

-- Location: LCCOMB_X33_Y11_N24
\aProcessor|RegFile|R~1533\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1533_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|RegFile|R~778_regout\) # (\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~522_regout\ & ((!\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~522_regout\,
	datac => \aProcessor|RegFile|R~778_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1533_combout\);

-- Location: LCCOMB_X34_Y11_N10
\aProcessor|RegFile|R~1534\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1534_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1533_combout\ & ((\aProcessor|RegFile|R~906_regout\))) # (!\aProcessor|RegFile|R~1533_combout\ & (\aProcessor|RegFile|R~650_regout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1533_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~650_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~906_regout\,
	datad => \aProcessor|RegFile|R~1533_combout\,
	combout => \aProcessor|RegFile|R~1534_combout\);

-- Location: LCCOMB_X30_Y19_N20
\aProcessor|RegFile|R~1535\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1535_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28)) # ((\aProcessor|RegFile|R~1532_combout\)))) # (!\aProcessor|IR|Q\(27) & (!\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1534_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~1532_combout\,
	datad => \aProcessor|RegFile|R~1534_combout\,
	combout => \aProcessor|RegFile|R~1535_combout\);

-- Location: LCCOMB_X31_Y13_N20
\aProcessor|RegFile|R~1541\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1541_combout\ = (\aProcessor|IR|Q\(27) & (\aProcessor|IR|Q\(28))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~202_regout\)) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~138_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~202_regout\,
	datad => \aProcessor|RegFile|R~138_regout\,
	combout => \aProcessor|RegFile|R~1541_combout\);

-- Location: LCCOMB_X31_Y13_N4
\aProcessor|RegFile|R~1542\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1542_combout\ = (\aProcessor|RegFile|R~1541_combout\ & ((\aProcessor|RegFile|R~234_regout\) # ((!\aProcessor|IR|Q\(27))))) # (!\aProcessor|RegFile|R~1541_combout\ & (((\aProcessor|IR|Q\(27) & \aProcessor|RegFile|R~170_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1541_combout\,
	datab => \aProcessor|RegFile|R~234_regout\,
	datac => \aProcessor|IR|Q\(27),
	datad => \aProcessor|RegFile|R~170_regout\,
	combout => \aProcessor|RegFile|R~1542_combout\);

-- Location: LCCOMB_X34_Y18_N28
\aProcessor|RegFile|R~1543\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1543_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~42_regout\))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~10_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~10_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~42_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1543_combout\);

-- Location: LCCOMB_X35_Y18_N18
\aProcessor|RegFile|R~1544\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1544_combout\ = (\aProcessor|RegFile|R~1543_combout\ & ((\aProcessor|RegFile|R~106_regout\) # ((!\aProcessor|IR|Q\(28))))) # (!\aProcessor|RegFile|R~1543_combout\ & (((\aProcessor|RegFile|R~74_regout\ & \aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~106_regout\,
	datab => \aProcessor|RegFile|R~1543_combout\,
	datac => \aProcessor|RegFile|R~74_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1544_combout\);

-- Location: LCCOMB_X28_Y14_N24
\aProcessor|RegFile|R~1545\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1545_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1542_combout\) # ((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & (((!\aProcessor|IR|Q\(30) & \aProcessor|RegFile|R~1544_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1542_combout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|IR|Q\(30),
	datad => \aProcessor|RegFile|R~1544_combout\,
	combout => \aProcessor|RegFile|R~1545_combout\);

-- Location: LCCOMB_X32_Y18_N30
\aProcessor|RegFile|R~1550\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1550_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~811_regout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~555_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~811_regout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~555_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1550_combout\);

-- Location: LCFF_X33_Y18_N11
\aProcessor|RegFile|R~939\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~939feeder_combout\,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~939_regout\);

-- Location: LCCOMB_X33_Y20_N4
\aProcessor|RegFile|R~1551\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1551_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1550_combout\ & (\aProcessor|RegFile|R~939_regout\)) # (!\aProcessor|RegFile|R~1550_combout\ & ((\aProcessor|RegFile|R~683_regout\))))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~1550_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~939_regout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~683_regout\,
	datad => \aProcessor|RegFile|R~1550_combout\,
	combout => \aProcessor|RegFile|R~1551_combout\);

-- Location: LCFF_X37_Y19_N3
\aProcessor|RegFile|R~587\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~587_regout\);

-- Location: LCFF_X38_Y16_N11
\aProcessor|RegFile|R~747\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~747feeder_combout\,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~747_regout\);

-- Location: LCCOMB_X32_Y13_N26
\aProcessor|RegFile|R~1560\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1560_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23)) # ((\aProcessor|RegFile|R~171_regout\)))) # (!\aProcessor|IR|Q\(22) & (!\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~139_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~171_regout\,
	datad => \aProcessor|RegFile|R~139_regout\,
	combout => \aProcessor|RegFile|R~1560_combout\);

-- Location: LCFF_X32_Y14_N7
\aProcessor|RegFile|R~299\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~299_regout\);

-- Location: LCCOMB_X35_Y12_N28
\aProcessor|RegFile|R~1562\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1562_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~331_regout\) # ((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~267_regout\ & !\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~331_regout\,
	datac => \aProcessor|RegFile|R~267_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1562_combout\);

-- Location: LCCOMB_X31_Y12_N4
\aProcessor|RegFile|R~1563\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1563_combout\ = (\aProcessor|RegFile|R~1562_combout\ & ((\aProcessor|RegFile|R~363_regout\) # ((!\aProcessor|IR|Q\(22))))) # (!\aProcessor|RegFile|R~1562_combout\ & (((\aProcessor|RegFile|R~299_regout\ & \aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~363_regout\,
	datab => \aProcessor|RegFile|R~299_regout\,
	datac => \aProcessor|RegFile|R~1562_combout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1563_combout\);

-- Location: LCFF_X35_Y15_N15
\aProcessor|RegFile|R~75\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~75_regout\);

-- Location: LCFF_X35_Y15_N13
\aProcessor|RegFile|R~11\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~11_regout\);

-- Location: LCCOMB_X35_Y15_N12
\aProcessor|RegFile|R~1564\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1564_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~75_regout\) # ((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~11_regout\ & !\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~75_regout\,
	datac => \aProcessor|RegFile|R~11_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1564_combout\);

-- Location: LCCOMB_X32_Y16_N30
\aProcessor|RegFile|R~1565\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1565_combout\ = (\aProcessor|RegFile|R~1564_combout\ & ((\aProcessor|RegFile|R~107_regout\) # ((!\aProcessor|IR|Q\(22))))) # (!\aProcessor|RegFile|R~1564_combout\ & (((\aProcessor|RegFile|R~43_regout\ & \aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~107_regout\,
	datab => \aProcessor|RegFile|R~1564_combout\,
	datac => \aProcessor|RegFile|R~43_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1565_combout\);

-- Location: LCCOMB_X31_Y12_N6
\aProcessor|RegFile|R~1566\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1566_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24)) # ((\aProcessor|RegFile|R~1563_combout\)))) # (!\aProcessor|IR|Q\(25) & (!\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1565_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~1563_combout\,
	datad => \aProcessor|RegFile|R~1565_combout\,
	combout => \aProcessor|RegFile|R~1566_combout\);

-- Location: LCCOMB_X22_Y13_N20
\aProcessor|ALU|RZ~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~11_combout\ = (\aProcessor|RA|Q\(11) & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(17))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|IR|Q\(17),
	datac => \aProcessor|RB|Q\(11),
	datad => \aProcessor|RA|Q\(11),
	combout => \aProcessor|ALU|RZ~11_combout\);

-- Location: LCCOMB_X37_Y19_N2
\aProcessor|RegFile|R~1573\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1573_combout\ = (\aProcessor|IR|Q\(30) & (\aProcessor|IR|Q\(29))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~715_regout\))) # (!\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~587_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~587_regout\,
	datad => \aProcessor|RegFile|R~715_regout\,
	combout => \aProcessor|RegFile|R~1573_combout\);

-- Location: LCCOMB_X35_Y15_N14
\aProcessor|RegFile|R~1585\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1585_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27)) # ((\aProcessor|RegFile|R~75_regout\)))) # (!\aProcessor|IR|Q\(28) & (!\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~11_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~75_regout\,
	datad => \aProcessor|RegFile|R~11_regout\,
	combout => \aProcessor|RegFile|R~1585_combout\);

-- Location: LCCOMB_X35_Y14_N2
\aProcessor|RegFile|R~1588\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1588_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~427_regout\) # ((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & (((\aProcessor|RegFile|R~395_regout\ & !\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~427_regout\,
	datac => \aProcessor|RegFile|R~395_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1588_combout\);

-- Location: LCCOMB_X36_Y17_N2
\aProcessor|RegFile|R~1589\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1589_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1588_combout\ & ((\aProcessor|RegFile|R~491_regout\))) # (!\aProcessor|RegFile|R~1588_combout\ & (\aProcessor|RegFile|R~459_regout\)))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~1588_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~459_regout\,
	datac => \aProcessor|RegFile|R~491_regout\,
	datad => \aProcessor|RegFile|R~1588_combout\,
	combout => \aProcessor|RegFile|R~1589_combout\);

-- Location: LCFF_X29_Y16_N15
\aProcessor|RegFile|R~684\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~684_regout\);

-- Location: LCFF_X29_Y16_N13
\aProcessor|RegFile|R~556\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~556_regout\);

-- Location: LCCOMB_X29_Y16_N12
\aProcessor|RegFile|R~1594\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1594_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~684_regout\)) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~556_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~684_regout\,
	datac => \aProcessor|RegFile|R~556_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1594_combout\);

-- Location: LCFF_X37_Y13_N11
\aProcessor|RegFile|R~332\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~332_regout\);

-- Location: LCFF_X29_Y17_N21
\aProcessor|RegFile|R~268\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~268_regout\);

-- Location: LCCOMB_X29_Y17_N26
\aProcessor|RegFile|R~1602\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1602_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|RegFile|R~300_regout\) # (\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~268_regout\ & ((!\aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~268_regout\,
	datab => \aProcessor|RegFile|R~300_regout\,
	datac => \aProcessor|IR|Q\(22),
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1602_combout\);

-- Location: LCCOMB_X37_Y13_N10
\aProcessor|RegFile|R~1603\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1603_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1602_combout\ & (\aProcessor|RegFile|R~364_regout\)) # (!\aProcessor|RegFile|R~1602_combout\ & ((\aProcessor|RegFile|R~332_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1602_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~364_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~332_regout\,
	datad => \aProcessor|RegFile|R~1602_combout\,
	combout => \aProcessor|RegFile|R~1603_combout\);

-- Location: LCFF_X32_Y11_N21
\aProcessor|RegFile|R~172\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~172feeder_combout\,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~172_regout\);

-- Location: LCFF_X29_Y13_N1
\aProcessor|RegFile|R~204\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~204_regout\);

-- Location: LCFF_X29_Y13_N7
\aProcessor|RegFile|R~140\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~140_regout\);

-- Location: LCCOMB_X29_Y13_N20
\aProcessor|RegFile|R~1604\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1604_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~204_regout\) # (\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~140_regout\ & ((!\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~140_regout\,
	datab => \aProcessor|RegFile|R~204_regout\,
	datac => \aProcessor|IR|Q\(23),
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1604_combout\);

-- Location: LCFF_X32_Y11_N23
\aProcessor|RegFile|R~236\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~236feeder_combout\,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~236_regout\);

-- Location: LCCOMB_X32_Y11_N16
\aProcessor|RegFile|R~1605\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1605_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1604_combout\ & (\aProcessor|RegFile|R~236_regout\)) # (!\aProcessor|RegFile|R~1604_combout\ & ((\aProcessor|RegFile|R~172_regout\))))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1604_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~236_regout\,
	datac => \aProcessor|RegFile|R~172_regout\,
	datad => \aProcessor|RegFile|R~1604_combout\,
	combout => \aProcessor|RegFile|R~1605_combout\);

-- Location: LCFF_X33_Y17_N3
\aProcessor|RegFile|R~44\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~44_regout\);

-- Location: LCFF_X33_Y17_N1
\aProcessor|RegFile|R~12\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~12_regout\);

-- Location: LCCOMB_X33_Y17_N0
\aProcessor|RegFile|R~1606\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1606_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~44_regout\) # ((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & (((\aProcessor|RegFile|R~12_regout\ & !\aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~44_regout\,
	datac => \aProcessor|RegFile|R~12_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1606_combout\);

-- Location: LCCOMB_X32_Y17_N30
\aProcessor|RegFile|R~1607\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1607_combout\ = (\aProcessor|RegFile|R~1606_combout\ & (((\aProcessor|RegFile|R~108_regout\) # (!\aProcessor|IR|Q\(23))))) # (!\aProcessor|RegFile|R~1606_combout\ & (\aProcessor|RegFile|R~76_regout\ & ((\aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~76_regout\,
	datab => \aProcessor|RegFile|R~108_regout\,
	datac => \aProcessor|RegFile|R~1606_combout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1607_combout\);

-- Location: LCCOMB_X33_Y17_N22
\aProcessor|RegFile|R~1608\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1608_combout\ = (\aProcessor|IR|Q\(25) & (\aProcessor|IR|Q\(24))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1605_combout\))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~1607_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~1607_combout\,
	datad => \aProcessor|RegFile|R~1605_combout\,
	combout => \aProcessor|RegFile|R~1608_combout\);

-- Location: LCCOMB_X34_Y17_N22
\aProcessor|RegFile|R~1609\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1609_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~460_regout\))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~396_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~396_regout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~460_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1609_combout\);

-- Location: LCCOMB_X30_Y20_N22
\aProcessor|RegFile|R~1610\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1610_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1609_combout\ & (\aProcessor|RegFile|R~492_regout\)) # (!\aProcessor|RegFile|R~1609_combout\ & ((\aProcessor|RegFile|R~428_regout\))))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1609_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~492_regout\,
	datab => \aProcessor|RegFile|R~428_regout\,
	datac => \aProcessor|IR|Q\(22),
	datad => \aProcessor|RegFile|R~1609_combout\,
	combout => \aProcessor|RegFile|R~1610_combout\);

-- Location: LCCOMB_X33_Y17_N20
\aProcessor|RegFile|R~1611\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1611_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1608_combout\ & ((\aProcessor|RegFile|R~1610_combout\))) # (!\aProcessor|RegFile|R~1608_combout\ & (\aProcessor|RegFile|R~1603_combout\)))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~1608_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~1603_combout\,
	datac => \aProcessor|RegFile|R~1610_combout\,
	datad => \aProcessor|RegFile|R~1608_combout\,
	combout => \aProcessor|RegFile|R~1611_combout\);

-- Location: LCCOMB_X20_Y13_N10
\aProcessor|ALU|RZ~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~12_combout\ = (\aProcessor|RA|Q\(12) & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(18))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(12),
	datab => \aProcessor|IR|Q\(18),
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|RB|Q\(12),
	combout => \aProcessor|ALU|RZ~12_combout\);

-- Location: LCCOMB_X29_Y16_N14
\aProcessor|RegFile|R~1615\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1615_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~684_regout\))) # (!\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~556_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~556_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~684_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1615_combout\);

-- Location: LCCOMB_X31_Y18_N2
\aProcessor|RegFile|R~1620\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1620_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~748_regout\) # ((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & (((\aProcessor|RegFile|R~620_regout\ & !\aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~748_regout\,
	datab => \aProcessor|RegFile|R~620_regout\,
	datac => \aProcessor|IR|Q\(29),
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1620_combout\);

-- Location: LCCOMB_X30_Y19_N12
\aProcessor|RegFile|R~1621\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1621_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1620_combout\ & (\aProcessor|RegFile|R~1004_regout\)) # (!\aProcessor|RegFile|R~1620_combout\ & ((\aProcessor|RegFile|R~876_regout\))))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1620_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1004_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~876_regout\,
	datad => \aProcessor|RegFile|R~1620_combout\,
	combout => \aProcessor|RegFile|R~1621_combout\);

-- Location: LCCOMB_X29_Y13_N18
\aProcessor|RegFile|R~1625\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1625_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|RegFile|R~204_regout\) # (\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~140_regout\ & ((!\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~140_regout\,
	datab => \aProcessor|RegFile|R~204_regout\,
	datac => \aProcessor|IR|Q\(28),
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1625_combout\);

-- Location: LCCOMB_X30_Y11_N20
\aProcessor|RegFile|R~1626\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1626_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1625_combout\ & (\aProcessor|RegFile|R~236_regout\)) # (!\aProcessor|RegFile|R~1625_combout\ & ((\aProcessor|RegFile|R~172_regout\))))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1625_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~236_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~1625_combout\,
	datad => \aProcessor|RegFile|R~172_regout\,
	combout => \aProcessor|RegFile|R~1626_combout\);

-- Location: LCCOMB_X33_Y17_N2
\aProcessor|RegFile|R~1627\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1627_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|RegFile|R~44_regout\) # (\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~12_regout\ & ((!\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~12_regout\,
	datac => \aProcessor|RegFile|R~44_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1627_combout\);

-- Location: LCCOMB_X36_Y18_N4
\aProcessor|RegFile|R~1636\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1636_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~717_regout\))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~589_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~589_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~717_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1636_combout\);

-- Location: LCCOMB_X36_Y20_N0
\aProcessor|RegFile|R~1637\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1637_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1636_combout\ & (\aProcessor|RegFile|R~973_regout\)) # (!\aProcessor|RegFile|R~1636_combout\ & ((\aProcessor|RegFile|R~845_regout\))))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~1636_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~973_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~845_regout\,
	datad => \aProcessor|RegFile|R~1636_combout\,
	combout => \aProcessor|RegFile|R~1637_combout\);

-- Location: LCCOMB_X30_Y13_N28
\aProcessor|RegFile|R~1638\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1638_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~653_regout\)) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~525_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~653_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~525_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1638_combout\);

-- Location: LCCOMB_X33_Y12_N22
\aProcessor|RegFile|R~1639\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1639_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1638_combout\ & ((\aProcessor|RegFile|R~909_regout\))) # (!\aProcessor|RegFile|R~1638_combout\ & (\aProcessor|RegFile|R~781_regout\)))) # (!\aProcessor|IR|Q\(25) & 
-- (\aProcessor|RegFile|R~1638_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~1638_combout\,
	datac => \aProcessor|RegFile|R~781_regout\,
	datad => \aProcessor|RegFile|R~909_regout\,
	combout => \aProcessor|RegFile|R~1639_combout\);

-- Location: LCCOMB_X33_Y17_N6
\aProcessor|RegFile|R~1640\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1640_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22)) # (\aProcessor|RegFile|R~1637_combout\)))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~1639_combout\ & (!\aProcessor|IR|Q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~1639_combout\,
	datac => \aProcessor|IR|Q\(22),
	datad => \aProcessor|RegFile|R~1637_combout\,
	combout => \aProcessor|RegFile|R~1640_combout\);

-- Location: LCCOMB_X27_Y16_N18
\aProcessor|RegFile|R~1641\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1641_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~877_regout\) # ((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & (((\aProcessor|RegFile|R~621_regout\ & !\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~877_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~621_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1641_combout\);

-- Location: LCFF_X31_Y12_N3
\aProcessor|RegFile|R~205\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~205_regout\);

-- Location: LCFF_X32_Y13_N21
\aProcessor|RegFile|R~173\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~173_regout\);

-- Location: LCCOMB_X32_Y13_N20
\aProcessor|RegFile|R~1644\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1644_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23)) # ((\aProcessor|RegFile|R~173_regout\)))) # (!\aProcessor|IR|Q\(22) & (!\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~141_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~173_regout\,
	datad => \aProcessor|RegFile|R~141_regout\,
	combout => \aProcessor|RegFile|R~1644_combout\);

-- Location: LCCOMB_X31_Y12_N30
\aProcessor|RegFile|R~1645\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1645_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1644_combout\ & ((\aProcessor|RegFile|R~237_regout\))) # (!\aProcessor|RegFile|R~1644_combout\ & (\aProcessor|RegFile|R~205_regout\)))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1644_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~205_regout\,
	datac => \aProcessor|RegFile|R~237_regout\,
	datad => \aProcessor|RegFile|R~1644_combout\,
	combout => \aProcessor|RegFile|R~1645_combout\);

-- Location: LCFF_X38_Y19_N21
\aProcessor|RegFile|R~77\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~77feeder_combout\,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~77_regout\);

-- Location: LCFF_X31_Y14_N15
\aProcessor|RegFile|R~429\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~429_regout\);

-- Location: LCFF_X31_Y14_N17
\aProcessor|RegFile|R~397\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~397_regout\);

-- Location: LCCOMB_X31_Y14_N14
\aProcessor|RegFile|R~1651\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1651_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~429_regout\))) # (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~397_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~397_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~429_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1651_combout\);

-- Location: LCCOMB_X24_Y17_N22
\aProcessor|ALU|RZ~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~13_combout\ = (\aProcessor|RA|Q\(13) & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(19)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|RA|Q\(13),
	datac => \aProcessor|RB|Q\(13),
	datad => \aProcessor|IR|Q\(19),
	combout => \aProcessor|ALU|RZ~13_combout\);

-- Location: LCCOMB_X31_Y14_N16
\aProcessor|RegFile|R~1672\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1672_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28)) # ((\aProcessor|RegFile|R~429_regout\)))) # (!\aProcessor|IR|Q\(27) & (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~397_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~397_regout\,
	datad => \aProcessor|RegFile|R~429_regout\,
	combout => \aProcessor|RegFile|R~1672_combout\);

-- Location: LCCOMB_X36_Y13_N6
\aProcessor|RegFile|R~1673\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1673_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1672_combout\ & ((\aProcessor|RegFile|R~493_regout\))) # (!\aProcessor|RegFile|R~1672_combout\ & (\aProcessor|RegFile|R~461_regout\)))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~1672_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~461_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~493_regout\,
	datad => \aProcessor|RegFile|R~1672_combout\,
	combout => \aProcessor|RegFile|R~1673_combout\);

-- Location: LCFF_X36_Y19_N11
\aProcessor|RegFile|R~718\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~718_regout\);

-- Location: LCCOMB_X37_Y19_N26
\aProcessor|RegFile|R~1676\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1676_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~846_regout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~590_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~846_regout\,
	datac => \aProcessor|RegFile|R~590_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1676_combout\);

-- Location: LCCOMB_X36_Y19_N22
\aProcessor|RegFile|R~1677\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1677_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1676_combout\ & (\aProcessor|RegFile|R~974_regout\)) # (!\aProcessor|RegFile|R~1676_combout\ & ((\aProcessor|RegFile|R~718_regout\))))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~1676_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~974_regout\,
	datac => \aProcessor|RegFile|R~1676_combout\,
	datad => \aProcessor|RegFile|R~718_regout\,
	combout => \aProcessor|RegFile|R~1677_combout\);

-- Location: LCCOMB_X32_Y14_N26
\aProcessor|RegFile|R~1686\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1686_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~302_regout\))) # (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~270_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~270_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~302_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1686_combout\);

-- Location: LCFF_X32_Y14_N25
\aProcessor|RegFile|R~366\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~366_regout\);

-- Location: LCCOMB_X32_Y12_N8
\aProcessor|RegFile|R~1687\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1687_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1686_combout\ & (\aProcessor|RegFile|R~366_regout\)) # (!\aProcessor|RegFile|R~1686_combout\ & ((\aProcessor|RegFile|R~334_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1686_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~366_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~1686_combout\,
	datad => \aProcessor|RegFile|R~334_regout\,
	combout => \aProcessor|RegFile|R~1687_combout\);

-- Location: LCFF_X28_Y16_N27
\aProcessor|RegFile|R~110\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~110_regout\);

-- Location: LCCOMB_X31_Y13_N10
\aProcessor|RegFile|R~1709\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1709_combout\ = (\aProcessor|IR|Q\(27) & (\aProcessor|IR|Q\(28))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~206_regout\)) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~142_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~206_regout\,
	datad => \aProcessor|RegFile|R~142_regout\,
	combout => \aProcessor|RegFile|R~1709_combout\);

-- Location: LCCOMB_X31_Y13_N12
\aProcessor|RegFile|R~1710\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1710_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1709_combout\ & ((\aProcessor|RegFile|R~238_regout\))) # (!\aProcessor|RegFile|R~1709_combout\ & (\aProcessor|RegFile|R~174_regout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1709_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~174_regout\,
	datac => \aProcessor|RegFile|R~238_regout\,
	datad => \aProcessor|RegFile|R~1709_combout\,
	combout => \aProcessor|RegFile|R~1710_combout\);

-- Location: LCCOMB_X28_Y16_N0
\aProcessor|RegFile|R~1711\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1711_combout\ = (\aProcessor|IR|Q\(28) & (\aProcessor|IR|Q\(27))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~46_regout\)) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~14_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~46_regout\,
	datad => \aProcessor|RegFile|R~14_regout\,
	combout => \aProcessor|RegFile|R~1711_combout\);

-- Location: LCCOMB_X28_Y16_N26
\aProcessor|RegFile|R~1712\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1712_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1711_combout\ & (\aProcessor|RegFile|R~110_regout\)) # (!\aProcessor|RegFile|R~1711_combout\ & ((\aProcessor|RegFile|R~78_regout\))))) # (!\aProcessor|IR|Q\(28) & 
-- (\aProcessor|RegFile|R~1711_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~1711_combout\,
	datac => \aProcessor|RegFile|R~110_regout\,
	datad => \aProcessor|RegFile|R~78_regout\,
	combout => \aProcessor|RegFile|R~1712_combout\);

-- Location: LCCOMB_X28_Y13_N20
\aProcessor|RegFile|R~1713\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1713_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30)) # ((\aProcessor|RegFile|R~1710_combout\)))) # (!\aProcessor|IR|Q\(29) & (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~1712_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~1712_combout\,
	datad => \aProcessor|RegFile|R~1710_combout\,
	combout => \aProcessor|RegFile|R~1713_combout\);

-- Location: LCFF_X30_Y18_N31
\aProcessor|RegFile|R~783\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~783feeder_combout\,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~783_regout\);

-- Location: LCCOMB_X30_Y13_N0
\aProcessor|RegFile|R~1722\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1722_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~655_regout\)) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~527_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~655_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~527_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1722_combout\);

-- Location: LCCOMB_X34_Y14_N30
\aProcessor|RegFile|R~1723\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1723_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1722_combout\ & ((\aProcessor|RegFile|R~911_regout\))) # (!\aProcessor|RegFile|R~1722_combout\ & (\aProcessor|RegFile|R~783_regout\)))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~1722_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~783_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~911_regout\,
	datad => \aProcessor|RegFile|R~1722_combout\,
	combout => \aProcessor|RegFile|R~1723_combout\);

-- Location: LCCOMB_X27_Y16_N30
\aProcessor|RegFile|R~1725\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1725_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~879_regout\) # ((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & (((\aProcessor|RegFile|R~623_regout\ & !\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~879_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~623_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1725_combout\);

-- Location: LCFF_X37_Y16_N11
\aProcessor|RegFile|R~303\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~303_regout\);

-- Location: LCCOMB_X35_Y12_N8
\aProcessor|RegFile|R~1730\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1730_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~335_regout\) # ((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~271_regout\ & !\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~335_regout\,
	datac => \aProcessor|RegFile|R~271_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1730_combout\);

-- Location: LCCOMB_X31_Y15_N2
\aProcessor|RegFile|R~1731\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1731_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1730_combout\ & ((\aProcessor|RegFile|R~367_regout\))) # (!\aProcessor|RegFile|R~1730_combout\ & (\aProcessor|RegFile|R~303_regout\)))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1730_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~303_regout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~1730_combout\,
	datad => \aProcessor|RegFile|R~367_regout\,
	combout => \aProcessor|RegFile|R~1731_combout\);

-- Location: LCFF_X28_Y16_N21
\aProcessor|RegFile|R~47\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~47_regout\);

-- Location: LCCOMB_X38_Y19_N16
\aProcessor|RegFile|R~1732\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1732_combout\ = (\aProcessor|IR|Q\(22) & (\aProcessor|IR|Q\(23))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~79_regout\)) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~15_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~79_regout\,
	datad => \aProcessor|RegFile|R~15_regout\,
	combout => \aProcessor|RegFile|R~1732_combout\);

-- Location: LCCOMB_X28_Y16_N28
\aProcessor|RegFile|R~1733\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1733_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1732_combout\ & ((\aProcessor|RegFile|R~111_regout\))) # (!\aProcessor|RegFile|R~1732_combout\ & (\aProcessor|RegFile|R~47_regout\)))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1732_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~47_regout\,
	datab => \aProcessor|RegFile|R~111_regout\,
	datac => \aProcessor|IR|Q\(22),
	datad => \aProcessor|RegFile|R~1732_combout\,
	combout => \aProcessor|RegFile|R~1733_combout\);

-- Location: LCCOMB_X28_Y16_N14
\aProcessor|RegFile|R~1734\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1734_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24)) # ((\aProcessor|RegFile|R~1731_combout\)))) # (!\aProcessor|IR|Q\(25) & (!\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1733_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~1731_combout\,
	datad => \aProcessor|RegFile|R~1733_combout\,
	combout => \aProcessor|RegFile|R~1734_combout\);

-- Location: LCCOMB_X19_Y18_N10
\aProcessor|ALU|RZ~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~15_combout\ = (\aProcessor|RA|Q\(15) & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(21)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(15),
	datab => \aProcessor|RB|Q\(15),
	datac => \aProcessor|IR|Q\(21),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|RZ~15_combout\);

-- Location: LCCOMB_X34_Y19_N10
\aProcessor|RegFile|R~1739\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1739_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29)) # ((\aProcessor|RegFile|R~815_regout\)))) # (!\aProcessor|IR|Q\(30) & (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~559_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~815_regout\,
	datad => \aProcessor|RegFile|R~559_regout\,
	combout => \aProcessor|RegFile|R~1739_combout\);

-- Location: LCFF_X32_Y19_N17
\aProcessor|RegFile|R~560\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~560_regout\);

-- Location: LCCOMB_X31_Y20_N10
\aProcessor|RegFile|R~1767\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1767_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~752_regout\) # ((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & (((\aProcessor|RegFile|R~624_regout\ & !\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~752_regout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~624_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1767_combout\);

-- Location: LCCOMB_X31_Y20_N24
\aProcessor|RegFile|R~1768\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1768_combout\ = (\aProcessor|RegFile|R~1767_combout\ & (((\aProcessor|RegFile|R~1008_regout\) # (!\aProcessor|IR|Q\(25))))) # (!\aProcessor|RegFile|R~1767_combout\ & (\aProcessor|RegFile|R~880_regout\ & ((\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1767_combout\,
	datab => \aProcessor|RegFile|R~880_regout\,
	datac => \aProcessor|RegFile|R~1008_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1768_combout\);

-- Location: LCCOMB_X32_Y13_N6
\aProcessor|RegFile|R~1772\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1772_combout\ = (\aProcessor|IR|Q\(22) & (\aProcessor|IR|Q\(23))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~208_regout\))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~144_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~144_regout\,
	datad => \aProcessor|RegFile|R~208_regout\,
	combout => \aProcessor|RegFile|R~1772_combout\);

-- Location: LCCOMB_X32_Y13_N4
\aProcessor|RegFile|R~1773\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1773_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1772_combout\ & (\aProcessor|RegFile|R~240_regout\)) # (!\aProcessor|RegFile|R~1772_combout\ & ((\aProcessor|RegFile|R~176_regout\))))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1772_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~240_regout\,
	datac => \aProcessor|RegFile|R~176_regout\,
	datad => \aProcessor|RegFile|R~1772_combout\,
	combout => \aProcessor|RegFile|R~1773_combout\);

-- Location: LCFF_X31_Y19_N17
\aProcessor|RegFile|R~48\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~48_regout\);

-- Location: LCFF_X35_Y19_N13
\aProcessor|RegFile|R~16\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~16_regout\);

-- Location: LCCOMB_X35_Y19_N12
\aProcessor|RegFile|R~1774\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1774_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~48_regout\) # ((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & (((\aProcessor|RegFile|R~16_regout\ & !\aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~48_regout\,
	datac => \aProcessor|RegFile|R~16_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1774_combout\);

-- Location: LCCOMB_X35_Y19_N26
\aProcessor|RegFile|R~1775\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1775_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1774_combout\ & (\aProcessor|RegFile|R~112_regout\)) # (!\aProcessor|RegFile|R~1774_combout\ & ((\aProcessor|RegFile|R~80_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1774_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~112_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~80_regout\,
	datad => \aProcessor|RegFile|R~1774_combout\,
	combout => \aProcessor|RegFile|R~1775_combout\);

-- Location: LCCOMB_X32_Y13_N12
\aProcessor|RegFile|R~1776\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1776_combout\ = (\aProcessor|IR|Q\(25) & (\aProcessor|IR|Q\(24))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~1773_combout\)) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1775_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~1773_combout\,
	datad => \aProcessor|RegFile|R~1775_combout\,
	combout => \aProcessor|RegFile|R~1776_combout\);

-- Location: LCFF_X34_Y17_N11
\aProcessor|RegFile|R~464\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~464_regout\);

-- Location: LCFF_X33_Y14_N7
\aProcessor|RegFile|R~496\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~496_regout\);

-- Location: LCCOMB_X32_Y19_N16
\aProcessor|RegFile|R~1783\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1783_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~688_regout\)) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~560_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~688_regout\,
	datac => \aProcessor|RegFile|R~560_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1783_combout\);

-- Location: LCCOMB_X33_Y11_N0
\aProcessor|RegFile|R~1785\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1785_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|RegFile|R~784_regout\) # (\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~528_regout\ & ((!\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~528_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~784_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1785_combout\);

-- Location: LCCOMB_X31_Y19_N16
\aProcessor|RegFile|R~1795\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1795_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|RegFile|R~48_regout\) # (\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~16_regout\ & ((!\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~16_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~48_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1795_combout\);

-- Location: LCCOMB_X21_Y14_N26
\aProcessor|ALU|Selector19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector19~1_combout\ = (\aProcessor|ALU|Selector26~4_combout\ & (\aProcessor|RA|Q\(15) & !\aProcessor|CSG|SelectSignals|B_Select~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|ALU|Selector26~4_combout\,
	datac => \aProcessor|RA|Q\(15),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|Selector19~1_combout\);

-- Location: LCFF_X34_Y20_N17
\aProcessor|RegFile|R~561\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~561_regout\);

-- Location: LCCOMB_X34_Y20_N16
\aProcessor|RegFile|R~1802\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1802_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~817_regout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~561_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~817_regout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~561_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1802_combout\);

-- Location: LCFF_X37_Y18_N13
\aProcessor|RegFile|R~849\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~849_regout\);

-- Location: LCCOMB_X38_Y18_N0
\aProcessor|RegFile|R~1804\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1804_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|RegFile|R~721_regout\) # (\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~593_regout\ & ((!\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~593_regout\,
	datab => \aProcessor|RegFile|R~721_regout\,
	datac => \aProcessor|IR|Q\(24),
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1804_combout\);

-- Location: LCCOMB_X38_Y18_N22
\aProcessor|RegFile|R~1805\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1805_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1804_combout\ & ((\aProcessor|RegFile|R~977_regout\))) # (!\aProcessor|RegFile|R~1804_combout\ & (\aProcessor|RegFile|R~849_regout\)))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~1804_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~849_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~977_regout\,
	datad => \aProcessor|RegFile|R~1804_combout\,
	combout => \aProcessor|RegFile|R~1805_combout\);

-- Location: LCFF_X34_Y15_N5
\aProcessor|RegFile|R~785\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~785_regout\);

-- Location: LCFF_X34_Y10_N5
\aProcessor|RegFile|R~657\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~657_regout\);

-- Location: LCCOMB_X34_Y15_N26
\aProcessor|RegFile|R~1806\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1806_combout\ = (\aProcessor|IR|Q\(25) & (\aProcessor|IR|Q\(24))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~657_regout\))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~529_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~529_regout\,
	datad => \aProcessor|RegFile|R~657_regout\,
	combout => \aProcessor|RegFile|R~1806_combout\);

-- Location: LCCOMB_X34_Y15_N4
\aProcessor|RegFile|R~1807\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1807_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1806_combout\ & ((\aProcessor|RegFile|R~913_regout\))) # (!\aProcessor|RegFile|R~1806_combout\ & (\aProcessor|RegFile|R~785_regout\)))) # (!\aProcessor|IR|Q\(25) & 
-- (\aProcessor|RegFile|R~1806_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~1806_combout\,
	datac => \aProcessor|RegFile|R~785_regout\,
	datad => \aProcessor|RegFile|R~913_regout\,
	combout => \aProcessor|RegFile|R~1807_combout\);

-- Location: LCCOMB_X38_Y13_N16
\aProcessor|RegFile|R~1808\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1808_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22)) # ((\aProcessor|RegFile|R~1805_combout\)))) # (!\aProcessor|IR|Q\(23) & (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~1807_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~1807_combout\,
	datad => \aProcessor|RegFile|R~1805_combout\,
	combout => \aProcessor|RegFile|R~1808_combout\);

-- Location: LCFF_X27_Y16_N5
\aProcessor|RegFile|R~881\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~881_regout\);

-- Location: LCFF_X27_Y16_N3
\aProcessor|RegFile|R~625\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~625_regout\);

-- Location: LCCOMB_X27_Y16_N2
\aProcessor|RegFile|R~1809\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1809_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~881_regout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~625_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~881_regout\,
	datac => \aProcessor|RegFile|R~625_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1809_combout\);

-- Location: LCCOMB_X27_Y16_N4
\aProcessor|RegFile|R~1830\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1830_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29)) # ((\aProcessor|RegFile|R~881_regout\)))) # (!\aProcessor|IR|Q\(30) & (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~625_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~881_regout\,
	datad => \aProcessor|RegFile|R~625_regout\,
	combout => \aProcessor|RegFile|R~1830_combout\);

-- Location: LCCOMB_X38_Y16_N30
\aProcessor|RegFile|R~1831\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1831_combout\ = (\aProcessor|RegFile|R~1830_combout\ & (((\aProcessor|RegFile|R~1009_regout\) # (!\aProcessor|IR|Q\(29))))) # (!\aProcessor|RegFile|R~1830_combout\ & (\aProcessor|RegFile|R~753_regout\ & ((\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~753_regout\,
	datab => \aProcessor|RegFile|R~1830_combout\,
	datac => \aProcessor|RegFile|R~1009_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1831_combout\);

-- Location: LCCOMB_X33_Y13_N2
\aProcessor|RegFile|R~1833\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1833_combout\ = (\aProcessor|IR|Q\(28) & (\aProcessor|IR|Q\(27))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~177_regout\))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~145_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~145_regout\,
	datad => \aProcessor|RegFile|R~177_regout\,
	combout => \aProcessor|RegFile|R~1833_combout\);

-- Location: LCCOMB_X21_Y13_N24
\aProcessor|ALU|RZ~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~17_combout\ = (\aProcessor|MuxB|ShiftRight0~15_combout\ & \aProcessor|RA|Q\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|MuxB|ShiftRight0~15_combout\,
	datad => \aProcessor|RA|Q\(17),
	combout => \aProcessor|ALU|RZ~17_combout\);

-- Location: LCFF_X31_Y17_N5
\aProcessor|RegFile|R~722\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~722_regout\);

-- Location: LCFF_X37_Y17_N7
\aProcessor|RegFile|R~850\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~850_regout\);

-- Location: LCFF_X37_Y17_N17
\aProcessor|RegFile|R~594\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~594_regout\);

-- Location: LCCOMB_X37_Y17_N16
\aProcessor|RegFile|R~1844\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1844_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~850_regout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~594_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~850_regout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~594_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1844_combout\);

-- Location: LCFF_X31_Y17_N27
\aProcessor|RegFile|R~978\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~978_regout\);

-- Location: LCCOMB_X31_Y17_N4
\aProcessor|RegFile|R~1845\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1845_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1844_combout\ & (\aProcessor|RegFile|R~978_regout\)) # (!\aProcessor|RegFile|R~1844_combout\ & ((\aProcessor|RegFile|R~722_regout\))))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~1844_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~978_regout\,
	datac => \aProcessor|RegFile|R~722_regout\,
	datad => \aProcessor|RegFile|R~1844_combout\,
	combout => \aProcessor|RegFile|R~1845_combout\);

-- Location: LCFF_X41_Y16_N29
\aProcessor|RegFile|R~1010\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1010feeder_combout\,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~1010_regout\);

-- Location: LCFF_X32_Y13_N3
\aProcessor|RegFile|R~178\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~178_regout\);

-- Location: LCFF_X31_Y13_N29
\aProcessor|RegFile|R~210\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~210_regout\);

-- Location: LCFF_X33_Y13_N9
\aProcessor|RegFile|R~146\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~146_regout\);

-- Location: LCCOMB_X33_Y13_N8
\aProcessor|RegFile|R~1856\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1856_combout\ = (\aProcessor|IR|Q\(22) & (\aProcessor|IR|Q\(23))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~210_regout\))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~146_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~146_regout\,
	datad => \aProcessor|RegFile|R~210_regout\,
	combout => \aProcessor|RegFile|R~1856_combout\);

-- Location: LCFF_X31_Y13_N19
\aProcessor|RegFile|R~242\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~242_regout\);

-- Location: LCCOMB_X32_Y13_N2
\aProcessor|RegFile|R~1857\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1857_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1856_combout\ & ((\aProcessor|RegFile|R~242_regout\))) # (!\aProcessor|RegFile|R~1856_combout\ & (\aProcessor|RegFile|R~178_regout\)))) # (!\aProcessor|IR|Q\(22) & 
-- (\aProcessor|RegFile|R~1856_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~1856_combout\,
	datac => \aProcessor|RegFile|R~178_regout\,
	datad => \aProcessor|RegFile|R~242_regout\,
	combout => \aProcessor|RegFile|R~1857_combout\);

-- Location: LCFF_X35_Y19_N3
\aProcessor|RegFile|R~82\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~82_regout\);

-- Location: LCFF_X31_Y19_N29
\aProcessor|RegFile|R~50\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~50_regout\);

-- Location: LCFF_X35_Y19_N29
\aProcessor|RegFile|R~18\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~18_regout\);

-- Location: LCCOMB_X35_Y19_N28
\aProcessor|RegFile|R~1858\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1858_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~50_regout\) # ((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & (((\aProcessor|RegFile|R~18_regout\ & !\aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~50_regout\,
	datac => \aProcessor|RegFile|R~18_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1858_combout\);

-- Location: LCFF_X31_Y19_N15
\aProcessor|RegFile|R~114\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~114_regout\);

-- Location: LCCOMB_X35_Y19_N2
\aProcessor|RegFile|R~1859\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1859_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1858_combout\ & (\aProcessor|RegFile|R~114_regout\)) # (!\aProcessor|RegFile|R~1858_combout\ & ((\aProcessor|RegFile|R~82_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1858_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~114_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~82_regout\,
	datad => \aProcessor|RegFile|R~1858_combout\,
	combout => \aProcessor|RegFile|R~1859_combout\);

-- Location: LCCOMB_X32_Y11_N2
\aProcessor|RegFile|R~1860\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1860_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1857_combout\) # ((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & (((\aProcessor|RegFile|R~1859_combout\ & !\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1857_combout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~1859_combout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1860_combout\);

-- Location: LCFF_X38_Y14_N13
\aProcessor|RegFile|R~466\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~466_regout\);

-- Location: LCFF_X31_Y14_N13
\aProcessor|RegFile|R~402\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~402_regout\);

-- Location: LCCOMB_X31_Y14_N12
\aProcessor|RegFile|R~1861\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1861_combout\ = (\aProcessor|IR|Q\(22) & (\aProcessor|IR|Q\(23))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~466_regout\))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~402_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~402_regout\,
	datad => \aProcessor|RegFile|R~466_regout\,
	combout => \aProcessor|RegFile|R~1861_combout\);

-- Location: LCCOMB_X37_Y17_N6
\aProcessor|RegFile|R~1865\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1865_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~850_regout\))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~594_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~594_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~850_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1865_combout\);

-- Location: LCCOMB_X31_Y17_N28
\aProcessor|RegFile|R~1866\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1866_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1865_combout\ & (\aProcessor|RegFile|R~978_regout\)) # (!\aProcessor|RegFile|R~1865_combout\ & ((\aProcessor|RegFile|R~722_regout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1865_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~978_regout\,
	datac => \aProcessor|RegFile|R~722_regout\,
	datad => \aProcessor|RegFile|R~1865_combout\,
	combout => \aProcessor|RegFile|R~1866_combout\);

-- Location: LCCOMB_X34_Y16_N6
\aProcessor|RegFile|R~1875\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1875_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~306_regout\)) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~274_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~306_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~274_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1875_combout\);

-- Location: LCCOMB_X35_Y19_N22
\aProcessor|RegFile|R~1876\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1876_combout\ = (\aProcessor|RegFile|R~1875_combout\ & (((\aProcessor|RegFile|R~370_regout\) # (!\aProcessor|IR|Q\(28))))) # (!\aProcessor|RegFile|R~1875_combout\ & (\aProcessor|RegFile|R~338_regout\ & ((\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~338_regout\,
	datab => \aProcessor|RegFile|R~1875_combout\,
	datac => \aProcessor|RegFile|R~370_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1876_combout\);

-- Location: LCCOMB_X31_Y13_N28
\aProcessor|RegFile|R~1877\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1877_combout\ = (\aProcessor|IR|Q\(27) & (\aProcessor|IR|Q\(28))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~210_regout\)) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~146_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~210_regout\,
	datad => \aProcessor|RegFile|R~146_regout\,
	combout => \aProcessor|RegFile|R~1877_combout\);

-- Location: LCCOMB_X31_Y13_N18
\aProcessor|RegFile|R~1878\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1878_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1877_combout\ & (\aProcessor|RegFile|R~242_regout\)) # (!\aProcessor|RegFile|R~1877_combout\ & ((\aProcessor|RegFile|R~178_regout\))))) # (!\aProcessor|IR|Q\(27) & 
-- (\aProcessor|RegFile|R~1877_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~1877_combout\,
	datac => \aProcessor|RegFile|R~242_regout\,
	datad => \aProcessor|RegFile|R~178_regout\,
	combout => \aProcessor|RegFile|R~1878_combout\);

-- Location: LCCOMB_X31_Y19_N12
\aProcessor|RegFile|R~1879\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1879_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~50_regout\)) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~18_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~50_regout\,
	datac => \aProcessor|IR|Q\(27),
	datad => \aProcessor|RegFile|R~18_regout\,
	combout => \aProcessor|RegFile|R~1879_combout\);

-- Location: LCCOMB_X31_Y19_N18
\aProcessor|RegFile|R~1880\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1880_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1879_combout\ & ((\aProcessor|RegFile|R~114_regout\))) # (!\aProcessor|RegFile|R~1879_combout\ & (\aProcessor|RegFile|R~82_regout\)))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~1879_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~82_regout\,
	datab => \aProcessor|RegFile|R~114_regout\,
	datac => \aProcessor|IR|Q\(28),
	datad => \aProcessor|RegFile|R~1879_combout\,
	combout => \aProcessor|RegFile|R~1880_combout\);

-- Location: LCCOMB_X31_Y19_N8
\aProcessor|RegFile|R~1881\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1881_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30)) # ((\aProcessor|RegFile|R~1878_combout\)))) # (!\aProcessor|IR|Q\(29) & (!\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1880_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~1878_combout\,
	datad => \aProcessor|RegFile|R~1880_combout\,
	combout => \aProcessor|RegFile|R~1881_combout\);

-- Location: LCCOMB_X38_Y14_N20
\aProcessor|RegFile|R~1882\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1882_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~466_regout\))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~402_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~402_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|IR|Q\(28),
	datad => \aProcessor|RegFile|R~466_regout\,
	combout => \aProcessor|RegFile|R~1882_combout\);

-- Location: LCCOMB_X38_Y14_N2
\aProcessor|RegFile|R~1883\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1883_combout\ = (\aProcessor|RegFile|R~1882_combout\ & (((\aProcessor|RegFile|R~498_regout\) # (!\aProcessor|IR|Q\(27))))) # (!\aProcessor|RegFile|R~1882_combout\ & (\aProcessor|RegFile|R~434_regout\ & ((\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~434_regout\,
	datab => \aProcessor|RegFile|R~498_regout\,
	datac => \aProcessor|RegFile|R~1882_combout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1883_combout\);

-- Location: LCCOMB_X28_Y19_N22
\aProcessor|RegFile|R~1884\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1884_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1881_combout\ & ((\aProcessor|RegFile|R~1883_combout\))) # (!\aProcessor|RegFile|R~1881_combout\ & (\aProcessor|RegFile|R~1876_combout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1881_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1876_combout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~1881_combout\,
	datad => \aProcessor|RegFile|R~1883_combout\,
	combout => \aProcessor|RegFile|R~1884_combout\);

-- Location: LCCOMB_X19_Y17_N20
\aProcessor|ALU|RZ~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~18_combout\ = (\aProcessor|RA|Q\(18) & \aProcessor|MuxB|ShiftRight0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(18),
	datad => \aProcessor|MuxB|ShiftRight0~16_combout\,
	combout => \aProcessor|ALU|RZ~18_combout\);

-- Location: LCCOMB_X33_Y18_N28
\aProcessor|RegFile|R~1886\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1886_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24)) # ((\aProcessor|RegFile|R~819_regout\)))) # (!\aProcessor|IR|Q\(25) & (!\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~563_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~819_regout\,
	datad => \aProcessor|RegFile|R~563_regout\,
	combout => \aProcessor|RegFile|R~1886_combout\);

-- Location: LCFF_X33_Y18_N27
\aProcessor|RegFile|R~947\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~947_regout\);

-- Location: LCCOMB_X33_Y18_N26
\aProcessor|RegFile|R~1887\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1887_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1886_combout\ & ((\aProcessor|RegFile|R~947_regout\))) # (!\aProcessor|RegFile|R~1886_combout\ & (\aProcessor|RegFile|R~691_regout\)))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~1886_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~691_regout\,
	datac => \aProcessor|RegFile|R~947_regout\,
	datad => \aProcessor|RegFile|R~1886_combout\,
	combout => \aProcessor|RegFile|R~1887_combout\);

-- Location: LCFF_X37_Y17_N15
\aProcessor|RegFile|R~851\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~851feeder_combout\,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~851_regout\);

-- Location: LCFF_X38_Y15_N25
\aProcessor|RegFile|R~723\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~723_regout\);

-- Location: LCCOMB_X38_Y15_N24
\aProcessor|RegFile|R~1888\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1888_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~723_regout\))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~595_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~595_regout\,
	datac => \aProcessor|RegFile|R~723_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1888_combout\);

-- Location: LCCOMB_X38_Y17_N24
\aProcessor|RegFile|R~1889\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1889_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1888_combout\ & ((\aProcessor|RegFile|R~979_regout\))) # (!\aProcessor|RegFile|R~1888_combout\ & (\aProcessor|RegFile|R~851_regout\)))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~1888_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~851_regout\,
	datab => \aProcessor|RegFile|R~979_regout\,
	datac => \aProcessor|IR|Q\(25),
	datad => \aProcessor|RegFile|R~1888_combout\,
	combout => \aProcessor|RegFile|R~1889_combout\);

-- Location: LCFF_X36_Y11_N17
\aProcessor|RegFile|R~915\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~915feeder_combout\,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~915_regout\);

-- Location: LCFF_X31_Y12_N21
\aProcessor|RegFile|R~211\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~211_regout\);

-- Location: LCCOMB_X32_Y13_N14
\aProcessor|RegFile|R~1896\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1896_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~179_regout\)) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~147_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~179_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~147_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1896_combout\);

-- Location: LCCOMB_X31_Y12_N28
\aProcessor|RegFile|R~1897\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1897_combout\ = (\aProcessor|RegFile|R~1896_combout\ & (((\aProcessor|RegFile|R~243_regout\) # (!\aProcessor|IR|Q\(23))))) # (!\aProcessor|RegFile|R~1896_combout\ & (\aProcessor|RegFile|R~211_regout\ & ((\aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~211_regout\,
	datab => \aProcessor|RegFile|R~243_regout\,
	datac => \aProcessor|RegFile|R~1896_combout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1897_combout\);

-- Location: LCCOMB_X37_Y15_N14
\aProcessor|RegFile|R~1898\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1898_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~339_regout\))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~275_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~275_regout\,
	datac => \aProcessor|RegFile|R~339_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1898_combout\);

-- Location: LCFF_X37_Y16_N9
\aProcessor|RegFile|R~371\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~371_regout\);

-- Location: LCCOMB_X37_Y16_N8
\aProcessor|RegFile|R~1899\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1899_combout\ = (\aProcessor|RegFile|R~1898_combout\ & (((\aProcessor|RegFile|R~371_regout\)) # (!\aProcessor|IR|Q\(22)))) # (!\aProcessor|RegFile|R~1898_combout\ & (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~307_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1898_combout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~371_regout\,
	datad => \aProcessor|RegFile|R~307_regout\,
	combout => \aProcessor|RegFile|R~1899_combout\);

-- Location: LCFF_X35_Y15_N25
\aProcessor|RegFile|R~83\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~83_regout\);

-- Location: LCCOMB_X27_Y16_N8
\aProcessor|RegFile|R~1914\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1914_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|RegFile|R~883_regout\) # (\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~627_regout\ & ((!\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~627_regout\,
	datac => \aProcessor|RegFile|R~883_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1914_combout\);

-- Location: LCCOMB_X35_Y15_N24
\aProcessor|RegFile|R~1921\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1921_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|RegFile|R~83_regout\) # (\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~19_regout\ & ((!\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~19_regout\,
	datac => \aProcessor|RegFile|R~83_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1921_combout\);

-- Location: LCCOMB_X29_Y12_N16
\aProcessor|RegFile|R~1922\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1922_combout\ = (\aProcessor|RegFile|R~1921_combout\ & (((\aProcessor|RegFile|R~115_regout\) # (!\aProcessor|IR|Q\(27))))) # (!\aProcessor|RegFile|R~1921_combout\ & (\aProcessor|RegFile|R~51_regout\ & (\aProcessor|IR|Q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1921_combout\,
	datab => \aProcessor|RegFile|R~51_regout\,
	datac => \aProcessor|IR|Q\(27),
	datad => \aProcessor|RegFile|R~115_regout\,
	combout => \aProcessor|RegFile|R~1922_combout\);

-- Location: LCCOMB_X30_Y12_N26
\aProcessor|RegFile|R~1935\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1935_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~756_regout\)) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~628_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~756_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~628_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1935_combout\);

-- Location: LCFF_X37_Y20_N11
\aProcessor|RegFile|R~1012\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~1012_regout\);

-- Location: LCCOMB_X28_Y18_N12
\aProcessor|RegFile|R~1936\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1936_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1935_combout\ & ((\aProcessor|RegFile|R~1012_regout\))) # (!\aProcessor|RegFile|R~1935_combout\ & (\aProcessor|RegFile|R~884_regout\)))) # (!\aProcessor|IR|Q\(25) & 
-- (\aProcessor|RegFile|R~1935_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~1935_combout\,
	datac => \aProcessor|RegFile|R~884_regout\,
	datad => \aProcessor|RegFile|R~1012_regout\,
	combout => \aProcessor|RegFile|R~1936_combout\);

-- Location: LCFF_X35_Y16_N27
\aProcessor|RegFile|R~276\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~276_regout\);

-- Location: LCCOMB_X35_Y16_N26
\aProcessor|RegFile|R~1938\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1938_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~308_regout\) # ((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & (((\aProcessor|RegFile|R~276_regout\ & !\aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~308_regout\,
	datac => \aProcessor|RegFile|R~276_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1938_combout\);

-- Location: LCCOMB_X37_Y14_N12
\aProcessor|RegFile|R~1939\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1939_combout\ = (\aProcessor|RegFile|R~1938_combout\ & ((\aProcessor|RegFile|R~372_regout\) # ((!\aProcessor|IR|Q\(23))))) # (!\aProcessor|RegFile|R~1938_combout\ & (((\aProcessor|RegFile|R~340_regout\ & \aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~372_regout\,
	datab => \aProcessor|RegFile|R~1938_combout\,
	datac => \aProcessor|RegFile|R~340_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1939_combout\);

-- Location: LCCOMB_X19_Y16_N10
\aProcessor|ALU|RZ~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~21_combout\ = (\aProcessor|RA|Q\(21) & \aProcessor|MuxB|ShiftRight0~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(21),
	datad => \aProcessor|MuxB|ShiftRight0~29_combout\,
	combout => \aProcessor|ALU|RZ~21_combout\);

-- Location: LCFF_X36_Y18_N13
\aProcessor|RegFile|R~725\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~725_regout\);

-- Location: LCCOMB_X36_Y18_N12
\aProcessor|RegFile|R~1972\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1972_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~725_regout\))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~597_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~597_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~725_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1972_combout\);

-- Location: LCCOMB_X38_Y18_N24
\aProcessor|RegFile|R~1973\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1973_combout\ = (\aProcessor|RegFile|R~1972_combout\ & (((\aProcessor|RegFile|R~981_regout\) # (!\aProcessor|IR|Q\(25))))) # (!\aProcessor|RegFile|R~1972_combout\ & (\aProcessor|RegFile|R~853_regout\ & ((\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~853_regout\,
	datab => \aProcessor|RegFile|R~981_regout\,
	datac => \aProcessor|RegFile|R~1972_combout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1973_combout\);

-- Location: LCFF_X35_Y11_N13
\aProcessor|RegFile|R~661\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~661feeder_combout\,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~661_regout\);

-- Location: LCFF_X33_Y11_N15
\aProcessor|RegFile|R~533\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~533_regout\);

-- Location: LCCOMB_X33_Y11_N4
\aProcessor|RegFile|R~1974\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1974_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~661_regout\) # ((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & (((\aProcessor|RegFile|R~533_regout\ & !\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~661_regout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~533_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1974_combout\);

-- Location: LCCOMB_X30_Y18_N26
\aProcessor|RegFile|R~1975\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1975_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1974_combout\ & (\aProcessor|RegFile|R~917_regout\)) # (!\aProcessor|RegFile|R~1974_combout\ & ((\aProcessor|RegFile|R~789_regout\))))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~1974_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~917_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~789_regout\,
	datad => \aProcessor|RegFile|R~1974_combout\,
	combout => \aProcessor|RegFile|R~1975_combout\);

-- Location: LCCOMB_X30_Y18_N28
\aProcessor|RegFile|R~1976\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1976_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22)) # (\aProcessor|RegFile|R~1973_combout\)))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~1975_combout\ & (!\aProcessor|IR|Q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~1975_combout\,
	datac => \aProcessor|IR|Q\(22),
	datad => \aProcessor|RegFile|R~1973_combout\,
	combout => \aProcessor|RegFile|R~1976_combout\);

-- Location: LCFF_X27_Y16_N7
\aProcessor|RegFile|R~629\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~629_regout\);

-- Location: LCCOMB_X27_Y16_N6
\aProcessor|RegFile|R~1977\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1977_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~885_regout\) # ((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & (((\aProcessor|RegFile|R~629_regout\ & !\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~885_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~629_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1977_combout\);

-- Location: LCFF_X35_Y12_N27
\aProcessor|RegFile|R~341\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~341_regout\);

-- Location: LCFF_X34_Y16_N1
\aProcessor|RegFile|R~277\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~277_regout\);

-- Location: LCCOMB_X35_Y12_N26
\aProcessor|RegFile|R~1982\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1982_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~341_regout\) # (\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~277_regout\ & ((!\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~277_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~341_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1982_combout\);

-- Location: LCCOMB_X37_Y16_N22
\aProcessor|RegFile|R~1983\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1983_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1982_combout\ & (\aProcessor|RegFile|R~373_regout\)) # (!\aProcessor|RegFile|R~1982_combout\ & ((\aProcessor|RegFile|R~309_regout\))))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1982_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~373_regout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~309_regout\,
	datad => \aProcessor|RegFile|R~1982_combout\,
	combout => \aProcessor|RegFile|R~1983_combout\);

-- Location: LCFF_X35_Y15_N17
\aProcessor|RegFile|R~85\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~85_regout\);

-- Location: LCFF_X35_Y15_N27
\aProcessor|RegFile|R~21\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~21_regout\);

-- Location: LCCOMB_X35_Y15_N26
\aProcessor|RegFile|R~1984\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1984_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~85_regout\) # ((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~21_regout\ & !\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~85_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~21_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1984_combout\);

-- Location: LCCOMB_X32_Y16_N10
\aProcessor|RegFile|R~1985\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1985_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1984_combout\ & (\aProcessor|RegFile|R~117_regout\)) # (!\aProcessor|RegFile|R~1984_combout\ & ((\aProcessor|RegFile|R~53_regout\))))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1984_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~117_regout\,
	datac => \aProcessor|RegFile|R~53_regout\,
	datad => \aProcessor|RegFile|R~1984_combout\,
	combout => \aProcessor|RegFile|R~1985_combout\);

-- Location: LCCOMB_X38_Y17_N12
\aProcessor|RegFile|R~1986\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1986_combout\ = (\aProcessor|IR|Q\(24) & (\aProcessor|IR|Q\(25))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~1983_combout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1985_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~1983_combout\,
	datad => \aProcessor|RegFile|R~1985_combout\,
	combout => \aProcessor|RegFile|R~1986_combout\);

-- Location: LCFF_X33_Y14_N15
\aProcessor|RegFile|R~437\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~437_regout\);

-- Location: LCFF_X30_Y14_N9
\aProcessor|RegFile|R~405\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~405feeder_combout\,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~405_regout\);

-- Location: LCCOMB_X33_Y14_N14
\aProcessor|RegFile|R~1987\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1987_combout\ = (\aProcessor|IR|Q\(23) & (\aProcessor|IR|Q\(22))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~437_regout\)) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~405_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~437_regout\,
	datad => \aProcessor|RegFile|R~405_regout\,
	combout => \aProcessor|RegFile|R~1987_combout\);

-- Location: LCCOMB_X33_Y11_N14
\aProcessor|RegFile|R~1995\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1995_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~661_regout\)) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~533_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~661_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~533_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1995_combout\);

-- Location: LCCOMB_X34_Y16_N0
\aProcessor|RegFile|R~2003\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2003_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~341_regout\) # ((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & (((\aProcessor|RegFile|R~277_regout\ & !\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~341_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~277_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~2003_combout\);

-- Location: LCCOMB_X35_Y15_N16
\aProcessor|RegFile|R~2005\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2005_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27)) # ((\aProcessor|RegFile|R~85_regout\)))) # (!\aProcessor|IR|Q\(28) & (!\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~21_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~85_regout\,
	datad => \aProcessor|RegFile|R~21_regout\,
	combout => \aProcessor|RegFile|R~2005_combout\);

-- Location: LCCOMB_X33_Y14_N10
\aProcessor|RegFile|R~2008\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2008_combout\ = (\aProcessor|IR|Q\(28) & (\aProcessor|IR|Q\(27))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~437_regout\)) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~405_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~437_regout\,
	datad => \aProcessor|RegFile|R~405_regout\,
	combout => \aProcessor|RegFile|R~2008_combout\);

-- Location: LCFF_X38_Y15_N1
\aProcessor|RegFile|R~726\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~726feeder_combout\,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~726_regout\);

-- Location: LCFF_X33_Y15_N21
\aProcessor|RegFile|R~790\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~790_regout\);

-- Location: LCFF_X33_Y15_N11
\aProcessor|RegFile|R~534\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~534_regout\);

-- Location: LCCOMB_X33_Y15_N20
\aProcessor|RegFile|R~2016\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2016_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|RegFile|R~790_regout\) # (\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~534_regout\ & ((!\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~534_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~790_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~2016_combout\);

-- Location: LCCOMB_X30_Y13_N2
\aProcessor|RegFile|R~2017\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2017_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~2016_combout\ & ((\aProcessor|RegFile|R~918_regout\))) # (!\aProcessor|RegFile|R~2016_combout\ & (\aProcessor|RegFile|R~662_regout\)))) # (!\aProcessor|IR|Q\(24) & 
-- (\aProcessor|RegFile|R~2016_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~2016_combout\,
	datac => \aProcessor|RegFile|R~662_regout\,
	datad => \aProcessor|RegFile|R~918_regout\,
	combout => \aProcessor|RegFile|R~2017_combout\);

-- Location: LCFF_X35_Y16_N1
\aProcessor|RegFile|R~886\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~886_regout\);

-- Location: LCCOMB_X31_Y20_N2
\aProcessor|RegFile|R~2019\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2019_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~758_regout\) # ((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & (((\aProcessor|RegFile|R~630_regout\ & !\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~758_regout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~630_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~2019_combout\);

-- Location: LCCOMB_X31_Y20_N16
\aProcessor|RegFile|R~2020\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2020_combout\ = (\aProcessor|RegFile|R~2019_combout\ & (((\aProcessor|RegFile|R~1014_regout\) # (!\aProcessor|IR|Q\(25))))) # (!\aProcessor|RegFile|R~2019_combout\ & (\aProcessor|RegFile|R~886_regout\ & ((\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~886_regout\,
	datab => \aProcessor|RegFile|R~1014_regout\,
	datac => \aProcessor|RegFile|R~2019_combout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~2020_combout\);

-- Location: LCCOMB_X31_Y15_N26
\aProcessor|RegFile|R~2022\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2022_combout\ = (\aProcessor|IR|Q\(23) & (\aProcessor|IR|Q\(22))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~310_regout\))) # (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~278_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~278_regout\,
	datad => \aProcessor|RegFile|R~310_regout\,
	combout => \aProcessor|RegFile|R~2022_combout\);

-- Location: LCFF_X37_Y14_N25
\aProcessor|RegFile|R~374\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~374feeder_combout\,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~374_regout\);

-- Location: LCCOMB_X37_Y14_N2
\aProcessor|RegFile|R~2023\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2023_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~2022_combout\ & (\aProcessor|RegFile|R~374_regout\)) # (!\aProcessor|RegFile|R~2022_combout\ & ((\aProcessor|RegFile|R~342_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~2022_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~374_regout\,
	datab => \aProcessor|RegFile|R~342_regout\,
	datac => \aProcessor|IR|Q\(23),
	datad => \aProcessor|RegFile|R~2022_combout\,
	combout => \aProcessor|RegFile|R~2023_combout\);

-- Location: LCFF_X36_Y12_N29
\aProcessor|RegFile|R~214\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~214_regout\);

-- Location: LCFF_X35_Y10_N3
\aProcessor|RegFile|R~150\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~150_regout\);

-- Location: LCCOMB_X36_Y12_N28
\aProcessor|RegFile|R~2024\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2024_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~214_regout\))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~150_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~150_regout\,
	datac => \aProcessor|RegFile|R~214_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~2024_combout\);

-- Location: LCCOMB_X33_Y15_N10
\aProcessor|RegFile|R~2037\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2037_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~790_regout\) # ((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & (((\aProcessor|RegFile|R~534_regout\ & !\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~790_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~534_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~2037_combout\);

-- Location: LCCOMB_X35_Y10_N0
\aProcessor|RegFile|R~2045\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2045_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~214_regout\) # ((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & (((\aProcessor|RegFile|R~150_regout\ & !\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~214_regout\,
	datab => \aProcessor|RegFile|R~150_regout\,
	datac => \aProcessor|IR|Q\(28),
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~2045_combout\);

-- Location: LCCOMB_X34_Y12_N26
\aProcessor|RegFile|R~2046\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2046_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~2045_combout\ & ((\aProcessor|RegFile|R~246_regout\))) # (!\aProcessor|RegFile|R~2045_combout\ & (\aProcessor|RegFile|R~182_regout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~2045_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~182_regout\,
	datac => \aProcessor|RegFile|R~246_regout\,
	datad => \aProcessor|RegFile|R~2045_combout\,
	combout => \aProcessor|RegFile|R~2046_combout\);

-- Location: LCCOMB_X36_Y17_N6
\aProcessor|RegFile|R~2050\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2050_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|RegFile|R~470_regout\) # (\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~406_regout\ & ((!\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~406_regout\,
	datac => \aProcessor|RegFile|R~470_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~2050_combout\);

-- Location: LCCOMB_X35_Y13_N2
\aProcessor|RegFile|R~2051\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2051_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~2050_combout\ & ((\aProcessor|RegFile|R~502_regout\))) # (!\aProcessor|RegFile|R~2050_combout\ & (\aProcessor|RegFile|R~438_regout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~2050_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~438_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~502_regout\,
	datad => \aProcessor|RegFile|R~2050_combout\,
	combout => \aProcessor|RegFile|R~2051_combout\);

-- Location: LCCOMB_X32_Y18_N18
\aProcessor|RegFile|R~2054\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2054_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~823_regout\) # ((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & (((\aProcessor|RegFile|R~567_regout\ & !\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~823_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~567_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~2054_combout\);

-- Location: LCFF_X29_Y19_N11
\aProcessor|RegFile|R~951\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~951feeder_combout\,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~951_regout\);

-- Location: LCCOMB_X29_Y19_N12
\aProcessor|RegFile|R~2055\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2055_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~2054_combout\ & ((\aProcessor|RegFile|R~951_regout\))) # (!\aProcessor|RegFile|R~2054_combout\ & (\aProcessor|RegFile|R~695_regout\)))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~2054_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~695_regout\,
	datac => \aProcessor|RegFile|R~2054_combout\,
	datad => \aProcessor|RegFile|R~951_regout\,
	combout => \aProcessor|RegFile|R~2055_combout\);

-- Location: LCFF_X38_Y18_N11
\aProcessor|RegFile|R~983\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~983feeder_combout\,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~983_regout\);

-- Location: LCFF_X30_Y16_N25
\aProcessor|RegFile|R~887\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~887_regout\);

-- Location: LCFF_X30_Y16_N11
\aProcessor|RegFile|R~631\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~631_regout\);

-- Location: LCCOMB_X30_Y16_N10
\aProcessor|RegFile|R~2061\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2061_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~887_regout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~631_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~887_regout\,
	datac => \aProcessor|RegFile|R~631_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~2061_combout\);

-- Location: LCCOMB_X37_Y15_N4
\aProcessor|RegFile|R~2066\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2066_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~343_regout\))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~279_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~279_regout\,
	datac => \aProcessor|RegFile|R~343_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~2066_combout\);

-- Location: LCCOMB_X18_Y13_N2
\aProcessor|ALU|RZ~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~23_combout\ = (\aProcessor|RA|Q\(23) & \aProcessor|MuxB|ShiftRight0~19_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(23),
	datad => \aProcessor|MuxB|ShiftRight0~19_combout\,
	combout => \aProcessor|ALU|RZ~23_combout\);

-- Location: LCCOMB_X35_Y11_N0
\aProcessor|RegFile|R~2079\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2079_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~663_regout\)) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~535_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~663_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~535_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~2079_combout\);

-- Location: LCCOMB_X29_Y12_N20
\aProcessor|RegFile|R~2080\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2080_combout\ = (\aProcessor|RegFile|R~2079_combout\ & (((\aProcessor|RegFile|R~919_regout\) # (!\aProcessor|IR|Q\(30))))) # (!\aProcessor|RegFile|R~2079_combout\ & (\aProcessor|RegFile|R~791_regout\ & ((\aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2079_combout\,
	datab => \aProcessor|RegFile|R~791_regout\,
	datac => \aProcessor|RegFile|R~919_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~2080_combout\);

-- Location: LCCOMB_X30_Y16_N24
\aProcessor|RegFile|R~2082\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2082_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|RegFile|R~887_regout\) # (\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~631_regout\ & ((!\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~631_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~887_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~2082_combout\);

-- Location: LCCOMB_X38_Y16_N26
\aProcessor|RegFile|R~2083\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2083_combout\ = (\aProcessor|RegFile|R~2082_combout\ & (((\aProcessor|RegFile|R~1015_regout\) # (!\aProcessor|IR|Q\(29))))) # (!\aProcessor|RegFile|R~2082_combout\ & (\aProcessor|RegFile|R~759_regout\ & ((\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2082_combout\,
	datab => \aProcessor|RegFile|R~759_regout\,
	datac => \aProcessor|RegFile|R~1015_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~2083_combout\);

-- Location: LCFF_X30_Y17_N25
\aProcessor|RegFile|R~984\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~984_regout\);

-- Location: LCCOMB_X34_Y20_N4
\aProcessor|RegFile|R~2098\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2098_combout\ = (\aProcessor|IR|Q\(25) & (\aProcessor|IR|Q\(24))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~696_regout\)) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~568_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~696_regout\,
	datad => \aProcessor|RegFile|R~568_regout\,
	combout => \aProcessor|RegFile|R~2098_combout\);

-- Location: LCFF_X40_Y16_N9
\aProcessor|RegFile|R~760\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~760feeder_combout\,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~760_regout\);

-- Location: LCFF_X40_Y16_N3
\aProcessor|RegFile|R~1016\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1016feeder_combout\,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~1016_regout\);

-- Location: LCFF_X35_Y10_N15
\aProcessor|RegFile|R~152\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~152feeder_combout\,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~152_regout\);

-- Location: LCFF_X30_Y20_N21
\aProcessor|RegFile|R~504\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~504feeder_combout\,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~504_regout\);

-- Location: LCCOMB_X37_Y20_N24
\aProcessor|RegFile|R~2124\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2124_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30)) # ((\aProcessor|RegFile|R~760_regout\)))) # (!\aProcessor|IR|Q\(29) & (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~632_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~632_regout\,
	datad => \aProcessor|RegFile|R~760_regout\,
	combout => \aProcessor|RegFile|R~2124_combout\);

-- Location: LCCOMB_X40_Y17_N8
\aProcessor|RegFile|R~2125\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2125_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~2124_combout\ & ((\aProcessor|RegFile|R~1016_regout\))) # (!\aProcessor|RegFile|R~2124_combout\ & (\aProcessor|RegFile|R~888_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~2124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~888_regout\,
	datab => \aProcessor|RegFile|R~1016_regout\,
	datac => \aProcessor|IR|Q\(30),
	datad => \aProcessor|RegFile|R~2124_combout\,
	combout => \aProcessor|RegFile|R~2125_combout\);

-- Location: LCCOMB_X34_Y18_N30
\aProcessor|RegFile|R~2131\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2131_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~56_regout\))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~24_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~24_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~56_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~2131_combout\);

-- Location: LCCOMB_X35_Y18_N6
\aProcessor|RegFile|R~2132\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2132_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~2131_combout\ & (\aProcessor|RegFile|R~120_regout\)) # (!\aProcessor|RegFile|R~2131_combout\ & ((\aProcessor|RegFile|R~88_regout\))))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~2131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~120_regout\,
	datac => \aProcessor|RegFile|R~2131_combout\,
	datad => \aProcessor|RegFile|R~88_regout\,
	combout => \aProcessor|RegFile|R~2132_combout\);

-- Location: LCCOMB_X35_Y14_N8
\aProcessor|RegFile|R~2134\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2134_combout\ = (\aProcessor|IR|Q\(27) & (\aProcessor|IR|Q\(28))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~472_regout\)) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~408_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~472_regout\,
	datad => \aProcessor|RegFile|R~408_regout\,
	combout => \aProcessor|RegFile|R~2134_combout\);

-- Location: LCCOMB_X28_Y18_N10
\aProcessor|RegFile|R~2135\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2135_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~2134_combout\ & ((\aProcessor|RegFile|R~504_regout\))) # (!\aProcessor|RegFile|R~2134_combout\ & (\aProcessor|RegFile|R~440_regout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~2134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~440_regout\,
	datab => \aProcessor|RegFile|R~504_regout\,
	datac => \aProcessor|IR|Q\(27),
	datad => \aProcessor|RegFile|R~2134_combout\,
	combout => \aProcessor|RegFile|R~2135_combout\);

-- Location: LCCOMB_X17_Y16_N20
\aProcessor|ALU|RZ~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~24_combout\ = (\aProcessor|RA|Q\(24) & \aProcessor|MuxB|ShiftRight0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(24),
	datac => \aProcessor|MuxB|ShiftRight0~30_combout\,
	combout => \aProcessor|ALU|RZ~24_combout\);

-- Location: LCCOMB_X38_Y15_N26
\aProcessor|RegFile|R~2140\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2140_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~729_regout\)) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~601_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~729_regout\,
	datab => \aProcessor|RegFile|R~601_regout\,
	datac => \aProcessor|IR|Q\(25),
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~2140_combout\);

-- Location: LCFF_X30_Y17_N21
\aProcessor|RegFile|R~985\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~985feeder_combout\,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~985_regout\);

-- Location: LCCOMB_X37_Y17_N12
\aProcessor|RegFile|R~2141\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2141_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~2140_combout\ & (\aProcessor|RegFile|R~985_regout\)) # (!\aProcessor|RegFile|R~2140_combout\ & ((\aProcessor|RegFile|R~857_regout\))))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~2140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~985_regout\,
	datac => \aProcessor|RegFile|R~857_regout\,
	datad => \aProcessor|RegFile|R~2140_combout\,
	combout => \aProcessor|RegFile|R~2141_combout\);

-- Location: LCFF_X33_Y15_N17
\aProcessor|RegFile|R~793\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~793feeder_combout\,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~793_regout\);

-- Location: LCCOMB_X35_Y11_N18
\aProcessor|RegFile|R~2142\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2142_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~665_regout\))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~537_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~537_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~665_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~2142_combout\);

-- Location: LCCOMB_X34_Y14_N8
\aProcessor|RegFile|R~2143\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2143_combout\ = (\aProcessor|RegFile|R~2142_combout\ & (((\aProcessor|RegFile|R~921_regout\) # (!\aProcessor|IR|Q\(25))))) # (!\aProcessor|RegFile|R~2142_combout\ & (\aProcessor|RegFile|R~793_regout\ & (\aProcessor|IR|Q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~793_regout\,
	datab => \aProcessor|RegFile|R~2142_combout\,
	datac => \aProcessor|IR|Q\(25),
	datad => \aProcessor|RegFile|R~921_regout\,
	combout => \aProcessor|RegFile|R~2143_combout\);

-- Location: LCCOMB_X30_Y14_N12
\aProcessor|RegFile|R~2144\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2144_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22)) # ((\aProcessor|RegFile|R~2141_combout\)))) # (!\aProcessor|IR|Q\(23) & (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~2143_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~2143_combout\,
	datad => \aProcessor|RegFile|R~2141_combout\,
	combout => \aProcessor|RegFile|R~2144_combout\);

-- Location: LCFF_X37_Y20_N31
\aProcessor|RegFile|R~889\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~889_regout\);

-- Location: LCFF_X31_Y20_N19
\aProcessor|RegFile|R~633\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~633_regout\);

-- Location: LCCOMB_X31_Y20_N18
\aProcessor|RegFile|R~2145\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2145_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~889_regout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~633_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~889_regout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~633_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~2145_combout\);

-- Location: LCFF_X32_Y13_N25
\aProcessor|RegFile|R~185\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~185_regout\);

-- Location: LCFF_X34_Y16_N25
\aProcessor|RegFile|R~281\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~281_regout\);

-- Location: LCFF_X35_Y15_N11
\aProcessor|RegFile|R~25\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~25_regout\);

-- Location: LCCOMB_X35_Y15_N10
\aProcessor|RegFile|R~2152\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2152_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~89_regout\) # ((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~25_regout\ & !\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~89_regout\,
	datac => \aProcessor|RegFile|R~25_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2152_combout\);

-- Location: LCFF_X30_Y14_N29
\aProcessor|RegFile|R~441\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~441_regout\);

-- Location: LCFF_X30_Y14_N19
\aProcessor|RegFile|R~409\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~409_regout\);

-- Location: LCCOMB_X30_Y14_N18
\aProcessor|RegFile|R~2155\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2155_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~441_regout\) # ((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & (((\aProcessor|RegFile|R~409_regout\ & !\aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~441_regout\,
	datac => \aProcessor|RegFile|R~409_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~2155_combout\);

-- Location: LCCOMB_X32_Y20_N26
\aProcessor|RegFile|R~2159\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2159_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~825_regout\))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~569_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~569_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~825_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~2159_combout\);

-- Location: LCCOMB_X37_Y20_N30
\aProcessor|RegFile|R~2166\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2166_combout\ = (\aProcessor|IR|Q\(29) & (\aProcessor|IR|Q\(30))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~889_regout\)) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~633_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~889_regout\,
	datad => \aProcessor|RegFile|R~633_regout\,
	combout => \aProcessor|RegFile|R~2166_combout\);

-- Location: LCCOMB_X35_Y20_N22
\aProcessor|RegFile|R~2167\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2167_combout\ = (\aProcessor|RegFile|R~2166_combout\ & (((\aProcessor|RegFile|R~1017_regout\) # (!\aProcessor|IR|Q\(29))))) # (!\aProcessor|RegFile|R~2166_combout\ & (\aProcessor|RegFile|R~761_regout\ & ((\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2166_combout\,
	datab => \aProcessor|RegFile|R~761_regout\,
	datac => \aProcessor|RegFile|R~1017_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~2167_combout\);

-- Location: LCCOMB_X32_Y13_N24
\aProcessor|RegFile|R~2169\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2169_combout\ = (\aProcessor|IR|Q\(28) & (\aProcessor|IR|Q\(27))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~185_regout\)) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~153_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~185_regout\,
	datad => \aProcessor|RegFile|R~153_regout\,
	combout => \aProcessor|RegFile|R~2169_combout\);

-- Location: LCCOMB_X34_Y16_N24
\aProcessor|RegFile|R~2171\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2171_combout\ = (\aProcessor|IR|Q\(27) & (\aProcessor|IR|Q\(28))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~345_regout\))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~281_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~281_regout\,
	datad => \aProcessor|RegFile|R~345_regout\,
	combout => \aProcessor|RegFile|R~2171_combout\);

-- Location: LCCOMB_X32_Y12_N28
\aProcessor|RegFile|R~2172\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2172_combout\ = (\aProcessor|RegFile|R~2171_combout\ & (((\aProcessor|RegFile|R~377_regout\) # (!\aProcessor|IR|Q\(27))))) # (!\aProcessor|RegFile|R~2171_combout\ & (\aProcessor|RegFile|R~313_regout\ & ((\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2171_combout\,
	datab => \aProcessor|RegFile|R~313_regout\,
	datac => \aProcessor|RegFile|R~377_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~2172_combout\);

-- Location: LCCOMB_X30_Y14_N28
\aProcessor|RegFile|R~2176\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2176_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~441_regout\))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~409_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~409_regout\,
	datac => \aProcessor|RegFile|R~441_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~2176_combout\);

-- Location: LCCOMB_X36_Y13_N26
\aProcessor|RegFile|R~2177\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2177_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~2176_combout\ & ((\aProcessor|RegFile|R~505_regout\))) # (!\aProcessor|RegFile|R~2176_combout\ & (\aProcessor|RegFile|R~473_regout\)))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~2176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~473_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~505_regout\,
	datad => \aProcessor|RegFile|R~2176_combout\,
	combout => \aProcessor|RegFile|R~2177_combout\);

-- Location: LCCOMB_X18_Y12_N24
\aProcessor|ALU|RZ~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~25_combout\ = (\aProcessor|MuxB|ShiftRight0~20_combout\ & \aProcessor|RA|Q\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|MuxB|ShiftRight0~20_combout\,
	datad => \aProcessor|RA|Q\(25),
	combout => \aProcessor|ALU|RZ~25_combout\);

-- Location: LCCOMB_X37_Y18_N22
\aProcessor|RegFile|R~2180\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2180_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~858_regout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~602_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~858_regout\,
	datac => \aProcessor|RegFile|R~602_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~2180_combout\);

-- Location: LCFF_X34_Y20_N25
\aProcessor|RegFile|R~698\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~698_regout\);

-- Location: LCCOMB_X34_Y20_N24
\aProcessor|RegFile|R~2182\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2182_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|RegFile|R~698_regout\) # (\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~570_regout\ & ((!\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~570_regout\,
	datac => \aProcessor|RegFile|R~698_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~2182_combout\);

-- Location: LCCOMB_X30_Y16_N16
\aProcessor|RegFile|R~2187\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2187_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25)) # ((\aProcessor|RegFile|R~762_regout\)))) # (!\aProcessor|IR|Q\(24) & (!\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~634_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~634_regout\,
	datad => \aProcessor|RegFile|R~762_regout\,
	combout => \aProcessor|RegFile|R~2187_combout\);

-- Location: LCFF_X40_Y16_N7
\aProcessor|RegFile|R~1018\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~1018_regout\);

-- Location: LCCOMB_X30_Y16_N6
\aProcessor|RegFile|R~2188\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2188_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~2187_combout\ & ((\aProcessor|RegFile|R~1018_regout\))) # (!\aProcessor|RegFile|R~2187_combout\ & (\aProcessor|RegFile|R~890_regout\)))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~2187_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~890_regout\,
	datac => \aProcessor|RegFile|R~2187_combout\,
	datad => \aProcessor|RegFile|R~1018_regout\,
	combout => \aProcessor|RegFile|R~2188_combout\);

-- Location: LCFF_X35_Y10_N7
\aProcessor|RegFile|R~154\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~154feeder_combout\,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~154_regout\);

-- Location: LCCOMB_X22_Y18_N10
\aProcessor|ALU|Selector9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector9~1_combout\ = (\aProcessor|RA|Q\(25) & (\aProcessor|ALU|Selector26~4_combout\ & !\aProcessor|CSG|SelectSignals|B_Select~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(25),
	datac => \aProcessor|ALU|Selector26~4_combout\,
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|Selector9~1_combout\);

-- Location: LCFF_X33_Y20_N11
\aProcessor|RegFile|R~699\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~699_regout\);

-- Location: LCFF_X32_Y20_N25
\aProcessor|RegFile|R~571\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~571_regout\);

-- Location: LCCOMB_X32_Y20_N24
\aProcessor|RegFile|R~2222\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2222_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~827_regout\) # ((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & (((\aProcessor|RegFile|R~571_regout\ & !\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~827_regout\,
	datac => \aProcessor|RegFile|R~571_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~2222_combout\);

-- Location: LCCOMB_X33_Y20_N10
\aProcessor|RegFile|R~2223\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2223_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~2222_combout\ & (\aProcessor|RegFile|R~955_regout\)) # (!\aProcessor|RegFile|R~2222_combout\ & ((\aProcessor|RegFile|R~699_regout\))))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~2222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~955_regout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~699_regout\,
	datad => \aProcessor|RegFile|R~2222_combout\,
	combout => \aProcessor|RegFile|R~2223_combout\);

-- Location: LCCOMB_X38_Y15_N2
\aProcessor|RegFile|R~2224\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2224_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~731_regout\))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~603_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~603_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~731_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~2224_combout\);

-- Location: LCFF_X34_Y11_N15
\aProcessor|RegFile|R~667\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~667_regout\);

-- Location: LCCOMB_X34_Y11_N14
\aProcessor|RegFile|R~2226\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2226_combout\ = (\aProcessor|IR|Q\(25) & (\aProcessor|IR|Q\(24))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~667_regout\)) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~539_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~667_regout\,
	datad => \aProcessor|RegFile|R~539_regout\,
	combout => \aProcessor|RegFile|R~2226_combout\);

-- Location: LCCOMB_X33_Y12_N14
\aProcessor|RegFile|R~2227\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2227_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~2226_combout\ & (\aProcessor|RegFile|R~923_regout\)) # (!\aProcessor|RegFile|R~2226_combout\ & ((\aProcessor|RegFile|R~795_regout\))))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~2226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~923_regout\,
	datac => \aProcessor|RegFile|R~795_regout\,
	datad => \aProcessor|RegFile|R~2226_combout\,
	combout => \aProcessor|RegFile|R~2227_combout\);

-- Location: LCFF_X40_Y16_N11
\aProcessor|RegFile|R~1019\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~1019_regout\);

-- Location: LCFF_X37_Y12_N11
\aProcessor|RegFile|R~347\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~347_regout\);

-- Location: LCFF_X37_Y12_N9
\aProcessor|RegFile|R~283\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~283_regout\);

-- Location: LCCOMB_X37_Y12_N10
\aProcessor|RegFile|R~2234\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2234_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~347_regout\) # (\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~283_regout\ & ((!\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~283_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~347_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2234_combout\);

-- Location: LCCOMB_X37_Y12_N8
\aProcessor|RegFile|R~2255\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2255_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~347_regout\)) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~283_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~347_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~283_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~2255_combout\);

-- Location: LCCOMB_X32_Y12_N18
\aProcessor|RegFile|R~2256\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2256_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~2255_combout\ & (\aProcessor|RegFile|R~379_regout\)) # (!\aProcessor|RegFile|R~2255_combout\ & ((\aProcessor|RegFile|R~315_regout\))))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~2255_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~379_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~315_regout\,
	datad => \aProcessor|RegFile|R~2255_combout\,
	combout => \aProcessor|RegFile|R~2256_combout\);

-- Location: LCCOMB_X35_Y15_N0
\aProcessor|RegFile|R~2257\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2257_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27)) # ((\aProcessor|RegFile|R~91_regout\)))) # (!\aProcessor|IR|Q\(28) & (!\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~27_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~91_regout\,
	datad => \aProcessor|RegFile|R~27_regout\,
	combout => \aProcessor|RegFile|R~2257_combout\);

-- Location: LCCOMB_X28_Y16_N4
\aProcessor|RegFile|R~2258\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2258_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~2257_combout\ & ((\aProcessor|RegFile|R~123_regout\))) # (!\aProcessor|RegFile|R~2257_combout\ & (\aProcessor|RegFile|R~59_regout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~2257_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~59_regout\,
	datab => \aProcessor|RegFile|R~123_regout\,
	datac => \aProcessor|IR|Q\(27),
	datad => \aProcessor|RegFile|R~2257_combout\,
	combout => \aProcessor|RegFile|R~2258_combout\);

-- Location: LCCOMB_X29_Y18_N10
\aProcessor|RegFile|R~2259\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2259_combout\ = (\aProcessor|IR|Q\(29) & (\aProcessor|IR|Q\(30))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~2256_combout\))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~2258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~2258_combout\,
	datad => \aProcessor|RegFile|R~2256_combout\,
	combout => \aProcessor|RegFile|R~2259_combout\);

-- Location: LCCOMB_X37_Y18_N6
\aProcessor|RegFile|R~2264\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2264_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~860_regout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~604_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~860_regout\,
	datac => \aProcessor|RegFile|R~604_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~2264_combout\);

-- Location: LCCOMB_X30_Y18_N22
\aProcessor|RegFile|R~2268\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2268_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~796_regout\) # ((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & (((!\aProcessor|IR|Q\(24) & \aProcessor|RegFile|R~540_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~796_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|IR|Q\(24),
	datad => \aProcessor|RegFile|R~540_regout\,
	combout => \aProcessor|RegFile|R~2268_combout\);

-- Location: LCFF_X30_Y18_N13
\aProcessor|RegFile|R~924\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~924feeder_combout\,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~924_regout\);

-- Location: LCCOMB_X33_Y10_N4
\aProcessor|RegFile|R~2269\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2269_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~2268_combout\ & (\aProcessor|RegFile|R~924_regout\)) # (!\aProcessor|RegFile|R~2268_combout\ & ((\aProcessor|RegFile|R~668_regout\))))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~2268_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~924_regout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~668_regout\,
	datad => \aProcessor|RegFile|R~2268_combout\,
	combout => \aProcessor|RegFile|R~2269_combout\);

-- Location: LCFF_X30_Y16_N15
\aProcessor|RegFile|R~892\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~892_regout\);

-- Location: LCFF_X38_Y16_N25
\aProcessor|RegFile|R~764\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~764_regout\);

-- Location: LCFF_X30_Y16_N9
\aProcessor|RegFile|R~636\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~636_regout\);

-- Location: LCCOMB_X30_Y16_N8
\aProcessor|RegFile|R~2271\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2271_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25)) # ((\aProcessor|RegFile|R~764_regout\)))) # (!\aProcessor|IR|Q\(24) & (!\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~636_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~636_regout\,
	datad => \aProcessor|RegFile|R~764_regout\,
	combout => \aProcessor|RegFile|R~2271_combout\);

-- Location: LCFF_X38_Y16_N23
\aProcessor|RegFile|R~1020\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~1020_regout\);

-- Location: LCCOMB_X30_Y16_N14
\aProcessor|RegFile|R~2272\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2272_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~2271_combout\ & (\aProcessor|RegFile|R~1020_regout\)) # (!\aProcessor|RegFile|R~2271_combout\ & ((\aProcessor|RegFile|R~892_regout\))))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~2271_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1020_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~892_regout\,
	datad => \aProcessor|RegFile|R~2271_combout\,
	combout => \aProcessor|RegFile|R~2272_combout\);

-- Location: LCFF_X37_Y12_N23
\aProcessor|RegFile|R~348\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~348_regout\);

-- Location: LCFF_X37_Y16_N27
\aProcessor|RegFile|R~316\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~316_regout\);

-- Location: LCFF_X37_Y15_N29
\aProcessor|RegFile|R~284\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~284_regout\);

-- Location: LCCOMB_X37_Y16_N26
\aProcessor|RegFile|R~2274\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2274_combout\ = (\aProcessor|IR|Q\(23) & (\aProcessor|IR|Q\(22))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~316_regout\)) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~284_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~316_regout\,
	datad => \aProcessor|RegFile|R~284_regout\,
	combout => \aProcessor|RegFile|R~2274_combout\);

-- Location: LCFF_X32_Y12_N31
\aProcessor|RegFile|R~380\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~380feeder_combout\,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~380_regout\);

-- Location: LCCOMB_X37_Y12_N22
\aProcessor|RegFile|R~2275\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2275_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~2274_combout\ & (\aProcessor|RegFile|R~380_regout\)) # (!\aProcessor|RegFile|R~2274_combout\ & ((\aProcessor|RegFile|R~348_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~2274_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~380_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~348_regout\,
	datad => \aProcessor|RegFile|R~2274_combout\,
	combout => \aProcessor|RegFile|R~2275_combout\);

-- Location: LCFF_X34_Y12_N17
\aProcessor|RegFile|R~188\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~188_regout\);

-- Location: LCFF_X34_Y13_N13
\aProcessor|RegFile|R~156\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~156_regout\);

-- Location: LCCOMB_X34_Y13_N12
\aProcessor|RegFile|R~2276\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2276_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~220_regout\) # ((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~156_regout\ & !\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~220_regout\,
	datac => \aProcessor|RegFile|R~156_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2276_combout\);

-- Location: LCCOMB_X34_Y12_N16
\aProcessor|RegFile|R~2277\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2277_combout\ = (\aProcessor|RegFile|R~2276_combout\ & ((\aProcessor|RegFile|R~252_regout\) # ((!\aProcessor|IR|Q\(22))))) # (!\aProcessor|RegFile|R~2276_combout\ & (((\aProcessor|RegFile|R~188_regout\ & \aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2276_combout\,
	datab => \aProcessor|RegFile|R~252_regout\,
	datac => \aProcessor|RegFile|R~188_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2277_combout\);

-- Location: LCCOMB_X34_Y18_N10
\aProcessor|RegFile|R~2278\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2278_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~60_regout\)) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~28_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~60_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~28_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2278_combout\);

-- Location: LCCOMB_X35_Y18_N2
\aProcessor|RegFile|R~2279\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2279_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~2278_combout\ & (\aProcessor|RegFile|R~124_regout\)) # (!\aProcessor|RegFile|R~2278_combout\ & ((\aProcessor|RegFile|R~92_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~2278_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~124_regout\,
	datac => \aProcessor|RegFile|R~92_regout\,
	datad => \aProcessor|RegFile|R~2278_combout\,
	combout => \aProcessor|RegFile|R~2279_combout\);

-- Location: LCCOMB_X33_Y20_N22
\aProcessor|RegFile|R~2280\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2280_combout\ = (\aProcessor|IR|Q\(25) & (\aProcessor|IR|Q\(24))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~2277_combout\))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~2279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~2279_combout\,
	datad => \aProcessor|RegFile|R~2277_combout\,
	combout => \aProcessor|RegFile|R~2280_combout\);

-- Location: LCFF_X38_Y13_N1
\aProcessor|RegFile|R~444\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~444_regout\);

-- Location: LCCOMB_X36_Y14_N12
\aProcessor|RegFile|R~2281\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2281_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~476_regout\) # (\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~412_regout\ & ((!\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~412_regout\,
	datac => \aProcessor|RegFile|R~476_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2281_combout\);

-- Location: LCCOMB_X38_Y14_N28
\aProcessor|RegFile|R~2282\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2282_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~2281_combout\ & ((\aProcessor|RegFile|R~508_regout\))) # (!\aProcessor|RegFile|R~2281_combout\ & (\aProcessor|RegFile|R~444_regout\)))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~2281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~444_regout\,
	datac => \aProcessor|RegFile|R~508_regout\,
	datad => \aProcessor|RegFile|R~2281_combout\,
	combout => \aProcessor|RegFile|R~2282_combout\);

-- Location: LCCOMB_X32_Y20_N10
\aProcessor|RegFile|R~2283\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2283_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~2280_combout\ & (\aProcessor|RegFile|R~2282_combout\)) # (!\aProcessor|RegFile|R~2280_combout\ & ((\aProcessor|RegFile|R~2275_combout\))))) # (!\aProcessor|IR|Q\(25) & 
-- (\aProcessor|RegFile|R~2280_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~2280_combout\,
	datac => \aProcessor|RegFile|R~2282_combout\,
	datad => \aProcessor|RegFile|R~2275_combout\,
	combout => \aProcessor|RegFile|R~2283_combout\);

-- Location: LCCOMB_X38_Y16_N24
\aProcessor|RegFile|R~2292\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2292_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~764_regout\))) # (!\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~636_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~636_regout\,
	datac => \aProcessor|RegFile|R~764_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~2292_combout\);

-- Location: LCCOMB_X38_Y16_N22
\aProcessor|RegFile|R~2293\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2293_combout\ = (\aProcessor|RegFile|R~2292_combout\ & (((\aProcessor|RegFile|R~1020_regout\) # (!\aProcessor|IR|Q\(30))))) # (!\aProcessor|RegFile|R~2292_combout\ & (\aProcessor|RegFile|R~892_regout\ & ((\aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2292_combout\,
	datab => \aProcessor|RegFile|R~892_regout\,
	datac => \aProcessor|RegFile|R~1020_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~2293_combout\);

-- Location: LCCOMB_X37_Y15_N28
\aProcessor|RegFile|R~2295\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2295_combout\ = (\aProcessor|IR|Q\(28) & (\aProcessor|IR|Q\(27))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~316_regout\))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~284_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~284_regout\,
	datad => \aProcessor|RegFile|R~316_regout\,
	combout => \aProcessor|RegFile|R~2295_combout\);

-- Location: LCCOMB_X37_Y12_N0
\aProcessor|RegFile|R~2296\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2296_combout\ = (\aProcessor|RegFile|R~2295_combout\ & ((\aProcessor|RegFile|R~380_regout\) # ((!\aProcessor|IR|Q\(28))))) # (!\aProcessor|RegFile|R~2295_combout\ & (((\aProcessor|RegFile|R~348_regout\ & \aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~380_regout\,
	datab => \aProcessor|RegFile|R~348_regout\,
	datac => \aProcessor|RegFile|R~2295_combout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~2296_combout\);

-- Location: LCCOMB_X19_Y15_N24
\aProcessor|ALU|Selector7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector7~0_combout\ = (\aProcessor|MuxB|ShiftRight0~31_combout\ & \aProcessor|ALU|Selector4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|MuxB|ShiftRight0~31_combout\,
	datac => \aProcessor|ALU|Selector4~0_combout\,
	combout => \aProcessor|ALU|Selector7~0_combout\);

-- Location: LCCOMB_X19_Y15_N10
\aProcessor|ALU|RZ~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~28_combout\ = (\aProcessor|MuxB|ShiftRight0~31_combout\ & \aProcessor|RA|Q\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|MuxB|ShiftRight0~31_combout\,
	datac => \aProcessor|RA|Q\(28),
	combout => \aProcessor|ALU|RZ~28_combout\);

-- Location: LCCOMB_X32_Y20_N30
\aProcessor|RegFile|R~2306\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2306_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~829_regout\) # ((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & (((\aProcessor|RegFile|R~573_regout\ & !\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~829_regout\,
	datac => \aProcessor|RegFile|R~573_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~2306_combout\);

-- Location: LCFF_X37_Y17_N19
\aProcessor|RegFile|R~605\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~605_regout\);

-- Location: LCCOMB_X30_Y16_N28
\aProcessor|RegFile|R~2313\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2313_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~893_regout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~637_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~893_regout\,
	datac => \aProcessor|RegFile|R~637_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~2313_combout\);

-- Location: LCCOMB_X40_Y16_N0
\aProcessor|RegFile|R~2314\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2314_combout\ = (\aProcessor|RegFile|R~2313_combout\ & ((\aProcessor|RegFile|R~1021_regout\) # ((!\aProcessor|IR|Q\(24))))) # (!\aProcessor|RegFile|R~2313_combout\ & (((\aProcessor|RegFile|R~765_regout\ & \aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2313_combout\,
	datab => \aProcessor|RegFile|R~1021_regout\,
	datac => \aProcessor|RegFile|R~765_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~2314_combout\);

-- Location: LCFF_X36_Y15_N13
\aProcessor|RegFile|R~221\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~221_regout\);

-- Location: LCFF_X29_Y15_N17
\aProcessor|RegFile|R~189\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~189_regout\);

-- Location: LCCOMB_X29_Y15_N26
\aProcessor|RegFile|R~2316\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2316_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~189_regout\) # ((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & (((\aProcessor|RegFile|R~157_regout\ & !\aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~189_regout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~157_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~2316_combout\);

-- Location: LCCOMB_X29_Y15_N24
\aProcessor|RegFile|R~2317\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2317_combout\ = (\aProcessor|RegFile|R~2316_combout\ & (((\aProcessor|RegFile|R~253_regout\) # (!\aProcessor|IR|Q\(23))))) # (!\aProcessor|RegFile|R~2316_combout\ & (\aProcessor|RegFile|R~221_regout\ & ((\aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~221_regout\,
	datab => \aProcessor|RegFile|R~2316_combout\,
	datac => \aProcessor|RegFile|R~253_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~2317_combout\);

-- Location: LCFF_X33_Y14_N19
\aProcessor|RegFile|R~509\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~509_regout\);

-- Location: LCCOMB_X22_Y12_N6
\aProcessor|ALU|RZ~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~29_combout\ = (\aProcessor|MuxB|ShiftRight0~23_combout\ & \aProcessor|RA|Q\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~23_combout\,
	datad => \aProcessor|RA|Q\(29),
	combout => \aProcessor|ALU|RZ~29_combout\);

-- Location: LCCOMB_X37_Y17_N18
\aProcessor|RegFile|R~2329\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2329_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~733_regout\)) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~605_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~733_regout\,
	datac => \aProcessor|RegFile|R~605_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~2329_combout\);

-- Location: LCCOMB_X31_Y17_N24
\aProcessor|RegFile|R~2330\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2330_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~2329_combout\ & (\aProcessor|RegFile|R~989_regout\)) # (!\aProcessor|RegFile|R~2329_combout\ & ((\aProcessor|RegFile|R~861_regout\))))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~2329_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~989_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~861_regout\,
	datad => \aProcessor|RegFile|R~2329_combout\,
	combout => \aProcessor|RegFile|R~2330_combout\);

-- Location: LCCOMB_X35_Y19_N4
\aProcessor|RegFile|R~2341\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2341_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~93_regout\))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~29_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~29_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~93_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~2341_combout\);

-- Location: LCCOMB_X31_Y16_N24
\aProcessor|RegFile|R~2342\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2342_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~2341_combout\ & ((\aProcessor|RegFile|R~125_regout\))) # (!\aProcessor|RegFile|R~2341_combout\ & (\aProcessor|RegFile|R~61_regout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~2341_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~61_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~125_regout\,
	datad => \aProcessor|RegFile|R~2341_combout\,
	combout => \aProcessor|RegFile|R~2342_combout\);

-- Location: LCCOMB_X33_Y14_N8
\aProcessor|RegFile|R~2344\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2344_combout\ = (\aProcessor|IR|Q\(28) & (\aProcessor|IR|Q\(27))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~445_regout\)) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~413_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~445_regout\,
	datad => \aProcessor|RegFile|R~413_regout\,
	combout => \aProcessor|RegFile|R~2344_combout\);

-- Location: LCCOMB_X33_Y14_N18
\aProcessor|RegFile|R~2345\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2345_combout\ = (\aProcessor|RegFile|R~2344_combout\ & (((\aProcessor|RegFile|R~509_regout\) # (!\aProcessor|IR|Q\(28))))) # (!\aProcessor|RegFile|R~2344_combout\ & (\aProcessor|RegFile|R~477_regout\ & ((\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2344_combout\,
	datab => \aProcessor|RegFile|R~477_regout\,
	datac => \aProcessor|RegFile|R~509_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~2345_combout\);

-- Location: LCFF_X37_Y18_N21
\aProcessor|RegFile|R~862\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~862_regout\);

-- Location: LCFF_X37_Y18_N11
\aProcessor|RegFile|R~606\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~606_regout\);

-- Location: LCCOMB_X37_Y18_N10
\aProcessor|RegFile|R~2348\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2348_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~862_regout\) # ((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & (((\aProcessor|RegFile|R~606_regout\ & !\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~862_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~606_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~2348_combout\);

-- Location: LCFF_X34_Y19_N25
\aProcessor|RegFile|R~830\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~830_regout\);

-- Location: LCFF_X33_Y10_N7
\aProcessor|RegFile|R~670\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~670_regout\);

-- Location: LCFF_X35_Y20_N3
\aProcessor|RegFile|R~766\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~766_regout\);

-- Location: LCFF_X30_Y16_N3
\aProcessor|RegFile|R~638\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~638_regout\);

-- Location: LCCOMB_X30_Y16_N2
\aProcessor|RegFile|R~2355\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2355_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~766_regout\) # ((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & (((\aProcessor|RegFile|R~638_regout\ & !\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~766_regout\,
	datac => \aProcessor|RegFile|R~638_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~2355_combout\);

-- Location: LCFF_X36_Y14_N21
\aProcessor|RegFile|R~478\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~478_regout\);

-- Location: LCFF_X36_Y14_N3
\aProcessor|RegFile|R~414\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~414_regout\);

-- Location: LCCOMB_X36_Y14_N20
\aProcessor|RegFile|R~2365\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2365_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~478_regout\) # (\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~414_regout\ & ((!\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~414_regout\,
	datac => \aProcessor|RegFile|R~478_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2365_combout\);

-- Location: LCCOMB_X22_Y14_N6
\aProcessor|ALU|RZ~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~30_combout\ = (\aProcessor|RA|Q\(30) & \aProcessor|MuxB|ShiftRight0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(30),
	datad => \aProcessor|MuxB|ShiftRight0~24_combout\,
	combout => \aProcessor|ALU|RZ~30_combout\);

-- Location: LCCOMB_X37_Y18_N20
\aProcessor|RegFile|R~2369\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2369_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~862_regout\))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~606_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~606_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~862_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~2369_combout\);

-- Location: LCCOMB_X31_Y17_N18
\aProcessor|RegFile|R~2370\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2370_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~2369_combout\ & ((\aProcessor|RegFile|R~990_regout\))) # (!\aProcessor|RegFile|R~2369_combout\ & (\aProcessor|RegFile|R~734_regout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~2369_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~734_regout\,
	datac => \aProcessor|RegFile|R~990_regout\,
	datad => \aProcessor|RegFile|R~2369_combout\,
	combout => \aProcessor|RegFile|R~2370_combout\);

-- Location: LCCOMB_X34_Y20_N8
\aProcessor|RegFile|R~2371\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2371_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|RegFile|R~702_regout\) # (\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~574_regout\ & ((!\aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~574_regout\,
	datac => \aProcessor|RegFile|R~702_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~2371_combout\);

-- Location: LCCOMB_X34_Y19_N24
\aProcessor|RegFile|R~2372\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2372_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~2371_combout\ & (\aProcessor|RegFile|R~958_regout\)) # (!\aProcessor|RegFile|R~2371_combout\ & ((\aProcessor|RegFile|R~830_regout\))))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~2371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~958_regout\,
	datac => \aProcessor|RegFile|R~830_regout\,
	datad => \aProcessor|RegFile|R~2371_combout\,
	combout => \aProcessor|RegFile|R~2372_combout\);

-- Location: LCCOMB_X33_Y15_N0
\aProcessor|RegFile|R~2373\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2373_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~798_regout\) # ((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & (((\aProcessor|RegFile|R~542_regout\ & !\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~798_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~542_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~2373_combout\);

-- Location: LCCOMB_X33_Y10_N6
\aProcessor|RegFile|R~2374\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2374_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~2373_combout\ & (\aProcessor|RegFile|R~926_regout\)) # (!\aProcessor|RegFile|R~2373_combout\ & ((\aProcessor|RegFile|R~670_regout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~2373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~926_regout\,
	datac => \aProcessor|RegFile|R~670_regout\,
	datad => \aProcessor|RegFile|R~2373_combout\,
	combout => \aProcessor|RegFile|R~2374_combout\);

-- Location: LCCOMB_X31_Y17_N12
\aProcessor|RegFile|R~2375\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2375_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|RegFile|R~2372_combout\) # (\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~2374_combout\ & ((!\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2374_combout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~2372_combout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~2375_combout\);

-- Location: LCCOMB_X35_Y20_N2
\aProcessor|RegFile|R~2376\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2376_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~766_regout\))) # (!\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~638_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~638_regout\,
	datac => \aProcessor|RegFile|R~766_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~2376_combout\);

-- Location: LCCOMB_X35_Y16_N18
\aProcessor|RegFile|R~2377\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2377_combout\ = (\aProcessor|RegFile|R~2376_combout\ & ((\aProcessor|RegFile|R~1022_regout\) # ((!\aProcessor|IR|Q\(30))))) # (!\aProcessor|RegFile|R~2376_combout\ & (((\aProcessor|RegFile|R~894_regout\ & \aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2376_combout\,
	datab => \aProcessor|RegFile|R~1022_regout\,
	datac => \aProcessor|RegFile|R~894_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~2377_combout\);

-- Location: LCCOMB_X31_Y17_N14
\aProcessor|RegFile|R~2378\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2378_combout\ = (\aProcessor|RegFile|R~2375_combout\ & (((\aProcessor|RegFile|R~2377_combout\) # (!\aProcessor|IR|Q\(28))))) # (!\aProcessor|RegFile|R~2375_combout\ & (\aProcessor|RegFile|R~2370_combout\ & (\aProcessor|IR|Q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2375_combout\,
	datab => \aProcessor|RegFile|R~2370_combout\,
	datac => \aProcessor|IR|Q\(28),
	datad => \aProcessor|RegFile|R~2377_combout\,
	combout => \aProcessor|RegFile|R~2378_combout\);

-- Location: LCCOMB_X34_Y18_N4
\aProcessor|RegFile|R~2383\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2383_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28)) # ((\aProcessor|RegFile|R~62_regout\)))) # (!\aProcessor|IR|Q\(27) & (!\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~30_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~62_regout\,
	datad => \aProcessor|RegFile|R~30_regout\,
	combout => \aProcessor|RegFile|R~2383_combout\);

-- Location: LCCOMB_X35_Y18_N10
\aProcessor|RegFile|R~2384\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2384_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~2383_combout\ & ((\aProcessor|RegFile|R~126_regout\))) # (!\aProcessor|RegFile|R~2383_combout\ & (\aProcessor|RegFile|R~94_regout\)))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~2383_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~94_regout\,
	datac => \aProcessor|RegFile|R~126_regout\,
	datad => \aProcessor|RegFile|R~2383_combout\,
	combout => \aProcessor|RegFile|R~2384_combout\);

-- Location: LCCOMB_X36_Y14_N2
\aProcessor|RegFile|R~2386\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2386_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~478_regout\)) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~414_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~478_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~414_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~2386_combout\);

-- Location: LCFF_X32_Y20_N29
\aProcessor|RegFile|R~831\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~831_regout\);

-- Location: LCFF_X32_Y20_N7
\aProcessor|RegFile|R~575\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~575_regout\);

-- Location: LCCOMB_X32_Y20_N6
\aProcessor|RegFile|R~2390\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2390_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~831_regout\) # ((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & (((\aProcessor|RegFile|R~575_regout\ & !\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~831_regout\,
	datac => \aProcessor|RegFile|R~575_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~2390_combout\);

-- Location: LCCOMB_X38_Y15_N16
\aProcessor|RegFile|R~2392\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2392_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|RegFile|R~735_regout\) # (\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~607_regout\ & ((!\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~607_regout\,
	datac => \aProcessor|RegFile|R~735_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~2392_combout\);

-- Location: LCFF_X30_Y13_N27
\aProcessor|RegFile|R~671\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~671_regout\);

-- Location: LCFF_X33_Y15_N13
\aProcessor|RegFile|R~543\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~543_regout\);

-- Location: LCCOMB_X33_Y15_N12
\aProcessor|RegFile|R~2394\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2394_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~671_regout\)) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~543_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~671_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~543_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~2394_combout\);

-- Location: LCCOMB_X30_Y16_N30
\aProcessor|RegFile|R~2397\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2397_combout\ = (\aProcessor|IR|Q\(24) & (\aProcessor|IR|Q\(25))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~895_regout\))) # (!\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~639_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~639_regout\,
	datad => \aProcessor|RegFile|R~895_regout\,
	combout => \aProcessor|RegFile|R~2397_combout\);

-- Location: LCFF_X31_Y12_N13
\aProcessor|RegFile|R~223\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~223_regout\);

-- Location: LCFF_X29_Y15_N19
\aProcessor|RegFile|R~191\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~191feeder_combout\,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~191_regout\);

-- Location: LCFF_X35_Y10_N11
\aProcessor|RegFile|R~159\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~159_regout\);

-- Location: LCCOMB_X30_Y11_N2
\aProcessor|RegFile|R~2400\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2400_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~191_regout\)) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~159_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~191_regout\,
	datac => \aProcessor|RegFile|R~159_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2400_combout\);

-- Location: LCFF_X31_Y12_N27
\aProcessor|RegFile|R~255\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~255_regout\);

-- Location: LCCOMB_X31_Y12_N12
\aProcessor|RegFile|R~2401\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2401_combout\ = (\aProcessor|RegFile|R~2400_combout\ & ((\aProcessor|RegFile|R~255_regout\) # ((!\aProcessor|IR|Q\(23))))) # (!\aProcessor|RegFile|R~2400_combout\ & (((\aProcessor|RegFile|R~223_regout\ & \aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2400_combout\,
	datab => \aProcessor|RegFile|R~255_regout\,
	datac => \aProcessor|RegFile|R~223_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~2401_combout\);

-- Location: LCFF_X35_Y10_N21
\aProcessor|RegFile|R~383\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~383_regout\);

-- Location: LCCOMB_X35_Y15_N6
\aProcessor|RegFile|R~2404\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2404_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~95_regout\) # ((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~31_regout\ & !\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~95_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~31_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2404_combout\);

-- Location: LCCOMB_X30_Y14_N14
\aProcessor|RegFile|R~2407\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2407_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~447_regout\) # ((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & (((\aProcessor|RegFile|R~415_regout\ & !\aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~447_regout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~415_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~2407_combout\);

-- Location: LCCOMB_X20_Y15_N20
\aProcessor|ALU|Selector32~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector32~8_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Add3~62_combout\))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (\aProcessor|MuxB|ShiftRight0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~25_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|ALU|Add3~62_combout\,
	combout => \aProcessor|ALU|Selector32~8_combout\);

-- Location: LCCOMB_X20_Y15_N6
\aProcessor|ALU|Selector32~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector32~9_combout\ = (\aProcessor|RA|Q\(31) & ((\aProcessor|ALU|Selector32~8_combout\ & ((!\aProcessor|CSG|SelectSignals|ALU_Op\(1)))) # (!\aProcessor|ALU|Selector32~8_combout\ & (!\aProcessor|CSG|SelectSignals|ALU_Op\(0))))) # 
-- (!\aProcessor|RA|Q\(31) & ((\aProcessor|ALU|Selector32~8_combout\) # ((\aProcessor|CSG|SelectSignals|ALU_Op\(0) & \aProcessor|CSG|SelectSignals|ALU_Op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datab => \aProcessor|RA|Q\(31),
	datac => \aProcessor|ALU|Selector32~8_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	combout => \aProcessor|ALU|Selector32~9_combout\);

-- Location: LCCOMB_X19_Y15_N30
\aProcessor|ALU|Selector32~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector32~10_combout\ = (\aProcessor|RA|Q\(30) & \aProcessor|CSG|SelectSignals|ALU_Op\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|RA|Q\(30),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	combout => \aProcessor|ALU|Selector32~10_combout\);

-- Location: LCCOMB_X32_Y20_N28
\aProcessor|RegFile|R~2411\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2411_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~831_regout\))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~575_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~575_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~831_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~2411_combout\);

-- Location: LCCOMB_X33_Y20_N14
\aProcessor|RegFile|R~2412\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2412_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~2411_combout\ & ((\aProcessor|RegFile|R~959_regout\))) # (!\aProcessor|RegFile|R~2411_combout\ & (\aProcessor|RegFile|R~703_regout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~2411_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~703_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~959_regout\,
	datad => \aProcessor|RegFile|R~2411_combout\,
	combout => \aProcessor|RegFile|R~2412_combout\);

-- Location: LCCOMB_X30_Y13_N26
\aProcessor|RegFile|R~2415\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2415_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30)) # ((\aProcessor|RegFile|R~671_regout\)))) # (!\aProcessor|IR|Q\(29) & (!\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~543_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~671_regout\,
	datad => \aProcessor|RegFile|R~543_regout\,
	combout => \aProcessor|RegFile|R~2415_combout\);

-- Location: LCCOMB_X30_Y11_N28
\aProcessor|RegFile|R~2421\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2421_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~191_regout\) # ((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & (((\aProcessor|RegFile|R~159_regout\ & !\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~191_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~159_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~2421_combout\);

-- Location: LCCOMB_X31_Y12_N26
\aProcessor|RegFile|R~2422\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2422_combout\ = (\aProcessor|RegFile|R~2421_combout\ & (((\aProcessor|RegFile|R~255_regout\) # (!\aProcessor|IR|Q\(28))))) # (!\aProcessor|RegFile|R~2421_combout\ & (\aProcessor|RegFile|R~223_regout\ & ((\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~223_regout\,
	datab => \aProcessor|RegFile|R~2421_combout\,
	datac => \aProcessor|RegFile|R~255_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~2422_combout\);

-- Location: LCFF_X45_Y16_N31
\debounceit0|PB_sync_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	sdata => \debounceit0|PB_sync_0~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_sync_1~regout\);

-- Location: LCCOMB_X45_Y16_N28
\debounceit0|PB_state~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_state~0_combout\ = (\debounceit0|PB_cnt\(1) & (\debounceit0|PB_cnt\(0) & (\debounceit0|PB_state~regout\ $ (\debounceit0|PB_sync_1~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit0|PB_cnt\(1),
	datab => \debounceit0|PB_state~regout\,
	datac => \debounceit0|PB_cnt\(0),
	datad => \debounceit0|PB_sync_1~regout\,
	combout => \debounceit0|PB_state~0_combout\);

-- Location: LCCOMB_X45_Y16_N26
\debounceit0|PB_state~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_state~1_combout\ = (\debounceit0|PB_cnt\(2) & (\debounceit0|PB_cnt\(4) & (\debounceit0|PB_cnt\(5) & \debounceit0|PB_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit0|PB_cnt\(2),
	datab => \debounceit0|PB_cnt\(4),
	datac => \debounceit0|PB_cnt\(5),
	datad => \debounceit0|PB_cnt\(3),
	combout => \debounceit0|PB_state~1_combout\);

-- Location: LCCOMB_X45_Y16_N24
\debounceit0|PB_state~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_state~2_combout\ = (\debounceit0|PB_cnt\(8) & (\debounceit0|PB_cnt\(7) & (\debounceit0|PB_cnt\(6) & \debounceit0|PB_cnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit0|PB_cnt\(8),
	datab => \debounceit0|PB_cnt\(7),
	datac => \debounceit0|PB_cnt\(6),
	datad => \debounceit0|PB_cnt\(9),
	combout => \debounceit0|PB_state~2_combout\);

-- Location: LCCOMB_X45_Y16_N20
\debounceit0|PB_state~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_state~3_combout\ = (\debounceit0|PB_cnt\(13) & (\debounceit0|PB_cnt\(12) & (\debounceit0|PB_cnt\(11) & \debounceit0|PB_cnt\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit0|PB_cnt\(13),
	datab => \debounceit0|PB_cnt\(12),
	datac => \debounceit0|PB_cnt\(11),
	datad => \debounceit0|PB_cnt\(10),
	combout => \debounceit0|PB_state~3_combout\);

-- Location: LCCOMB_X45_Y16_N22
\debounceit0|PB_state~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_state~4_combout\ = (\debounceit0|PB_state~3_combout\ & (\debounceit0|PB_state~1_combout\ & (\debounceit0|PB_state~2_combout\ & \debounceit0|PB_state~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit0|PB_state~3_combout\,
	datab => \debounceit0|PB_state~1_combout\,
	datac => \debounceit0|PB_state~2_combout\,
	datad => \debounceit0|PB_state~0_combout\,
	combout => \debounceit0|PB_state~4_combout\);

-- Location: LCCOMB_X45_Y16_N4
\debounceit0|PB_state~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_state~5_combout\ = \debounceit0|PB_state~regout\ $ (((\debounceit0|PB_cnt\(15) & (\debounceit0|PB_cnt\(14) & \debounceit0|PB_state~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit0|PB_cnt\(15),
	datab => \debounceit0|PB_cnt\(14),
	datac => \debounceit0|PB_state~regout\,
	datad => \debounceit0|PB_state~4_combout\,
	combout => \debounceit0|PB_state~5_combout\);

-- Location: LCCOMB_X21_Y11_N10
\aProcessor|CSG|SelectSignals|Y_Select[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Y_Select[0]~0_combout\ = (\aProcessor|CSG|DecodeInst|Decoder0~0_combout\ & ((\aProcessor|CSG|SelectSignals|Equal15~0_combout\) # (\aProcessor|CSG|SelectSignals|Equal14~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|Equal15~0_combout\,
	datac => \aProcessor|CSG|SelectSignals|Equal14~0_combout\,
	datad => \aProcessor|CSG|DecodeInst|Decoder0~0_combout\,
	combout => \aProcessor|CSG|SelectSignals|Y_Select[0]~0_combout\);

-- Location: LCCOMB_X28_Y14_N16
\debounceit3|PB_state~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_state~3_combout\ = (\debounceit3|PB_cnt\(13) & (\debounceit3|PB_cnt\(12) & (\debounceit3|PB_cnt\(10) & \debounceit3|PB_cnt\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit3|PB_cnt\(13),
	datab => \debounceit3|PB_cnt\(12),
	datac => \debounceit3|PB_cnt\(10),
	datad => \debounceit3|PB_cnt\(11),
	combout => \debounceit3|PB_state~3_combout\);

-- Location: LCCOMB_X21_Y14_N16
\aProcessor|ALU|Equal18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Equal18~0_combout\ = (!\aProcessor|ALU|Selector34~7_combout\ & (((!\aProcessor|MuxB|ShiftRight0~4_combout\ & !\aProcessor|MuxB|ShiftRight0~2_combout\)) # (!\aProcessor|ALU|Selector4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~4_combout\,
	datab => \aProcessor|ALU|Selector4~0_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~2_combout\,
	datad => \aProcessor|ALU|Selector34~7_combout\,
	combout => \aProcessor|ALU|Equal18~0_combout\);

-- Location: LCCOMB_X21_Y14_N18
\aProcessor|ALU|Equal18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Equal18~1_combout\ = (!\aProcessor|ALU|Selector32~7_combout\ & (!\aProcessor|ALU|Selector31~11_combout\ & (\aProcessor|ALU|Equal18~0_combout\ & !\aProcessor|ALU|Selector33~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector32~7_combout\,
	datab => \aProcessor|ALU|Selector31~11_combout\,
	datac => \aProcessor|ALU|Equal18~0_combout\,
	datad => \aProcessor|ALU|Selector33~9_combout\,
	combout => \aProcessor|ALU|Equal18~1_combout\);

-- Location: LCCOMB_X23_Y14_N4
\aProcessor|ALU|Equal18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Equal18~2_combout\ = (!\aProcessor|ALU|Selector30~7_combout\ & (((!\aProcessor|MuxB|ShiftRight0~6_combout\ & !\aProcessor|MuxB|ShiftRight0~26_combout\)) # (!\aProcessor|ALU|Selector4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~6_combout\,
	datab => \aProcessor|MuxB|ShiftRight0~26_combout\,
	datac => \aProcessor|ALU|Selector4~0_combout\,
	datad => \aProcessor|ALU|Selector30~7_combout\,
	combout => \aProcessor|ALU|Equal18~2_combout\);

-- Location: LCCOMB_X23_Y14_N0
\aProcessor|ALU|Equal18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Equal18~3_combout\ = (!\aProcessor|ALU|Selector27~11_combout\ & (\aProcessor|ALU|Equal18~2_combout\ & (!\aProcessor|ALU|Selector29~11_combout\ & !\aProcessor|ALU|Selector28~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector27~11_combout\,
	datab => \aProcessor|ALU|Equal18~2_combout\,
	datac => \aProcessor|ALU|Selector29~11_combout\,
	datad => \aProcessor|ALU|Selector28~7_combout\,
	combout => \aProcessor|ALU|Equal18~3_combout\);

-- Location: LCCOMB_X19_Y13_N2
\aProcessor|ALU|Equal18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Equal18~4_combout\ = (!\aProcessor|ALU|Selector24~7_combout\ & (!\aProcessor|ALU|Selector23~14_combout\ & (!\aProcessor|ALU|Selector26~12_combout\ & !\aProcessor|ALU|Selector25~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector24~7_combout\,
	datab => \aProcessor|ALU|Selector23~14_combout\,
	datac => \aProcessor|ALU|Selector26~12_combout\,
	datad => \aProcessor|ALU|Selector25~13_combout\,
	combout => \aProcessor|ALU|Equal18~4_combout\);

-- Location: LCCOMB_X20_Y14_N14
\aProcessor|ALU|Equal18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Equal18~5_combout\ = (!\aProcessor|ALU|Selector22~7_combout\ & (!\aProcessor|ALU|Selector19~8_combout\ & (!\aProcessor|ALU|Selector20~7_combout\ & !\aProcessor|ALU|Selector21~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector22~7_combout\,
	datab => \aProcessor|ALU|Selector19~8_combout\,
	datac => \aProcessor|ALU|Selector20~7_combout\,
	datad => \aProcessor|ALU|Selector21~13_combout\,
	combout => \aProcessor|ALU|Equal18~5_combout\);

-- Location: LCCOMB_X19_Y14_N20
\aProcessor|ALU|Equal18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Equal18~6_combout\ = (\aProcessor|ALU|Equal18~3_combout\ & (\aProcessor|ALU|Equal18~5_combout\ & (\aProcessor|ALU|Equal18~1_combout\ & \aProcessor|ALU|Equal18~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Equal18~3_combout\,
	datab => \aProcessor|ALU|Equal18~5_combout\,
	datac => \aProcessor|ALU|Equal18~1_combout\,
	datad => \aProcessor|ALU|Equal18~4_combout\,
	combout => \aProcessor|ALU|Equal18~6_combout\);

-- Location: LCCOMB_X45_Y16_N16
\debounceit0|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|comb~0_combout\ = \debounceit0|PB_state~regout\ $ (!\debounceit0|PB_sync_1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounceit0|PB_state~regout\,
	datad => \debounceit0|PB_sync_1~regout\,
	combout => \debounceit0|comb~0_combout\);

-- Location: LCFF_X45_Y16_N17
\debounceit0|PB_sync_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	sdata => \debounceit0|PB_sync_0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit0|PB_sync_0~regout\);

-- Location: LCCOMB_X24_Y13_N18
\aProcessor|displayAll|Mux28~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~68_combout\ = (\aProcessor|displayAll|Mux28~30_combout\) # ((\Memory|ROM1|altsyncram_component|auto_generated|q_a\(4) & (\switch~combout\(0) & \switch~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(4),
	datab => \aProcessor|displayAll|Mux28~30_combout\,
	datac => \switch~combout\(0),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~68_combout\);

-- Location: LCCOMB_X25_Y19_N8
\aProcessor|displayAll|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux15~7_combout\ = (\switch~combout\(3) & (!\switch~combout\(4) & ((\aProcessor|displayAll|Mux10~2_combout\) # (\aProcessor|displayAll|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux10~2_combout\,
	datab => \switch~combout\(3),
	datac => \switch~combout\(4),
	datad => \aProcessor|displayAll|Mux10~0_combout\,
	combout => \aProcessor|displayAll|Mux15~7_combout\);

-- Location: LCCOMB_X20_Y13_N6
\aProcessor|ALU|Selector23~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector23~15_combout\ = (\aProcessor|ALU|Selector4~0_combout\ & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(18)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector4~0_combout\,
	datab => \aProcessor|RB|Q\(12),
	datac => \aProcessor|IR|Q\(18),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|Selector23~15_combout\);

-- Location: LCCOMB_X24_Y16_N6
\aProcessor|CSG|SelectSignals|WideOr1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|WideOr1~10_combout\ = (\aProcessor|CSG|SelectSignals|Equal10~0_combout\ & ((\aProcessor|CSG|DecodeInst|Decoder1~0_combout\) # (\aProcessor|IR|Q\(6) $ (!\aProcessor|IR|Q\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(6),
	datab => \aProcessor|CSG|DecodeInst|Decoder1~0_combout\,
	datac => \aProcessor|IR|Q\(7),
	datad => \aProcessor|CSG|SelectSignals|Equal10~0_combout\,
	combout => \aProcessor|CSG|SelectSignals|WideOr1~10_combout\);

-- Location: LCCOMB_X23_Y17_N6
\aProcessor|ALU|Selector29~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector29~13_combout\ = (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(1) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(0)))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & 
-- (\aProcessor|ALU|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|ALU|Add0~12_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector29~13_combout\);

-- Location: LCCOMB_X45_Y16_N30
\debounceit0|PB_sync_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit0|PB_sync_0~0_combout\ = !\pushBut~combout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pushBut~combout\(0),
	combout => \debounceit0|PB_sync_0~0_combout\);

-- Location: LCCOMB_X23_Y18_N14
\Memory|RAM1|mem_bank~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~32_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(0)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~32_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(0),
	combout => \Memory|RAM1|mem_bank~32_combout\);

-- Location: LCCOMB_X27_Y18_N30
\Memory|RAM1|mem_bank~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~33_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(1)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~33_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(1),
	combout => \Memory|RAM1|mem_bank~33_combout\);

-- Location: LCCOMB_X25_Y18_N2
\Memory|RAM1|mem_bank~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~37_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(5)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~37_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(5),
	combout => \Memory|RAM1|mem_bank~37_combout\);

-- Location: LCCOMB_X25_Y13_N24
\Memory|RAM1|mem_bank~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~7_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~7_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~7_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(7),
	combout => \Memory|RAM1|mem_bank~7_combout\);

-- Location: LCCOMB_X24_Y13_N30
\Memory|RAM1|mem_bank~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~40_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(8)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~40_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(8),
	combout => \Memory|RAM1|mem_bank~40_combout\);

-- Location: LCCOMB_X16_Y13_N30
\Memory|RAM1|mem_bank~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~42_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(10)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~42_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~42_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(10),
	combout => \Memory|RAM1|mem_bank~42_combout\);

-- Location: LCCOMB_X25_Y13_N16
\Memory|RAM1|mem_bank~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~12_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~12_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~12_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(12),
	combout => \Memory|RAM1|mem_bank~12_combout\);

-- Location: LCCOMB_X27_Y12_N24
\Memory|RAM1|mem_bank~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~45_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(13)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~45_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(13),
	combout => \Memory|RAM1|mem_bank~45_combout\);

-- Location: LCCOMB_X21_Y13_N16
\Memory|RAM1|mem_bank~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~49_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(17)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~49_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(17),
	combout => \Memory|RAM1|mem_bank~49_combout\);

-- Location: LCCOMB_X17_Y13_N16
\Memory|RAM1|mem_bank~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~18_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~18_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~18_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(18),
	combout => \Memory|RAM1|mem_bank~18_combout\);

-- Location: LCCOMB_X22_Y19_N20
\Memory|RAM1|mem_bank~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~21_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~21_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~21_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(21),
	combout => \Memory|RAM1|mem_bank~21_combout\);

-- Location: LCCOMB_X25_Y13_N20
\Memory|RAM1|mem_bank~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~27_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~27_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~27_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(27),
	combout => \Memory|RAM1|mem_bank~27_combout\);

-- Location: LCCOMB_X21_Y11_N24
\Memory|RAM1|mem_bank~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~60_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(28)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~60_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(28),
	combout => \Memory|RAM1|mem_bank~60_combout\);

-- Location: LCCOMB_X21_Y11_N16
\Memory|RAM1|mem_bank~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~62_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(30)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~62_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(30),
	combout => \Memory|RAM1|mem_bank~62_combout\);

-- Location: LCCOMB_X17_Y13_N24
\Memory|RAM1|mem_bank~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~31_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~31_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~31_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(31),
	combout => \Memory|RAM1|mem_bank~31_combout\);

-- Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\pushBut[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_pushBut(0),
	combout => \pushBut~combout\(0));

-- Location: CLKCTRL_G6
\debounceit0|PB_state~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \debounceit0|PB_state~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \debounceit0|PB_state~clkctrl_outclk\);

-- Location: LCCOMB_X34_Y16_N28
\aProcessor|RegFile|R~768feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~768feeder_combout\ = \aProcessor|RY|Q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(0),
	combout => \aProcessor|RegFile|R~768feeder_combout\);

-- Location: LCCOMB_X31_Y15_N16
\aProcessor|RegFile|R~256feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~256feeder_combout\ = \aProcessor|RY|Q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(0),
	combout => \aProcessor|RegFile|R~256feeder_combout\);

-- Location: LCCOMB_X28_Y12_N4
\aProcessor|RegFile|R~225feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~225feeder_combout\ = \aProcessor|RY|Q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(1),
	combout => \aProcessor|RegFile|R~225feeder_combout\);

-- Location: LCCOMB_X38_Y12_N28
\aProcessor|RegFile|R~418feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~418feeder_combout\ = \aProcessor|RY|Q\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(2),
	combout => \aProcessor|RegFile|R~418feeder_combout\);

-- Location: LCCOMB_X33_Y13_N24
\aProcessor|RegFile|R~132feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~132feeder_combout\ = \aProcessor|RY|Q\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(4),
	combout => \aProcessor|RegFile|R~132feeder_combout\);

-- Location: LCCOMB_X34_Y13_N6
\aProcessor|RegFile|R~133feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~133feeder_combout\ = \aProcessor|RY|Q\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(5),
	combout => \aProcessor|RegFile|R~133feeder_combout\);

-- Location: LCCOMB_X38_Y12_N6
\aProcessor|RegFile|R~229feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~229feeder_combout\ = \aProcessor|RY|Q\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(5),
	combout => \aProcessor|RegFile|R~229feeder_combout\);

-- Location: LCCOMB_X34_Y15_N18
\aProcessor|RegFile|R~519feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~519feeder_combout\ = \aProcessor|RY|Q\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(7),
	combout => \aProcessor|RegFile|R~519feeder_combout\);

-- Location: LCCOMB_X36_Y10_N0
\aProcessor|RegFile|R~872feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~872feeder_combout\ = \aProcessor|RY|Q\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(8),
	combout => \aProcessor|RegFile|R~872feeder_combout\);

-- Location: LCCOMB_X35_Y20_N0
\aProcessor|RegFile|R~745feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~745feeder_combout\ = \aProcessor|RY|Q\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(9),
	combout => \aProcessor|RegFile|R~745feeder_combout\);

-- Location: LCCOMB_X31_Y15_N24
\aProcessor|RegFile|R~265feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~265feeder_combout\ = \aProcessor|RY|Q\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(9),
	combout => \aProcessor|RegFile|R~265feeder_combout\);

-- Location: LCCOMB_X36_Y19_N12
\aProcessor|RegFile|R~714feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~714feeder_combout\ = \aProcessor|RY|Q\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(10),
	combout => \aProcessor|RegFile|R~714feeder_combout\);

-- Location: LCCOMB_X41_Y16_N4
\aProcessor|RegFile|R~1002feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1002feeder_combout\ = \aProcessor|RY|Q\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(10),
	combout => \aProcessor|RegFile|R~1002feeder_combout\);

-- Location: LCCOMB_X33_Y18_N10
\aProcessor|RegFile|R~939feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~939feeder_combout\ = \aProcessor|RY|Q\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(11),
	combout => \aProcessor|RegFile|R~939feeder_combout\);

-- Location: LCCOMB_X38_Y16_N10
\aProcessor|RegFile|R~747feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~747feeder_combout\ = \aProcessor|RY|Q\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(11),
	combout => \aProcessor|RegFile|R~747feeder_combout\);

-- Location: LCCOMB_X32_Y11_N20
\aProcessor|RegFile|R~172feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~172feeder_combout\ = \aProcessor|RY|Q\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(12),
	combout => \aProcessor|RegFile|R~172feeder_combout\);

-- Location: LCCOMB_X32_Y11_N22
\aProcessor|RegFile|R~236feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~236feeder_combout\ = \aProcessor|RY|Q\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(12),
	combout => \aProcessor|RegFile|R~236feeder_combout\);

-- Location: LCCOMB_X38_Y19_N20
\aProcessor|RegFile|R~77feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~77feeder_combout\ = \aProcessor|RY|Q\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(13),
	combout => \aProcessor|RegFile|R~77feeder_combout\);

-- Location: LCCOMB_X30_Y18_N30
\aProcessor|RegFile|R~783feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~783feeder_combout\ = \aProcessor|RY|Q\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(15),
	combout => \aProcessor|RegFile|R~783feeder_combout\);

-- Location: LCCOMB_X41_Y16_N28
\aProcessor|RegFile|R~1010feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1010feeder_combout\ = \aProcessor|RY|Q\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(18),
	combout => \aProcessor|RegFile|R~1010feeder_combout\);

-- Location: LCCOMB_X37_Y17_N14
\aProcessor|RegFile|R~851feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~851feeder_combout\ = \aProcessor|RY|Q\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(19),
	combout => \aProcessor|RegFile|R~851feeder_combout\);

-- Location: LCCOMB_X36_Y11_N16
\aProcessor|RegFile|R~915feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~915feeder_combout\ = \aProcessor|RY|Q\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(19),
	combout => \aProcessor|RegFile|R~915feeder_combout\);

-- Location: LCCOMB_X35_Y11_N12
\aProcessor|RegFile|R~661feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~661feeder_combout\ = \aProcessor|RY|Q\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(21),
	combout => \aProcessor|RegFile|R~661feeder_combout\);

-- Location: LCCOMB_X30_Y14_N8
\aProcessor|RegFile|R~405feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~405feeder_combout\ = \aProcessor|RY|Q\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(21),
	combout => \aProcessor|RegFile|R~405feeder_combout\);

-- Location: LCCOMB_X38_Y15_N0
\aProcessor|RegFile|R~726feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~726feeder_combout\ = \aProcessor|RY|Q\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(22),
	combout => \aProcessor|RegFile|R~726feeder_combout\);

-- Location: LCCOMB_X37_Y14_N24
\aProcessor|RegFile|R~374feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~374feeder_combout\ = \aProcessor|RY|Q\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(22),
	combout => \aProcessor|RegFile|R~374feeder_combout\);

-- Location: LCCOMB_X29_Y19_N10
\aProcessor|RegFile|R~951feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~951feeder_combout\ = \aProcessor|RY|Q\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(23),
	combout => \aProcessor|RegFile|R~951feeder_combout\);

-- Location: LCCOMB_X38_Y18_N10
\aProcessor|RegFile|R~983feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~983feeder_combout\ = \aProcessor|RY|Q\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(23),
	combout => \aProcessor|RegFile|R~983feeder_combout\);

-- Location: LCCOMB_X35_Y10_N14
\aProcessor|RegFile|R~152feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~152feeder_combout\ = \aProcessor|RY|Q\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(24),
	combout => \aProcessor|RegFile|R~152feeder_combout\);

-- Location: LCCOMB_X40_Y16_N8
\aProcessor|RegFile|R~760feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~760feeder_combout\ = \aProcessor|RY|Q\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(24),
	combout => \aProcessor|RegFile|R~760feeder_combout\);

-- Location: LCCOMB_X40_Y16_N2
\aProcessor|RegFile|R~1016feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1016feeder_combout\ = \aProcessor|RY|Q\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(24),
	combout => \aProcessor|RegFile|R~1016feeder_combout\);

-- Location: LCCOMB_X30_Y20_N20
\aProcessor|RegFile|R~504feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~504feeder_combout\ = \aProcessor|RY|Q\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(24),
	combout => \aProcessor|RegFile|R~504feeder_combout\);

-- Location: LCCOMB_X33_Y15_N16
\aProcessor|RegFile|R~793feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~793feeder_combout\ = \aProcessor|RY|Q\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(25),
	combout => \aProcessor|RegFile|R~793feeder_combout\);

-- Location: LCCOMB_X30_Y17_N20
\aProcessor|RegFile|R~985feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~985feeder_combout\ = \aProcessor|RY|Q\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(25),
	combout => \aProcessor|RegFile|R~985feeder_combout\);

-- Location: LCCOMB_X35_Y10_N6
\aProcessor|RegFile|R~154feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~154feeder_combout\ = \aProcessor|RY|Q\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(26),
	combout => \aProcessor|RegFile|R~154feeder_combout\);

-- Location: LCCOMB_X30_Y18_N12
\aProcessor|RegFile|R~924feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~924feeder_combout\ = \aProcessor|RY|Q\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(28),
	combout => \aProcessor|RegFile|R~924feeder_combout\);

-- Location: LCCOMB_X32_Y12_N30
\aProcessor|RegFile|R~380feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~380feeder_combout\ = \aProcessor|RY|Q\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(28),
	combout => \aProcessor|RegFile|R~380feeder_combout\);

-- Location: LCCOMB_X29_Y15_N18
\aProcessor|RegFile|R~191feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~191feeder_combout\ = \aProcessor|RY|Q\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(31),
	combout => \aProcessor|RegFile|R~191feeder_combout\);

-- Location: LCCOMB_X25_Y15_N8
\aProcessor|CSG|StageGenerator|ClockCount~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|StageGenerator|ClockCount~0_combout\ = (\aProcessor|CSG|StageGenerator|ClockCount\(0) & ((\aProcessor|CSG|StageGenerator|ClockCount\(2)))) # (!\aProcessor|CSG|StageGenerator|ClockCount\(0) & (\aProcessor|CSG|StageGenerator|ClockCount\(1) & 
-- !\aProcessor|CSG|StageGenerator|ClockCount\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	datab => \aProcessor|CSG|StageGenerator|ClockCount\(1),
	datac => \aProcessor|CSG|StageGenerator|ClockCount\(2),
	combout => \aProcessor|CSG|StageGenerator|ClockCount~0_combout\);

-- Location: LCFF_X25_Y15_N9
\aProcessor|CSG|StageGenerator|ClockCount[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	datain => \aProcessor|CSG|StageGenerator|ClockCount~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|CSG|StageGenerator|ClockCount\(2));

-- Location: LCCOMB_X25_Y15_N4
\aProcessor|CSG|StageGenerator|ClockCount~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|StageGenerator|ClockCount~1_combout\ = (\aProcessor|CSG|StageGenerator|ClockCount\(0) & ((\aProcessor|CSG|StageGenerator|ClockCount\(1)))) # (!\aProcessor|CSG|StageGenerator|ClockCount\(0) & (!\aProcessor|CSG|StageGenerator|ClockCount\(2) 
-- & !\aProcessor|CSG|StageGenerator|ClockCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000110100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	datab => \aProcessor|CSG|StageGenerator|ClockCount\(2),
	datac => \aProcessor|CSG|StageGenerator|ClockCount\(1),
	combout => \aProcessor|CSG|StageGenerator|ClockCount~1_combout\);

-- Location: LCFF_X25_Y15_N5
\aProcessor|CSG|StageGenerator|ClockCount[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	datain => \aProcessor|CSG|StageGenerator|ClockCount~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|CSG|StageGenerator|ClockCount\(1));

-- Location: LCCOMB_X25_Y15_N18
\aProcessor|CSG|StageGenerator|ClockCount~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|StageGenerator|ClockCount~2_combout\ = (!\aProcessor|CSG|StageGenerator|ClockCount\(0) & ((\aProcessor|CSG|StageGenerator|ClockCount\(1)) # (!\aProcessor|CSG|StageGenerator|ClockCount\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|StageGenerator|ClockCount\(1),
	datac => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	datad => \aProcessor|CSG|StageGenerator|ClockCount\(2),
	combout => \aProcessor|CSG|StageGenerator|ClockCount~2_combout\);

-- Location: LCFF_X25_Y15_N19
\aProcessor|CSG|StageGenerator|ClockCount[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|CSG|StageGenerator|ClockCount~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|CSG|StageGenerator|ClockCount\(0));

-- Location: LCCOMB_X27_Y11_N12
\aProcessor|GreenLEDs~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|GreenLEDs~0_combout\ = (\aProcessor|CSG|StageGenerator|ClockCount\(0) & (!\aProcessor|CSG|StageGenerator|ClockCount\(2) & !\aProcessor|CSG|StageGenerator|ClockCount\(1))) # (!\aProcessor|CSG|StageGenerator|ClockCount\(0) & 
-- (\aProcessor|CSG|StageGenerator|ClockCount\(2) & \aProcessor|CSG|StageGenerator|ClockCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	datab => \aProcessor|CSG|StageGenerator|ClockCount\(2),
	datac => \aProcessor|CSG|StageGenerator|ClockCount\(1),
	combout => \aProcessor|GreenLEDs~0_combout\);

-- Location: LCCOMB_X25_Y15_N26
\aProcessor|Decoder0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|Decoder0~0_combout\ = (!\aProcessor|CSG|StageGenerator|ClockCount\(1) & (!\aProcessor|CSG|StageGenerator|ClockCount\(2) & !\aProcessor|CSG|StageGenerator|ClockCount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|StageGenerator|ClockCount\(1),
	datac => \aProcessor|CSG|StageGenerator|ClockCount\(2),
	datad => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	combout => \aProcessor|Decoder0~0_combout\);

-- Location: LCCOMB_X27_Y11_N6
\aProcessor|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|WideOr2~0_combout\ = \aProcessor|CSG|StageGenerator|ClockCount\(2) $ (((!\aProcessor|CSG|StageGenerator|ClockCount\(0) & \aProcessor|CSG|StageGenerator|ClockCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	datab => \aProcessor|CSG|StageGenerator|ClockCount\(2),
	datac => \aProcessor|CSG|StageGenerator|ClockCount\(1),
	combout => \aProcessor|WideOr2~0_combout\);

-- Location: LCCOMB_X27_Y11_N16
\aProcessor|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|WideOr1~0_combout\ = (\aProcessor|CSG|StageGenerator|ClockCount\(2)) # ((\aProcessor|CSG|StageGenerator|ClockCount\(0) & !\aProcessor|CSG|StageGenerator|ClockCount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	datab => \aProcessor|CSG|StageGenerator|ClockCount\(2),
	datac => \aProcessor|CSG|StageGenerator|ClockCount\(1),
	combout => \aProcessor|WideOr1~0_combout\);

-- Location: LCCOMB_X27_Y11_N30
\aProcessor|GreenLEDs[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|GreenLEDs[4]~1_combout\ = (\aProcessor|CSG|StageGenerator|ClockCount\(2) & (\aProcessor|CSG|StageGenerator|ClockCount\(0) $ (!\aProcessor|CSG|StageGenerator|ClockCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	datab => \aProcessor|CSG|StageGenerator|ClockCount\(2),
	datac => \aProcessor|CSG|StageGenerator|ClockCount\(1),
	combout => \aProcessor|GreenLEDs[4]~1_combout\);

-- Location: LCCOMB_X25_Y15_N20
\aProcessor|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|WideOr0~0_combout\ = (\aProcessor|CSG|StageGenerator|ClockCount\(2) & (\aProcessor|CSG|StageGenerator|ClockCount\(1))) # (!\aProcessor|CSG|StageGenerator|ClockCount\(2) & (!\aProcessor|CSG|StageGenerator|ClockCount\(1) & 
-- \aProcessor|CSG|StageGenerator|ClockCount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|StageGenerator|ClockCount\(2),
	datac => \aProcessor|CSG|StageGenerator|ClockCount\(1),
	datad => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	combout => \aProcessor|WideOr0~0_combout\);

-- Location: LCCOMB_X55_Y7_N0
\debounceit1|PB_cnt[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[0]~16_combout\ = \debounceit1|PB_cnt\(0) $ (VCC)
-- \debounceit1|PB_cnt[0]~17\ = CARRY(\debounceit1|PB_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounceit1|PB_cnt\(0),
	datad => VCC,
	combout => \debounceit1|PB_cnt[0]~16_combout\,
	cout => \debounceit1|PB_cnt[0]~17\);

-- Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\pushBut[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_pushBut(1),
	combout => \pushBut~combout\(1));

-- Location: LCCOMB_X57_Y7_N24
\debounceit1|PB_sync_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_sync_0~0_combout\ = !\pushBut~combout\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pushBut~combout\(1),
	combout => \debounceit1|PB_sync_0~0_combout\);

-- Location: LCFF_X57_Y7_N25
\debounceit1|PB_sync_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_sync_0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_sync_0~regout\);

-- Location: LCCOMB_X56_Y7_N14
\debounceit1|PB_sync_1~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_sync_1~feeder_combout\ = \debounceit1|PB_sync_0~regout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \debounceit1|PB_sync_0~regout\,
	combout => \debounceit1|PB_sync_1~feeder_combout\);

-- Location: LCFF_X56_Y7_N15
\debounceit1|PB_sync_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_sync_1~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_sync_1~regout\);

-- Location: LCCOMB_X56_Y7_N30
\debounceit1|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|comb~0_combout\ = \debounceit1|PB_sync_1~regout\ $ (!\debounceit1|PB_state~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \debounceit1|PB_sync_1~regout\,
	datad => \debounceit1|PB_state~regout\,
	combout => \debounceit1|comb~0_combout\);

-- Location: LCFF_X55_Y7_N1
\debounceit1|PB_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[0]~16_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(0));

-- Location: LCCOMB_X55_Y7_N2
\debounceit1|PB_cnt[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[1]~18_combout\ = (\debounceit1|PB_cnt\(1) & (!\debounceit1|PB_cnt[0]~17\)) # (!\debounceit1|PB_cnt\(1) & ((\debounceit1|PB_cnt[0]~17\) # (GND)))
-- \debounceit1|PB_cnt[1]~19\ = CARRY((!\debounceit1|PB_cnt[0]~17\) # (!\debounceit1|PB_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit1|PB_cnt\(1),
	datad => VCC,
	cin => \debounceit1|PB_cnt[0]~17\,
	combout => \debounceit1|PB_cnt[1]~18_combout\,
	cout => \debounceit1|PB_cnt[1]~19\);

-- Location: LCFF_X55_Y7_N3
\debounceit1|PB_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[1]~18_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(1));

-- Location: LCCOMB_X55_Y7_N4
\debounceit1|PB_cnt[2]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[2]~20_combout\ = (\debounceit1|PB_cnt\(2) & (\debounceit1|PB_cnt[1]~19\ $ (GND))) # (!\debounceit1|PB_cnt\(2) & (!\debounceit1|PB_cnt[1]~19\ & VCC))
-- \debounceit1|PB_cnt[2]~21\ = CARRY((\debounceit1|PB_cnt\(2) & !\debounceit1|PB_cnt[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit1|PB_cnt\(2),
	datad => VCC,
	cin => \debounceit1|PB_cnt[1]~19\,
	combout => \debounceit1|PB_cnt[2]~20_combout\,
	cout => \debounceit1|PB_cnt[2]~21\);

-- Location: LCFF_X55_Y7_N5
\debounceit1|PB_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[2]~20_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(2));

-- Location: LCCOMB_X55_Y7_N6
\debounceit1|PB_cnt[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[3]~22_combout\ = (\debounceit1|PB_cnt\(3) & (!\debounceit1|PB_cnt[2]~21\)) # (!\debounceit1|PB_cnt\(3) & ((\debounceit1|PB_cnt[2]~21\) # (GND)))
-- \debounceit1|PB_cnt[3]~23\ = CARRY((!\debounceit1|PB_cnt[2]~21\) # (!\debounceit1|PB_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit1|PB_cnt\(3),
	datad => VCC,
	cin => \debounceit1|PB_cnt[2]~21\,
	combout => \debounceit1|PB_cnt[3]~22_combout\,
	cout => \debounceit1|PB_cnt[3]~23\);

-- Location: LCCOMB_X55_Y7_N8
\debounceit1|PB_cnt[4]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[4]~24_combout\ = (\debounceit1|PB_cnt\(4) & (\debounceit1|PB_cnt[3]~23\ $ (GND))) # (!\debounceit1|PB_cnt\(4) & (!\debounceit1|PB_cnt[3]~23\ & VCC))
-- \debounceit1|PB_cnt[4]~25\ = CARRY((\debounceit1|PB_cnt\(4) & !\debounceit1|PB_cnt[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit1|PB_cnt\(4),
	datad => VCC,
	cin => \debounceit1|PB_cnt[3]~23\,
	combout => \debounceit1|PB_cnt[4]~24_combout\,
	cout => \debounceit1|PB_cnt[4]~25\);

-- Location: LCFF_X55_Y7_N9
\debounceit1|PB_cnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[4]~24_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(4));

-- Location: LCCOMB_X55_Y7_N10
\debounceit1|PB_cnt[5]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[5]~26_combout\ = (\debounceit1|PB_cnt\(5) & (!\debounceit1|PB_cnt[4]~25\)) # (!\debounceit1|PB_cnt\(5) & ((\debounceit1|PB_cnt[4]~25\) # (GND)))
-- \debounceit1|PB_cnt[5]~27\ = CARRY((!\debounceit1|PB_cnt[4]~25\) # (!\debounceit1|PB_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit1|PB_cnt\(5),
	datad => VCC,
	cin => \debounceit1|PB_cnt[4]~25\,
	combout => \debounceit1|PB_cnt[5]~26_combout\,
	cout => \debounceit1|PB_cnt[5]~27\);

-- Location: LCCOMB_X55_Y7_N14
\debounceit1|PB_cnt[7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[7]~30_combout\ = (\debounceit1|PB_cnt\(7) & (!\debounceit1|PB_cnt[6]~29\)) # (!\debounceit1|PB_cnt\(7) & ((\debounceit1|PB_cnt[6]~29\) # (GND)))
-- \debounceit1|PB_cnt[7]~31\ = CARRY((!\debounceit1|PB_cnt[6]~29\) # (!\debounceit1|PB_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit1|PB_cnt\(7),
	datad => VCC,
	cin => \debounceit1|PB_cnt[6]~29\,
	combout => \debounceit1|PB_cnt[7]~30_combout\,
	cout => \debounceit1|PB_cnt[7]~31\);

-- Location: LCFF_X55_Y7_N15
\debounceit1|PB_cnt[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[7]~30_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(7));

-- Location: LCCOMB_X55_Y7_N18
\debounceit1|PB_cnt[9]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[9]~34_combout\ = (\debounceit1|PB_cnt\(9) & (!\debounceit1|PB_cnt[8]~33\)) # (!\debounceit1|PB_cnt\(9) & ((\debounceit1|PB_cnt[8]~33\) # (GND)))
-- \debounceit1|PB_cnt[9]~35\ = CARRY((!\debounceit1|PB_cnt[8]~33\) # (!\debounceit1|PB_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit1|PB_cnt\(9),
	datad => VCC,
	cin => \debounceit1|PB_cnt[8]~33\,
	combout => \debounceit1|PB_cnt[9]~34_combout\,
	cout => \debounceit1|PB_cnt[9]~35\);

-- Location: LCFF_X55_Y7_N19
\debounceit1|PB_cnt[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[9]~34_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(9));

-- Location: LCCOMB_X55_Y7_N22
\debounceit1|PB_cnt[11]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[11]~38_combout\ = (\debounceit1|PB_cnt\(11) & (!\debounceit1|PB_cnt[10]~37\)) # (!\debounceit1|PB_cnt\(11) & ((\debounceit1|PB_cnt[10]~37\) # (GND)))
-- \debounceit1|PB_cnt[11]~39\ = CARRY((!\debounceit1|PB_cnt[10]~37\) # (!\debounceit1|PB_cnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit1|PB_cnt\(11),
	datad => VCC,
	cin => \debounceit1|PB_cnt[10]~37\,
	combout => \debounceit1|PB_cnt[11]~38_combout\,
	cout => \debounceit1|PB_cnt[11]~39\);

-- Location: LCFF_X55_Y7_N23
\debounceit1|PB_cnt[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[11]~38_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(11));

-- Location: LCCOMB_X55_Y7_N24
\debounceit1|PB_cnt[12]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[12]~40_combout\ = (\debounceit1|PB_cnt\(12) & (\debounceit1|PB_cnt[11]~39\ $ (GND))) # (!\debounceit1|PB_cnt\(12) & (!\debounceit1|PB_cnt[11]~39\ & VCC))
-- \debounceit1|PB_cnt[12]~41\ = CARRY((\debounceit1|PB_cnt\(12) & !\debounceit1|PB_cnt[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit1|PB_cnt\(12),
	datad => VCC,
	cin => \debounceit1|PB_cnt[11]~39\,
	combout => \debounceit1|PB_cnt[12]~40_combout\,
	cout => \debounceit1|PB_cnt[12]~41\);

-- Location: LCCOMB_X55_Y7_N26
\debounceit1|PB_cnt[13]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_cnt[13]~42_combout\ = (\debounceit1|PB_cnt\(13) & (!\debounceit1|PB_cnt[12]~41\)) # (!\debounceit1|PB_cnt\(13) & ((\debounceit1|PB_cnt[12]~41\) # (GND)))
-- \debounceit1|PB_cnt[13]~43\ = CARRY((!\debounceit1|PB_cnt[12]~41\) # (!\debounceit1|PB_cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit1|PB_cnt\(13),
	datad => VCC,
	cin => \debounceit1|PB_cnt[12]~41\,
	combout => \debounceit1|PB_cnt[13]~42_combout\,
	cout => \debounceit1|PB_cnt[13]~43\);

-- Location: LCFF_X55_Y7_N27
\debounceit1|PB_cnt[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[13]~42_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(13));

-- Location: LCFF_X55_Y7_N29
\debounceit1|PB_cnt[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[14]~44_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(14));

-- Location: LCFF_X55_Y7_N25
\debounceit1|PB_cnt[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[12]~40_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(12));

-- Location: LCCOMB_X56_Y7_N18
\debounceit1|PB_state~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_state~3_combout\ = (\debounceit1|PB_cnt\(10) & (\debounceit1|PB_cnt\(12) & (\debounceit1|PB_cnt\(11) & \debounceit1|PB_cnt\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit1|PB_cnt\(10),
	datab => \debounceit1|PB_cnt\(12),
	datac => \debounceit1|PB_cnt\(11),
	datad => \debounceit1|PB_cnt\(13),
	combout => \debounceit1|PB_state~3_combout\);

-- Location: LCCOMB_X56_Y7_N20
\debounceit1|PB_state~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_state~0_combout\ = (\debounceit1|PB_cnt\(1) & (\debounceit1|PB_cnt\(0) & (\debounceit1|PB_sync_1~regout\ $ (\debounceit1|PB_state~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit1|PB_cnt\(1),
	datab => \debounceit1|PB_sync_1~regout\,
	datac => \debounceit1|PB_cnt\(0),
	datad => \debounceit1|PB_state~regout\,
	combout => \debounceit1|PB_state~0_combout\);

-- Location: LCFF_X55_Y7_N7
\debounceit1|PB_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[3]~22_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(3));

-- Location: LCFF_X55_Y7_N11
\debounceit1|PB_cnt[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_cnt[5]~26_combout\,
	sclr => \debounceit1|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_cnt\(5));

-- Location: LCCOMB_X56_Y7_N6
\debounceit1|PB_state~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_state~1_combout\ = (\debounceit1|PB_cnt\(4) & (\debounceit1|PB_cnt\(2) & (\debounceit1|PB_cnt\(3) & \debounceit1|PB_cnt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit1|PB_cnt\(4),
	datab => \debounceit1|PB_cnt\(2),
	datac => \debounceit1|PB_cnt\(3),
	datad => \debounceit1|PB_cnt\(5),
	combout => \debounceit1|PB_state~1_combout\);

-- Location: LCCOMB_X56_Y7_N0
\debounceit1|PB_state~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_state~4_combout\ = (\debounceit1|PB_state~2_combout\ & (\debounceit1|PB_state~3_combout\ & (\debounceit1|PB_state~0_combout\ & \debounceit1|PB_state~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit1|PB_state~2_combout\,
	datab => \debounceit1|PB_state~3_combout\,
	datac => \debounceit1|PB_state~0_combout\,
	datad => \debounceit1|PB_state~1_combout\,
	combout => \debounceit1|PB_state~4_combout\);

-- Location: LCCOMB_X56_Y7_N28
\debounceit1|PB_state~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit1|PB_state~5_combout\ = \debounceit1|PB_state~regout\ $ (((\debounceit1|PB_cnt\(15) & (\debounceit1|PB_cnt\(14) & \debounceit1|PB_state~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit1|PB_cnt\(15),
	datab => \debounceit1|PB_cnt\(14),
	datac => \debounceit1|PB_state~regout\,
	datad => \debounceit1|PB_state~4_combout\,
	combout => \debounceit1|PB_state~5_combout\);

-- Location: LCFF_X56_Y7_N29
\debounceit1|PB_state\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit1|PB_state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit1|PB_state~regout\);

-- Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(3),
	combout => \switch~combout\(3));

-- Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk_27~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk_27,
	combout => \clk_27~combout\);

-- Location: CLKCTRL_G11
\clk_27~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk_27~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk_27~clkctrl_outclk\);

-- Location: LCCOMB_X25_Y15_N16
\aProcessor|Decoder0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|Decoder0~1_combout\ = (!\aProcessor|CSG|StageGenerator|ClockCount\(1) & (\aProcessor|CSG|StageGenerator|ClockCount\(2) & !\aProcessor|CSG|StageGenerator|ClockCount\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|StageGenerator|ClockCount\(1),
	datac => \aProcessor|CSG|StageGenerator|ClockCount\(2),
	datad => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	combout => \aProcessor|Decoder0~1_combout\);

-- Location: LCCOMB_X27_Y15_N0
\aProcessor|InstAddGen|PC[0]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[0]~32_combout\ = \aProcessor|InstAddGen|PC\(0) $ (VCC)
-- \aProcessor|InstAddGen|PC[0]~33\ = CARRY(\aProcessor|InstAddGen|PC\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => VCC,
	combout => \aProcessor|InstAddGen|PC[0]~32_combout\,
	cout => \aProcessor|InstAddGen|PC[0]~33\);

-- Location: LCCOMB_X29_Y14_N0
\debounceit3|PB_cnt[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[0]~16_combout\ = \debounceit3|PB_cnt\(0) $ (VCC)
-- \debounceit3|PB_cnt[0]~17\ = CARRY(\debounceit3|PB_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounceit3|PB_cnt\(0),
	datad => VCC,
	combout => \debounceit3|PB_cnt[0]~16_combout\,
	cout => \debounceit3|PB_cnt[0]~17\);

-- Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\pushBut[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_pushBut(3),
	combout => \pushBut~combout\(3));

-- Location: LCCOMB_X28_Y14_N8
\debounceit3|PB_sync_0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_sync_0~0_combout\ = !\pushBut~combout\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \pushBut~combout\(3),
	combout => \debounceit3|PB_sync_0~0_combout\);

-- Location: LCFF_X28_Y14_N5
\debounceit3|PB_sync_0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	sdata => \debounceit3|PB_sync_0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_sync_0~regout\);

-- Location: LCFF_X28_Y14_N9
\debounceit3|PB_sync_1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	sdata => \debounceit3|PB_sync_0~regout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_sync_1~regout\);

-- Location: LCCOMB_X28_Y14_N4
\debounceit3|comb~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|comb~0_combout\ = \debounceit3|PB_state~regout\ $ (!\debounceit3|PB_sync_1~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit3|PB_state~regout\,
	datad => \debounceit3|PB_sync_1~regout\,
	combout => \debounceit3|comb~0_combout\);

-- Location: LCFF_X29_Y14_N1
\debounceit3|PB_cnt[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[0]~16_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(0));

-- Location: LCCOMB_X29_Y14_N2
\debounceit3|PB_cnt[1]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[1]~18_combout\ = (\debounceit3|PB_cnt\(1) & (!\debounceit3|PB_cnt[0]~17\)) # (!\debounceit3|PB_cnt\(1) & ((\debounceit3|PB_cnt[0]~17\) # (GND)))
-- \debounceit3|PB_cnt[1]~19\ = CARRY((!\debounceit3|PB_cnt[0]~17\) # (!\debounceit3|PB_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit3|PB_cnt\(1),
	datad => VCC,
	cin => \debounceit3|PB_cnt[0]~17\,
	combout => \debounceit3|PB_cnt[1]~18_combout\,
	cout => \debounceit3|PB_cnt[1]~19\);

-- Location: LCFF_X29_Y14_N3
\debounceit3|PB_cnt[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[1]~18_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(1));

-- Location: LCCOMB_X29_Y14_N4
\debounceit3|PB_cnt[2]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[2]~20_combout\ = (\debounceit3|PB_cnt\(2) & (\debounceit3|PB_cnt[1]~19\ $ (GND))) # (!\debounceit3|PB_cnt\(2) & (!\debounceit3|PB_cnt[1]~19\ & VCC))
-- \debounceit3|PB_cnt[2]~21\ = CARRY((\debounceit3|PB_cnt\(2) & !\debounceit3|PB_cnt[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit3|PB_cnt\(2),
	datad => VCC,
	cin => \debounceit3|PB_cnt[1]~19\,
	combout => \debounceit3|PB_cnt[2]~20_combout\,
	cout => \debounceit3|PB_cnt[2]~21\);

-- Location: LCFF_X29_Y14_N5
\debounceit3|PB_cnt[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[2]~20_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(2));

-- Location: LCCOMB_X29_Y14_N6
\debounceit3|PB_cnt[3]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[3]~22_combout\ = (\debounceit3|PB_cnt\(3) & (!\debounceit3|PB_cnt[2]~21\)) # (!\debounceit3|PB_cnt\(3) & ((\debounceit3|PB_cnt[2]~21\) # (GND)))
-- \debounceit3|PB_cnt[3]~23\ = CARRY((!\debounceit3|PB_cnt[2]~21\) # (!\debounceit3|PB_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit3|PB_cnt\(3),
	datad => VCC,
	cin => \debounceit3|PB_cnt[2]~21\,
	combout => \debounceit3|PB_cnt[3]~22_combout\,
	cout => \debounceit3|PB_cnt[3]~23\);

-- Location: LCCOMB_X29_Y14_N8
\debounceit3|PB_cnt[4]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[4]~24_combout\ = (\debounceit3|PB_cnt\(4) & (\debounceit3|PB_cnt[3]~23\ $ (GND))) # (!\debounceit3|PB_cnt\(4) & (!\debounceit3|PB_cnt[3]~23\ & VCC))
-- \debounceit3|PB_cnt[4]~25\ = CARRY((\debounceit3|PB_cnt\(4) & !\debounceit3|PB_cnt[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit3|PB_cnt\(4),
	datad => VCC,
	cin => \debounceit3|PB_cnt[3]~23\,
	combout => \debounceit3|PB_cnt[4]~24_combout\,
	cout => \debounceit3|PB_cnt[4]~25\);

-- Location: LCFF_X29_Y14_N9
\debounceit3|PB_cnt[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[4]~24_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(4));

-- Location: LCCOMB_X29_Y14_N10
\debounceit3|PB_cnt[5]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[5]~26_combout\ = (\debounceit3|PB_cnt\(5) & (!\debounceit3|PB_cnt[4]~25\)) # (!\debounceit3|PB_cnt\(5) & ((\debounceit3|PB_cnt[4]~25\) # (GND)))
-- \debounceit3|PB_cnt[5]~27\ = CARRY((!\debounceit3|PB_cnt[4]~25\) # (!\debounceit3|PB_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit3|PB_cnt\(5),
	datad => VCC,
	cin => \debounceit3|PB_cnt[4]~25\,
	combout => \debounceit3|PB_cnt[5]~26_combout\,
	cout => \debounceit3|PB_cnt[5]~27\);

-- Location: LCCOMB_X29_Y14_N12
\debounceit3|PB_cnt[6]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[6]~28_combout\ = (\debounceit3|PB_cnt\(6) & (\debounceit3|PB_cnt[5]~27\ $ (GND))) # (!\debounceit3|PB_cnt\(6) & (!\debounceit3|PB_cnt[5]~27\ & VCC))
-- \debounceit3|PB_cnt[6]~29\ = CARRY((\debounceit3|PB_cnt\(6) & !\debounceit3|PB_cnt[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit3|PB_cnt\(6),
	datad => VCC,
	cin => \debounceit3|PB_cnt[5]~27\,
	combout => \debounceit3|PB_cnt[6]~28_combout\,
	cout => \debounceit3|PB_cnt[6]~29\);

-- Location: LCCOMB_X29_Y14_N14
\debounceit3|PB_cnt[7]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[7]~30_combout\ = (\debounceit3|PB_cnt\(7) & (!\debounceit3|PB_cnt[6]~29\)) # (!\debounceit3|PB_cnt\(7) & ((\debounceit3|PB_cnt[6]~29\) # (GND)))
-- \debounceit3|PB_cnt[7]~31\ = CARRY((!\debounceit3|PB_cnt[6]~29\) # (!\debounceit3|PB_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit3|PB_cnt\(7),
	datad => VCC,
	cin => \debounceit3|PB_cnt[6]~29\,
	combout => \debounceit3|PB_cnt[7]~30_combout\,
	cout => \debounceit3|PB_cnt[7]~31\);

-- Location: LCFF_X29_Y14_N15
\debounceit3|PB_cnt[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[7]~30_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(7));

-- Location: LCCOMB_X29_Y14_N18
\debounceit3|PB_cnt[9]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[9]~34_combout\ = (\debounceit3|PB_cnt\(9) & (!\debounceit3|PB_cnt[8]~33\)) # (!\debounceit3|PB_cnt\(9) & ((\debounceit3|PB_cnt[8]~33\) # (GND)))
-- \debounceit3|PB_cnt[9]~35\ = CARRY((!\debounceit3|PB_cnt[8]~33\) # (!\debounceit3|PB_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit3|PB_cnt\(9),
	datad => VCC,
	cin => \debounceit3|PB_cnt[8]~33\,
	combout => \debounceit3|PB_cnt[9]~34_combout\,
	cout => \debounceit3|PB_cnt[9]~35\);

-- Location: LCFF_X29_Y14_N19
\debounceit3|PB_cnt[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[9]~34_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(9));

-- Location: LCCOMB_X29_Y14_N22
\debounceit3|PB_cnt[11]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[11]~38_combout\ = (\debounceit3|PB_cnt\(11) & (!\debounceit3|PB_cnt[10]~37\)) # (!\debounceit3|PB_cnt\(11) & ((\debounceit3|PB_cnt[10]~37\) # (GND)))
-- \debounceit3|PB_cnt[11]~39\ = CARRY((!\debounceit3|PB_cnt[10]~37\) # (!\debounceit3|PB_cnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit3|PB_cnt\(11),
	datad => VCC,
	cin => \debounceit3|PB_cnt[10]~37\,
	combout => \debounceit3|PB_cnt[11]~38_combout\,
	cout => \debounceit3|PB_cnt[11]~39\);

-- Location: LCFF_X29_Y14_N23
\debounceit3|PB_cnt[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[11]~38_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(11));

-- Location: LCCOMB_X29_Y14_N26
\debounceit3|PB_cnt[13]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[13]~42_combout\ = (\debounceit3|PB_cnt\(13) & (!\debounceit3|PB_cnt[12]~41\)) # (!\debounceit3|PB_cnt\(13) & ((\debounceit3|PB_cnt[12]~41\) # (GND)))
-- \debounceit3|PB_cnt[13]~43\ = CARRY((!\debounceit3|PB_cnt[12]~41\) # (!\debounceit3|PB_cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit3|PB_cnt\(13),
	datad => VCC,
	cin => \debounceit3|PB_cnt[12]~41\,
	combout => \debounceit3|PB_cnt[13]~42_combout\,
	cout => \debounceit3|PB_cnt[13]~43\);

-- Location: LCFF_X29_Y14_N27
\debounceit3|PB_cnt[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[13]~42_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(13));

-- Location: LCCOMB_X29_Y14_N28
\debounceit3|PB_cnt[14]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[14]~44_combout\ = (\debounceit3|PB_cnt\(14) & (\debounceit3|PB_cnt[13]~43\ $ (GND))) # (!\debounceit3|PB_cnt\(14) & (!\debounceit3|PB_cnt[13]~43\ & VCC))
-- \debounceit3|PB_cnt[14]~45\ = CARRY((\debounceit3|PB_cnt\(14) & !\debounceit3|PB_cnt[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \debounceit3|PB_cnt\(14),
	datad => VCC,
	cin => \debounceit3|PB_cnt[13]~43\,
	combout => \debounceit3|PB_cnt[14]~44_combout\,
	cout => \debounceit3|PB_cnt[14]~45\);

-- Location: LCFF_X29_Y14_N29
\debounceit3|PB_cnt[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[14]~44_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(14));

-- Location: LCCOMB_X29_Y14_N30
\debounceit3|PB_cnt[15]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_cnt[15]~46_combout\ = \debounceit3|PB_cnt[14]~45\ $ (\debounceit3|PB_cnt\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \debounceit3|PB_cnt\(15),
	cin => \debounceit3|PB_cnt[14]~45\,
	combout => \debounceit3|PB_cnt[15]~46_combout\);

-- Location: LCFF_X29_Y14_N31
\debounceit3|PB_cnt[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[15]~46_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(15));

-- Location: LCCOMB_X28_Y14_N22
\debounceit3|PB_state~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_state~0_combout\ = (\debounceit3|PB_cnt\(0) & (\debounceit3|PB_cnt\(1) & (\debounceit3|PB_sync_1~regout\ $ (\debounceit3|PB_state~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit3|PB_sync_1~regout\,
	datab => \debounceit3|PB_state~regout\,
	datac => \debounceit3|PB_cnt\(0),
	datad => \debounceit3|PB_cnt\(1),
	combout => \debounceit3|PB_state~0_combout\);

-- Location: LCFF_X29_Y14_N13
\debounceit3|PB_cnt[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[6]~28_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(6));

-- Location: LCCOMB_X28_Y14_N14
\debounceit3|PB_state~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_state~2_combout\ = (\debounceit3|PB_cnt\(8) & (\debounceit3|PB_cnt\(6) & (\debounceit3|PB_cnt\(7) & \debounceit3|PB_cnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit3|PB_cnt\(8),
	datab => \debounceit3|PB_cnt\(6),
	datac => \debounceit3|PB_cnt\(7),
	datad => \debounceit3|PB_cnt\(9),
	combout => \debounceit3|PB_state~2_combout\);

-- Location: LCFF_X29_Y14_N11
\debounceit3|PB_cnt[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[5]~26_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(5));

-- Location: LCFF_X29_Y14_N7
\debounceit3|PB_cnt[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_cnt[3]~22_combout\,
	sclr => \debounceit3|comb~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_cnt\(3));

-- Location: LCCOMB_X28_Y14_N28
\debounceit3|PB_state~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_state~1_combout\ = (\debounceit3|PB_cnt\(2) & (\debounceit3|PB_cnt\(4) & (\debounceit3|PB_cnt\(5) & \debounceit3|PB_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit3|PB_cnt\(2),
	datab => \debounceit3|PB_cnt\(4),
	datac => \debounceit3|PB_cnt\(5),
	datad => \debounceit3|PB_cnt\(3),
	combout => \debounceit3|PB_state~1_combout\);

-- Location: LCCOMB_X28_Y14_N2
\debounceit3|PB_state~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_state~4_combout\ = (\debounceit3|PB_state~3_combout\ & (\debounceit3|PB_state~0_combout\ & (\debounceit3|PB_state~2_combout\ & \debounceit3|PB_state~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit3|PB_state~3_combout\,
	datab => \debounceit3|PB_state~0_combout\,
	datac => \debounceit3|PB_state~2_combout\,
	datad => \debounceit3|PB_state~1_combout\,
	combout => \debounceit3|PB_state~4_combout\);

-- Location: LCCOMB_X28_Y14_N12
\debounceit3|PB_state~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \debounceit3|PB_state~5_combout\ = \debounceit3|PB_state~regout\ $ (((\debounceit3|PB_cnt\(14) & (\debounceit3|PB_cnt\(15) & \debounceit3|PB_state~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit3|PB_cnt\(14),
	datab => \debounceit3|PB_cnt\(15),
	datac => \debounceit3|PB_state~regout\,
	datad => \debounceit3|PB_state~4_combout\,
	combout => \debounceit3|PB_state~5_combout\);

-- Location: LCFF_X28_Y14_N13
\debounceit3|PB_state\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk_27~clkctrl_outclk\,
	datain => \debounceit3|PB_state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \debounceit3|PB_state~regout\);

-- Location: LCCOMB_X28_Y14_N18
\aProcessor|InstAddGen|PC~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC~34_combout\ = (\debounceit3|PB_state~regout\) # ((!\aProcessor|CSG|StageGenerator|ClockCount\(2) & (!\aProcessor|CSG|StageGenerator|ClockCount\(0) & !\aProcessor|CSG|StageGenerator|ClockCount\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|StageGenerator|ClockCount\(2),
	datab => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	datac => \aProcessor|CSG|StageGenerator|ClockCount\(1),
	datad => \debounceit3|PB_state~regout\,
	combout => \aProcessor|InstAddGen|PC~34_combout\);

-- Location: LCFF_X27_Y15_N1
\aProcessor|InstAddGen|PC[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[0]~32_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(0));

-- Location: LCCOMB_X27_Y15_N2
\aProcessor|InstAddGen|PC[1]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[1]~35_combout\ = (\aProcessor|InstAddGen|PC\(1) & (!\aProcessor|InstAddGen|PC[0]~33\)) # (!\aProcessor|InstAddGen|PC\(1) & ((\aProcessor|InstAddGen|PC[0]~33\) # (GND)))
-- \aProcessor|InstAddGen|PC[1]~36\ = CARRY((!\aProcessor|InstAddGen|PC[0]~33\) # (!\aProcessor|InstAddGen|PC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(1),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[0]~33\,
	combout => \aProcessor|InstAddGen|PC[1]~35_combout\,
	cout => \aProcessor|InstAddGen|PC[1]~36\);

-- Location: LCFF_X27_Y15_N3
\aProcessor|InstAddGen|PC[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[1]~35_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(1));

-- Location: LCCOMB_X27_Y15_N4
\aProcessor|InstAddGen|PC[2]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[2]~37_combout\ = (\aProcessor|InstAddGen|PC\(2) & (\aProcessor|InstAddGen|PC[1]~36\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(2) & (!\aProcessor|InstAddGen|PC[1]~36\ & VCC))
-- \aProcessor|InstAddGen|PC[2]~38\ = CARRY((\aProcessor|InstAddGen|PC\(2) & !\aProcessor|InstAddGen|PC[1]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(2),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[1]~36\,
	combout => \aProcessor|InstAddGen|PC[2]~37_combout\,
	cout => \aProcessor|InstAddGen|PC[2]~38\);

-- Location: LCFF_X27_Y15_N5
\aProcessor|InstAddGen|PC[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[2]~37_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(2));

-- Location: LCCOMB_X27_Y15_N6
\aProcessor|InstAddGen|PC[3]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[3]~39_combout\ = (\aProcessor|InstAddGen|PC\(3) & (!\aProcessor|InstAddGen|PC[2]~38\)) # (!\aProcessor|InstAddGen|PC\(3) & ((\aProcessor|InstAddGen|PC[2]~38\) # (GND)))
-- \aProcessor|InstAddGen|PC[3]~40\ = CARRY((!\aProcessor|InstAddGen|PC[2]~38\) # (!\aProcessor|InstAddGen|PC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(3),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[2]~38\,
	combout => \aProcessor|InstAddGen|PC[3]~39_combout\,
	cout => \aProcessor|InstAddGen|PC[3]~40\);

-- Location: LCFF_X27_Y15_N7
\aProcessor|InstAddGen|PC[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[3]~39_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(3));

-- Location: LCCOMB_X27_Y15_N8
\aProcessor|InstAddGen|PC[4]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[4]~41_combout\ = (\aProcessor|InstAddGen|PC\(4) & (\aProcessor|InstAddGen|PC[3]~40\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(4) & (!\aProcessor|InstAddGen|PC[3]~40\ & VCC))
-- \aProcessor|InstAddGen|PC[4]~42\ = CARRY((\aProcessor|InstAddGen|PC\(4) & !\aProcessor|InstAddGen|PC[3]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(4),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[3]~40\,
	combout => \aProcessor|InstAddGen|PC[4]~41_combout\,
	cout => \aProcessor|InstAddGen|PC[4]~42\);

-- Location: LCFF_X27_Y15_N9
\aProcessor|InstAddGen|PC[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[4]~41_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(4));

-- Location: LCCOMB_X27_Y15_N10
\aProcessor|InstAddGen|PC[5]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[5]~43_combout\ = (\aProcessor|InstAddGen|PC\(5) & (!\aProcessor|InstAddGen|PC[4]~42\)) # (!\aProcessor|InstAddGen|PC\(5) & ((\aProcessor|InstAddGen|PC[4]~42\) # (GND)))
-- \aProcessor|InstAddGen|PC[5]~44\ = CARRY((!\aProcessor|InstAddGen|PC[4]~42\) # (!\aProcessor|InstAddGen|PC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(5),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[4]~42\,
	combout => \aProcessor|InstAddGen|PC[5]~43_combout\,
	cout => \aProcessor|InstAddGen|PC[5]~44\);

-- Location: LCFF_X27_Y15_N11
\aProcessor|InstAddGen|PC[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[5]~43_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(5));

-- Location: M4K_X26_Y15
\Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000301A068028180640201604C0181404401012040010100300088E02C0088C0240088A020018880100088600401004028000BFC02200600023000000220000003F",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "InstructionTestSet(11062014).mif",
	init_file_layout => "port_a",
	logical_ram_name => "MemoryInterface:Memory|ROM:ROM1|altsyncram:altsyncram_component|altsyncram_pl91:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 32,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_a_write_enable_clock => "none",
	port_b_address_width => 6,
	port_b_data_width => 32,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	clk0 => \clk_27~clkctrl_outclk\,
	ena0 => \aProcessor|Decoder0~1_combout\,
	portaaddr => \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \Memory|ROM1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCFF_X24_Y16_N15
\aProcessor|IR|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(0));

-- Location: PIN_N26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(1),
	combout => \switch~combout\(1));

-- Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(0),
	combout => \switch~combout\(0));

-- Location: LCCOMB_X24_Y19_N30
\aProcessor|displayAll|Mux28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~6_combout\ = (\switch~combout\(0) & (((\switch~combout\(1)) # (\aProcessor|InstAddGen|PC\(0))))) # (!\switch~combout\(0) & (!\aProcessor|CSG|StageGenerator|ClockCount\(0) & (!\switch~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	datab => \switch~combout\(0),
	datac => \switch~combout\(1),
	datad => \aProcessor|InstAddGen|PC\(0),
	combout => \aProcessor|displayAll|Mux28~6_combout\);

-- Location: LCCOMB_X23_Y19_N18
\aProcessor|displayAll|Mux28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~7_combout\ = (\switch~combout\(1) & ((\aProcessor|displayAll|Mux28~6_combout\ & (\aProcessor|CCR|Q\(0))) # (!\aProcessor|displayAll|Mux28~6_combout\ & ((\aProcessor|IR|Q\(0)))))) # (!\switch~combout\(1) & 
-- (((\aProcessor|displayAll|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CCR|Q\(0),
	datab => \aProcessor|IR|Q\(0),
	datac => \switch~combout\(1),
	datad => \aProcessor|displayAll|Mux28~6_combout\,
	combout => \aProcessor|displayAll|Mux28~7_combout\);

-- Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(2),
	combout => \switch~combout\(2));

-- Location: LCCOMB_X23_Y19_N28
\aProcessor|displayAll|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux31~0_combout\ = (\switch~combout\(2) & ((\aProcessor|displayAll|Mux28~5_combout\) # ((\switch~combout\(3))))) # (!\switch~combout\(2) & (((\aProcessor|displayAll|Mux28~7_combout\ & !\switch~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~5_combout\,
	datab => \aProcessor|displayAll|Mux28~7_combout\,
	datac => \switch~combout\(2),
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|Mux31~0_combout\);

-- Location: LCCOMB_X23_Y18_N28
\aProcessor|displayAll|Mux28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~8_combout\ = (\switch~combout\(0) & ((!\switch~combout\(1)))) # (!\switch~combout\(0) & (\aProcessor|Decoder0~1_combout\ & \switch~combout\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|Decoder0~1_combout\,
	datab => \switch~combout\(0),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~8_combout\);

-- Location: LCCOMB_X23_Y19_N14
\aProcessor|displayAll|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux31~1_combout\ = (\aProcessor|displayAll|Mux31~0_combout\ & (((\aProcessor|displayAll|Mux28~8_combout\) # (!\switch~combout\(3))))) # (!\aProcessor|displayAll|Mux31~0_combout\ & (\aProcessor|displayAll|Mux28~3_combout\ & 
-- ((\switch~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~3_combout\,
	datab => \aProcessor|displayAll|Mux31~0_combout\,
	datac => \aProcessor|displayAll|Mux28~8_combout\,
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|Mux31~1_combout\);

-- Location: LCFF_X23_Y16_N3
\aProcessor|IR|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(5),
	sload => VCC,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(5));

-- Location: LCFF_X23_Y16_N15
\aProcessor|IR|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(2));

-- Location: LCFF_X23_Y16_N17
\aProcessor|IR|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(4));

-- Location: LCFF_X23_Y16_N27
\aProcessor|IR|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(3));

-- Location: LCCOMB_X23_Y16_N22
\aProcessor|CSG|DecodeInst|Instruction_Format[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|DecodeInst|Instruction_Format[0]~0_combout\ = (!\aProcessor|IR|Q\(2) & (!\aProcessor|IR|Q\(4) & !\aProcessor|IR|Q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(2),
	datac => \aProcessor|IR|Q\(4),
	datad => \aProcessor|IR|Q\(3),
	combout => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~0_combout\);

-- Location: LCCOMB_X23_Y16_N6
\aProcessor|CSG|DecodeInst|Instruction_Format[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\ = (\aProcessor|IR|Q\(1) & (\aProcessor|IR|Q\(5) & \aProcessor|CSG|DecodeInst|Instruction_Format[0]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(1),
	datab => \aProcessor|IR|Q\(5),
	datad => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~0_combout\,
	combout => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\);

-- Location: LCCOMB_X23_Y16_N26
\aProcessor|CSG|SelectSignals|ALU_Op[5]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|ALU_Op[5]~0_combout\ = (!\aProcessor|CSG|DecodeInst|WideOr0~0_combout\ & (\aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\ & (!\aProcessor|IR|Q\(3) & !\aProcessor|IR|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|WideOr0~0_combout\,
	datab => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\,
	datac => \aProcessor|IR|Q\(3),
	datad => \aProcessor|IR|Q\(4),
	combout => \aProcessor|CSG|SelectSignals|ALU_Op[5]~0_combout\);

-- Location: LCCOMB_X23_Y16_N2
\aProcessor|CSG|DecodeInst|Decoder0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|DecodeInst|Decoder0~0_combout\ = (!\aProcessor|IR|Q\(1) & (\aProcessor|CSG|DecodeInst|Instruction_Format[0]~0_combout\ & (!\aProcessor|IR|Q\(5) & !\aProcessor|IR|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(1),
	datab => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~0_combout\,
	datac => \aProcessor|IR|Q\(5),
	datad => \aProcessor|IR|Q\(0),
	combout => \aProcessor|CSG|DecodeInst|Decoder0~0_combout\);

-- Location: LCFF_X23_Y16_N11
\aProcessor|IR|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(1));

-- Location: LCCOMB_X23_Y16_N0
\aProcessor|CSG|DecodeInst|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|DecodeInst|Equal0~0_combout\ = (\aProcessor|IR|Q\(5) & (\aProcessor|IR|Q\(2) & (\aProcessor|IR|Q\(0) & \aProcessor|IR|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(5),
	datab => \aProcessor|IR|Q\(2),
	datac => \aProcessor|IR|Q\(0),
	datad => \aProcessor|IR|Q\(1),
	combout => \aProcessor|CSG|DecodeInst|Equal0~0_combout\);

-- Location: LCCOMB_X23_Y16_N4
\aProcessor|CSG|DecodeInst|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|DecodeInst|Equal0~1_combout\ = ((!\aProcessor|CSG|DecodeInst|Equal0~0_combout\) # (!\aProcessor|IR|Q\(3))) # (!\aProcessor|IR|Q\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(4),
	datab => \aProcessor|IR|Q\(3),
	datad => \aProcessor|CSG|DecodeInst|Equal0~0_combout\,
	combout => \aProcessor|CSG|DecodeInst|Equal0~1_combout\);

-- Location: LCCOMB_X24_Y19_N12
\aProcessor|CSG|SelectSignals|ALU_Op[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|ALU_Op[0]~1_combout\ = (\aProcessor|CSG|DecodeInst|Decoder0~0_combout\ & (\aProcessor|CSG|SelectSignals|WideNor1~5_combout\)) # (!\aProcessor|CSG|DecodeInst|Decoder0~0_combout\ & 
-- (((\aProcessor|CSG|SelectSignals|ALU_Op[5]~0_combout\) # (!\aProcessor|CSG|DecodeInst|Equal0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|WideNor1~5_combout\,
	datab => \aProcessor|CSG|SelectSignals|ALU_Op[5]~0_combout\,
	datac => \aProcessor|CSG|DecodeInst|Decoder0~0_combout\,
	datad => \aProcessor|CSG|DecodeInst|Equal0~1_combout\,
	combout => \aProcessor|CSG|SelectSignals|ALU_Op[0]~1_combout\);

-- Location: LCCOMB_X24_Y15_N10
\aProcessor|CSG|SelectSignals|B_Select\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|B_Select~combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op[0]~1_combout\ & ((\aProcessor|CSG|SelectSignals|ALU_Op[5]~0_combout\))) # (!\aProcessor|CSG|SelectSignals|ALU_Op[0]~1_combout\ & 
-- (\aProcessor|CSG|SelectSignals|B_Select~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|CSG|SelectSignals|ALU_Op[5]~0_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op[0]~1_combout\,
	combout => \aProcessor|CSG|SelectSignals|B_Select~combout\);

-- Location: LCFF_X23_Y14_N15
\aProcessor|IR|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(6));

-- Location: LCFF_X31_Y15_N15
\aProcessor|IR|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(23),
	sload => VCC,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(23));

-- Location: LCFF_X31_Y15_N29
\aProcessor|IR|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(22),
	sload => VCC,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(22));

-- Location: CLKCTRL_G1
\aProcessor|InstAddGen|PC[0]~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \aProcessor|InstAddGen|PC[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\);

-- Location: LCCOMB_X25_Y15_N2
\aProcessor|CSG|EnableSignals|RZ_Enable~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\ = (\aProcessor|CSG|StageGenerator|ClockCount\(0) & (\aProcessor|CSG|StageGenerator|ClockCount\(1) & (!\aProcessor|CSG|StageGenerator|ClockCount\(2) & \aProcessor|CSG|DecodeInst|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	datab => \aProcessor|CSG|StageGenerator|ClockCount\(1),
	datac => \aProcessor|CSG|StageGenerator|ClockCount\(2),
	datad => \aProcessor|CSG|DecodeInst|Equal0~1_combout\,
	combout => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\);

-- Location: LCFF_X23_Y18_N29
\aProcessor|RM|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RB|Q\(0),
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(0));

-- Location: LCCOMB_X23_Y18_N12
\Memory|RAM1|mem_bank~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~0_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~0_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~0_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(0),
	combout => \Memory|RAM1|mem_bank~0_combout\);

-- Location: LCCOMB_X24_Y18_N20
\aProcessor|RY|Q[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[0]~0_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~32_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~32_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~0_combout\,
	combout => \aProcessor|RY|Q[0]~0_combout\);

-- Location: LCCOMB_X23_Y16_N20
\aProcessor|CSG|DecodeInst|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|DecodeInst|WideOr0~0_combout\ = (\aProcessor|IR|Q\(2)) # ((\aProcessor|IR|Q\(1) & ((!\aProcessor|IR|Q\(5)))) # (!\aProcessor|IR|Q\(1) & ((\aProcessor|IR|Q\(0)) # (\aProcessor|IR|Q\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(1),
	datab => \aProcessor|IR|Q\(0),
	datac => \aProcessor|IR|Q\(2),
	datad => \aProcessor|IR|Q\(5),
	combout => \aProcessor|CSG|DecodeInst|WideOr0~0_combout\);

-- Location: LCCOMB_X23_Y16_N24
\aProcessor|CSG|DecodeInst|Decoder1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|DecodeInst|Decoder1~0_combout\ = (\aProcessor|IR|Q\(4)) # ((\aProcessor|IR|Q\(3)) # ((\aProcessor|CSG|DecodeInst|WideOr0~0_combout\) # (\aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(4),
	datab => \aProcessor|IR|Q\(3),
	datac => \aProcessor|CSG|DecodeInst|WideOr0~0_combout\,
	datad => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\,
	combout => \aProcessor|CSG|DecodeInst|Decoder1~0_combout\);

-- Location: LCCOMB_X24_Y16_N20
\aProcessor|CSG|DecodeInst|Decoder1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|DecodeInst|Decoder1~1_combout\ = (\aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\ & ((\aProcessor|IR|Q\(4)) # ((\aProcessor|IR|Q\(3)) # (\aProcessor|CSG|DecodeInst|WideOr0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(4),
	datab => \aProcessor|IR|Q\(3),
	datac => \aProcessor|CSG|DecodeInst|WideOr0~0_combout\,
	datad => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\,
	combout => \aProcessor|CSG|DecodeInst|Decoder1~1_combout\);

-- Location: LCCOMB_X24_Y16_N26
\aProcessor|CSG|SelectSignals|Equal1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal1~20_combout\ = (\aProcessor|CSG|SelectSignals|Equal1~19_combout\ & (((\aProcessor|CSG|DecodeInst|Decoder1~1_combout\)) # (!\aProcessor|IR|Q\(0)))) # (!\aProcessor|CSG|SelectSignals|Equal1~19_combout\ & 
-- (\aProcessor|CSG|DecodeInst|Decoder1~0_combout\ & ((\aProcessor|CSG|DecodeInst|Decoder1~1_combout\) # (!\aProcessor|IR|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|Equal1~19_combout\,
	datab => \aProcessor|IR|Q\(0),
	datac => \aProcessor|CSG|DecodeInst|Decoder1~1_combout\,
	datad => \aProcessor|CSG|DecodeInst|Decoder1~0_combout\,
	combout => \aProcessor|CSG|SelectSignals|Equal1~20_combout\);

-- Location: LCFF_X24_Y15_N27
\aProcessor|IR|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(11),
	sload => VCC,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(11));

-- Location: LCCOMB_X23_Y16_N30
\aProcessor|CSG|SelectSignals|Equal1~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal1~21_combout\ = (\aProcessor|CSG|DecodeInst|Decoder1~0_combout\) # ((!\aProcessor|IR|Q\(8) & !\aProcessor|IR|Q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(8),
	datac => \aProcessor|CSG|DecodeInst|Decoder1~0_combout\,
	datad => \aProcessor|IR|Q\(11),
	combout => \aProcessor|CSG|SelectSignals|Equal1~21_combout\);

-- Location: LCFF_X24_Y15_N13
\aProcessor|IR|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(14),
	sload => VCC,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(14));

-- Location: LCFF_X24_Y15_N31
\aProcessor|IR|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(13),
	sload => VCC,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(13));

-- Location: LCCOMB_X24_Y15_N0
\aProcessor|CSG|SelectSignals|Equal1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal1~6_combout\ = (!\aProcessor|IR|Q\(12) & (!\aProcessor|IR|Q\(14) & !\aProcessor|IR|Q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(12),
	datab => \aProcessor|IR|Q\(14),
	datad => \aProcessor|IR|Q\(13),
	combout => \aProcessor|CSG|SelectSignals|Equal1~6_combout\);

-- Location: LCCOMB_X23_Y16_N18
\aProcessor|CSG|SelectSignals|Equal1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal1~3_combout\ = (!\aProcessor|IR|Q\(4) & (!\aProcessor|IR|Q\(3) & ((\aProcessor|IR|Q\(0)) # (\aProcessor|CSG|SelectSignals|Equal1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(4),
	datab => \aProcessor|IR|Q\(3),
	datac => \aProcessor|IR|Q\(0),
	datad => \aProcessor|CSG|SelectSignals|Equal1~6_combout\,
	combout => \aProcessor|CSG|SelectSignals|Equal1~3_combout\);

-- Location: LCCOMB_X23_Y16_N28
\aProcessor|CSG|SelectSignals|Equal1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal1~24_combout\ = (!\aProcessor|IR|Q\(1) & (!\aProcessor|IR|Q\(5) & (!\aProcessor|IR|Q\(2) & \aProcessor|CSG|SelectSignals|Equal1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(1),
	datab => \aProcessor|IR|Q\(5),
	datac => \aProcessor|IR|Q\(2),
	datad => \aProcessor|CSG|SelectSignals|Equal1~3_combout\,
	combout => \aProcessor|CSG|SelectSignals|Equal1~24_combout\);

-- Location: LCCOMB_X24_Y16_N16
\aProcessor|CSG|SelectSignals|Equal1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal1~22_combout\ = (\aProcessor|CSG|SelectSignals|Equal1~20_combout\ & (\aProcessor|CSG|SelectSignals|Equal1~21_combout\ & \aProcessor|CSG|SelectSignals|Equal1~24_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|SelectSignals|Equal1~20_combout\,
	datac => \aProcessor|CSG|SelectSignals|Equal1~21_combout\,
	datad => \aProcessor|CSG|SelectSignals|Equal1~24_combout\,
	combout => \aProcessor|CSG|SelectSignals|Equal1~22_combout\);

-- Location: LCFF_X24_Y15_N29
\aProcessor|IR|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(7));

-- Location: LCCOMB_X24_Y16_N12
\aProcessor|CSG|SelectSignals|Equal1~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal1~23_combout\ = (\aProcessor|IR|Q\(6) & (!\aProcessor|CSG|DecodeInst|Decoder1~0_combout\ & (\aProcessor|CSG|SelectSignals|Equal1~22_combout\ & !\aProcessor|IR|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(6),
	datab => \aProcessor|CSG|DecodeInst|Decoder1~0_combout\,
	datac => \aProcessor|CSG|SelectSignals|Equal1~22_combout\,
	datad => \aProcessor|IR|Q\(7),
	combout => \aProcessor|CSG|SelectSignals|Equal1~23_combout\);

-- Location: LCFF_X24_Y15_N23
\aProcessor|IR|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(10),
	sload => VCC,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(10));

-- Location: LCCOMB_X23_Y16_N16
\aProcessor|CSG|SelectSignals|WideOr1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|WideOr1~9_combout\ = (!\aProcessor|CSG|DecodeInst|Decoder1~0_combout\ & (\aProcessor|CSG|SelectSignals|Equal1~23_combout\ & \aProcessor|IR|Q\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|Decoder1~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal1~23_combout\,
	datad => \aProcessor|IR|Q\(10),
	combout => \aProcessor|CSG|SelectSignals|WideOr1~9_combout\);

-- Location: LCCOMB_X24_Y16_N18
\aProcessor|CSG|SelectSignals|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal2~0_combout\ = (\aProcessor|CSG|SelectSignals|Equal1~20_combout\ & (\aProcessor|CSG|SelectSignals|Equal1~24_combout\ & ((\aProcessor|CSG|DecodeInst|Decoder1~0_combout\) # (!\aProcessor|IR|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(10),
	datab => \aProcessor|CSG|SelectSignals|Equal1~20_combout\,
	datac => \aProcessor|CSG|DecodeInst|Decoder1~0_combout\,
	datad => \aProcessor|CSG|SelectSignals|Equal1~24_combout\,
	combout => \aProcessor|CSG|SelectSignals|Equal2~0_combout\);

-- Location: LCCOMB_X24_Y15_N6
\aProcessor|CSG|DecodeInst|Instruction_OP_Code[6]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|DecodeInst|Instruction_OP_Code[6]~1_combout\ = (!\aProcessor|CSG|DecodeInst|Decoder1~0_combout\ & \aProcessor|IR|Q\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|CSG|DecodeInst|Decoder1~0_combout\,
	datad => \aProcessor|IR|Q\(6),
	combout => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[6]~1_combout\);

-- Location: LCFF_X24_Y15_N19
\aProcessor|IR|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(8),
	sload => VCC,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(8));

-- Location: LCCOMB_X24_Y15_N8
\aProcessor|CSG|SelectSignals|Equal13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal13~0_combout\ = (!\aProcessor|IR|Q\(9) & (!\aProcessor|IR|Q\(8) & (!\aProcessor|CSG|DecodeInst|Decoder1~0_combout\ & \aProcessor|IR|Q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(9),
	datab => \aProcessor|IR|Q\(8),
	datac => \aProcessor|CSG|DecodeInst|Decoder1~0_combout\,
	datad => \aProcessor|IR|Q\(11),
	combout => \aProcessor|CSG|SelectSignals|Equal13~0_combout\);

-- Location: LCCOMB_X25_Y16_N28
\aProcessor|CSG|SelectSignals|Equal15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal15~0_combout\ = (\aProcessor|CSG|DecodeInst|Instruction_OP_Code[7]~0_combout\ & (\aProcessor|CSG|SelectSignals|Equal2~0_combout\ & (!\aProcessor|CSG|DecodeInst|Instruction_OP_Code[6]~1_combout\ & 
-- \aProcessor|CSG|SelectSignals|Equal13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[7]~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal2~0_combout\,
	datac => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[6]~1_combout\,
	datad => \aProcessor|CSG|SelectSignals|Equal13~0_combout\,
	combout => \aProcessor|CSG|SelectSignals|Equal15~0_combout\);

-- Location: LCCOMB_X25_Y16_N16
\aProcessor|CSG|DecodeInst|Instruction_OP_Code[7]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|DecodeInst|Instruction_OP_Code[7]~0_combout\ = (\aProcessor|IR|Q\(7) & !\aProcessor|CSG|DecodeInst|Decoder1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(7),
	datad => \aProcessor|CSG|DecodeInst|Decoder1~0_combout\,
	combout => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[7]~0_combout\);

-- Location: LCCOMB_X24_Y15_N2
\aProcessor|CSG|SelectSignals|Equal13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal13~1_combout\ = (!\aProcessor|CSG|DecodeInst|Instruction_OP_Code[6]~1_combout\ & (\aProcessor|CSG|SelectSignals|Equal13~0_combout\ & (!\aProcessor|CSG|DecodeInst|Instruction_OP_Code[7]~0_combout\ & 
-- \aProcessor|CSG|SelectSignals|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[6]~1_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal13~0_combout\,
	datac => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[7]~0_combout\,
	datad => \aProcessor|CSG|SelectSignals|Equal2~0_combout\,
	combout => \aProcessor|CSG|SelectSignals|Equal13~1_combout\);

-- Location: LCCOMB_X24_Y15_N30
\aProcessor|CSG|SelectSignals|Equal11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal11~0_combout\ = (\aProcessor|IR|Q\(9) & (!\aProcessor|CSG|DecodeInst|Decoder1~0_combout\ & \aProcessor|IR|Q\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(9),
	datab => \aProcessor|CSG|DecodeInst|Decoder1~0_combout\,
	datad => \aProcessor|IR|Q\(10),
	combout => \aProcessor|CSG|SelectSignals|Equal11~0_combout\);

-- Location: LCCOMB_X24_Y15_N14
\aProcessor|CSG|SelectSignals|Equal12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal12~0_combout\ = (!\aProcessor|CSG|DecodeInst|Instruction_OP_Code[6]~1_combout\ & (\aProcessor|CSG|SelectSignals|Equal11~0_combout\ & (\aProcessor|CSG|SelectSignals|Equal1~22_combout\ & 
-- \aProcessor|CSG|DecodeInst|Instruction_OP_Code[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[6]~1_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal11~0_combout\,
	datac => \aProcessor|CSG|SelectSignals|Equal1~22_combout\,
	datad => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[7]~0_combout\,
	combout => \aProcessor|CSG|SelectSignals|Equal12~0_combout\);

-- Location: LCCOMB_X25_Y16_N30
\aProcessor|CSG|SelectSignals|WideOr1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|WideOr1~8_combout\ = (!\aProcessor|CSG|SelectSignals|Equal14~0_combout\ & (!\aProcessor|CSG|SelectSignals|Equal15~0_combout\ & (!\aProcessor|CSG|SelectSignals|Equal13~1_combout\ & 
-- !\aProcessor|CSG|SelectSignals|Equal12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|Equal14~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal15~0_combout\,
	datac => \aProcessor|CSG|SelectSignals|Equal13~1_combout\,
	datad => \aProcessor|CSG|SelectSignals|Equal12~0_combout\,
	combout => \aProcessor|CSG|SelectSignals|WideOr1~8_combout\);

-- Location: LCCOMB_X24_Y16_N30
\aProcessor|CSG|SelectSignals|ALU_Op[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|ALU_Op[3]~5_combout\ = (\aProcessor|CSG|DecodeInst|Decoder0~0_combout\ & ((\aProcessor|CSG|SelectSignals|WideOr1~10_combout\) # ((\aProcessor|CSG|SelectSignals|WideOr1~9_combout\) # 
-- (!\aProcessor|CSG|SelectSignals|WideOr1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|WideOr1~10_combout\,
	datab => \aProcessor|CSG|SelectSignals|WideOr1~9_combout\,
	datac => \aProcessor|CSG|DecodeInst|Decoder0~0_combout\,
	datad => \aProcessor|CSG|SelectSignals|WideOr1~8_combout\,
	combout => \aProcessor|CSG|SelectSignals|ALU_Op[3]~5_combout\);

-- Location: LCCOMB_X24_Y16_N8
\aProcessor|CSG|SelectSignals|ALU_Op[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|ALU_Op\(3) = (\aProcessor|CSG|SelectSignals|ALU_Op[0]~1_combout\ & ((\aProcessor|CSG|SelectSignals|ALU_Op[3]~5_combout\))) # (!\aProcessor|CSG|SelectSignals|ALU_Op[0]~1_combout\ & (\aProcessor|CSG|SelectSignals|ALU_Op\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op[0]~1_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op[3]~5_combout\,
	combout => \aProcessor|CSG|SelectSignals|ALU_Op\(3));

-- Location: LCCOMB_X25_Y16_N18
\aProcessor|CSG|SelectSignals|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal2~1_combout\ = (!\aProcessor|IR|Q\(11) & (!\aProcessor|CSG|DecodeInst|Decoder1~0_combout\ & \aProcessor|IR|Q\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(11),
	datac => \aProcessor|CSG|DecodeInst|Decoder1~0_combout\,
	datad => \aProcessor|IR|Q\(8),
	combout => \aProcessor|CSG|SelectSignals|Equal2~1_combout\);

-- Location: LCCOMB_X25_Y16_N0
\aProcessor|CSG|SelectSignals|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal2~2_combout\ = (!\aProcessor|CSG|DecodeInst|Instruction_OP_Code[7]~0_combout\ & (\aProcessor|CSG|SelectSignals|Equal2~1_combout\ & (!\aProcessor|CSG|DecodeInst|Instruction_OP_Code[6]~1_combout\ & 
-- \aProcessor|CSG|SelectSignals|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[7]~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal2~1_combout\,
	datac => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[6]~1_combout\,
	datad => \aProcessor|CSG|SelectSignals|Equal2~0_combout\,
	combout => \aProcessor|CSG|SelectSignals|Equal2~2_combout\);

-- Location: LCFF_X24_Y15_N17
\aProcessor|IR|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(9),
	sload => VCC,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(9));

-- Location: LCCOMB_X25_Y16_N8
\aProcessor|CSG|SelectSignals|Equal14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal14~0_combout\ = (!\aProcessor|CSG|DecodeInst|Instruction_OP_Code[7]~0_combout\ & (\aProcessor|CSG|SelectSignals|Equal2~0_combout\ & (\aProcessor|CSG|DecodeInst|Instruction_OP_Code[6]~1_combout\ & 
-- \aProcessor|CSG|SelectSignals|Equal13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[7]~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal2~0_combout\,
	datac => \aProcessor|CSG|DecodeInst|Instruction_OP_Code[6]~1_combout\,
	datad => \aProcessor|CSG|SelectSignals|Equal13~0_combout\,
	combout => \aProcessor|CSG|SelectSignals|Equal14~0_combout\);

-- Location: LCCOMB_X24_Y16_N0
\aProcessor|CSG|SelectSignals|Equal10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal10~0_combout\ = (!\aProcessor|CSG|DecodeInst|Decoder1~0_combout\ & (!\aProcessor|IR|Q\(9) & (\aProcessor|CSG|SelectSignals|Equal1~22_combout\ & \aProcessor|IR|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|Decoder1~0_combout\,
	datab => \aProcessor|IR|Q\(9),
	datac => \aProcessor|CSG|SelectSignals|Equal1~22_combout\,
	datad => \aProcessor|IR|Q\(10),
	combout => \aProcessor|CSG|SelectSignals|Equal10~0_combout\);

-- Location: LCCOMB_X24_Y16_N22
\aProcessor|CSG|SelectSignals|Equal3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal3~8_combout\ = (\aProcessor|CSG|SelectSignals|Equal1~22_combout\ & (!\aProcessor|CSG|DecodeInst|Decoder1~0_combout\ & (!\aProcessor|IR|Q\(10) & \aProcessor|IR|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|Equal1~22_combout\,
	datab => \aProcessor|CSG|DecodeInst|Decoder1~0_combout\,
	datac => \aProcessor|IR|Q\(10),
	datad => \aProcessor|IR|Q\(9),
	combout => \aProcessor|CSG|SelectSignals|Equal3~8_combout\);

-- Location: LCCOMB_X25_Y16_N6
\aProcessor|CSG|SelectSignals|WideNor1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|WideNor1~3_combout\ = (!\aProcessor|CSG|SelectSignals|Equal14~0_combout\ & (((!\aProcessor|CSG|SelectSignals|Equal10~0_combout\ & !\aProcessor|CSG|SelectSignals|Equal3~8_combout\)) # 
-- (!\aProcessor|CSG|SelectSignals|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|Equal6~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal14~0_combout\,
	datac => \aProcessor|CSG|SelectSignals|Equal10~0_combout\,
	datad => \aProcessor|CSG|SelectSignals|Equal3~8_combout\,
	combout => \aProcessor|CSG|SelectSignals|WideNor1~3_combout\);

-- Location: LCCOMB_X25_Y16_N14
\aProcessor|CSG|SelectSignals|WideNor1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|WideNor1~4_combout\ = (\aProcessor|CSG|SelectSignals|WideNor1~3_combout\ & (((!\aProcessor|CSG|DecodeInst|Decoder1~0_combout\ & \aProcessor|IR|Q\(9))) # (!\aProcessor|CSG|SelectSignals|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|Decoder1~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal2~2_combout\,
	datac => \aProcessor|IR|Q\(9),
	datad => \aProcessor|CSG|SelectSignals|WideNor1~3_combout\,
	combout => \aProcessor|CSG|SelectSignals|WideNor1~4_combout\);

-- Location: LCCOMB_X25_Y16_N2
\aProcessor|CSG|SelectSignals|Equal7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal7~0_combout\ = (!\aProcessor|CSG|DecodeInst|Decoder1~0_combout\ & (\aProcessor|IR|Q\(9) & \aProcessor|CSG|SelectSignals|Equal2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|DecodeInst|Decoder1~0_combout\,
	datac => \aProcessor|IR|Q\(9),
	datad => \aProcessor|CSG|SelectSignals|Equal2~2_combout\,
	combout => \aProcessor|CSG|SelectSignals|Equal7~0_combout\);

-- Location: LCCOMB_X25_Y16_N4
\aProcessor|CSG|SelectSignals|Equal3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal3~9_combout\ = (\aProcessor|CSG|SelectSignals|Equal3~8_combout\ & ((\aProcessor|CSG|DecodeInst|Decoder1~0_combout\) # ((!\aProcessor|IR|Q\(7) & !\aProcessor|IR|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(7),
	datab => \aProcessor|IR|Q\(6),
	datac => \aProcessor|CSG|DecodeInst|Decoder1~0_combout\,
	datad => \aProcessor|CSG|SelectSignals|Equal3~8_combout\,
	combout => \aProcessor|CSG|SelectSignals|Equal3~9_combout\);

-- Location: LCCOMB_X24_Y16_N28
\aProcessor|CSG|SelectSignals|Equal11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal11~1_combout\ = (\aProcessor|CSG|SelectSignals|Equal1~23_combout\ & (!\aProcessor|CSG|DecodeInst|Decoder1~0_combout\ & (\aProcessor|IR|Q\(10) & \aProcessor|IR|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|Equal1~23_combout\,
	datab => \aProcessor|CSG|DecodeInst|Decoder1~0_combout\,
	datac => \aProcessor|IR|Q\(10),
	datad => \aProcessor|IR|Q\(9),
	combout => \aProcessor|CSG|SelectSignals|Equal11~1_combout\);

-- Location: LCCOMB_X25_Y16_N22
\aProcessor|CSG|SelectSignals|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|WideOr5~0_combout\ = (!\aProcessor|CSG|SelectSignals|Equal15~0_combout\ & (!\aProcessor|CSG|SelectSignals|Equal7~0_combout\ & (!\aProcessor|CSG|SelectSignals|Equal3~9_combout\ & 
-- !\aProcessor|CSG|SelectSignals|Equal11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|Equal15~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal7~0_combout\,
	datac => \aProcessor|CSG|SelectSignals|Equal3~9_combout\,
	datad => \aProcessor|CSG|SelectSignals|Equal11~1_combout\,
	combout => \aProcessor|CSG|SelectSignals|WideOr5~0_combout\);

-- Location: LCCOMB_X25_Y16_N20
\aProcessor|CSG|SelectSignals|ALU_Op[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|ALU_Op[1]~3_combout\ = (\aProcessor|CSG|DecodeInst|Decoder0~0_combout\ & ((!\aProcessor|CSG|SelectSignals|WideOr5~0_combout\) # (!\aProcessor|CSG|SelectSignals|WideNor1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|Decoder0~0_combout\,
	datac => \aProcessor|CSG|SelectSignals|WideNor1~4_combout\,
	datad => \aProcessor|CSG|SelectSignals|WideOr5~0_combout\,
	combout => \aProcessor|CSG|SelectSignals|ALU_Op[1]~3_combout\);

-- Location: LCCOMB_X25_Y16_N26
\aProcessor|CSG|SelectSignals|ALU_Op[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|ALU_Op\(1) = (\aProcessor|CSG|SelectSignals|ALU_Op[0]~1_combout\ & (\aProcessor|CSG|SelectSignals|ALU_Op[1]~3_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op[0]~1_combout\ & ((\aProcessor|CSG|SelectSignals|ALU_Op\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op[0]~1_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op[1]~3_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	combout => \aProcessor|CSG|SelectSignals|ALU_Op\(1));

-- Location: LCCOMB_X24_Y16_N4
\aProcessor|CSG|SelectSignals|Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal4~0_combout\ = (\aProcessor|CSG|SelectSignals|Equal1~23_combout\ & (!\aProcessor|CSG|DecodeInst|Decoder1~0_combout\ & (!\aProcessor|IR|Q\(10) & \aProcessor|IR|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|Equal1~23_combout\,
	datab => \aProcessor|CSG|DecodeInst|Decoder1~0_combout\,
	datac => \aProcessor|IR|Q\(10),
	datad => \aProcessor|IR|Q\(9),
	combout => \aProcessor|CSG|SelectSignals|Equal4~0_combout\);

-- Location: LCCOMB_X24_Y16_N24
\aProcessor|CSG|SelectSignals|Equal5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Equal5~8_combout\ = (!\aProcessor|IR|Q\(6) & (\aProcessor|CSG|SelectSignals|Equal3~8_combout\ & (!\aProcessor|CSG|DecodeInst|Decoder1~0_combout\ & \aProcessor|IR|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(6),
	datab => \aProcessor|CSG|SelectSignals|Equal3~8_combout\,
	datac => \aProcessor|CSG|DecodeInst|Decoder1~0_combout\,
	datad => \aProcessor|IR|Q\(7),
	combout => \aProcessor|CSG|SelectSignals|Equal5~8_combout\);

-- Location: LCCOMB_X25_Y16_N24
\aProcessor|CSG|SelectSignals|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|WideOr3~0_combout\ = (\aProcessor|CSG|SelectSignals|Equal4~0_combout\) # ((\aProcessor|CSG|SelectSignals|Equal5~8_combout\) # ((\aProcessor|CSG|SelectSignals|Equal6~0_combout\ & 
-- \aProcessor|CSG|SelectSignals|Equal3~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|Equal6~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal3~8_combout\,
	datac => \aProcessor|CSG|SelectSignals|Equal4~0_combout\,
	datad => \aProcessor|CSG|SelectSignals|Equal5~8_combout\,
	combout => \aProcessor|CSG|SelectSignals|WideOr3~0_combout\);

-- Location: LCCOMB_X25_Y16_N12
\aProcessor|CSG|SelectSignals|ALU_Op[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|ALU_Op[2]~4_combout\ = (\aProcessor|CSG|DecodeInst|Decoder0~0_combout\ & ((\aProcessor|CSG|SelectSignals|Equal7~0_combout\) # ((\aProcessor|CSG|SelectSignals|WideOr3~0_combout\) # 
-- (!\aProcessor|CSG|SelectSignals|WideOr1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|Decoder0~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|Equal7~0_combout\,
	datac => \aProcessor|CSG|SelectSignals|WideOr3~0_combout\,
	datad => \aProcessor|CSG|SelectSignals|WideOr1~8_combout\,
	combout => \aProcessor|CSG|SelectSignals|ALU_Op[2]~4_combout\);

-- Location: LCCOMB_X25_Y16_N10
\aProcessor|CSG|SelectSignals|ALU_Op[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|ALU_Op\(2) = (\aProcessor|CSG|SelectSignals|ALU_Op[0]~1_combout\ & ((\aProcessor|CSG|SelectSignals|ALU_Op[2]~4_combout\))) # (!\aProcessor|CSG|SelectSignals|ALU_Op[0]~1_combout\ & (\aProcessor|CSG|SelectSignals|ALU_Op\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op[0]~1_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op[2]~4_combout\,
	combout => \aProcessor|CSG|SelectSignals|ALU_Op\(2));

-- Location: LCCOMB_X20_Y15_N26
\aProcessor|ALU|Selector4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector4~0_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (!\aProcessor|CSG|SelectSignals|ALU_Op\(3) & (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & !\aProcessor|CSG|SelectSignals|ALU_Op\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	combout => \aProcessor|ALU|Selector4~0_combout\);

-- Location: LCCOMB_X24_Y16_N10
\aProcessor|CSG|SelectSignals|WideNor1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|WideNor1~2_combout\ = (\aProcessor|CSG|SelectSignals|WideNor1~1_combout\ & (\aProcessor|CSG|SelectSignals|WideOr5~0_combout\ & (!\aProcessor|CSG|SelectSignals|Equal5~8_combout\ & 
-- !\aProcessor|CSG|SelectSignals|Equal13~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|WideNor1~1_combout\,
	datab => \aProcessor|CSG|SelectSignals|WideOr5~0_combout\,
	datac => \aProcessor|CSG|SelectSignals|Equal5~8_combout\,
	datad => \aProcessor|CSG|SelectSignals|Equal13~1_combout\,
	combout => \aProcessor|CSG|SelectSignals|WideNor1~2_combout\);

-- Location: LCCOMB_X23_Y16_N8
\aProcessor|CSG|SelectSignals|ALU_Op[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|ALU_Op[0]~2_combout\ = (\aProcessor|CSG|DecodeInst|Decoder0~0_combout\ & (((!\aProcessor|CSG|SelectSignals|WideNor1~2_combout\)))) # (!\aProcessor|CSG|DecodeInst|Decoder0~0_combout\ & (\aProcessor|IR|Q\(0) & 
-- (\aProcessor|CSG|SelectSignals|ALU_Op[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(0),
	datab => \aProcessor|CSG|DecodeInst|Decoder0~0_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op[5]~0_combout\,
	datad => \aProcessor|CSG|SelectSignals|WideNor1~2_combout\,
	combout => \aProcessor|CSG|SelectSignals|ALU_Op[0]~2_combout\);

-- Location: CLKCTRL_G3
\aProcessor|CSG|SelectSignals|ALU_Op[0]~1clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \aProcessor|CSG|SelectSignals|ALU_Op[0]~1clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \aProcessor|CSG|SelectSignals|ALU_Op[0]~1clkctrl_outclk\);

-- Location: LCCOMB_X23_Y16_N12
\aProcessor|CSG|SelectSignals|ALU_Op[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|ALU_Op\(0) = (GLOBAL(\aProcessor|CSG|SelectSignals|ALU_Op[0]~1clkctrl_outclk\) & ((\aProcessor|CSG|SelectSignals|ALU_Op[0]~2_combout\))) # (!GLOBAL(\aProcessor|CSG|SelectSignals|ALU_Op[0]~1clkctrl_outclk\) & 
-- (\aProcessor|CSG|SelectSignals|ALU_Op\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op[0]~2_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op[0]~1clkctrl_outclk\,
	combout => \aProcessor|CSG|SelectSignals|ALU_Op\(0));

-- Location: LCFF_X21_Y15_N31
\aProcessor|IR|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(31),
	sload => VCC,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(31));

-- Location: LCFF_X31_Y15_N31
\aProcessor|IR|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(28),
	sload => VCC,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(28));

-- Location: LCFF_X31_Y15_N13
\aProcessor|IR|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(27),
	sload => VCC,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(27));

-- Location: LCCOMB_X31_Y15_N12
\aProcessor|RegFile|R~1119\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1119_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~288_regout\))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~256_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~256_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|IR|Q\(27),
	datad => \aProcessor|RegFile|R~288_regout\,
	combout => \aProcessor|RegFile|R~1119_combout\);

-- Location: LCCOMB_X28_Y15_N24
\aProcessor|RegFile|R~320feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~320feeder_combout\ = \aProcessor|RY|Q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(0),
	combout => \aProcessor|RegFile|R~320feeder_combout\);

-- Location: LCCOMB_X27_Y13_N0
\aProcessor|IR|Q[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|IR|Q[26]~feeder_combout\ = \Memory|ROM1|altsyncram_component|auto_generated|q_a\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(26),
	combout => \aProcessor|IR|Q[26]~feeder_combout\);

-- Location: LCFF_X27_Y13_N1
\aProcessor|IR|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|IR|Q[26]~feeder_combout\,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(26));

-- Location: LCCOMB_X25_Y15_N0
\aProcessor|CSG|EnableSignals|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|EnableSignals|Mux3~0_combout\ = (\aProcessor|CSG|StageGenerator|ClockCount\(2) & !\aProcessor|CSG|StageGenerator|ClockCount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|CSG|StageGenerator|ClockCount\(2),
	datad => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	combout => \aProcessor|CSG|EnableSignals|Mux3~0_combout\);

-- Location: LCCOMB_X34_Y16_N10
\aProcessor|CSG|EnableSignals|RF_WRITE\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|EnableSignals|RF_WRITE~combout\ = (\aProcessor|CSG|DecodeInst|Equal0~1_combout\ & ((\aProcessor|WideOr0~0_combout\ & (\aProcessor|CSG|EnableSignals|RF_WRITE~combout\)) # (!\aProcessor|WideOr0~0_combout\ & 
-- ((\aProcessor|CSG|EnableSignals|Mux3~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	datab => \aProcessor|WideOr0~0_combout\,
	datac => \aProcessor|CSG|DecodeInst|Equal0~1_combout\,
	datad => \aProcessor|CSG|EnableSignals|Mux3~0_combout\,
	combout => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\);

-- Location: LCCOMB_X35_Y16_N0
\aProcessor|CSG|SelectSignals|C_Select[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|C_Select\(0) = (GLOBAL(\aProcessor|CSG|SelectSignals|ALU_Op[0]~1clkctrl_outclk\) & (!\aProcessor|CSG|SelectSignals|ALU_Op[5]~0_combout\)) # (!GLOBAL(\aProcessor|CSG|SelectSignals|ALU_Op[0]~1clkctrl_outclk\) & 
-- ((\aProcessor|CSG|SelectSignals|C_Select\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op[5]~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op[0]~1clkctrl_outclk\,
	combout => \aProcessor|CSG|SelectSignals|C_Select\(0));

-- Location: LCCOMB_X35_Y16_N2
\aProcessor|MuxC|ShiftRight0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxC|ShiftRight0~1_combout\ = (\aProcessor|IR|Q\(23) & !\aProcessor|CSG|SelectSignals|C_Select\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(23),
	datad => \aProcessor|CSG|SelectSignals|C_Select\(0),
	combout => \aProcessor|MuxC|ShiftRight0~1_combout\);

-- Location: LCCOMB_X30_Y15_N24
\aProcessor|IR|Q[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|IR|Q[25]~feeder_combout\ = \Memory|ROM1|altsyncram_component|auto_generated|q_a\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(25),
	combout => \aProcessor|IR|Q[25]~feeder_combout\);

-- Location: LCFF_X30_Y15_N25
\aProcessor|IR|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|IR|Q[25]~feeder_combout\,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(25));

-- Location: LCCOMB_X35_Y16_N20
\aProcessor|MuxC|ShiftRight0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxC|ShiftRight0~2_combout\ = (\aProcessor|IR|Q\(25) & !\aProcessor|CSG|SelectSignals|C_Select\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(25),
	datad => \aProcessor|CSG|SelectSignals|C_Select\(0),
	combout => \aProcessor|MuxC|ShiftRight0~2_combout\);

-- Location: LCCOMB_X35_Y16_N10
\aProcessor|MuxC|ShiftRight0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxC|ShiftRight0~4_combout\ = (\aProcessor|IR|Q\(24) & !\aProcessor|CSG|SelectSignals|C_Select\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datad => \aProcessor|CSG|SelectSignals|C_Select\(0),
	combout => \aProcessor|MuxC|ShiftRight0~4_combout\);

-- Location: LCCOMB_X36_Y16_N12
\aProcessor|RegFile|R~2433\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2433_combout\ = (!\aProcessor|MuxC|ShiftRight0~0_combout\ & (\aProcessor|MuxC|ShiftRight0~1_combout\ & (\aProcessor|MuxC|ShiftRight0~2_combout\ & !\aProcessor|MuxC|ShiftRight0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~0_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~1_combout\,
	datac => \aProcessor|MuxC|ShiftRight0~2_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~4_combout\,
	combout => \aProcessor|RegFile|R~2433_combout\);

-- Location: LCCOMB_X36_Y16_N16
\aProcessor|RegFile|R~2462\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2494\ = (\aProcessor|CSG|EnableSignals|RF_WRITE~combout\ & (\aProcessor|RegFile|R~2433_combout\ & ((\aProcessor|CSG|SelectSignals|C_Select\(0)) # (!\aProcessor|IR|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datab => \aProcessor|IR|Q\(26),
	datac => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	datad => \aProcessor|RegFile|R~2433_combout\,
	combout => \aProcessor|RegFile|R~2494\);

-- Location: LCFF_X28_Y15_N25
\aProcessor|RegFile|R~320\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~320feeder_combout\,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~320_regout\);

-- Location: LCCOMB_X28_Y15_N18
\aProcessor|RegFile|R~1120\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1120_combout\ = (\aProcessor|RegFile|R~1119_combout\ & ((\aProcessor|RegFile|R~352_regout\) # ((!\aProcessor|IR|Q\(28))))) # (!\aProcessor|RegFile|R~1119_combout\ & (((\aProcessor|RegFile|R~320_regout\ & \aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~352_regout\,
	datab => \aProcessor|RegFile|R~1119_combout\,
	datac => \aProcessor|RegFile|R~320_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1120_combout\);

-- Location: LCCOMB_X35_Y16_N16
\aProcessor|MuxC|ShiftRight0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxC|ShiftRight0~0_combout\ = (\aProcessor|IR|Q\(22) & !\aProcessor|CSG|SelectSignals|C_Select\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datad => \aProcessor|CSG|SelectSignals|C_Select\(0),
	combout => \aProcessor|MuxC|ShiftRight0~0_combout\);

-- Location: LCCOMB_X35_Y17_N14
\aProcessor|RegFile|R~2435\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2435_combout\ = (\aProcessor|MuxC|ShiftRight0~4_combout\ & (!\aProcessor|MuxC|ShiftRight0~0_combout\ & (\aProcessor|MuxC|ShiftRight0~2_combout\ & \aProcessor|MuxC|ShiftRight0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~0_combout\,
	datac => \aProcessor|MuxC|ShiftRight0~2_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~1_combout\,
	combout => \aProcessor|RegFile|R~2435_combout\);

-- Location: LCCOMB_X35_Y17_N26
\aProcessor|RegFile|R~2475\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2507\ = (\aProcessor|RegFile|R~2435_combout\ & (\aProcessor|CSG|EnableSignals|RF_WRITE~combout\ & ((\aProcessor|CSG|SelectSignals|C_Select\(0)) # (!\aProcessor|IR|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datab => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datac => \aProcessor|RegFile|R~2435_combout\,
	datad => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	combout => \aProcessor|RegFile|R~2507\);

-- Location: LCFF_X36_Y14_N5
\aProcessor|RegFile|R~448\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~448_regout\);

-- Location: LCCOMB_X35_Y14_N28
\aProcessor|RegFile|R~2443\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2443_combout\ = (!\aProcessor|MuxC|ShiftRight0~0_combout\ & (!\aProcessor|MuxC|ShiftRight0~1_combout\ & (\aProcessor|MuxC|ShiftRight0~2_combout\ & \aProcessor|MuxC|ShiftRight0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~0_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~1_combout\,
	datac => \aProcessor|MuxC|ShiftRight0~2_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~4_combout\,
	combout => \aProcessor|RegFile|R~2443_combout\);

-- Location: LCCOMB_X35_Y14_N10
\aProcessor|RegFile|R~2476\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2508\ = (\aProcessor|CSG|EnableSignals|RF_WRITE~combout\ & (\aProcessor|RegFile|R~2443_combout\ & ((\aProcessor|CSG|SelectSignals|C_Select\(0)) # (!\aProcessor|IR|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datab => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	datac => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datad => \aProcessor|RegFile|R~2443_combout\,
	combout => \aProcessor|RegFile|R~2508\);

-- Location: LCFF_X36_Y14_N15
\aProcessor|RegFile|R~384\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~384_regout\);

-- Location: LCCOMB_X36_Y14_N14
\aProcessor|RegFile|R~1126\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1126_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~448_regout\)) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~384_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~448_regout\,
	datac => \aProcessor|RegFile|R~384_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1126_combout\);

-- Location: LCCOMB_X36_Y16_N24
\aProcessor|RegFile|R~2447\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2447_combout\ = (\aProcessor|MuxC|ShiftRight0~0_combout\ & (\aProcessor|MuxC|ShiftRight0~1_combout\ & (\aProcessor|MuxC|ShiftRight0~2_combout\ & \aProcessor|MuxC|ShiftRight0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~0_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~1_combout\,
	datac => \aProcessor|MuxC|ShiftRight0~2_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~4_combout\,
	combout => \aProcessor|RegFile|R~2447_combout\);

-- Location: LCCOMB_X36_Y16_N22
\aProcessor|RegFile|R~2477\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2509\ = (\aProcessor|RegFile|R~2447_combout\ & (\aProcessor|CSG|EnableSignals|RF_WRITE~combout\ & ((\aProcessor|CSG|SelectSignals|C_Select\(0)) # (!\aProcessor|IR|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datab => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~2447_combout\,
	datad => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	combout => \aProcessor|RegFile|R~2509\);

-- Location: LCFF_X36_Y16_N27
\aProcessor|RegFile|R~480\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~480_regout\);

-- Location: LCCOMB_X36_Y14_N0
\aProcessor|RegFile|R~1127\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1127_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1126_combout\ & ((\aProcessor|RegFile|R~480_regout\))) # (!\aProcessor|RegFile|R~1126_combout\ & (\aProcessor|RegFile|R~416_regout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1126_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~416_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~1126_combout\,
	datad => \aProcessor|RegFile|R~480_regout\,
	combout => \aProcessor|RegFile|R~1127_combout\);

-- Location: LCCOMB_X29_Y18_N0
\aProcessor|IR|Q[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|IR|Q[29]~feeder_combout\ = \Memory|ROM1|altsyncram_component|auto_generated|q_a\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(29),
	combout => \aProcessor|IR|Q[29]~feeder_combout\);

-- Location: LCFF_X29_Y18_N1
\aProcessor|IR|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|IR|Q[29]~feeder_combout\,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(29));

-- Location: LCCOMB_X35_Y16_N8
\aProcessor|RegFile|R~2445\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2445_combout\ = (!\aProcessor|MuxC|ShiftRight0~2_combout\ & (\aProcessor|MuxC|ShiftRight0~4_combout\ & (\aProcessor|MuxC|ShiftRight0~0_combout\ & \aProcessor|MuxC|ShiftRight0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~2_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datac => \aProcessor|MuxC|ShiftRight0~0_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~1_combout\,
	combout => \aProcessor|RegFile|R~2445_combout\);

-- Location: LCCOMB_X35_Y16_N6
\aProcessor|RegFile|R~2469\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2501\ = (\aProcessor|RegFile|R~2445_combout\ & (\aProcessor|CSG|EnableSignals|RF_WRITE~combout\ & ((\aProcessor|CSG|SelectSignals|C_Select\(0)) # (!\aProcessor|IR|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datab => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datac => \aProcessor|RegFile|R~2445_combout\,
	datad => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	combout => \aProcessor|RegFile|R~2501\);

-- Location: LCFF_X34_Y12_N31
\aProcessor|RegFile|R~224\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~224_regout\);

-- Location: LCCOMB_X33_Y16_N0
\aProcessor|RegFile|R~2437\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2437_combout\ = (\aProcessor|MuxC|ShiftRight0~4_combout\ & (\aProcessor|MuxC|ShiftRight0~0_combout\ & (!\aProcessor|MuxC|ShiftRight0~1_combout\ & !\aProcessor|MuxC|ShiftRight0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~0_combout\,
	datac => \aProcessor|MuxC|ShiftRight0~1_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~2_combout\,
	combout => \aProcessor|RegFile|R~2437_combout\);

-- Location: LCCOMB_X33_Y16_N16
\aProcessor|RegFile|R~2466\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2498\ = (\aProcessor|CSG|EnableSignals|RF_WRITE~combout\ & (\aProcessor|RegFile|R~2437_combout\ & ((\aProcessor|CSG|SelectSignals|C_Select\(0)) # (!\aProcessor|IR|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datab => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	datac => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datad => \aProcessor|RegFile|R~2437_combout\,
	combout => \aProcessor|RegFile|R~2498\);

-- Location: LCFF_X34_Y12_N29
\aProcessor|RegFile|R~160\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~160_regout\);

-- Location: LCCOMB_X34_Y13_N2
\aProcessor|RegFile|R~2440\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2440_combout\ = (!\aProcessor|MuxC|ShiftRight0~1_combout\ & (!\aProcessor|MuxC|ShiftRight0~0_combout\ & (\aProcessor|MuxC|ShiftRight0~4_combout\ & !\aProcessor|MuxC|ShiftRight0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~1_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~0_combout\,
	datac => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~2_combout\,
	combout => \aProcessor|RegFile|R~2440_combout\);

-- Location: LCCOMB_X34_Y13_N22
\aProcessor|RegFile|R~2468\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2500\ = (\aProcessor|CSG|EnableSignals|RF_WRITE~combout\ & (\aProcessor|RegFile|R~2440_combout\ & ((\aProcessor|CSG|SelectSignals|C_Select\(0)) # (!\aProcessor|IR|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datab => \aProcessor|IR|Q\(26),
	datac => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	datad => \aProcessor|RegFile|R~2440_combout\,
	combout => \aProcessor|RegFile|R~2500\);

-- Location: LCFF_X34_Y13_N11
\aProcessor|RegFile|R~128\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~128_regout\);

-- Location: LCCOMB_X34_Y13_N10
\aProcessor|RegFile|R~1121\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1121_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~192_regout\) # ((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & (((\aProcessor|RegFile|R~128_regout\ & !\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~192_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~128_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1121_combout\);

-- Location: LCCOMB_X34_Y12_N28
\aProcessor|RegFile|R~1122\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1122_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1121_combout\ & (\aProcessor|RegFile|R~224_regout\)) # (!\aProcessor|RegFile|R~1121_combout\ & ((\aProcessor|RegFile|R~160_regout\))))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~224_regout\,
	datac => \aProcessor|RegFile|R~160_regout\,
	datad => \aProcessor|RegFile|R~1121_combout\,
	combout => \aProcessor|RegFile|R~1122_combout\);

-- Location: LCCOMB_X31_Y16_N6
\aProcessor|RegFile|R~2446\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2446_combout\ = (!\aProcessor|MuxC|ShiftRight0~4_combout\ & (!\aProcessor|MuxC|ShiftRight0~2_combout\ & (\aProcessor|MuxC|ShiftRight0~0_combout\ & \aProcessor|MuxC|ShiftRight0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~2_combout\,
	datac => \aProcessor|MuxC|ShiftRight0~0_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~1_combout\,
	combout => \aProcessor|RegFile|R~2446_combout\);

-- Location: LCCOMB_X31_Y16_N26
\aProcessor|RegFile|R~2473\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2505\ = (\aProcessor|CSG|EnableSignals|RF_WRITE~combout\ & (\aProcessor|RegFile|R~2446_combout\ & ((\aProcessor|CSG|SelectSignals|C_Select\(0)) # (!\aProcessor|IR|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datab => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datac => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	datad => \aProcessor|RegFile|R~2446_combout\,
	combout => \aProcessor|RegFile|R~2505\);

-- Location: LCFF_X32_Y17_N1
\aProcessor|RegFile|R~96\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~96_regout\);

-- Location: LCCOMB_X36_Y16_N2
\aProcessor|RegFile|R~2434\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2434_combout\ = (!\aProcessor|MuxC|ShiftRight0~0_combout\ & (\aProcessor|MuxC|ShiftRight0~1_combout\ & (!\aProcessor|MuxC|ShiftRight0~2_combout\ & !\aProcessor|MuxC|ShiftRight0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~0_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~1_combout\,
	datac => \aProcessor|MuxC|ShiftRight0~2_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~4_combout\,
	combout => \aProcessor|RegFile|R~2434_combout\);

-- Location: LCCOMB_X36_Y16_N28
\aProcessor|RegFile|R~2470\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2502\ = (\aProcessor|CSG|EnableSignals|RF_WRITE~combout\ & (\aProcessor|RegFile|R~2434_combout\ & ((\aProcessor|CSG|SelectSignals|C_Select\(0)) # (!\aProcessor|IR|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datab => \aProcessor|IR|Q\(26),
	datac => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	datad => \aProcessor|RegFile|R~2434_combout\,
	combout => \aProcessor|RegFile|R~2502\);

-- Location: LCFF_X35_Y18_N13
\aProcessor|RegFile|R~64\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~64_regout\);

-- Location: LCCOMB_X33_Y16_N30
\aProcessor|RegFile|R~2438\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2438_combout\ = (!\aProcessor|MuxC|ShiftRight0~1_combout\ & (\aProcessor|MuxC|ShiftRight0~0_combout\ & (!\aProcessor|MuxC|ShiftRight0~4_combout\ & !\aProcessor|MuxC|ShiftRight0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~1_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~0_combout\,
	datac => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~2_combout\,
	combout => \aProcessor|RegFile|R~2438_combout\);

-- Location: LCCOMB_X33_Y16_N2
\aProcessor|RegFile|R~2471\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2503\ = (\aProcessor|CSG|EnableSignals|RF_WRITE~combout\ & (\aProcessor|RegFile|R~2438_combout\ & ((\aProcessor|CSG|SelectSignals|C_Select\(0)) # (!\aProcessor|IR|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datab => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	datac => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datad => \aProcessor|RegFile|R~2438_combout\,
	combout => \aProcessor|RegFile|R~2503\);

-- Location: LCFF_X32_Y15_N21
\aProcessor|RegFile|R~32\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~32_regout\);

-- Location: LCCOMB_X34_Y15_N14
\aProcessor|RegFile|R~2442\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2442_combout\ = (!\aProcessor|MuxC|ShiftRight0~2_combout\ & (!\aProcessor|MuxC|ShiftRight0~0_combout\ & (!\aProcessor|MuxC|ShiftRight0~1_combout\ & !\aProcessor|MuxC|ShiftRight0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~2_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~0_combout\,
	datac => \aProcessor|MuxC|ShiftRight0~1_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~4_combout\,
	combout => \aProcessor|RegFile|R~2442_combout\);

-- Location: LCCOMB_X34_Y15_N2
\aProcessor|RegFile|R~2472\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2504\ = (\aProcessor|CSG|EnableSignals|RF_WRITE~combout\ & (\aProcessor|RegFile|R~2442_combout\ & ((\aProcessor|CSG|SelectSignals|C_Select\(0)) # (!\aProcessor|IR|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datab => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	datac => \aProcessor|RegFile|R~2442_combout\,
	datad => \aProcessor|IR|Q\(26),
	combout => \aProcessor|RegFile|R~2504\);

-- Location: LCFF_X32_Y15_N15
\aProcessor|RegFile|R~0\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~0_regout\);

-- Location: LCCOMB_X31_Y15_N4
\aProcessor|RegFile|R~1123\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1123_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~32_regout\) # ((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & (((\aProcessor|RegFile|R~0_regout\ & !\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~32_regout\,
	datac => \aProcessor|RegFile|R~0_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1123_combout\);

-- Location: LCCOMB_X35_Y18_N12
\aProcessor|RegFile|R~1124\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1124_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1123_combout\ & (\aProcessor|RegFile|R~96_regout\)) # (!\aProcessor|RegFile|R~1123_combout\ & ((\aProcessor|RegFile|R~64_regout\))))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~1123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~96_regout\,
	datac => \aProcessor|RegFile|R~64_regout\,
	datad => \aProcessor|RegFile|R~1123_combout\,
	combout => \aProcessor|RegFile|R~1124_combout\);

-- Location: LCCOMB_X28_Y15_N12
\aProcessor|RegFile|R~1125\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1125_combout\ = (\aProcessor|IR|Q\(30) & (\aProcessor|IR|Q\(29))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~1122_combout\)) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1124_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~1122_combout\,
	datad => \aProcessor|RegFile|R~1124_combout\,
	combout => \aProcessor|RegFile|R~1125_combout\);

-- Location: LCCOMB_X28_Y15_N2
\aProcessor|RegFile|R~1128\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1128_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1125_combout\ & ((\aProcessor|RegFile|R~1127_combout\))) # (!\aProcessor|RegFile|R~1125_combout\ & (\aProcessor|RegFile|R~1120_combout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~1120_combout\,
	datac => \aProcessor|RegFile|R~1127_combout\,
	datad => \aProcessor|RegFile|R~1125_combout\,
	combout => \aProcessor|RegFile|R~1128_combout\);

-- Location: LCCOMB_X35_Y17_N0
\aProcessor|RegFile|R~2449\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2481\ = (\aProcessor|IR|Q\(26) & (!\aProcessor|CSG|SelectSignals|C_Select\(0) & (\aProcessor|RegFile|R~2435_combout\ & \aProcessor|CSG|EnableSignals|RF_WRITE~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datab => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datac => \aProcessor|RegFile|R~2435_combout\,
	datad => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	combout => \aProcessor|RegFile|R~2481\);

-- Location: LCFF_X35_Y17_N19
\aProcessor|RegFile|R~960\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~960_regout\);

-- Location: LCCOMB_X36_Y16_N20
\aProcessor|RegFile|R~2448\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2480\ = (!\aProcessor|CSG|SelectSignals|C_Select\(0) & (\aProcessor|IR|Q\(26) & (\aProcessor|CSG|EnableSignals|RF_WRITE~combout\ & \aProcessor|RegFile|R~2434_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datab => \aProcessor|IR|Q\(26),
	datac => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	datad => \aProcessor|RegFile|R~2434_combout\,
	combout => \aProcessor|RegFile|R~2480\);

-- Location: LCFF_X37_Y17_N27
\aProcessor|RegFile|R~576\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~576_regout\);

-- Location: LCCOMB_X36_Y16_N30
\aProcessor|RegFile|R\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~combout\ = (\aProcessor|CSG|EnableSignals|RF_WRITE~combout\ & (\aProcessor|IR|Q\(26) & (!\aProcessor|CSG|SelectSignals|C_Select\(0) & \aProcessor|RegFile|R~2433_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	datab => \aProcessor|IR|Q\(26),
	datac => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datad => \aProcessor|RegFile|R~2433_combout\,
	combout => \aProcessor|RegFile|R~combout\);

-- Location: LCFF_X37_Y17_N5
\aProcessor|RegFile|R~832\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~832_regout\);

-- Location: LCCOMB_X37_Y17_N4
\aProcessor|RegFile|R~1109\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1109_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|RegFile|R~832_regout\) # (\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~576_regout\ & ((!\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~576_regout\,
	datac => \aProcessor|RegFile|R~832_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1109_combout\);

-- Location: LCCOMB_X35_Y17_N24
\aProcessor|RegFile|R~1110\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1110_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1109_combout\ & ((\aProcessor|RegFile|R~960_regout\))) # (!\aProcessor|RegFile|R~1109_combout\ & (\aProcessor|RegFile|R~704_regout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~704_regout\,
	datab => \aProcessor|RegFile|R~960_regout\,
	datac => \aProcessor|IR|Q\(29),
	datad => \aProcessor|RegFile|R~1109_combout\,
	combout => \aProcessor|RegFile|R~1110_combout\);

-- Location: LCCOMB_X34_Y13_N8
\aProcessor|RegFile|R~2454\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2486\ = (!\aProcessor|CSG|SelectSignals|C_Select\(0) & (\aProcessor|IR|Q\(26) & (\aProcessor|CSG|EnableSignals|RF_WRITE~combout\ & \aProcessor|RegFile|R~2440_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datab => \aProcessor|IR|Q\(26),
	datac => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	datad => \aProcessor|RegFile|R~2440_combout\,
	combout => \aProcessor|RegFile|R~2486\);

-- Location: LCFF_X34_Y11_N17
\aProcessor|RegFile|R~640\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~640_regout\);

-- Location: LCCOMB_X34_Y14_N0
\aProcessor|RegFile|R~2457\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2489\ = (\aProcessor|IR|Q\(26) & (\aProcessor|CSG|EnableSignals|RF_WRITE~combout\ & (!\aProcessor|CSG|SelectSignals|C_Select\(0) & \aProcessor|RegFile|R~2443_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datab => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	datac => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datad => \aProcessor|RegFile|R~2443_combout\,
	combout => \aProcessor|RegFile|R~2489\);

-- Location: LCFF_X34_Y11_N19
\aProcessor|RegFile|R~896\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~896_regout\);

-- Location: LCCOMB_X34_Y15_N16
\aProcessor|RegFile|R~2456\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2488\ = (!\aProcessor|CSG|SelectSignals|C_Select\(0) & (\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~2442_combout\ & \aProcessor|CSG|EnableSignals|RF_WRITE~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datab => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~2442_combout\,
	datad => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	combout => \aProcessor|RegFile|R~2488\);

-- Location: LCFF_X34_Y15_N13
\aProcessor|RegFile|R~512\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~512_regout\);

-- Location: LCCOMB_X30_Y15_N30
\aProcessor|IR|Q[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|IR|Q[30]~feeder_combout\ = \Memory|ROM1|altsyncram_component|auto_generated|q_a\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(30),
	combout => \aProcessor|IR|Q[30]~feeder_combout\);

-- Location: LCFF_X30_Y15_N31
\aProcessor|IR|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|IR|Q[30]~feeder_combout\,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(30));

-- Location: LCCOMB_X30_Y14_N4
\aProcessor|RegFile|R~1113\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1113_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~768_regout\) # ((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & (((\aProcessor|RegFile|R~512_regout\ & !\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~768_regout\,
	datab => \aProcessor|RegFile|R~512_regout\,
	datac => \aProcessor|IR|Q\(30),
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1113_combout\);

-- Location: LCCOMB_X31_Y13_N16
\aProcessor|RegFile|R~1114\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1114_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1113_combout\ & ((\aProcessor|RegFile|R~896_regout\))) # (!\aProcessor|RegFile|R~1113_combout\ & (\aProcessor|RegFile|R~640_regout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~640_regout\,
	datac => \aProcessor|RegFile|R~896_regout\,
	datad => \aProcessor|RegFile|R~1113_combout\,
	combout => \aProcessor|RegFile|R~1114_combout\);

-- Location: LCCOMB_X33_Y16_N28
\aProcessor|RegFile|R~800feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~800feeder_combout\ = \aProcessor|RY|Q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(0),
	combout => \aProcessor|RegFile|R~800feeder_combout\);

-- Location: LCCOMB_X33_Y16_N6
\aProcessor|RegFile|R~2436\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2436_combout\ = (\aProcessor|MuxC|ShiftRight0~2_combout\ & (\aProcessor|MuxC|ShiftRight0~0_combout\ & (!\aProcessor|MuxC|ShiftRight0~1_combout\ & !\aProcessor|MuxC|ShiftRight0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~2_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~0_combout\,
	datac => \aProcessor|MuxC|ShiftRight0~1_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~4_combout\,
	combout => \aProcessor|RegFile|R~2436_combout\);

-- Location: LCCOMB_X33_Y16_N12
\aProcessor|RegFile|R~2450\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2482\ = (\aProcessor|IR|Q\(26) & (\aProcessor|CSG|EnableSignals|RF_WRITE~combout\ & (!\aProcessor|CSG|SelectSignals|C_Select\(0) & \aProcessor|RegFile|R~2436_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datab => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	datac => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datad => \aProcessor|RegFile|R~2436_combout\,
	combout => \aProcessor|RegFile|R~2482\);

-- Location: LCFF_X33_Y16_N29
\aProcessor|RegFile|R~800\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~800feeder_combout\,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~800_regout\);

-- Location: LCCOMB_X33_Y16_N4
\aProcessor|RegFile|R~2452\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2484\ = (\aProcessor|IR|Q\(26) & (\aProcessor|CSG|EnableSignals|RF_WRITE~combout\ & (!\aProcessor|CSG|SelectSignals|C_Select\(0) & \aProcessor|RegFile|R~2438_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datab => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	datac => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datad => \aProcessor|RegFile|R~2438_combout\,
	combout => \aProcessor|RegFile|R~2484\);

-- Location: LCFF_X29_Y16_N27
\aProcessor|RegFile|R~544\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~544_regout\);

-- Location: LCCOMB_X29_Y16_N26
\aProcessor|RegFile|R~1111\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1111_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~672_regout\)) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~544_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~672_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~544_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1111_combout\);

-- Location: LCCOMB_X29_Y18_N26
\aProcessor|RegFile|R~1112\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1112_combout\ = (\aProcessor|RegFile|R~1111_combout\ & ((\aProcessor|RegFile|R~928_regout\) # ((!\aProcessor|IR|Q\(30))))) # (!\aProcessor|RegFile|R~1111_combout\ & (((\aProcessor|RegFile|R~800_regout\ & \aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~928_regout\,
	datab => \aProcessor|RegFile|R~800_regout\,
	datac => \aProcessor|RegFile|R~1111_combout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1112_combout\);

-- Location: LCCOMB_X28_Y15_N14
\aProcessor|RegFile|R~1115\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1115_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28)) # ((\aProcessor|RegFile|R~1112_combout\)))) # (!\aProcessor|IR|Q\(27) & (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~1114_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~1114_combout\,
	datad => \aProcessor|RegFile|R~1112_combout\,
	combout => \aProcessor|RegFile|R~1115_combout\);

-- Location: LCCOMB_X28_Y15_N8
\aProcessor|RegFile|R~1118\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1118_combout\ = (\aProcessor|RegFile|R~1115_combout\ & ((\aProcessor|RegFile|R~1117_combout\) # ((!\aProcessor|IR|Q\(28))))) # (!\aProcessor|RegFile|R~1115_combout\ & (((\aProcessor|RegFile|R~1110_combout\ & \aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1117_combout\,
	datab => \aProcessor|RegFile|R~1110_combout\,
	datac => \aProcessor|RegFile|R~1115_combout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1118_combout\);

-- Location: LCCOMB_X20_Y18_N0
\aProcessor|RegFile|R~1129\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1129_combout\ = (\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~1118_combout\))) # (!\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~1128_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(31),
	datac => \aProcessor|RegFile|R~1128_combout\,
	datad => \aProcessor|RegFile|R~1118_combout\,
	combout => \aProcessor|RegFile|R~1129_combout\);

-- Location: LCCOMB_X25_Y15_N6
\aProcessor|CSG|EnableSignals|RA_Enable~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\ = (\aProcessor|Decoder0~0_combout\ & (((!\aProcessor|CSG|DecodeInst|Equal0~0_combout\) # (!\aProcessor|IR|Q\(4))) # (!\aProcessor|IR|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(3),
	datab => \aProcessor|IR|Q\(4),
	datac => \aProcessor|CSG|DecodeInst|Equal0~0_combout\,
	datad => \aProcessor|Decoder0~0_combout\,
	combout => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\);

-- Location: LCFF_X20_Y18_N1
\aProcessor|RA|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1129_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(0));

-- Location: LCCOMB_X21_Y12_N4
\aProcessor|ALU|RZ~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~1_combout\ = (\aProcessor|RA|Q\(0) & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(6))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|IR|Q\(6),
	datac => \aProcessor|RA|Q\(0),
	datad => \aProcessor|RB|Q\(0),
	combout => \aProcessor|ALU|RZ~1_combout\);

-- Location: LCCOMB_X18_Y16_N0
\aProcessor|ALU|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~0_combout\ = \aProcessor|RA|Q\(0) $ (VCC)
-- \aProcessor|ALU|Add0~1\ = CARRY(\aProcessor|RA|Q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(0),
	datad => VCC,
	combout => \aProcessor|ALU|Add0~0_combout\,
	cout => \aProcessor|ALU|Add0~1\);

-- Location: LCCOMB_X21_Y12_N26
\aProcessor|ALU|Selector35~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector35~3_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(1) & ((\aProcessor|ALU|Add2~0_combout\) # ((\aProcessor|CSG|SelectSignals|ALU_Op\(0))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & (((\aProcessor|ALU|Add0~0_combout\ & 
-- !\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add2~0_combout\,
	datab => \aProcessor|ALU|Add0~0_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector35~3_combout\);

-- Location: LCCOMB_X21_Y12_N18
\aProcessor|ALU|Selector35~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector35~4_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Selector35~3_combout\ & ((\aProcessor|ALU|RZ~1_combout\))) # (!\aProcessor|ALU|Selector35~3_combout\ & (\aProcessor|ALU|Add1~0_combout\)))) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|ALU|Selector35~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add1~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datac => \aProcessor|ALU|RZ~1_combout\,
	datad => \aProcessor|ALU|Selector35~3_combout\,
	combout => \aProcessor|ALU|Selector35~4_combout\);

-- Location: LCCOMB_X21_Y12_N20
\aProcessor|ALU|Selector35~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector35~5_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|ALU|Selector35~2_combout\) # ((\aProcessor|CSG|SelectSignals|ALU_Op\(3))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & 
-- (((!\aProcessor|CSG|SelectSignals|ALU_Op\(3) & \aProcessor|ALU|Selector35~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector35~2_combout\,
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datad => \aProcessor|ALU|Selector35~4_combout\,
	combout => \aProcessor|ALU|Selector35~5_combout\);

-- Location: LCCOMB_X23_Y14_N16
\aProcessor|ALU|Add1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~0_combout\ = (\aProcessor|RA|Q\(0) & (\aProcessor|MuxB|ShiftRight0~0_combout\ $ (VCC))) # (!\aProcessor|RA|Q\(0) & (\aProcessor|MuxB|ShiftRight0~0_combout\ & VCC))
-- \aProcessor|ALU|Add1~1\ = CARRY((\aProcessor|RA|Q\(0) & \aProcessor|MuxB|ShiftRight0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(0),
	datab => \aProcessor|MuxB|ShiftRight0~0_combout\,
	datad => VCC,
	combout => \aProcessor|ALU|Add1~0_combout\,
	cout => \aProcessor|ALU|Add1~1\);

-- Location: LCCOMB_X22_Y16_N14
\aProcessor|ALU|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|WideOr5~0_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (((\aProcessor|CSG|SelectSignals|ALU_Op\(1) & !\aProcessor|CSG|SelectSignals|ALU_Op\(0))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(3)))) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(1) & ((!\aProcessor|CSG|SelectSignals|ALU_Op\(3)))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & (!\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	combout => \aProcessor|ALU|WideOr5~0_combout\);

-- Location: LCCOMB_X23_Y12_N20
\aProcessor|ALU|WideOr5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|WideOr5~1_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\) # (\aProcessor|ALU|WideOr5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|ALU|WideOr5~0_combout\,
	combout => \aProcessor|ALU|WideOr5~1_combout\);

-- Location: LCCOMB_X22_Y14_N18
\aProcessor|ALU|Selector1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector1~0_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(3) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(1) & (!\aProcessor|CSG|SelectSignals|ALU_Op\(2))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & 
-- ((\aProcessor|CSG|SelectSignals|ALU_Op\(2)) # (\aProcessor|CSG|SelectSignals|ALU_Op\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector1~0_combout\);

-- Location: LCCOMB_X34_Y16_N22
\aProcessor|RegFile|R~2439\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2439_combout\ = (!\aProcessor|MuxC|ShiftRight0~1_combout\ & (\aProcessor|MuxC|ShiftRight0~4_combout\ & (\aProcessor|MuxC|ShiftRight0~0_combout\ & \aProcessor|MuxC|ShiftRight0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~1_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datac => \aProcessor|MuxC|ShiftRight0~0_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~2_combout\,
	combout => \aProcessor|RegFile|R~2439_combout\);

-- Location: LCCOMB_X34_Y16_N26
\aProcessor|RegFile|R~2453\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2485\ = (\aProcessor|CSG|EnableSignals|RF_WRITE~combout\ & (\aProcessor|IR|Q\(26) & (!\aProcessor|CSG|SelectSignals|C_Select\(0) & \aProcessor|RegFile|R~2439_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	datab => \aProcessor|IR|Q\(26),
	datac => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datad => \aProcessor|RegFile|R~2439_combout\,
	combout => \aProcessor|RegFile|R~2485\);

-- Location: LCFF_X33_Y20_N15
\aProcessor|RegFile|R~959\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~959_regout\);

-- Location: LCCOMB_X33_Y16_N18
\aProcessor|RegFile|R~2451\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2483\ = (\aProcessor|IR|Q\(26) & (\aProcessor|CSG|EnableSignals|RF_WRITE~combout\ & (!\aProcessor|CSG|SelectSignals|C_Select\(0) & \aProcessor|RegFile|R~2437_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datab => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	datac => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datad => \aProcessor|RegFile|R~2437_combout\,
	combout => \aProcessor|RegFile|R~2483\);

-- Location: LCFF_X33_Y20_N17
\aProcessor|RegFile|R~703\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~703_regout\);

-- Location: LCFF_X34_Y14_N29
\aProcessor|IR|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(24),
	sload => VCC,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(24));

-- Location: LCCOMB_X33_Y20_N16
\aProcessor|RegFile|R~2391\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2391_combout\ = (\aProcessor|RegFile|R~2390_combout\ & ((\aProcessor|RegFile|R~959_regout\) # ((!\aProcessor|IR|Q\(24))))) # (!\aProcessor|RegFile|R~2390_combout\ & (((\aProcessor|RegFile|R~703_regout\ & \aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2390_combout\,
	datab => \aProcessor|RegFile|R~959_regout\,
	datac => \aProcessor|RegFile|R~703_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~2391_combout\);

-- Location: LCCOMB_X36_Y16_N10
\aProcessor|RegFile|R~2461\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2493\ = (!\aProcessor|CSG|SelectSignals|C_Select\(0) & (\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~2447_combout\ & \aProcessor|CSG|EnableSignals|RF_WRITE~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datab => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~2447_combout\,
	datad => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	combout => \aProcessor|RegFile|R~2493\);

-- Location: LCFF_X40_Y16_N17
\aProcessor|RegFile|R~1023\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~1023_regout\);

-- Location: LCCOMB_X35_Y16_N22
\aProcessor|RegFile|R~2459\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2491\ = (\aProcessor|IR|Q\(26) & (!\aProcessor|CSG|SelectSignals|C_Select\(0) & (\aProcessor|RegFile|R~2445_combout\ & \aProcessor|CSG|EnableSignals|RF_WRITE~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datab => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datac => \aProcessor|RegFile|R~2445_combout\,
	datad => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	combout => \aProcessor|RegFile|R~2491\);

-- Location: LCFF_X40_Y16_N31
\aProcessor|RegFile|R~767\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~767_regout\);

-- Location: LCCOMB_X40_Y16_N16
\aProcessor|RegFile|R~2398\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2398_combout\ = (\aProcessor|RegFile|R~2397_combout\ & (((\aProcessor|RegFile|R~1023_regout\)) # (!\aProcessor|IR|Q\(24)))) # (!\aProcessor|RegFile|R~2397_combout\ & (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~767_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2397_combout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~1023_regout\,
	datad => \aProcessor|RegFile|R~767_regout\,
	combout => \aProcessor|RegFile|R~2398_combout\);

-- Location: LCFF_X36_Y20_N23
\aProcessor|RegFile|R~863\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~863_regout\);

-- Location: LCCOMB_X38_Y17_N26
\aProcessor|RegFile|R~991feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~991feeder_combout\ = \aProcessor|RY|Q\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(31),
	combout => \aProcessor|RegFile|R~991feeder_combout\);

-- Location: LCFF_X38_Y17_N27
\aProcessor|RegFile|R~991\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~991feeder_combout\,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~991_regout\);

-- Location: LCCOMB_X38_Y15_N30
\aProcessor|RegFile|R~2393\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2393_combout\ = (\aProcessor|RegFile|R~2392_combout\ & (((\aProcessor|RegFile|R~991_regout\)) # (!\aProcessor|IR|Q\(25)))) # (!\aProcessor|RegFile|R~2392_combout\ & (\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~863_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2392_combout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~863_regout\,
	datad => \aProcessor|RegFile|R~991_regout\,
	combout => \aProcessor|RegFile|R~2393_combout\);

-- Location: LCCOMB_X34_Y14_N18
\aProcessor|RegFile|R~927feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~927feeder_combout\ = \aProcessor|RY|Q\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(31),
	combout => \aProcessor|RegFile|R~927feeder_combout\);

-- Location: LCFF_X34_Y14_N19
\aProcessor|RegFile|R~927\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~927feeder_combout\,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~927_regout\);

-- Location: LCCOMB_X34_Y16_N12
\aProcessor|RegFile|R~2441\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2441_combout\ = (!\aProcessor|MuxC|ShiftRight0~1_combout\ & (!\aProcessor|MuxC|ShiftRight0~4_combout\ & (!\aProcessor|MuxC|ShiftRight0~0_combout\ & \aProcessor|MuxC|ShiftRight0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~1_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~4_combout\,
	datac => \aProcessor|MuxC|ShiftRight0~0_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~2_combout\,
	combout => \aProcessor|RegFile|R~2441_combout\);

-- Location: LCCOMB_X34_Y16_N20
\aProcessor|RegFile|R~2455\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2487\ = (\aProcessor|CSG|EnableSignals|RF_WRITE~combout\ & (\aProcessor|IR|Q\(26) & (!\aProcessor|CSG|SelectSignals|C_Select\(0) & \aProcessor|RegFile|R~2441_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	datab => \aProcessor|IR|Q\(26),
	datac => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datad => \aProcessor|RegFile|R~2441_combout\,
	combout => \aProcessor|RegFile|R~2487\);

-- Location: LCFF_X33_Y15_N31
\aProcessor|RegFile|R~799\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~799_regout\);

-- Location: LCCOMB_X33_Y15_N22
\aProcessor|RegFile|R~2395\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2395_combout\ = (\aProcessor|RegFile|R~2394_combout\ & ((\aProcessor|RegFile|R~927_regout\) # ((!\aProcessor|IR|Q\(25))))) # (!\aProcessor|RegFile|R~2394_combout\ & (((\aProcessor|IR|Q\(25) & \aProcessor|RegFile|R~799_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2394_combout\,
	datab => \aProcessor|RegFile|R~927_regout\,
	datac => \aProcessor|IR|Q\(25),
	datad => \aProcessor|RegFile|R~799_regout\,
	combout => \aProcessor|RegFile|R~2395_combout\);

-- Location: LCCOMB_X37_Y15_N12
\aProcessor|RegFile|R~2396\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2396_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~2393_combout\)) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~2395_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~2393_combout\,
	datac => \aProcessor|RegFile|R~2395_combout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~2396_combout\);

-- Location: LCCOMB_X37_Y15_N22
\aProcessor|RegFile|R~2399\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2399_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~2396_combout\ & ((\aProcessor|RegFile|R~2398_combout\))) # (!\aProcessor|RegFile|R~2396_combout\ & (\aProcessor|RegFile|R~2391_combout\)))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~2396_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~2391_combout\,
	datac => \aProcessor|RegFile|R~2398_combout\,
	datad => \aProcessor|RegFile|R~2396_combout\,
	combout => \aProcessor|RegFile|R~2399_combout\);

-- Location: LCFF_X32_Y16_N19
\aProcessor|RegFile|R~127\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~127_regout\);

-- Location: LCCOMB_X32_Y15_N26
\aProcessor|RegFile|R~2405\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2405_combout\ = (\aProcessor|RegFile|R~2404_combout\ & ((\aProcessor|RegFile|R~127_regout\) # ((!\aProcessor|IR|Q\(22))))) # (!\aProcessor|RegFile|R~2404_combout\ & (((\aProcessor|RegFile|R~63_regout\ & \aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2404_combout\,
	datab => \aProcessor|RegFile|R~127_regout\,
	datac => \aProcessor|RegFile|R~63_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2405_combout\);

-- Location: LCCOMB_X32_Y10_N0
\aProcessor|RegFile|R~319feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~319feeder_combout\ = \aProcessor|RY|Q\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(31),
	combout => \aProcessor|RegFile|R~319feeder_combout\);

-- Location: LCCOMB_X33_Y16_N26
\aProcessor|RegFile|R~2463\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2495\ = (\aProcessor|CSG|EnableSignals|RF_WRITE~combout\ & (\aProcessor|RegFile|R~2436_combout\ & ((\aProcessor|CSG|SelectSignals|C_Select\(0)) # (!\aProcessor|IR|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datab => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datac => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	datad => \aProcessor|RegFile|R~2436_combout\,
	combout => \aProcessor|RegFile|R~2495\);

-- Location: LCFF_X32_Y10_N1
\aProcessor|RegFile|R~319\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~319feeder_combout\,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~319_regout\);

-- Location: LCFF_X37_Y12_N29
\aProcessor|RegFile|R~351\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~351_regout\);

-- Location: LCCOMB_X37_Y12_N28
\aProcessor|RegFile|R~2402\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2402_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~351_regout\) # (\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~287_regout\ & ((!\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~287_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~351_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2402_combout\);

-- Location: LCCOMB_X32_Y10_N6
\aProcessor|RegFile|R~2403\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2403_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~2402_combout\ & (\aProcessor|RegFile|R~383_regout\)) # (!\aProcessor|RegFile|R~2402_combout\ & ((\aProcessor|RegFile|R~319_regout\))))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~2402_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~383_regout\,
	datab => \aProcessor|RegFile|R~319_regout\,
	datac => \aProcessor|IR|Q\(22),
	datad => \aProcessor|RegFile|R~2402_combout\,
	combout => \aProcessor|RegFile|R~2403_combout\);

-- Location: LCCOMB_X32_Y15_N16
\aProcessor|RegFile|R~2406\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2406_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24)) # ((\aProcessor|RegFile|R~2403_combout\)))) # (!\aProcessor|IR|Q\(25) & (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~2405_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~2405_combout\,
	datad => \aProcessor|RegFile|R~2403_combout\,
	combout => \aProcessor|RegFile|R~2406_combout\);

-- Location: LCFF_X36_Y13_N1
\aProcessor|RegFile|R~479\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~479_regout\);

-- Location: LCFF_X36_Y13_N15
\aProcessor|RegFile|R~511\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~511_regout\);

-- Location: LCCOMB_X36_Y13_N14
\aProcessor|RegFile|R~2408\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2408_combout\ = (\aProcessor|RegFile|R~2407_combout\ & (((\aProcessor|RegFile|R~511_regout\) # (!\aProcessor|IR|Q\(23))))) # (!\aProcessor|RegFile|R~2407_combout\ & (\aProcessor|RegFile|R~479_regout\ & ((\aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2407_combout\,
	datab => \aProcessor|RegFile|R~479_regout\,
	datac => \aProcessor|RegFile|R~511_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~2408_combout\);

-- Location: LCCOMB_X32_Y15_N30
\aProcessor|RegFile|R~2409\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2409_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~2406_combout\ & ((\aProcessor|RegFile|R~2408_combout\))) # (!\aProcessor|RegFile|R~2406_combout\ & (\aProcessor|RegFile|R~2401_combout\)))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~2406_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2401_combout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~2406_combout\,
	datad => \aProcessor|RegFile|R~2408_combout\,
	combout => \aProcessor|RegFile|R~2409_combout\);

-- Location: LCCOMB_X29_Y15_N2
\aProcessor|RegFile|R~2410\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2410_combout\ = (\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~2399_combout\)) # (!\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~2409_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datab => \aProcessor|RegFile|R~2399_combout\,
	datad => \aProcessor|RegFile|R~2409_combout\,
	combout => \aProcessor|RegFile|R~2410_combout\);

-- Location: LCFF_X29_Y15_N3
\aProcessor|RB|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~2410_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(31));

-- Location: LCCOMB_X17_Y13_N28
\aProcessor|RM|Q[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[31]~feeder_combout\ = \aProcessor|RB|Q\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|RB|Q\(31),
	combout => \aProcessor|RM|Q[31]~feeder_combout\);

-- Location: LCFF_X17_Y13_N29
\aProcessor|RM|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[31]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(31));

-- Location: LCCOMB_X17_Y13_N10
\Memory|RAM1|mem_bank~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~63_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(31)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~63_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(31),
	combout => \Memory|RAM1|mem_bank~63_combout\);

-- Location: LCCOMB_X17_Y13_N14
\aProcessor|RY|Q[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[31]~31_combout\ = (\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~63_combout\))) # (!\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~31_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~31_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~63_combout\,
	combout => \aProcessor|RY|Q[31]~31_combout\);

-- Location: LCFF_X22_Y15_N9
\aProcessor|IR|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(21),
	sload => VCC,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(21));

-- Location: LCCOMB_X23_Y19_N10
\aProcessor|CSG|SelectSignals|ALU_Op[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|ALU_Op[0]~6_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op[5]~0_combout\ & \aProcessor|IR|Q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|CSG|SelectSignals|ALU_Op[5]~0_combout\,
	datad => \aProcessor|IR|Q\(0),
	combout => \aProcessor|CSG|SelectSignals|ALU_Op[0]~6_combout\);

-- Location: LCCOMB_X22_Y15_N22
\aProcessor|CSG|SelectSignals|Extend[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Extend\(0) = (GLOBAL(\aProcessor|CSG|SelectSignals|ALU_Op[0]~1clkctrl_outclk\) & ((\aProcessor|CSG|SelectSignals|ALU_Op[0]~6_combout\))) # (!GLOBAL(\aProcessor|CSG|SelectSignals|ALU_Op[0]~1clkctrl_outclk\) & 
-- (\aProcessor|CSG|SelectSignals|Extend\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|SelectSignals|Extend\(0),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op[0]~6_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op[0]~1clkctrl_outclk\,
	combout => \aProcessor|CSG|SelectSignals|Extend\(0));

-- Location: LCCOMB_X22_Y15_N30
\aProcessor|MuxB|ShiftRight0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~25_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|IR|Q\(21) & !\aProcessor|CSG|SelectSignals|Extend\(0))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|RB|Q\(31),
	datac => \aProcessor|IR|Q\(21),
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|MuxB|ShiftRight0~25_combout\);

-- Location: LCFF_X33_Y15_N1
\aProcessor|RegFile|R~542\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~542_regout\);

-- Location: LCFF_X33_Y15_N7
\aProcessor|RegFile|R~798\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~798_regout\);

-- Location: LCCOMB_X33_Y15_N6
\aProcessor|RegFile|R~2352\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2352_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|RegFile|R~798_regout\) # (\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~542_regout\ & ((!\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~542_regout\,
	datac => \aProcessor|RegFile|R~798_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~2352_combout\);

-- Location: LCFF_X33_Y10_N9
\aProcessor|RegFile|R~926\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~926_regout\);

-- Location: LCCOMB_X33_Y10_N22
\aProcessor|RegFile|R~2353\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2353_combout\ = (\aProcessor|RegFile|R~2352_combout\ & (((\aProcessor|RegFile|R~926_regout\) # (!\aProcessor|IR|Q\(24))))) # (!\aProcessor|RegFile|R~2352_combout\ & (\aProcessor|RegFile|R~670_regout\ & ((\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~670_regout\,
	datab => \aProcessor|RegFile|R~2352_combout\,
	datac => \aProcessor|RegFile|R~926_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~2353_combout\);

-- Location: LCFF_X34_Y19_N3
\aProcessor|RegFile|R~958\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~958_regout\);

-- Location: LCFF_X34_Y20_N9
\aProcessor|RegFile|R~702\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~702_regout\);

-- Location: LCFF_X34_Y20_N23
\aProcessor|RegFile|R~574\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~574_regout\);

-- Location: LCCOMB_X34_Y20_N22
\aProcessor|RegFile|R~2350\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2350_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~702_regout\) # ((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & (((\aProcessor|RegFile|R~574_regout\ & !\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~702_regout\,
	datac => \aProcessor|RegFile|R~574_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~2350_combout\);

-- Location: LCCOMB_X34_Y19_N2
\aProcessor|RegFile|R~2351\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2351_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~2350_combout\ & ((\aProcessor|RegFile|R~958_regout\))) # (!\aProcessor|RegFile|R~2350_combout\ & (\aProcessor|RegFile|R~830_regout\)))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~2350_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~830_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~958_regout\,
	datad => \aProcessor|RegFile|R~2350_combout\,
	combout => \aProcessor|RegFile|R~2351_combout\);

-- Location: LCCOMB_X29_Y12_N8
\aProcessor|RegFile|R~2354\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2354_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~2351_combout\))) # (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~2353_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~2353_combout\,
	datac => \aProcessor|IR|Q\(22),
	datad => \aProcessor|RegFile|R~2351_combout\,
	combout => \aProcessor|RegFile|R~2354_combout\);

-- Location: LCFF_X31_Y17_N17
\aProcessor|RegFile|R~990\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~990_regout\);

-- Location: LCCOMB_X35_Y16_N24
\aProcessor|RegFile|R~2432\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2432_combout\ = (!\aProcessor|MuxC|ShiftRight0~0_combout\ & (\aProcessor|MuxC|ShiftRight0~1_combout\ & (!\aProcessor|MuxC|ShiftRight0~2_combout\ & \aProcessor|MuxC|ShiftRight0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~0_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~1_combout\,
	datac => \aProcessor|MuxC|ShiftRight0~2_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~4_combout\,
	combout => \aProcessor|RegFile|R~2432_combout\);

-- Location: LCCOMB_X35_Y16_N14
\aProcessor|RegFile|R~2478\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2479\ = (\aProcessor|CSG|EnableSignals|RF_WRITE~combout\ & (\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~2432_combout\ & !\aProcessor|CSG|SelectSignals|C_Select\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	datab => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~2432_combout\,
	datad => \aProcessor|CSG|SelectSignals|C_Select\(0),
	combout => \aProcessor|RegFile|R~2479\);

-- Location: LCFF_X31_Y17_N3
\aProcessor|RegFile|R~734\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~734_regout\);

-- Location: LCCOMB_X31_Y17_N16
\aProcessor|RegFile|R~2349\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2349_combout\ = (\aProcessor|RegFile|R~2348_combout\ & (((\aProcessor|RegFile|R~990_regout\)) # (!\aProcessor|IR|Q\(24)))) # (!\aProcessor|RegFile|R~2348_combout\ & (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~734_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2348_combout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~990_regout\,
	datad => \aProcessor|RegFile|R~734_regout\,
	combout => \aProcessor|RegFile|R~2349_combout\);

-- Location: LCCOMB_X35_Y16_N30
\aProcessor|RegFile|R~2444\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2444_combout\ = (\aProcessor|MuxC|ShiftRight0~2_combout\ & (\aProcessor|MuxC|ShiftRight0~1_combout\ & (\aProcessor|MuxC|ShiftRight0~0_combout\ & !\aProcessor|MuxC|ShiftRight0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxC|ShiftRight0~2_combout\,
	datab => \aProcessor|MuxC|ShiftRight0~1_combout\,
	datac => \aProcessor|MuxC|ShiftRight0~0_combout\,
	datad => \aProcessor|MuxC|ShiftRight0~4_combout\,
	combout => \aProcessor|RegFile|R~2444_combout\);

-- Location: LCCOMB_X35_Y16_N4
\aProcessor|RegFile|R~2458\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2490\ = (\aProcessor|CSG|EnableSignals|RF_WRITE~combout\ & (!\aProcessor|CSG|SelectSignals|C_Select\(0) & (\aProcessor|IR|Q\(26) & \aProcessor|RegFile|R~2444_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	datab => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datac => \aProcessor|IR|Q\(26),
	datad => \aProcessor|RegFile|R~2444_combout\,
	combout => \aProcessor|RegFile|R~2490\);

-- Location: LCFF_X35_Y16_N19
\aProcessor|RegFile|R~894\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~894_regout\);

-- Location: LCFF_X36_Y16_N15
\aProcessor|RegFile|R~1022\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~1022_regout\);

-- Location: LCCOMB_X36_Y16_N14
\aProcessor|RegFile|R~2356\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2356_combout\ = (\aProcessor|RegFile|R~2355_combout\ & (((\aProcessor|RegFile|R~1022_regout\) # (!\aProcessor|IR|Q\(25))))) # (!\aProcessor|RegFile|R~2355_combout\ & (\aProcessor|RegFile|R~894_regout\ & ((\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2355_combout\,
	datab => \aProcessor|RegFile|R~894_regout\,
	datac => \aProcessor|RegFile|R~1022_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~2356_combout\);

-- Location: LCCOMB_X28_Y12_N8
\aProcessor|RegFile|R~2357\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2357_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~2354_combout\ & ((\aProcessor|RegFile|R~2356_combout\))) # (!\aProcessor|RegFile|R~2354_combout\ & (\aProcessor|RegFile|R~2349_combout\)))) # (!\aProcessor|IR|Q\(23) & 
-- (\aProcessor|RegFile|R~2354_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~2354_combout\,
	datac => \aProcessor|RegFile|R~2349_combout\,
	datad => \aProcessor|RegFile|R~2356_combout\,
	combout => \aProcessor|RegFile|R~2357_combout\);

-- Location: LCFF_X35_Y18_N5
\aProcessor|RegFile|R~126\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~126_regout\);

-- Location: LCFF_X35_Y18_N15
\aProcessor|RegFile|R~94\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~94_regout\);

-- Location: LCFF_X34_Y18_N5
\aProcessor|RegFile|R~62\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~62_regout\);

-- Location: LCFF_X34_Y18_N19
\aProcessor|RegFile|R~30\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~30_regout\);

-- Location: LCCOMB_X34_Y18_N18
\aProcessor|RegFile|R~2362\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2362_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~62_regout\)) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~30_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~62_regout\,
	datac => \aProcessor|RegFile|R~30_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2362_combout\);

-- Location: LCCOMB_X35_Y18_N14
\aProcessor|RegFile|R~2363\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2363_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~2362_combout\ & (\aProcessor|RegFile|R~126_regout\)) # (!\aProcessor|RegFile|R~2362_combout\ & ((\aProcessor|RegFile|R~94_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~2362_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~126_regout\,
	datac => \aProcessor|RegFile|R~94_regout\,
	datad => \aProcessor|RegFile|R~2362_combout\,
	combout => \aProcessor|RegFile|R~2363_combout\);

-- Location: LCCOMB_X35_Y16_N12
\aProcessor|RegFile|R~2467\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2499\ = (\aProcessor|RegFile|R~2432_combout\ & (\aProcessor|CSG|EnableSignals|RF_WRITE~combout\ & ((\aProcessor|CSG|SelectSignals|C_Select\(0)) # (!\aProcessor|IR|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datab => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datac => \aProcessor|RegFile|R~2432_combout\,
	datad => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	combout => \aProcessor|RegFile|R~2499\);

-- Location: LCFF_X36_Y12_N27
\aProcessor|RegFile|R~222\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~222_regout\);

-- Location: LCFF_X35_Y10_N23
\aProcessor|RegFile|R~158\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~158_regout\);

-- Location: LCCOMB_X35_Y10_N16
\aProcessor|RegFile|R~2360\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2360_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~222_regout\) # ((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (((!\aProcessor|IR|Q\(22) & \aProcessor|RegFile|R~158_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~222_regout\,
	datac => \aProcessor|IR|Q\(22),
	datad => \aProcessor|RegFile|R~158_regout\,
	combout => \aProcessor|RegFile|R~2360_combout\);

-- Location: LCFF_X34_Y12_N13
\aProcessor|RegFile|R~190\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~190_regout\);

-- Location: LCCOMB_X34_Y12_N12
\aProcessor|RegFile|R~2361\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2361_combout\ = (\aProcessor|RegFile|R~2360_combout\ & ((\aProcessor|RegFile|R~254_regout\) # ((!\aProcessor|IR|Q\(22))))) # (!\aProcessor|RegFile|R~2360_combout\ & (((\aProcessor|RegFile|R~190_regout\ & \aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~254_regout\,
	datab => \aProcessor|RegFile|R~2360_combout\,
	datac => \aProcessor|RegFile|R~190_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2361_combout\);

-- Location: LCCOMB_X31_Y14_N8
\aProcessor|RegFile|R~2364\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2364_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25)) # ((\aProcessor|RegFile|R~2361_combout\)))) # (!\aProcessor|IR|Q\(24) & (!\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~2363_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~2363_combout\,
	datad => \aProcessor|RegFile|R~2361_combout\,
	combout => \aProcessor|RegFile|R~2364_combout\);

-- Location: LCCOMB_X34_Y16_N8
\aProcessor|RegFile|R~2474\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2506\ = (\aProcessor|CSG|EnableSignals|RF_WRITE~combout\ & (\aProcessor|RegFile|R~2439_combout\ & ((\aProcessor|CSG|SelectSignals|C_Select\(0)) # (!\aProcessor|IR|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	datab => \aProcessor|IR|Q\(26),
	datac => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datad => \aProcessor|RegFile|R~2439_combout\,
	combout => \aProcessor|RegFile|R~2506\);

-- Location: LCFF_X33_Y14_N1
\aProcessor|RegFile|R~446\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~446_regout\);

-- Location: LCFF_X33_Y14_N27
\aProcessor|RegFile|R~510\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~510_regout\);

-- Location: LCCOMB_X33_Y14_N0
\aProcessor|RegFile|R~2366\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2366_combout\ = (\aProcessor|RegFile|R~2365_combout\ & (((\aProcessor|RegFile|R~510_regout\)) # (!\aProcessor|IR|Q\(22)))) # (!\aProcessor|RegFile|R~2365_combout\ & (\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~446_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2365_combout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~446_regout\,
	datad => \aProcessor|RegFile|R~510_regout\,
	combout => \aProcessor|RegFile|R~2366_combout\);

-- Location: LCCOMB_X34_Y16_N2
\aProcessor|RegFile|R~2464\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2496\ = (\aProcessor|CSG|EnableSignals|RF_WRITE~combout\ & (\aProcessor|RegFile|R~2441_combout\ & ((\aProcessor|CSG|SelectSignals|C_Select\(0)) # (!\aProcessor|IR|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	datab => \aProcessor|IR|Q\(26),
	datac => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datad => \aProcessor|RegFile|R~2441_combout\,
	combout => \aProcessor|RegFile|R~2496\);

-- Location: LCFF_X37_Y15_N17
\aProcessor|RegFile|R~286\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~286_regout\);

-- Location: LCCOMB_X37_Y15_N16
\aProcessor|RegFile|R~2358\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2358_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~318_regout\)) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~286_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~318_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~286_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2358_combout\);

-- Location: LCFF_X37_Y15_N27
\aProcessor|RegFile|R~350\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~350_regout\);

-- Location: LCCOMB_X37_Y15_N6
\aProcessor|RegFile|R~2359\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2359_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~2358_combout\ & (\aProcessor|RegFile|R~382_regout\)) # (!\aProcessor|RegFile|R~2358_combout\ & ((\aProcessor|RegFile|R~350_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~2358_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~382_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~2358_combout\,
	datad => \aProcessor|RegFile|R~350_regout\,
	combout => \aProcessor|RegFile|R~2359_combout\);

-- Location: LCCOMB_X31_Y14_N10
\aProcessor|RegFile|R~2367\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2367_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~2364_combout\ & (\aProcessor|RegFile|R~2366_combout\)) # (!\aProcessor|RegFile|R~2364_combout\ & ((\aProcessor|RegFile|R~2359_combout\))))) # (!\aProcessor|IR|Q\(25) & 
-- (\aProcessor|RegFile|R~2364_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~2364_combout\,
	datac => \aProcessor|RegFile|R~2366_combout\,
	datad => \aProcessor|RegFile|R~2359_combout\,
	combout => \aProcessor|RegFile|R~2367_combout\);

-- Location: LCCOMB_X23_Y12_N30
\aProcessor|RegFile|R~2368\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2368_combout\ = (\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~2357_combout\)) # (!\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~2367_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~2357_combout\,
	datad => \aProcessor|RegFile|R~2367_combout\,
	combout => \aProcessor|RegFile|R~2368_combout\);

-- Location: LCFF_X23_Y12_N31
\aProcessor|RB|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~2368_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(30));

-- Location: LCCOMB_X21_Y11_N28
\aProcessor|RM|Q[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[30]~feeder_combout\ = \aProcessor|RB|Q\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RB|Q\(30),
	combout => \aProcessor|RM|Q[30]~feeder_combout\);

-- Location: LCFF_X21_Y11_N29
\aProcessor|RM|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[30]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(30));

-- Location: LCCOMB_X21_Y11_N18
\Memory|RAM1|mem_bank~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~30_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~30_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~30_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(30),
	combout => \Memory|RAM1|mem_bank~30_combout\);

-- Location: LCCOMB_X21_Y11_N26
\aProcessor|RY|Q[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[30]~30_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~62_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~62_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~30_combout\,
	combout => \aProcessor|RY|Q[30]~30_combout\);

-- Location: LCFF_X33_Y14_N9
\aProcessor|RegFile|R~445\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~445_regout\);

-- Location: LCFF_X35_Y14_N31
\aProcessor|RegFile|R~413\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~413_regout\);

-- Location: LCCOMB_X35_Y14_N30
\aProcessor|RegFile|R~2323\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2323_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~445_regout\) # ((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & (((\aProcessor|RegFile|R~413_regout\ & !\aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~445_regout\,
	datac => \aProcessor|RegFile|R~413_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~2323_combout\);

-- Location: LCFF_X35_Y14_N25
\aProcessor|RegFile|R~477\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~477_regout\);

-- Location: LCCOMB_X35_Y14_N24
\aProcessor|RegFile|R~2324\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2324_combout\ = (\aProcessor|RegFile|R~2323_combout\ & ((\aProcessor|RegFile|R~509_regout\) # ((!\aProcessor|IR|Q\(23))))) # (!\aProcessor|RegFile|R~2323_combout\ & (((\aProcessor|RegFile|R~477_regout\ & \aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~509_regout\,
	datab => \aProcessor|RegFile|R~2323_combout\,
	datac => \aProcessor|RegFile|R~477_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~2324_combout\);

-- Location: LCFF_X31_Y16_N25
\aProcessor|RegFile|R~125\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~125_regout\);

-- Location: LCFF_X28_Y16_N11
\aProcessor|RegFile|R~61\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~61_regout\);

-- Location: LCFF_X35_Y19_N5
\aProcessor|RegFile|R~93\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~93_regout\);

-- Location: LCFF_X35_Y19_N11
\aProcessor|RegFile|R~29\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~29_regout\);

-- Location: LCCOMB_X35_Y19_N10
\aProcessor|RegFile|R~2320\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2320_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~93_regout\)) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~29_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~93_regout\,
	datac => \aProcessor|RegFile|R~29_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~2320_combout\);

-- Location: LCCOMB_X28_Y16_N10
\aProcessor|RegFile|R~2321\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2321_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~2320_combout\ & (\aProcessor|RegFile|R~125_regout\)) # (!\aProcessor|RegFile|R~2320_combout\ & ((\aProcessor|RegFile|R~61_regout\))))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~2320_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~125_regout\,
	datac => \aProcessor|RegFile|R~61_regout\,
	datad => \aProcessor|RegFile|R~2320_combout\,
	combout => \aProcessor|RegFile|R~2321_combout\);

-- Location: LCFF_X32_Y12_N25
\aProcessor|RegFile|R~317\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~317_regout\);

-- Location: LCFF_X37_Y15_N31
\aProcessor|RegFile|R~349\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~349_regout\);

-- Location: LCFF_X37_Y15_N25
\aProcessor|RegFile|R~285\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~285_regout\);

-- Location: LCCOMB_X37_Y15_N24
\aProcessor|RegFile|R~2318\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2318_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~349_regout\)) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~285_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~349_regout\,
	datac => \aProcessor|RegFile|R~285_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~2318_combout\);

-- Location: LCCOMB_X32_Y12_N24
\aProcessor|RegFile|R~2319\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2319_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~2318_combout\ & (\aProcessor|RegFile|R~381_regout\)) # (!\aProcessor|RegFile|R~2318_combout\ & ((\aProcessor|RegFile|R~317_regout\))))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~2318_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~381_regout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~317_regout\,
	datad => \aProcessor|RegFile|R~2318_combout\,
	combout => \aProcessor|RegFile|R~2319_combout\);

-- Location: LCCOMB_X29_Y15_N6
\aProcessor|RegFile|R~2322\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2322_combout\ = (\aProcessor|IR|Q\(24) & (\aProcessor|IR|Q\(25))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~2319_combout\))) # (!\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~2321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~2321_combout\,
	datad => \aProcessor|RegFile|R~2319_combout\,
	combout => \aProcessor|RegFile|R~2322_combout\);

-- Location: LCCOMB_X29_Y15_N20
\aProcessor|RegFile|R~2325\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2325_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~2322_combout\ & ((\aProcessor|RegFile|R~2324_combout\))) # (!\aProcessor|RegFile|R~2322_combout\ & (\aProcessor|RegFile|R~2317_combout\)))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~2322_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2317_combout\,
	datab => \aProcessor|RegFile|R~2324_combout\,
	datac => \aProcessor|IR|Q\(24),
	datad => \aProcessor|RegFile|R~2322_combout\,
	combout => \aProcessor|RegFile|R~2325_combout\);

-- Location: LCFF_X33_Y20_N13
\aProcessor|RegFile|R~701\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~701_regout\);

-- Location: LCFF_X33_Y20_N27
\aProcessor|RegFile|R~957\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~957_regout\);

-- Location: LCCOMB_X33_Y20_N12
\aProcessor|RegFile|R~2307\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2307_combout\ = (\aProcessor|RegFile|R~2306_combout\ & (((\aProcessor|RegFile|R~957_regout\)) # (!\aProcessor|IR|Q\(24)))) # (!\aProcessor|RegFile|R~2306_combout\ & (\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~701_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2306_combout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~701_regout\,
	datad => \aProcessor|RegFile|R~957_regout\,
	combout => \aProcessor|RegFile|R~2307_combout\);

-- Location: LCFF_X34_Y15_N7
\aProcessor|RegFile|R~797\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~797_regout\);

-- Location: LCFF_X35_Y11_N9
\aProcessor|RegFile|R~669\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~669_regout\);

-- Location: LCFF_X35_Y11_N23
\aProcessor|RegFile|R~541\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~541_regout\);

-- Location: LCCOMB_X35_Y11_N22
\aProcessor|RegFile|R~2310\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2310_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~669_regout\) # ((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & (((\aProcessor|RegFile|R~541_regout\ & !\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~669_regout\,
	datac => \aProcessor|RegFile|R~541_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~2310_combout\);

-- Location: LCCOMB_X34_Y15_N6
\aProcessor|RegFile|R~2311\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2311_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~2310_combout\ & (\aProcessor|RegFile|R~925_regout\)) # (!\aProcessor|RegFile|R~2310_combout\ & ((\aProcessor|RegFile|R~797_regout\))))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~2310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~925_regout\,
	datac => \aProcessor|RegFile|R~797_regout\,
	datad => \aProcessor|RegFile|R~2310_combout\,
	combout => \aProcessor|RegFile|R~2311_combout\);

-- Location: LCFF_X38_Y15_N11
\aProcessor|RegFile|R~733\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~733_regout\);

-- Location: LCCOMB_X38_Y15_N10
\aProcessor|RegFile|R~2308\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2308_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~733_regout\))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~605_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~605_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~733_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~2308_combout\);

-- Location: LCFF_X37_Y17_N21
\aProcessor|RegFile|R~861\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~861_regout\);

-- Location: LCFF_X31_Y17_N7
\aProcessor|RegFile|R~989\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~989_regout\);

-- Location: LCCOMB_X37_Y17_N20
\aProcessor|RegFile|R~2309\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2309_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~2308_combout\ & ((\aProcessor|RegFile|R~989_regout\))) # (!\aProcessor|RegFile|R~2308_combout\ & (\aProcessor|RegFile|R~861_regout\)))) # (!\aProcessor|IR|Q\(25) & 
-- (\aProcessor|RegFile|R~2308_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~2308_combout\,
	datac => \aProcessor|RegFile|R~861_regout\,
	datad => \aProcessor|RegFile|R~989_regout\,
	combout => \aProcessor|RegFile|R~2309_combout\);

-- Location: LCCOMB_X37_Y13_N16
\aProcessor|RegFile|R~2312\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2312_combout\ = (\aProcessor|IR|Q\(22) & (\aProcessor|IR|Q\(23))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~2309_combout\))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~2311_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~2311_combout\,
	datad => \aProcessor|RegFile|R~2309_combout\,
	combout => \aProcessor|RegFile|R~2312_combout\);

-- Location: LCCOMB_X37_Y12_N18
\aProcessor|RegFile|R~2315\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2315_combout\ = (\aProcessor|RegFile|R~2312_combout\ & ((\aProcessor|RegFile|R~2314_combout\) # ((!\aProcessor|IR|Q\(22))))) # (!\aProcessor|RegFile|R~2312_combout\ & (((\aProcessor|RegFile|R~2307_combout\ & \aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2314_combout\,
	datab => \aProcessor|RegFile|R~2307_combout\,
	datac => \aProcessor|RegFile|R~2312_combout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2315_combout\);

-- Location: LCCOMB_X23_Y12_N26
\aProcessor|RegFile|R~2326\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2326_combout\ = (\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~2315_combout\))) # (!\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~2325_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~2325_combout\,
	datad => \aProcessor|RegFile|R~2315_combout\,
	combout => \aProcessor|RegFile|R~2326_combout\);

-- Location: LCFF_X23_Y12_N27
\aProcessor|RB|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~2326_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(29));

-- Location: LCFF_X22_Y12_N7
\aProcessor|RM|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RB|Q\(29),
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(29));

-- Location: LCCOMB_X22_Y12_N10
\Memory|RAM1|mem_bank~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~61_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(29)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~61_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~61_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(29),
	combout => \Memory|RAM1|mem_bank~61_combout\);

-- Location: LCCOMB_X22_Y12_N28
\Memory|RAM1|mem_bank~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~29_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~29_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~29_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(29),
	combout => \Memory|RAM1|mem_bank~29_combout\);

-- Location: LCCOMB_X21_Y12_N28
\aProcessor|RY|Q[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[29]~29_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~61_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(0),
	datab => \Memory|RAM1|mem_bank~61_combout\,
	datad => \Memory|RAM1|mem_bank~29_combout\,
	combout => \aProcessor|RY|Q[29]~29_combout\);

-- Location: LCCOMB_X22_Y12_N24
\aProcessor|MuxB|ShiftRight0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~23_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(21) & ((!\aProcessor|CSG|SelectSignals|Extend\(0))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|RB|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|IR|Q\(21),
	datac => \aProcessor|RB|Q\(29),
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|MuxB|ShiftRight0~23_combout\);

-- Location: LCCOMB_X20_Y16_N18
\aProcessor|ALU|Selector26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector26~4_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(3) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & !\aProcessor|CSG|SelectSignals|ALU_Op\(1))) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	combout => \aProcessor|ALU|Selector26~4_combout\);

-- Location: LCFF_X31_Y17_N21
\aProcessor|RegFile|R~732\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~732_regout\);

-- Location: LCFF_X31_Y17_N31
\aProcessor|RegFile|R~988\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~988_regout\);

-- Location: LCCOMB_X31_Y17_N20
\aProcessor|RegFile|R~2265\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2265_combout\ = (\aProcessor|RegFile|R~2264_combout\ & (((\aProcessor|RegFile|R~988_regout\)) # (!\aProcessor|IR|Q\(24)))) # (!\aProcessor|RegFile|R~2264_combout\ & (\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~732_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2264_combout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~732_regout\,
	datad => \aProcessor|RegFile|R~988_regout\,
	combout => \aProcessor|RegFile|R~2265_combout\);

-- Location: LCFF_X34_Y19_N29
\aProcessor|RegFile|R~828\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~828_regout\);

-- Location: LCFF_X34_Y20_N1
\aProcessor|RegFile|R~700\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~700_regout\);

-- Location: LCCOMB_X34_Y20_N0
\aProcessor|RegFile|R~2266\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2266_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|RegFile|R~700_regout\) # (\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~572_regout\ & ((!\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~572_regout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~700_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~2266_combout\);

-- Location: LCCOMB_X34_Y19_N28
\aProcessor|RegFile|R~2267\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2267_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~2266_combout\ & (\aProcessor|RegFile|R~956_regout\)) # (!\aProcessor|RegFile|R~2266_combout\ & ((\aProcessor|RegFile|R~828_regout\))))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~2266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~956_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~828_regout\,
	datad => \aProcessor|RegFile|R~2266_combout\,
	combout => \aProcessor|RegFile|R~2267_combout\);

-- Location: LCCOMB_X37_Y12_N30
\aProcessor|RegFile|R~2270\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2270_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|IR|Q\(23)) # (\aProcessor|RegFile|R~2267_combout\)))) # (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~2269_combout\ & (!\aProcessor|IR|Q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2269_combout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|IR|Q\(23),
	datad => \aProcessor|RegFile|R~2267_combout\,
	combout => \aProcessor|RegFile|R~2270_combout\);

-- Location: LCCOMB_X37_Y12_N4
\aProcessor|RegFile|R~2273\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2273_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~2270_combout\ & (\aProcessor|RegFile|R~2272_combout\)) # (!\aProcessor|RegFile|R~2270_combout\ & ((\aProcessor|RegFile|R~2265_combout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~2270_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2272_combout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~2265_combout\,
	datad => \aProcessor|RegFile|R~2270_combout\,
	combout => \aProcessor|RegFile|R~2273_combout\);

-- Location: LCCOMB_X19_Y15_N2
\aProcessor|RegFile|R~2284\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2284_combout\ = (\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~2273_combout\))) # (!\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~2283_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2283_combout\,
	datac => \aProcessor|IR|Q\(26),
	datad => \aProcessor|RegFile|R~2273_combout\,
	combout => \aProcessor|RegFile|R~2284_combout\);

-- Location: LCFF_X19_Y15_N3
\aProcessor|RB|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~2284_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(28));

-- Location: LCCOMB_X21_Y11_N12
\aProcessor|RM|Q[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[28]~feeder_combout\ = \aProcessor|RB|Q\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|RB|Q\(28),
	combout => \aProcessor|RM|Q[28]~feeder_combout\);

-- Location: LCFF_X21_Y11_N13
\aProcessor|RM|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[28]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(28));

-- Location: LCCOMB_X21_Y11_N30
\Memory|RAM1|mem_bank~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~28_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~28_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~28_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(28),
	combout => \Memory|RAM1|mem_bank~28_combout\);

-- Location: LCCOMB_X21_Y11_N0
\aProcessor|RY|Q[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[28]~28_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~60_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~28_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~60_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~28_combout\,
	combout => \aProcessor|RY|Q[28]~28_combout\);

-- Location: LCCOMB_X19_Y15_N22
\aProcessor|ALU|Selector7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector7~1_combout\ = (\aProcessor|RA|Q\(27) & (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & \aProcessor|ALU|Selector26~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(27),
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|ALU|Selector26~4_combout\,
	combout => \aProcessor|ALU|Selector7~1_combout\);

-- Location: LCCOMB_X19_Y16_N16
\aProcessor|ALU|Selector34~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector34~8_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & !\aProcessor|ALU|Selector26~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|ALU|Selector26~4_combout\,
	combout => \aProcessor|ALU|Selector34~8_combout\);

-- Location: LCCOMB_X22_Y13_N10
\aProcessor|ALU|Selector26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector26~3_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(3) & (((!\aProcessor|CSG|SelectSignals|ALU_Op\(0)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	combout => \aProcessor|ALU|Selector26~3_combout\);

-- Location: LCCOMB_X22_Y16_N20
\aProcessor|ALU|Selector26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector26~1_combout\ = (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & \aProcessor|CSG|SelectSignals|ALU_Op\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	combout => \aProcessor|ALU|Selector26~1_combout\);

-- Location: LCCOMB_X25_Y13_N28
\aProcessor|RM|Q[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[27]~feeder_combout\ = \aProcessor|RB|Q\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|RB|Q\(27),
	combout => \aProcessor|RM|Q[27]~feeder_combout\);

-- Location: LCFF_X25_Y13_N29
\aProcessor|RM|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[27]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(27));

-- Location: LCCOMB_X25_Y13_N14
\Memory|RAM1|mem_bank~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~59_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(27)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~59_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~59_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(27),
	combout => \Memory|RAM1|mem_bank~59_combout\);

-- Location: LCCOMB_X25_Y13_N26
\aProcessor|RY|Q[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[27]~27_combout\ = (\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~59_combout\))) # (!\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~27_combout\,
	datab => \Memory|RAM1|mem_bank~59_combout\,
	datad => \aProcessor|InstAddGen|PC\(0),
	combout => \aProcessor|RY|Q[27]~27_combout\);

-- Location: LCFF_X36_Y15_N27
\aProcessor|RegFile|R~251\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~251_regout\);

-- Location: LCFF_X33_Y13_N15
\aProcessor|RegFile|R~155\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~155_regout\);

-- Location: LCFF_X33_Y13_N17
\aProcessor|RegFile|R~187\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~187_regout\);

-- Location: LCCOMB_X33_Y13_N16
\aProcessor|RegFile|R~2253\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2253_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~187_regout\))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~155_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~155_regout\,
	datac => \aProcessor|RegFile|R~187_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~2253_combout\);

-- Location: LCCOMB_X36_Y15_N26
\aProcessor|RegFile|R~2254\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2254_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~2253_combout\ & ((\aProcessor|RegFile|R~251_regout\))) # (!\aProcessor|RegFile|R~2253_combout\ & (\aProcessor|RegFile|R~219_regout\)))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~2253_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~219_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~251_regout\,
	datad => \aProcessor|RegFile|R~2253_combout\,
	combout => \aProcessor|RegFile|R~2254_combout\);

-- Location: LCFF_X33_Y14_N29
\aProcessor|RegFile|R~443\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~443_regout\);

-- Location: LCCOMB_X33_Y14_N28
\aProcessor|RegFile|R~2260\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2260_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|RegFile|R~443_regout\) # (\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~411_regout\ & ((!\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~411_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~443_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~2260_combout\);

-- Location: LCFF_X33_Y14_N23
\aProcessor|RegFile|R~507\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~507_regout\);

-- Location: LCCOMB_X33_Y14_N22
\aProcessor|RegFile|R~2261\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2261_combout\ = (\aProcessor|RegFile|R~2260_combout\ & (((\aProcessor|RegFile|R~507_regout\) # (!\aProcessor|IR|Q\(28))))) # (!\aProcessor|RegFile|R~2260_combout\ & (\aProcessor|RegFile|R~475_regout\ & ((\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~475_regout\,
	datab => \aProcessor|RegFile|R~2260_combout\,
	datac => \aProcessor|RegFile|R~507_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~2261_combout\);

-- Location: LCCOMB_X29_Y18_N8
\aProcessor|RegFile|R~2262\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2262_combout\ = (\aProcessor|RegFile|R~2259_combout\ & (((\aProcessor|RegFile|R~2261_combout\)) # (!\aProcessor|IR|Q\(29)))) # (!\aProcessor|RegFile|R~2259_combout\ & (\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~2254_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2259_combout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~2254_combout\,
	datad => \aProcessor|RegFile|R~2261_combout\,
	combout => \aProcessor|RegFile|R~2262_combout\);

-- Location: LCFF_X33_Y20_N1
\aProcessor|RegFile|R~955\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~955_regout\);

-- Location: LCFF_X32_Y20_N23
\aProcessor|RegFile|R~827\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~827_regout\);

-- Location: LCCOMB_X32_Y20_N22
\aProcessor|RegFile|R~2243\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2243_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~827_regout\))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~571_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~571_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~827_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~2243_combout\);

-- Location: LCCOMB_X33_Y20_N0
\aProcessor|RegFile|R~2244\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2244_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~2243_combout\ & ((\aProcessor|RegFile|R~955_regout\))) # (!\aProcessor|RegFile|R~2243_combout\ & (\aProcessor|RegFile|R~699_regout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~2243_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~699_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~955_regout\,
	datad => \aProcessor|RegFile|R~2243_combout\,
	combout => \aProcessor|RegFile|R~2244_combout\);

-- Location: LCFF_X40_Y16_N29
\aProcessor|RegFile|R~763\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~763_regout\);

-- Location: LCCOMB_X31_Y16_N4
\aProcessor|RegFile|R~2460\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2492\ = (\aProcessor|IR|Q\(26) & (\aProcessor|CSG|EnableSignals|RF_WRITE~combout\ & (!\aProcessor|CSG|SelectSignals|C_Select\(0) & \aProcessor|RegFile|R~2446_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datab => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	datac => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datad => \aProcessor|RegFile|R~2446_combout\,
	combout => \aProcessor|RegFile|R~2492\);

-- Location: LCFF_X30_Y16_N5
\aProcessor|RegFile|R~635\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~635_regout\);

-- Location: LCFF_X30_Y16_N23
\aProcessor|RegFile|R~891\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~891_regout\);

-- Location: LCCOMB_X30_Y16_N22
\aProcessor|RegFile|R~2250\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2250_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|RegFile|R~891_regout\) # (\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~635_regout\ & ((!\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~635_regout\,
	datac => \aProcessor|RegFile|R~891_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~2250_combout\);

-- Location: LCCOMB_X40_Y16_N22
\aProcessor|RegFile|R~2251\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2251_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~2250_combout\ & (\aProcessor|RegFile|R~1019_regout\)) # (!\aProcessor|RegFile|R~2250_combout\ & ((\aProcessor|RegFile|R~763_regout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~2250_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1019_regout\,
	datab => \aProcessor|RegFile|R~763_regout\,
	datac => \aProcessor|IR|Q\(29),
	datad => \aProcessor|RegFile|R~2250_combout\,
	combout => \aProcessor|RegFile|R~2251_combout\);

-- Location: LCFF_X37_Y17_N23
\aProcessor|RegFile|R~859\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~859_regout\);

-- Location: LCFF_X38_Y15_N13
\aProcessor|RegFile|R~603\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~603_regout\);

-- Location: LCFF_X38_Y15_N3
\aProcessor|RegFile|R~731\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~731_regout\);

-- Location: LCCOMB_X38_Y15_N12
\aProcessor|RegFile|R~2245\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2245_combout\ = (\aProcessor|IR|Q\(30) & (\aProcessor|IR|Q\(29))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~731_regout\))) # (!\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~603_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~603_regout\,
	datad => \aProcessor|RegFile|R~731_regout\,
	combout => \aProcessor|RegFile|R~2245_combout\);

-- Location: LCCOMB_X38_Y17_N8
\aProcessor|RegFile|R~2246\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2246_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~2245_combout\ & ((\aProcessor|RegFile|R~987_regout\))) # (!\aProcessor|RegFile|R~2245_combout\ & (\aProcessor|RegFile|R~859_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~2245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~859_regout\,
	datac => \aProcessor|RegFile|R~987_regout\,
	datad => \aProcessor|RegFile|R~2245_combout\,
	combout => \aProcessor|RegFile|R~2246_combout\);

-- Location: LCFF_X33_Y12_N15
\aProcessor|RegFile|R~795\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~795_regout\);

-- Location: LCFF_X34_Y14_N23
\aProcessor|RegFile|R~923\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~923_regout\);

-- Location: LCFF_X35_Y11_N3
\aProcessor|RegFile|R~539\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~539_regout\);

-- Location: LCCOMB_X35_Y11_N2
\aProcessor|RegFile|R~2247\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2247_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~667_regout\)) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~539_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~667_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~539_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~2247_combout\);

-- Location: LCCOMB_X34_Y14_N22
\aProcessor|RegFile|R~2248\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2248_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~2247_combout\ & ((\aProcessor|RegFile|R~923_regout\))) # (!\aProcessor|RegFile|R~2247_combout\ & (\aProcessor|RegFile|R~795_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~2247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~795_regout\,
	datac => \aProcessor|RegFile|R~923_regout\,
	datad => \aProcessor|RegFile|R~2247_combout\,
	combout => \aProcessor|RegFile|R~2248_combout\);

-- Location: LCCOMB_X38_Y17_N30
\aProcessor|RegFile|R~2249\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2249_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~2246_combout\)) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~2248_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~2246_combout\,
	datac => \aProcessor|IR|Q\(28),
	datad => \aProcessor|RegFile|R~2248_combout\,
	combout => \aProcessor|RegFile|R~2249_combout\);

-- Location: LCCOMB_X38_Y17_N20
\aProcessor|RegFile|R~2252\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2252_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~2249_combout\ & ((\aProcessor|RegFile|R~2251_combout\))) # (!\aProcessor|RegFile|R~2249_combout\ & (\aProcessor|RegFile|R~2244_combout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~2249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~2244_combout\,
	datac => \aProcessor|RegFile|R~2251_combout\,
	datad => \aProcessor|RegFile|R~2249_combout\,
	combout => \aProcessor|RegFile|R~2252_combout\);

-- Location: LCCOMB_X22_Y15_N24
\aProcessor|RegFile|R~2263\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2263_combout\ = (\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~2252_combout\))) # (!\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~2262_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(31),
	datac => \aProcessor|RegFile|R~2262_combout\,
	datad => \aProcessor|RegFile|R~2252_combout\,
	combout => \aProcessor|RegFile|R~2263_combout\);

-- Location: LCFF_X22_Y15_N25
\aProcessor|RA|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~2263_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(27));

-- Location: LCCOMB_X23_Y15_N14
\aProcessor|ALU|RZ~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~27_combout\ = (\aProcessor|RA|Q\(27) & \aProcessor|MuxB|ShiftRight0~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(27),
	datad => \aProcessor|MuxB|ShiftRight0~22_combout\,
	combout => \aProcessor|ALU|RZ~27_combout\);

-- Location: LCCOMB_X23_Y15_N30
\aProcessor|ALU|Selector8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector8~0_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (\aProcessor|CSG|SelectSignals|ALU_Op\(1))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|RA|Q\(27) & ((!\aProcessor|MuxB|ShiftRight0~22_combout\) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(1)))) # (!\aProcessor|RA|Q\(27) & ((\aProcessor|MuxB|ShiftRight0~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|RA|Q\(27),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|MuxB|ShiftRight0~22_combout\,
	combout => \aProcessor|ALU|Selector8~0_combout\);

-- Location: LCCOMB_X23_Y15_N4
\aProcessor|ALU|Selector8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector8~1_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Selector8~0_combout\ & ((!\aProcessor|RA|Q\(27)))) # (!\aProcessor|ALU|Selector8~0_combout\ & (\aProcessor|ALU|Add3~54_combout\)))) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|ALU|Selector8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add3~54_combout\,
	datab => \aProcessor|RA|Q\(27),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|ALU|Selector8~0_combout\,
	combout => \aProcessor|ALU|Selector8~1_combout\);

-- Location: LCCOMB_X23_Y16_N14
\aProcessor|ALU|Selector26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector26~0_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2)) # ((\aProcessor|CSG|SelectSignals|ALU_Op\(1) & \aProcessor|CSG|SelectSignals|ALU_Op\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector26~0_combout\);

-- Location: LCFF_X35_Y17_N31
\aProcessor|RegFile|R~986\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~986_regout\);

-- Location: LCCOMB_X38_Y15_N20
\aProcessor|RegFile|R~730feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~730feeder_combout\ = \aProcessor|RY|Q\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(26),
	combout => \aProcessor|RegFile|R~730feeder_combout\);

-- Location: LCFF_X38_Y15_N21
\aProcessor|RegFile|R~730\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~730feeder_combout\,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~730_regout\);

-- Location: LCCOMB_X38_Y15_N18
\aProcessor|RegFile|R~2181\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2181_combout\ = (\aProcessor|RegFile|R~2180_combout\ & ((\aProcessor|RegFile|R~986_regout\) # ((!\aProcessor|IR|Q\(24))))) # (!\aProcessor|RegFile|R~2180_combout\ & (((\aProcessor|RegFile|R~730_regout\ & \aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2180_combout\,
	datab => \aProcessor|RegFile|R~986_regout\,
	datac => \aProcessor|RegFile|R~730_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~2181_combout\);

-- Location: LCFF_X34_Y19_N15
\aProcessor|RegFile|R~954\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~954_regout\);

-- Location: LCFF_X34_Y19_N5
\aProcessor|RegFile|R~826\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~826_regout\);

-- Location: LCCOMB_X34_Y19_N4
\aProcessor|RegFile|R~2183\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2183_combout\ = (\aProcessor|RegFile|R~2182_combout\ & ((\aProcessor|RegFile|R~954_regout\) # ((!\aProcessor|IR|Q\(25))))) # (!\aProcessor|RegFile|R~2182_combout\ & (((\aProcessor|RegFile|R~826_regout\ & \aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2182_combout\,
	datab => \aProcessor|RegFile|R~954_regout\,
	datac => \aProcessor|RegFile|R~826_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~2183_combout\);

-- Location: LCFF_X34_Y10_N9
\aProcessor|RegFile|R~666\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~666_regout\);

-- Location: LCFF_X34_Y15_N1
\aProcessor|RegFile|R~794\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~794_regout\);

-- Location: LCFF_X34_Y15_N11
\aProcessor|RegFile|R~538\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~538_regout\);

-- Location: LCCOMB_X34_Y15_N0
\aProcessor|RegFile|R~2184\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2184_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24)) # ((\aProcessor|RegFile|R~794_regout\)))) # (!\aProcessor|IR|Q\(25) & (!\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~538_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~794_regout\,
	datad => \aProcessor|RegFile|R~538_regout\,
	combout => \aProcessor|RegFile|R~2184_combout\);

-- Location: LCCOMB_X34_Y14_N24
\aProcessor|RegFile|R~2185\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2185_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~2184_combout\ & (\aProcessor|RegFile|R~922_regout\)) # (!\aProcessor|RegFile|R~2184_combout\ & ((\aProcessor|RegFile|R~666_regout\))))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~2184_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~922_regout\,
	datab => \aProcessor|RegFile|R~666_regout\,
	datac => \aProcessor|IR|Q\(24),
	datad => \aProcessor|RegFile|R~2184_combout\,
	combout => \aProcessor|RegFile|R~2185_combout\);

-- Location: LCCOMB_X35_Y19_N18
\aProcessor|RegFile|R~2186\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2186_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~2183_combout\) # ((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & (((!\aProcessor|IR|Q\(23) & \aProcessor|RegFile|R~2185_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~2183_combout\,
	datac => \aProcessor|IR|Q\(23),
	datad => \aProcessor|RegFile|R~2185_combout\,
	combout => \aProcessor|RegFile|R~2186_combout\);

-- Location: LCCOMB_X30_Y15_N20
\aProcessor|RegFile|R~2189\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2189_combout\ = (\aProcessor|RegFile|R~2186_combout\ & ((\aProcessor|RegFile|R~2188_combout\) # ((!\aProcessor|IR|Q\(23))))) # (!\aProcessor|RegFile|R~2186_combout\ & (((\aProcessor|RegFile|R~2181_combout\ & \aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2188_combout\,
	datab => \aProcessor|RegFile|R~2181_combout\,
	datac => \aProcessor|RegFile|R~2186_combout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~2189_combout\);

-- Location: LCCOMB_X37_Y12_N2
\aProcessor|RegFile|R~346feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~346feeder_combout\ = \aProcessor|RY|Q\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(26),
	combout => \aProcessor|RegFile|R~346feeder_combout\);

-- Location: LCFF_X37_Y12_N3
\aProcessor|RegFile|R~346\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~346feeder_combout\,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~346_regout\);

-- Location: LCCOMB_X37_Y12_N12
\aProcessor|RegFile|R~282feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~282feeder_combout\ = \aProcessor|RY|Q\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(26),
	combout => \aProcessor|RegFile|R~282feeder_combout\);

-- Location: LCFF_X37_Y12_N13
\aProcessor|RegFile|R~282\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~282feeder_combout\,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~282_regout\);

-- Location: LCCOMB_X37_Y12_N26
\aProcessor|RegFile|R~2190\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2190_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~314_regout\) # ((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & (((!\aProcessor|IR|Q\(23) & \aProcessor|RegFile|R~282_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~314_regout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|IR|Q\(23),
	datad => \aProcessor|RegFile|R~282_regout\,
	combout => \aProcessor|RegFile|R~2190_combout\);

-- Location: LCCOMB_X37_Y12_N20
\aProcessor|RegFile|R~2191\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2191_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~2190_combout\ & (\aProcessor|RegFile|R~378_regout\)) # (!\aProcessor|RegFile|R~2190_combout\ & ((\aProcessor|RegFile|R~346_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~2190_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~378_regout\,
	datab => \aProcessor|RegFile|R~346_regout\,
	datac => \aProcessor|IR|Q\(23),
	datad => \aProcessor|RegFile|R~2190_combout\,
	combout => \aProcessor|RegFile|R~2191_combout\);

-- Location: LCFF_X35_Y14_N1
\aProcessor|RegFile|R~474\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~474_regout\);

-- Location: LCFF_X35_Y14_N15
\aProcessor|RegFile|R~410\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~410_regout\);

-- Location: LCCOMB_X35_Y14_N14
\aProcessor|RegFile|R~2197\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2197_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~474_regout\) # ((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~410_regout\ & !\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~474_regout\,
	datac => \aProcessor|RegFile|R~410_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2197_combout\);

-- Location: LCFF_X35_Y13_N5
\aProcessor|RegFile|R~442\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~442_regout\);

-- Location: LCFF_X35_Y13_N19
\aProcessor|RegFile|R~506\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~506_regout\);

-- Location: LCCOMB_X35_Y13_N4
\aProcessor|RegFile|R~2198\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2198_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~2197_combout\ & ((\aProcessor|RegFile|R~506_regout\))) # (!\aProcessor|RegFile|R~2197_combout\ & (\aProcessor|RegFile|R~442_regout\)))) # (!\aProcessor|IR|Q\(22) & 
-- (\aProcessor|RegFile|R~2197_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~2197_combout\,
	datac => \aProcessor|RegFile|R~442_regout\,
	datad => \aProcessor|RegFile|R~506_regout\,
	combout => \aProcessor|RegFile|R~2198_combout\);

-- Location: LCFF_X28_Y16_N7
\aProcessor|RegFile|R~122\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~122_regout\);

-- Location: LCFF_X35_Y18_N21
\aProcessor|RegFile|R~90\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~90_regout\);

-- Location: LCFF_X34_Y18_N3
\aProcessor|RegFile|R~26\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~26_regout\);

-- Location: LCCOMB_X34_Y18_N2
\aProcessor|RegFile|R~2194\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2194_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~58_regout\)) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~26_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~58_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~26_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2194_combout\);

-- Location: LCCOMB_X35_Y18_N20
\aProcessor|RegFile|R~2195\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2195_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~2194_combout\ & (\aProcessor|RegFile|R~122_regout\)) # (!\aProcessor|RegFile|R~2194_combout\ & ((\aProcessor|RegFile|R~90_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~2194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~122_regout\,
	datac => \aProcessor|RegFile|R~90_regout\,
	datad => \aProcessor|RegFile|R~2194_combout\,
	combout => \aProcessor|RegFile|R~2195_combout\);

-- Location: LCFF_X34_Y12_N19
\aProcessor|RegFile|R~250\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~250_regout\);

-- Location: LCCOMB_X36_Y12_N16
\aProcessor|RegFile|R~2192\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2192_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~218_regout\) # (\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~154_regout\ & ((!\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~154_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~218_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2192_combout\);

-- Location: LCCOMB_X34_Y12_N18
\aProcessor|RegFile|R~2193\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2193_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~2192_combout\ & ((\aProcessor|RegFile|R~250_regout\))) # (!\aProcessor|RegFile|R~2192_combout\ & (\aProcessor|RegFile|R~186_regout\)))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~2192_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~186_regout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~250_regout\,
	datad => \aProcessor|RegFile|R~2192_combout\,
	combout => \aProcessor|RegFile|R~2193_combout\);

-- Location: LCCOMB_X35_Y12_N12
\aProcessor|RegFile|R~2196\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2196_combout\ = (\aProcessor|IR|Q\(25) & (\aProcessor|IR|Q\(24))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~2193_combout\))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~2195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~2195_combout\,
	datad => \aProcessor|RegFile|R~2193_combout\,
	combout => \aProcessor|RegFile|R~2196_combout\);

-- Location: LCCOMB_X35_Y12_N6
\aProcessor|RegFile|R~2199\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2199_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~2196_combout\ & ((\aProcessor|RegFile|R~2198_combout\))) # (!\aProcessor|RegFile|R~2196_combout\ & (\aProcessor|RegFile|R~2191_combout\)))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~2196_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~2191_combout\,
	datac => \aProcessor|RegFile|R~2198_combout\,
	datad => \aProcessor|RegFile|R~2196_combout\,
	combout => \aProcessor|RegFile|R~2199_combout\);

-- Location: LCCOMB_X30_Y15_N4
\aProcessor|RegFile|R~2200\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2200_combout\ = (\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~2189_combout\)) # (!\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~2199_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~2189_combout\,
	datad => \aProcessor|RegFile|R~2199_combout\,
	combout => \aProcessor|RegFile|R~2200_combout\);

-- Location: LCFF_X30_Y15_N5
\aProcessor|RB|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~2200_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(26));

-- Location: LCCOMB_X17_Y13_N0
\aProcessor|RM|Q[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[26]~feeder_combout\ = \aProcessor|RB|Q\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RB|Q\(26),
	combout => \aProcessor|RM|Q[26]~feeder_combout\);

-- Location: LCFF_X17_Y13_N1
\aProcessor|RM|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[26]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(26));

-- Location: LCCOMB_X17_Y13_N4
\Memory|RAM1|mem_bank~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~26_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~26_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~26_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(26),
	combout => \Memory|RAM1|mem_bank~26_combout\);

-- Location: LCCOMB_X17_Y13_N30
\Memory|RAM1|mem_bank~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~58_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(26)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~58_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~58_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(26),
	combout => \Memory|RAM1|mem_bank~58_combout\);

-- Location: LCCOMB_X17_Y13_N20
\aProcessor|RY|Q[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[26]~26_combout\ = (\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~58_combout\))) # (!\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(0),
	datab => \Memory|RAM1|mem_bank~26_combout\,
	datad => \Memory|RAM1|mem_bank~58_combout\,
	combout => \aProcessor|RY|Q[26]~26_combout\);

-- Location: LCCOMB_X22_Y15_N2
\aProcessor|MuxB|ShiftRight0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~21_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|IR|Q\(21) & !\aProcessor|CSG|SelectSignals|Extend\(0))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(26),
	datab => \aProcessor|IR|Q\(21),
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|MuxB|ShiftRight0~21_combout\);

-- Location: LCCOMB_X23_Y18_N30
\aProcessor|ALU|Selector9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector9~0_combout\ = (\aProcessor|ALU|Selector4~0_combout\ & \aProcessor|MuxB|ShiftRight0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|ALU|Selector4~0_combout\,
	datad => \aProcessor|MuxB|ShiftRight0~21_combout\,
	combout => \aProcessor|ALU|Selector9~0_combout\);

-- Location: LCCOMB_X22_Y13_N16
\aProcessor|ALU|Selector26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector26~2_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(1) & (((\aProcessor|CSG|SelectSignals|ALU_Op\(2) & !\aProcessor|CSG|SelectSignals|ALU_Op\(0))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(3)))) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & (!\aProcessor|CSG|SelectSignals|ALU_Op\(3) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(2)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	combout => \aProcessor|ALU|Selector26~2_combout\);

-- Location: LCCOMB_X22_Y15_N4
\aProcessor|MuxB|ShiftRight0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~20_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|IR|Q\(21) & !\aProcessor|CSG|SelectSignals|Extend\(0))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(25),
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|IR|Q\(21),
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|MuxB|ShiftRight0~20_combout\);

-- Location: LCCOMB_X22_Y15_N18
\aProcessor|MuxB|ShiftRight0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~30_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|IR|Q\(21) & !\aProcessor|CSG|SelectSignals|Extend\(0))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(24),
	datab => \aProcessor|IR|Q\(21),
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|MuxB|ShiftRight0~30_combout\);

-- Location: LCCOMB_X17_Y15_N30
\aProcessor|RM|Q[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[23]~feeder_combout\ = \aProcessor|RB|Q\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RB|Q\(23),
	combout => \aProcessor|RM|Q[23]~feeder_combout\);

-- Location: LCFF_X17_Y15_N31
\aProcessor|RM|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[23]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(23));

-- Location: LCCOMB_X17_Y15_N4
\Memory|RAM1|mem_bank~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~55_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(23)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~55_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(23),
	combout => \Memory|RAM1|mem_bank~55_combout\);

-- Location: LCCOMB_X17_Y15_N10
\Memory|RAM1|mem_bank~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~23_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~23_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~23_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(23),
	combout => \Memory|RAM1|mem_bank~23_combout\);

-- Location: LCCOMB_X17_Y15_N8
\aProcessor|RY|Q[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[23]~23_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~55_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(0),
	datab => \Memory|RAM1|mem_bank~55_combout\,
	datad => \Memory|RAM1|mem_bank~23_combout\,
	combout => \aProcessor|RY|Q[23]~23_combout\);

-- Location: LCFF_X30_Y14_N25
\aProcessor|RegFile|R~407\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~407_regout\);

-- Location: LCFF_X30_Y14_N7
\aProcessor|RegFile|R~439\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~439_regout\);

-- Location: LCCOMB_X30_Y14_N6
\aProcessor|RegFile|R~2092\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2092_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~439_regout\))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~407_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~407_regout\,
	datac => \aProcessor|RegFile|R~439_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~2092_combout\);

-- Location: LCCOMB_X36_Y17_N14
\aProcessor|RegFile|R~2093\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2093_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~2092_combout\ & ((\aProcessor|RegFile|R~503_regout\))) # (!\aProcessor|RegFile|R~2092_combout\ & (\aProcessor|RegFile|R~471_regout\)))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~2092_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~471_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~503_regout\,
	datad => \aProcessor|RegFile|R~2092_combout\,
	combout => \aProcessor|RegFile|R~2093_combout\);

-- Location: LCFF_X36_Y15_N5
\aProcessor|RegFile|R~215\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~215_regout\);

-- Location: LCFF_X36_Y15_N15
\aProcessor|RegFile|R~247\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~247_regout\);

-- Location: LCFF_X34_Y13_N1
\aProcessor|RegFile|R~151\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~151_regout\);

-- Location: LCFF_X33_Y13_N11
\aProcessor|RegFile|R~183\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~183_regout\);

-- Location: LCCOMB_X33_Y13_N10
\aProcessor|RegFile|R~2085\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2085_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~183_regout\))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~151_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~151_regout\,
	datac => \aProcessor|RegFile|R~183_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~2085_combout\);

-- Location: LCCOMB_X36_Y15_N14
\aProcessor|RegFile|R~2086\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2086_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~2085_combout\ & ((\aProcessor|RegFile|R~247_regout\))) # (!\aProcessor|RegFile|R~2085_combout\ & (\aProcessor|RegFile|R~215_regout\)))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~2085_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~215_regout\,
	datac => \aProcessor|RegFile|R~247_regout\,
	datad => \aProcessor|RegFile|R~2085_combout\,
	combout => \aProcessor|RegFile|R~2086_combout\);

-- Location: LCCOMB_X36_Y16_N6
\aProcessor|RegFile|R~2465\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2497\ = (\aProcessor|RegFile|R~2444_combout\ & (\aProcessor|CSG|EnableSignals|RF_WRITE~combout\ & ((\aProcessor|CSG|SelectSignals|C_Select\(0)) # (!\aProcessor|IR|Q\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|C_Select\(0),
	datab => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~2444_combout\,
	datad => \aProcessor|CSG|EnableSignals|RF_WRITE~combout\,
	combout => \aProcessor|RegFile|R~2497\);

-- Location: LCFF_X32_Y12_N3
\aProcessor|RegFile|R~375\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~375_regout\);

-- Location: LCFF_X32_Y12_N21
\aProcessor|RegFile|R~311\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~311_regout\);

-- Location: LCFF_X34_Y16_N31
\aProcessor|RegFile|R~279\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~279_regout\);

-- Location: LCFF_X37_Y15_N5
\aProcessor|RegFile|R~343\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~343_regout\);

-- Location: LCCOMB_X34_Y16_N30
\aProcessor|RegFile|R~2087\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2087_combout\ = (\aProcessor|IR|Q\(27) & (\aProcessor|IR|Q\(28))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~343_regout\))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~279_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~279_regout\,
	datad => \aProcessor|RegFile|R~343_regout\,
	combout => \aProcessor|RegFile|R~2087_combout\);

-- Location: LCCOMB_X32_Y12_N4
\aProcessor|RegFile|R~2088\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2088_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~2087_combout\ & (\aProcessor|RegFile|R~375_regout\)) # (!\aProcessor|RegFile|R~2087_combout\ & ((\aProcessor|RegFile|R~311_regout\))))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~2087_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~375_regout\,
	datac => \aProcessor|RegFile|R~311_regout\,
	datad => \aProcessor|RegFile|R~2087_combout\,
	combout => \aProcessor|RegFile|R~2088_combout\);

-- Location: LCFF_X32_Y16_N15
\aProcessor|RegFile|R~55\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~55_regout\);

-- Location: LCFF_X35_Y15_N29
\aProcessor|RegFile|R~87\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~87_regout\);

-- Location: LCFF_X35_Y15_N19
\aProcessor|RegFile|R~23\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~23_regout\);

-- Location: LCCOMB_X35_Y15_N28
\aProcessor|RegFile|R~2089\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2089_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27)) # ((\aProcessor|RegFile|R~87_regout\)))) # (!\aProcessor|IR|Q\(28) & (!\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~23_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~87_regout\,
	datad => \aProcessor|RegFile|R~23_regout\,
	combout => \aProcessor|RegFile|R~2089_combout\);

-- Location: LCCOMB_X32_Y16_N14
\aProcessor|RegFile|R~2090\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2090_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~2089_combout\ & (\aProcessor|RegFile|R~119_regout\)) # (!\aProcessor|RegFile|R~2089_combout\ & ((\aProcessor|RegFile|R~55_regout\))))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~2089_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~119_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~55_regout\,
	datad => \aProcessor|RegFile|R~2089_combout\,
	combout => \aProcessor|RegFile|R~2090_combout\);

-- Location: LCCOMB_X25_Y14_N6
\aProcessor|RegFile|R~2091\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2091_combout\ = (\aProcessor|IR|Q\(29) & (\aProcessor|IR|Q\(30))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~2088_combout\)) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~2090_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~2088_combout\,
	datad => \aProcessor|RegFile|R~2090_combout\,
	combout => \aProcessor|RegFile|R~2091_combout\);

-- Location: LCCOMB_X25_Y14_N16
\aProcessor|RegFile|R~2094\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2094_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~2091_combout\ & (\aProcessor|RegFile|R~2093_combout\)) # (!\aProcessor|RegFile|R~2091_combout\ & ((\aProcessor|RegFile|R~2086_combout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~2091_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~2093_combout\,
	datac => \aProcessor|RegFile|R~2086_combout\,
	datad => \aProcessor|RegFile|R~2091_combout\,
	combout => \aProcessor|RegFile|R~2094_combout\);

-- Location: LCCOMB_X29_Y19_N8
\aProcessor|RegFile|R~695feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~695feeder_combout\ = \aProcessor|RY|Q\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(23),
	combout => \aProcessor|RegFile|R~695feeder_combout\);

-- Location: LCFF_X29_Y19_N9
\aProcessor|RegFile|R~695\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~695feeder_combout\,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~695_regout\);

-- Location: LCFF_X32_Y18_N19
\aProcessor|RegFile|R~567\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~567_regout\);

-- Location: LCFF_X32_Y18_N13
\aProcessor|RegFile|R~823\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~823_regout\);

-- Location: LCCOMB_X32_Y18_N12
\aProcessor|RegFile|R~2075\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2075_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~823_regout\))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~567_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~567_regout\,
	datac => \aProcessor|RegFile|R~823_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~2075_combout\);

-- Location: LCCOMB_X29_Y19_N6
\aProcessor|RegFile|R~2076\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2076_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~2075_combout\ & (\aProcessor|RegFile|R~951_regout\)) # (!\aProcessor|RegFile|R~2075_combout\ & ((\aProcessor|RegFile|R~695_regout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~2075_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~951_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~695_regout\,
	datad => \aProcessor|RegFile|R~2075_combout\,
	combout => \aProcessor|RegFile|R~2076_combout\);

-- Location: LCFF_X36_Y20_N21
\aProcessor|RegFile|R~855\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~855_regout\);

-- Location: LCFF_X36_Y18_N31
\aProcessor|RegFile|R~727\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~727_regout\);

-- Location: LCFF_X36_Y18_N1
\aProcessor|RegFile|R~599\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~599_regout\);

-- Location: LCCOMB_X36_Y18_N0
\aProcessor|RegFile|R~2077\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2077_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~727_regout\) # ((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & (((\aProcessor|RegFile|R~599_regout\ & !\aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~727_regout\,
	datac => \aProcessor|RegFile|R~599_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~2077_combout\);

-- Location: LCCOMB_X36_Y20_N20
\aProcessor|RegFile|R~2078\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2078_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~2077_combout\ & (\aProcessor|RegFile|R~983_regout\)) # (!\aProcessor|RegFile|R~2077_combout\ & ((\aProcessor|RegFile|R~855_regout\))))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~2077_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~983_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~855_regout\,
	datad => \aProcessor|RegFile|R~2077_combout\,
	combout => \aProcessor|RegFile|R~2078_combout\);

-- Location: LCCOMB_X29_Y12_N10
\aProcessor|RegFile|R~2081\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2081_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~2078_combout\))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~2080_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2080_combout\,
	datab => \aProcessor|RegFile|R~2078_combout\,
	datac => \aProcessor|IR|Q\(27),
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~2081_combout\);

-- Location: LCCOMB_X25_Y14_N12
\aProcessor|RegFile|R~2084\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2084_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~2081_combout\ & (\aProcessor|RegFile|R~2083_combout\)) # (!\aProcessor|RegFile|R~2081_combout\ & ((\aProcessor|RegFile|R~2076_combout\))))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~2081_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2083_combout\,
	datab => \aProcessor|RegFile|R~2076_combout\,
	datac => \aProcessor|IR|Q\(27),
	datad => \aProcessor|RegFile|R~2081_combout\,
	combout => \aProcessor|RegFile|R~2084_combout\);

-- Location: LCCOMB_X25_Y14_N22
\aProcessor|RegFile|R~2095\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2095_combout\ = (\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~2084_combout\))) # (!\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~2094_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(31),
	datac => \aProcessor|RegFile|R~2094_combout\,
	datad => \aProcessor|RegFile|R~2084_combout\,
	combout => \aProcessor|RegFile|R~2095_combout\);

-- Location: LCFF_X25_Y14_N23
\aProcessor|RA|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~2095_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(23));

-- Location: LCFF_X33_Y18_N23
\aProcessor|RegFile|R~950\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~950_regout\);

-- Location: LCFF_X32_Y20_N21
\aProcessor|RegFile|R~566\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~566_regout\);

-- Location: LCFF_X34_Y20_N31
\aProcessor|RegFile|R~694\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~694_regout\);

-- Location: LCCOMB_X34_Y20_N30
\aProcessor|RegFile|R~2014\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2014_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|RegFile|R~694_regout\) # (\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~566_regout\ & ((!\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~566_regout\,
	datac => \aProcessor|RegFile|R~694_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~2014_combout\);

-- Location: LCCOMB_X33_Y18_N22
\aProcessor|RegFile|R~2015\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2015_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~2014_combout\ & ((\aProcessor|RegFile|R~950_regout\))) # (!\aProcessor|RegFile|R~2014_combout\ & (\aProcessor|RegFile|R~822_regout\)))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~2014_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~822_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~950_regout\,
	datad => \aProcessor|RegFile|R~2014_combout\,
	combout => \aProcessor|RegFile|R~2015_combout\);

-- Location: LCCOMB_X29_Y17_N8
\aProcessor|RegFile|R~2018\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2018_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~2015_combout\))) # (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~2017_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2017_combout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|IR|Q\(22),
	datad => \aProcessor|RegFile|R~2015_combout\,
	combout => \aProcessor|RegFile|R~2018_combout\);

-- Location: LCFF_X30_Y17_N3
\aProcessor|RegFile|R~982\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~982_regout\);

-- Location: LCFF_X37_Y18_N19
\aProcessor|RegFile|R~598\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~598_regout\);

-- Location: LCCOMB_X37_Y18_N18
\aProcessor|RegFile|R~2012\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2012_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~854_regout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~598_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~854_regout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~598_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~2012_combout\);

-- Location: LCCOMB_X30_Y17_N8
\aProcessor|RegFile|R~2013\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2013_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~2012_combout\ & ((\aProcessor|RegFile|R~982_regout\))) # (!\aProcessor|RegFile|R~2012_combout\ & (\aProcessor|RegFile|R~726_regout\)))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~2012_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~726_regout\,
	datab => \aProcessor|RegFile|R~982_regout\,
	datac => \aProcessor|IR|Q\(24),
	datad => \aProcessor|RegFile|R~2012_combout\,
	combout => \aProcessor|RegFile|R~2013_combout\);

-- Location: LCCOMB_X28_Y19_N8
\aProcessor|RegFile|R~2021\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2021_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~2018_combout\ & (\aProcessor|RegFile|R~2020_combout\)) # (!\aProcessor|RegFile|R~2018_combout\ & ((\aProcessor|RegFile|R~2013_combout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~2018_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2020_combout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~2018_combout\,
	datad => \aProcessor|RegFile|R~2013_combout\,
	combout => \aProcessor|RegFile|R~2021_combout\);

-- Location: LCFF_X35_Y13_N3
\aProcessor|RegFile|R~502\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~502_regout\);

-- Location: LCFF_X35_Y13_N25
\aProcessor|RegFile|R~438\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~438_regout\);

-- Location: LCFF_X36_Y14_N11
\aProcessor|RegFile|R~406\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~406_regout\);

-- Location: LCFF_X36_Y17_N7
\aProcessor|RegFile|R~470\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~470_regout\);

-- Location: LCCOMB_X36_Y14_N10
\aProcessor|RegFile|R~2029\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2029_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22)) # ((\aProcessor|RegFile|R~470_regout\)))) # (!\aProcessor|IR|Q\(23) & (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~406_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~406_regout\,
	datad => \aProcessor|RegFile|R~470_regout\,
	combout => \aProcessor|RegFile|R~2029_combout\);

-- Location: LCCOMB_X35_Y13_N24
\aProcessor|RegFile|R~2030\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2030_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~2029_combout\ & (\aProcessor|RegFile|R~502_regout\)) # (!\aProcessor|RegFile|R~2029_combout\ & ((\aProcessor|RegFile|R~438_regout\))))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~2029_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~502_regout\,
	datac => \aProcessor|RegFile|R~438_regout\,
	datad => \aProcessor|RegFile|R~2029_combout\,
	combout => \aProcessor|RegFile|R~2030_combout\);

-- Location: LCFF_X34_Y12_N27
\aProcessor|RegFile|R~246\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~246_regout\);

-- Location: LCFF_X34_Y12_N1
\aProcessor|RegFile|R~182\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~182_regout\);

-- Location: LCCOMB_X34_Y12_N0
\aProcessor|RegFile|R~2025\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2025_combout\ = (\aProcessor|RegFile|R~2024_combout\ & ((\aProcessor|RegFile|R~246_regout\) # ((!\aProcessor|IR|Q\(22))))) # (!\aProcessor|RegFile|R~2024_combout\ & (((\aProcessor|RegFile|R~182_regout\ & \aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2024_combout\,
	datab => \aProcessor|RegFile|R~246_regout\,
	datac => \aProcessor|RegFile|R~182_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2025_combout\);

-- Location: LCFF_X31_Y16_N15
\aProcessor|RegFile|R~118\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~118_regout\);

-- Location: LCFF_X34_Y18_N15
\aProcessor|RegFile|R~54\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~54_regout\);

-- Location: LCFF_X34_Y18_N21
\aProcessor|RegFile|R~22\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~22_regout\);

-- Location: LCCOMB_X34_Y18_N20
\aProcessor|RegFile|R~2026\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2026_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~54_regout\)) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~22_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~54_regout\,
	datac => \aProcessor|RegFile|R~22_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2026_combout\);

-- Location: LCCOMB_X31_Y16_N0
\aProcessor|RegFile|R~2027\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2027_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~2026_combout\ & (\aProcessor|RegFile|R~118_regout\)) # (!\aProcessor|RegFile|R~2026_combout\ & ((\aProcessor|RegFile|R~86_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~2026_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~118_regout\,
	datac => \aProcessor|RegFile|R~86_regout\,
	datad => \aProcessor|RegFile|R~2026_combout\,
	combout => \aProcessor|RegFile|R~2027_combout\);

-- Location: LCCOMB_X38_Y17_N28
\aProcessor|RegFile|R~2028\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2028_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25)) # ((\aProcessor|RegFile|R~2025_combout\)))) # (!\aProcessor|IR|Q\(24) & (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~2027_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~2025_combout\,
	datad => \aProcessor|RegFile|R~2027_combout\,
	combout => \aProcessor|RegFile|R~2028_combout\);

-- Location: LCCOMB_X38_Y17_N22
\aProcessor|RegFile|R~2031\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2031_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~2028_combout\ & ((\aProcessor|RegFile|R~2030_combout\))) # (!\aProcessor|RegFile|R~2028_combout\ & (\aProcessor|RegFile|R~2023_combout\)))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~2028_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2023_combout\,
	datab => \aProcessor|RegFile|R~2030_combout\,
	datac => \aProcessor|IR|Q\(25),
	datad => \aProcessor|RegFile|R~2028_combout\,
	combout => \aProcessor|RegFile|R~2031_combout\);

-- Location: LCCOMB_X23_Y19_N26
\aProcessor|RegFile|R~2032\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2032_combout\ = (\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~2021_combout\)) # (!\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~2031_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~2021_combout\,
	datad => \aProcessor|RegFile|R~2031_combout\,
	combout => \aProcessor|RegFile|R~2032_combout\);

-- Location: LCFF_X23_Y19_N27
\aProcessor|RB|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~2032_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(22));

-- Location: LCCOMB_X20_Y19_N18
\aProcessor|RM|Q[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[22]~feeder_combout\ = \aProcessor|RB|Q\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RB|Q\(22),
	combout => \aProcessor|RM|Q[22]~feeder_combout\);

-- Location: LCFF_X20_Y19_N19
\aProcessor|RM|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[22]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(22));

-- Location: LCCOMB_X20_Y19_N14
\Memory|RAM1|mem_bank~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~54_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(22)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~54_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(22),
	combout => \Memory|RAM1|mem_bank~54_combout\);

-- Location: LCCOMB_X20_Y19_N28
\Memory|RAM1|mem_bank~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~22_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~22_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~22_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(22),
	combout => \Memory|RAM1|mem_bank~22_combout\);

-- Location: LCCOMB_X20_Y19_N16
\aProcessor|RY|Q[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[22]~22_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~54_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(0),
	datab => \Memory|RAM1|mem_bank~54_combout\,
	datad => \Memory|RAM1|mem_bank~22_combout\,
	combout => \aProcessor|RY|Q[22]~22_combout\);

-- Location: LCCOMB_X22_Y15_N28
\aProcessor|MuxB|ShiftRight0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~18_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|IR|Q\(21) & !\aProcessor|CSG|SelectSignals|Extend\(0))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|RB|Q\(22),
	datac => \aProcessor|IR|Q\(21),
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|MuxB|ShiftRight0~18_combout\);

-- Location: LCFF_X33_Y18_N19
\aProcessor|RegFile|R~949\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~949_regout\);

-- Location: LCFF_X34_Y20_N3
\aProcessor|RegFile|R~693\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~693_regout\);

-- Location: LCFF_X32_Y18_N23
\aProcessor|RegFile|R~821\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~821_regout\);

-- Location: LCFF_X32_Y18_N9
\aProcessor|RegFile|R~565\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~565_regout\);

-- Location: LCCOMB_X32_Y18_N2
\aProcessor|RegFile|R~1970\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1970_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~821_regout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~565_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~821_regout\,
	datac => \aProcessor|RegFile|R~565_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1970_combout\);

-- Location: LCCOMB_X34_Y20_N20
\aProcessor|RegFile|R~1971\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1971_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1970_combout\ & (\aProcessor|RegFile|R~949_regout\)) # (!\aProcessor|RegFile|R~1970_combout\ & ((\aProcessor|RegFile|R~693_regout\))))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~1970_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~949_regout\,
	datac => \aProcessor|RegFile|R~693_regout\,
	datad => \aProcessor|RegFile|R~1970_combout\,
	combout => \aProcessor|RegFile|R~1971_combout\);

-- Location: LCFF_X38_Y16_N3
\aProcessor|RegFile|R~1013\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~1013_regout\);

-- Location: LCFF_X38_Y16_N21
\aProcessor|RegFile|R~757\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~757_regout\);

-- Location: LCCOMB_X38_Y16_N20
\aProcessor|RegFile|R~1978\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1978_combout\ = (\aProcessor|RegFile|R~1977_combout\ & ((\aProcessor|RegFile|R~1013_regout\) # ((!\aProcessor|IR|Q\(24))))) # (!\aProcessor|RegFile|R~1977_combout\ & (((\aProcessor|RegFile|R~757_regout\ & \aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1977_combout\,
	datab => \aProcessor|RegFile|R~1013_regout\,
	datac => \aProcessor|RegFile|R~757_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1978_combout\);

-- Location: LCCOMB_X27_Y18_N26
\aProcessor|RegFile|R~1979\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1979_combout\ = (\aProcessor|RegFile|R~1976_combout\ & (((\aProcessor|RegFile|R~1978_combout\) # (!\aProcessor|IR|Q\(22))))) # (!\aProcessor|RegFile|R~1976_combout\ & (\aProcessor|RegFile|R~1971_combout\ & (\aProcessor|IR|Q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1976_combout\,
	datab => \aProcessor|RegFile|R~1971_combout\,
	datac => \aProcessor|IR|Q\(22),
	datad => \aProcessor|RegFile|R~1978_combout\,
	combout => \aProcessor|RegFile|R~1979_combout\);

-- Location: LCFF_X36_Y15_N21
\aProcessor|RegFile|R~213\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~213_regout\);

-- Location: LCFF_X33_Y13_N5
\aProcessor|RegFile|R~149\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~149_regout\);

-- Location: LCFF_X33_Y13_N23
\aProcessor|RegFile|R~181\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~181_regout\);

-- Location: LCCOMB_X33_Y13_N4
\aProcessor|RegFile|R~1980\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1980_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23)) # ((\aProcessor|RegFile|R~181_regout\)))) # (!\aProcessor|IR|Q\(22) & (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~149_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~149_regout\,
	datad => \aProcessor|RegFile|R~181_regout\,
	combout => \aProcessor|RegFile|R~1980_combout\);

-- Location: LCCOMB_X36_Y15_N20
\aProcessor|RegFile|R~1981\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1981_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1980_combout\ & (\aProcessor|RegFile|R~245_regout\)) # (!\aProcessor|RegFile|R~1980_combout\ & ((\aProcessor|RegFile|R~213_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1980_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~245_regout\,
	datac => \aProcessor|RegFile|R~213_regout\,
	datad => \aProcessor|RegFile|R~1980_combout\,
	combout => \aProcessor|RegFile|R~1981_combout\);

-- Location: LCFF_X33_Y14_N17
\aProcessor|RegFile|R~501\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~501_regout\);

-- Location: LCFF_X36_Y17_N23
\aProcessor|RegFile|R~469\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~469_regout\);

-- Location: LCCOMB_X36_Y17_N22
\aProcessor|RegFile|R~1988\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1988_combout\ = (\aProcessor|RegFile|R~1987_combout\ & ((\aProcessor|RegFile|R~501_regout\) # ((!\aProcessor|IR|Q\(23))))) # (!\aProcessor|RegFile|R~1987_combout\ & (((\aProcessor|RegFile|R~469_regout\ & \aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1987_combout\,
	datab => \aProcessor|RegFile|R~501_regout\,
	datac => \aProcessor|RegFile|R~469_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1988_combout\);

-- Location: LCCOMB_X36_Y17_N0
\aProcessor|RegFile|R~1989\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1989_combout\ = (\aProcessor|RegFile|R~1986_combout\ & (((\aProcessor|RegFile|R~1988_combout\)) # (!\aProcessor|IR|Q\(24)))) # (!\aProcessor|RegFile|R~1986_combout\ & (\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~1981_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1986_combout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~1981_combout\,
	datad => \aProcessor|RegFile|R~1988_combout\,
	combout => \aProcessor|RegFile|R~1989_combout\);

-- Location: LCCOMB_X25_Y18_N8
\aProcessor|RegFile|R~1990\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1990_combout\ = (\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~1979_combout\)) # (!\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~1989_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datab => \aProcessor|RegFile|R~1979_combout\,
	datad => \aProcessor|RegFile|R~1989_combout\,
	combout => \aProcessor|RegFile|R~1990_combout\);

-- Location: LCFF_X25_Y18_N9
\aProcessor|RB|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1990_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(21));

-- Location: LCCOMB_X22_Y19_N12
\aProcessor|RM|Q[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[21]~feeder_combout\ = \aProcessor|RB|Q\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RB|Q\(21),
	combout => \aProcessor|RM|Q[21]~feeder_combout\);

-- Location: LCFF_X22_Y19_N13
\aProcessor|RM|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[21]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(21));

-- Location: LCCOMB_X22_Y19_N6
\Memory|RAM1|mem_bank~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~53_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(21)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~53_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(21),
	combout => \Memory|RAM1|mem_bank~53_combout\);

-- Location: LCCOMB_X22_Y19_N24
\aProcessor|RY|Q[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[21]~21_combout\ = (\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~53_combout\))) # (!\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~21_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~53_combout\,
	combout => \aProcessor|RY|Q[21]~21_combout\);

-- Location: LCCOMB_X22_Y15_N0
\aProcessor|MuxB|ShiftRight0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~29_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(21) & ((!\aProcessor|CSG|SelectSignals|Extend\(0))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|RB|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|IR|Q\(21),
	datac => \aProcessor|RB|Q\(21),
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|MuxB|ShiftRight0~29_combout\);

-- Location: LCFF_X34_Y11_N1
\aProcessor|RegFile|R~916\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~916_regout\);

-- Location: LCFF_X34_Y11_N23
\aProcessor|RegFile|R~660\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~660_regout\);

-- Location: LCFF_X33_Y11_N9
\aProcessor|RegFile|R~532\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~532_regout\);

-- Location: LCFF_X33_Y11_N27
\aProcessor|RegFile|R~788\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~788_regout\);

-- Location: LCCOMB_X33_Y11_N26
\aProcessor|RegFile|R~1932\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1932_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|RegFile|R~788_regout\) # (\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~532_regout\ & ((!\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~532_regout\,
	datac => \aProcessor|RegFile|R~788_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1932_combout\);

-- Location: LCCOMB_X34_Y11_N22
\aProcessor|RegFile|R~1933\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1933_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1932_combout\ & (\aProcessor|RegFile|R~916_regout\)) # (!\aProcessor|RegFile|R~1932_combout\ & ((\aProcessor|RegFile|R~660_regout\))))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~1932_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~916_regout\,
	datac => \aProcessor|RegFile|R~660_regout\,
	datad => \aProcessor|RegFile|R~1932_combout\,
	combout => \aProcessor|RegFile|R~1933_combout\);

-- Location: LCFF_X33_Y18_N9
\aProcessor|RegFile|R~948\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~948_regout\);

-- Location: LCFF_X33_Y18_N15
\aProcessor|RegFile|R~820\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~820_regout\);

-- Location: LCFF_X34_Y20_N29
\aProcessor|RegFile|R~564\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~564_regout\);

-- Location: LCFF_X34_Y20_N27
\aProcessor|RegFile|R~692\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~692_regout\);

-- Location: LCCOMB_X34_Y20_N26
\aProcessor|RegFile|R~1930\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1930_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|RegFile|R~692_regout\) # (\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~564_regout\ & ((!\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~564_regout\,
	datac => \aProcessor|RegFile|R~692_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1930_combout\);

-- Location: LCCOMB_X33_Y18_N14
\aProcessor|RegFile|R~1931\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1931_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1930_combout\ & (\aProcessor|RegFile|R~948_regout\)) # (!\aProcessor|RegFile|R~1930_combout\ & ((\aProcessor|RegFile|R~820_regout\))))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~1930_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~948_regout\,
	datac => \aProcessor|RegFile|R~820_regout\,
	datad => \aProcessor|RegFile|R~1930_combout\,
	combout => \aProcessor|RegFile|R~1931_combout\);

-- Location: LCCOMB_X27_Y18_N20
\aProcessor|RegFile|R~1934\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1934_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1931_combout\))) # (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~1933_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~1933_combout\,
	datac => \aProcessor|IR|Q\(22),
	datad => \aProcessor|RegFile|R~1931_combout\,
	combout => \aProcessor|RegFile|R~1934_combout\);

-- Location: LCCOMB_X38_Y18_N14
\aProcessor|RegFile|R~724feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~724feeder_combout\ = \aProcessor|RY|Q\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(20),
	combout => \aProcessor|RegFile|R~724feeder_combout\);

-- Location: LCFF_X38_Y18_N15
\aProcessor|RegFile|R~724\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~724feeder_combout\,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~724_regout\);

-- Location: LCFF_X37_Y18_N31
\aProcessor|RegFile|R~596\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~596_regout\);

-- Location: LCFF_X37_Y18_N5
\aProcessor|RegFile|R~852\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~852_regout\);

-- Location: LCCOMB_X37_Y18_N4
\aProcessor|RegFile|R~1928\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1928_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~852_regout\))) # (!\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~596_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~596_regout\,
	datac => \aProcessor|RegFile|R~852_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1928_combout\);

-- Location: LCFF_X38_Y17_N1
\aProcessor|RegFile|R~980\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~980_regout\);

-- Location: LCCOMB_X38_Y18_N16
\aProcessor|RegFile|R~1929\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1929_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1928_combout\ & ((\aProcessor|RegFile|R~980_regout\))) # (!\aProcessor|RegFile|R~1928_combout\ & (\aProcessor|RegFile|R~724_regout\)))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~1928_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~724_regout\,
	datac => \aProcessor|RegFile|R~1928_combout\,
	datad => \aProcessor|RegFile|R~980_regout\,
	combout => \aProcessor|RegFile|R~1929_combout\);

-- Location: LCCOMB_X28_Y18_N26
\aProcessor|RegFile|R~1937\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1937_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1934_combout\ & (\aProcessor|RegFile|R~1936_combout\)) # (!\aProcessor|RegFile|R~1934_combout\ & ((\aProcessor|RegFile|R~1929_combout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1934_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1936_combout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~1934_combout\,
	datad => \aProcessor|RegFile|R~1929_combout\,
	combout => \aProcessor|RegFile|R~1937_combout\);

-- Location: LCFF_X35_Y13_N15
\aProcessor|RegFile|R~500\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~500_regout\);

-- Location: LCFF_X35_Y13_N29
\aProcessor|RegFile|R~436\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~436_regout\);

-- Location: LCFF_X36_Y17_N21
\aProcessor|RegFile|R~468\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~468_regout\);

-- Location: LCFF_X30_Y14_N27
\aProcessor|RegFile|R~404\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~404_regout\);

-- Location: LCCOMB_X30_Y14_N26
\aProcessor|RegFile|R~1945\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1945_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~468_regout\) # ((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~404_regout\ & !\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~468_regout\,
	datac => \aProcessor|RegFile|R~404_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1945_combout\);

-- Location: LCCOMB_X35_Y13_N28
\aProcessor|RegFile|R~1946\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1946_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1945_combout\ & (\aProcessor|RegFile|R~500_regout\)) # (!\aProcessor|RegFile|R~1945_combout\ & ((\aProcessor|RegFile|R~436_regout\))))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1945_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~500_regout\,
	datac => \aProcessor|RegFile|R~436_regout\,
	datad => \aProcessor|RegFile|R~1945_combout\,
	combout => \aProcessor|RegFile|R~1946_combout\);

-- Location: LCFF_X31_Y19_N25
\aProcessor|RegFile|R~116\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~116_regout\);

-- Location: LCFF_X35_Y19_N31
\aProcessor|RegFile|R~20\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~20_regout\);

-- Location: LCCOMB_X35_Y19_N0
\aProcessor|RegFile|R~1942\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1942_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|RegFile|R~52_regout\) # (\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~20_regout\ & ((!\aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~20_regout\,
	datac => \aProcessor|RegFile|R~52_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1942_combout\);

-- Location: LCCOMB_X35_Y19_N14
\aProcessor|RegFile|R~1943\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1943_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1942_combout\ & ((\aProcessor|RegFile|R~116_regout\))) # (!\aProcessor|RegFile|R~1942_combout\ & (\aProcessor|RegFile|R~84_regout\)))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1942_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~84_regout\,
	datab => \aProcessor|RegFile|R~116_regout\,
	datac => \aProcessor|IR|Q\(23),
	datad => \aProcessor|RegFile|R~1942_combout\,
	combout => \aProcessor|RegFile|R~1943_combout\);

-- Location: LCFF_X34_Y12_N5
\aProcessor|RegFile|R~180\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~180_regout\);

-- Location: LCFF_X34_Y13_N31
\aProcessor|RegFile|R~148\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~148_regout\);

-- Location: LCFF_X36_Y12_N31
\aProcessor|RegFile|R~212\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~212_regout\);

-- Location: LCCOMB_X36_Y12_N30
\aProcessor|RegFile|R~1940\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1940_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~212_regout\))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~148_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~148_regout\,
	datac => \aProcessor|RegFile|R~212_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1940_combout\);

-- Location: LCCOMB_X34_Y12_N4
\aProcessor|RegFile|R~1941\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1941_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1940_combout\ & (\aProcessor|RegFile|R~244_regout\)) # (!\aProcessor|RegFile|R~1940_combout\ & ((\aProcessor|RegFile|R~180_regout\))))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1940_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~244_regout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~180_regout\,
	datad => \aProcessor|RegFile|R~1940_combout\,
	combout => \aProcessor|RegFile|R~1941_combout\);

-- Location: LCCOMB_X35_Y19_N20
\aProcessor|RegFile|R~1944\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1944_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25)) # ((\aProcessor|RegFile|R~1941_combout\)))) # (!\aProcessor|IR|Q\(24) & (!\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~1943_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~1943_combout\,
	datad => \aProcessor|RegFile|R~1941_combout\,
	combout => \aProcessor|RegFile|R~1944_combout\);

-- Location: LCCOMB_X34_Y18_N0
\aProcessor|RegFile|R~1947\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1947_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1944_combout\ & ((\aProcessor|RegFile|R~1946_combout\))) # (!\aProcessor|RegFile|R~1944_combout\ & (\aProcessor|RegFile|R~1939_combout\)))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~1944_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1939_combout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~1946_combout\,
	datad => \aProcessor|RegFile|R~1944_combout\,
	combout => \aProcessor|RegFile|R~1947_combout\);

-- Location: LCCOMB_X25_Y18_N6
\aProcessor|RegFile|R~1948\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1948_combout\ = (\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~1937_combout\)) # (!\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~1947_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~1937_combout\,
	datad => \aProcessor|RegFile|R~1947_combout\,
	combout => \aProcessor|RegFile|R~1948_combout\);

-- Location: LCFF_X25_Y18_N7
\aProcessor|RB|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1948_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(20));

-- Location: LCFF_X20_Y17_N23
\aProcessor|RM|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RB|Q\(20),
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(20));

-- Location: LCCOMB_X20_Y17_N0
\Memory|RAM1|mem_bank~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~20_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~20_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~20_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(20),
	combout => \Memory|RAM1|mem_bank~20_combout\);

-- Location: LCCOMB_X20_Y17_N10
\Memory|RAM1|mem_bank~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~52_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(20)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~52_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(20),
	combout => \Memory|RAM1|mem_bank~52_combout\);

-- Location: LCCOMB_X20_Y18_N2
\aProcessor|RY|Q[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[20]~20_combout\ = (\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~52_combout\))) # (!\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(0),
	datab => \Memory|RAM1|mem_bank~20_combout\,
	datad => \Memory|RAM1|mem_bank~52_combout\,
	combout => \aProcessor|RY|Q[20]~20_combout\);

-- Location: LCFF_X33_Y14_N21
\aProcessor|RegFile|R~499\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~499_regout\);

-- Location: LCFF_X36_Y17_N31
\aProcessor|RegFile|R~467\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~467_regout\);

-- Location: LCFF_X30_Y14_N21
\aProcessor|RegFile|R~403\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~403_regout\);

-- Location: LCCOMB_X30_Y14_N20
\aProcessor|RegFile|R~1903\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1903_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~435_regout\)) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~403_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~435_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~403_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1903_combout\);

-- Location: LCCOMB_X36_Y17_N30
\aProcessor|RegFile|R~1904\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1904_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1903_combout\ & (\aProcessor|RegFile|R~499_regout\)) # (!\aProcessor|RegFile|R~1903_combout\ & ((\aProcessor|RegFile|R~467_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1903_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~499_regout\,
	datac => \aProcessor|RegFile|R~467_regout\,
	datad => \aProcessor|RegFile|R~1903_combout\,
	combout => \aProcessor|RegFile|R~1904_combout\);

-- Location: LCFF_X28_Y16_N31
\aProcessor|RegFile|R~115\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~115_regout\);

-- Location: LCFF_X28_Y16_N25
\aProcessor|RegFile|R~51\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~51_regout\);

-- Location: LCFF_X35_Y15_N3
\aProcessor|RegFile|R~19\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~19_regout\);

-- Location: LCCOMB_X35_Y15_N2
\aProcessor|RegFile|R~1900\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1900_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~83_regout\) # ((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~19_regout\ & !\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~83_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~19_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1900_combout\);

-- Location: LCCOMB_X28_Y16_N24
\aProcessor|RegFile|R~1901\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1901_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1900_combout\ & (\aProcessor|RegFile|R~115_regout\)) # (!\aProcessor|RegFile|R~1900_combout\ & ((\aProcessor|RegFile|R~51_regout\))))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1900_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~115_regout\,
	datac => \aProcessor|RegFile|R~51_regout\,
	datad => \aProcessor|RegFile|R~1900_combout\,
	combout => \aProcessor|RegFile|R~1901_combout\);

-- Location: LCCOMB_X29_Y16_N10
\aProcessor|RegFile|R~1902\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1902_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~1899_combout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1901_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1899_combout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|IR|Q\(25),
	datad => \aProcessor|RegFile|R~1901_combout\,
	combout => \aProcessor|RegFile|R~1902_combout\);

-- Location: LCCOMB_X29_Y17_N2
\aProcessor|RegFile|R~1905\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1905_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1902_combout\ & ((\aProcessor|RegFile|R~1904_combout\))) # (!\aProcessor|RegFile|R~1902_combout\ & (\aProcessor|RegFile|R~1897_combout\)))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~1902_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1897_combout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~1904_combout\,
	datad => \aProcessor|RegFile|R~1902_combout\,
	combout => \aProcessor|RegFile|R~1905_combout\);

-- Location: LCCOMB_X33_Y11_N16
\aProcessor|RegFile|R~787feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~787feeder_combout\ = \aProcessor|RY|Q\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(19),
	combout => \aProcessor|RegFile|R~787feeder_combout\);

-- Location: LCFF_X33_Y11_N17
\aProcessor|RegFile|R~787\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~787feeder_combout\,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~787_regout\);

-- Location: LCFF_X35_Y11_N15
\aProcessor|RegFile|R~659\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~659_regout\);

-- Location: LCCOMB_X35_Y11_N14
\aProcessor|RegFile|R~1890\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1890_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~659_regout\))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~531_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~531_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~659_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1890_combout\);

-- Location: LCCOMB_X35_Y11_N6
\aProcessor|RegFile|R~1891\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1891_combout\ = (\aProcessor|RegFile|R~1890_combout\ & ((\aProcessor|RegFile|R~915_regout\) # ((!\aProcessor|IR|Q\(25))))) # (!\aProcessor|RegFile|R~1890_combout\ & (((\aProcessor|RegFile|R~787_regout\ & \aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~915_regout\,
	datab => \aProcessor|RegFile|R~787_regout\,
	datac => \aProcessor|RegFile|R~1890_combout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1891_combout\);

-- Location: LCCOMB_X34_Y17_N20
\aProcessor|RegFile|R~1892\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1892_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~1889_combout\)) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1891_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1889_combout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~1891_combout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1892_combout\);

-- Location: LCFF_X27_Y16_N9
\aProcessor|RegFile|R~883\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~883_regout\);

-- Location: LCFF_X27_Y16_N27
\aProcessor|RegFile|R~627\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~627_regout\);

-- Location: LCCOMB_X27_Y16_N26
\aProcessor|RegFile|R~1893\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1893_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~883_regout\) # ((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & (((\aProcessor|RegFile|R~627_regout\ & !\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~883_regout\,
	datac => \aProcessor|RegFile|R~627_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1893_combout\);

-- Location: LCFF_X38_Y16_N1
\aProcessor|RegFile|R~755\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~755_regout\);

-- Location: LCCOMB_X38_Y16_N0
\aProcessor|RegFile|R~1894\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1894_combout\ = (\aProcessor|RegFile|R~1893_combout\ & ((\aProcessor|RegFile|R~1011_regout\) # ((!\aProcessor|IR|Q\(24))))) # (!\aProcessor|RegFile|R~1893_combout\ & (((\aProcessor|RegFile|R~755_regout\ & \aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1011_regout\,
	datab => \aProcessor|RegFile|R~1893_combout\,
	datac => \aProcessor|RegFile|R~755_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1894_combout\);

-- Location: LCCOMB_X34_Y17_N2
\aProcessor|RegFile|R~1895\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1895_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1892_combout\ & ((\aProcessor|RegFile|R~1894_combout\))) # (!\aProcessor|RegFile|R~1892_combout\ & (\aProcessor|RegFile|R~1887_combout\)))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1892_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1887_combout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~1892_combout\,
	datad => \aProcessor|RegFile|R~1894_combout\,
	combout => \aProcessor|RegFile|R~1895_combout\);

-- Location: LCCOMB_X23_Y19_N8
\aProcessor|RegFile|R~1906\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1906_combout\ = (\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~1895_combout\))) # (!\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~1905_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~1905_combout\,
	datad => \aProcessor|RegFile|R~1895_combout\,
	combout => \aProcessor|RegFile|R~1906_combout\);

-- Location: LCFF_X23_Y19_N9
\aProcessor|RB|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1906_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(19));

-- Location: LCCOMB_X18_Y19_N22
\aProcessor|RM|Q[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[19]~feeder_combout\ = \aProcessor|RB|Q\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|RB|Q\(19),
	combout => \aProcessor|RM|Q[19]~feeder_combout\);

-- Location: LCFF_X18_Y19_N23
\aProcessor|RM|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[19]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(19));

-- Location: LCCOMB_X18_Y19_N14
\Memory|RAM1|mem_bank~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~19_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~19_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~19_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(19),
	combout => \Memory|RAM1|mem_bank~19_combout\);

-- Location: LCCOMB_X18_Y19_N0
\Memory|RAM1|mem_bank~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~51_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(19)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~51_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(19),
	combout => \Memory|RAM1|mem_bank~51_combout\);

-- Location: LCCOMB_X18_Y19_N24
\aProcessor|RY|Q[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[19]~19_combout\ = (\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~51_combout\))) # (!\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(0),
	datab => \Memory|RAM1|mem_bank~19_combout\,
	datad => \Memory|RAM1|mem_bank~51_combout\,
	combout => \aProcessor|RY|Q[19]~19_combout\);

-- Location: LCFF_X38_Y14_N27
\aProcessor|RegFile|R~498\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~498_regout\);

-- Location: LCFF_X31_Y14_N31
\aProcessor|RegFile|R~434\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~434_regout\);

-- Location: LCCOMB_X31_Y14_N30
\aProcessor|RegFile|R~1862\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1862_combout\ = (\aProcessor|RegFile|R~1861_combout\ & ((\aProcessor|RegFile|R~498_regout\) # ((!\aProcessor|IR|Q\(22))))) # (!\aProcessor|RegFile|R~1861_combout\ & (((\aProcessor|RegFile|R~434_regout\ & \aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1861_combout\,
	datab => \aProcessor|RegFile|R~498_regout\,
	datac => \aProcessor|RegFile|R~434_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1862_combout\);

-- Location: LCCOMB_X37_Y16_N28
\aProcessor|RegFile|R~370feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~370feeder_combout\ = \aProcessor|RY|Q\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(18),
	combout => \aProcessor|RegFile|R~370feeder_combout\);

-- Location: LCFF_X37_Y16_N29
\aProcessor|RegFile|R~370\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~370feeder_combout\,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~370_regout\);

-- Location: LCFF_X37_Y13_N23
\aProcessor|RegFile|R~338\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~338_regout\);

-- Location: LCFF_X37_Y16_N19
\aProcessor|RegFile|R~306\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~306_regout\);

-- Location: LCFF_X34_Y16_N7
\aProcessor|RegFile|R~274\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~274_regout\);

-- Location: LCCOMB_X37_Y16_N18
\aProcessor|RegFile|R~1854\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1854_combout\ = (\aProcessor|IR|Q\(23) & (\aProcessor|IR|Q\(22))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~306_regout\)) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~274_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~306_regout\,
	datad => \aProcessor|RegFile|R~274_regout\,
	combout => \aProcessor|RegFile|R~1854_combout\);

-- Location: LCCOMB_X35_Y15_N30
\aProcessor|RegFile|R~1855\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1855_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1854_combout\ & (\aProcessor|RegFile|R~370_regout\)) # (!\aProcessor|RegFile|R~1854_combout\ & ((\aProcessor|RegFile|R~338_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1854_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~370_regout\,
	datac => \aProcessor|RegFile|R~338_regout\,
	datad => \aProcessor|RegFile|R~1854_combout\,
	combout => \aProcessor|RegFile|R~1855_combout\);

-- Location: LCCOMB_X31_Y14_N2
\aProcessor|RegFile|R~1863\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1863_combout\ = (\aProcessor|RegFile|R~1860_combout\ & ((\aProcessor|RegFile|R~1862_combout\) # ((!\aProcessor|IR|Q\(25))))) # (!\aProcessor|RegFile|R~1860_combout\ & (((\aProcessor|IR|Q\(25) & \aProcessor|RegFile|R~1855_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1860_combout\,
	datab => \aProcessor|RegFile|R~1862_combout\,
	datac => \aProcessor|IR|Q\(25),
	datad => \aProcessor|RegFile|R~1855_combout\,
	combout => \aProcessor|RegFile|R~1863_combout\);

-- Location: LCCOMB_X41_Y16_N18
\aProcessor|RegFile|R~882feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~882feeder_combout\ = \aProcessor|RY|Q\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(18),
	combout => \aProcessor|RegFile|R~882feeder_combout\);

-- Location: LCFF_X41_Y16_N19
\aProcessor|RegFile|R~882\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~882feeder_combout\,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~882_regout\);

-- Location: LCFF_X30_Y12_N31
\aProcessor|RegFile|R~626\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~626_regout\);

-- Location: LCCOMB_X30_Y12_N30
\aProcessor|RegFile|R~1851\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1851_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~754_regout\)) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~626_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~754_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~626_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1851_combout\);

-- Location: LCCOMB_X40_Y12_N24
\aProcessor|RegFile|R~1852\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1852_combout\ = (\aProcessor|RegFile|R~1851_combout\ & ((\aProcessor|RegFile|R~1010_regout\) # ((!\aProcessor|IR|Q\(25))))) # (!\aProcessor|RegFile|R~1851_combout\ & (((\aProcessor|RegFile|R~882_regout\ & \aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1010_regout\,
	datab => \aProcessor|RegFile|R~882_regout\,
	datac => \aProcessor|RegFile|R~1851_combout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1852_combout\);

-- Location: LCFF_X33_Y19_N29
\aProcessor|RegFile|R~946\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~946_regout\);

-- Location: LCFF_X32_Y19_N9
\aProcessor|RegFile|R~562\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~562_regout\);

-- Location: LCFF_X32_Y19_N23
\aProcessor|RegFile|R~690\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~690_regout\);

-- Location: LCCOMB_X32_Y19_N22
\aProcessor|RegFile|R~1846\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1846_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|RegFile|R~690_regout\) # (\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~562_regout\ & ((!\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~562_regout\,
	datac => \aProcessor|RegFile|R~690_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1846_combout\);

-- Location: LCCOMB_X33_Y19_N2
\aProcessor|RegFile|R~1847\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1847_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1846_combout\ & (\aProcessor|RegFile|R~946_regout\)) # (!\aProcessor|RegFile|R~1846_combout\ & ((\aProcessor|RegFile|R~818_regout\))))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~1846_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~946_regout\,
	datac => \aProcessor|RegFile|R~818_regout\,
	datad => \aProcessor|RegFile|R~1846_combout\,
	combout => \aProcessor|RegFile|R~1847_combout\);

-- Location: LCFF_X34_Y11_N25
\aProcessor|RegFile|R~914\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~914_regout\);

-- Location: LCFF_X36_Y11_N9
\aProcessor|RegFile|R~658\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~658_regout\);

-- Location: LCFF_X33_Y11_N29
\aProcessor|RegFile|R~786\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~786_regout\);

-- Location: LCFF_X33_Y11_N7
\aProcessor|RegFile|R~530\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~530_regout\);

-- Location: LCCOMB_X33_Y11_N6
\aProcessor|RegFile|R~1848\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1848_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~786_regout\) # ((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & (((\aProcessor|RegFile|R~530_regout\ & !\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~786_regout\,
	datac => \aProcessor|RegFile|R~530_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1848_combout\);

-- Location: LCCOMB_X35_Y11_N28
\aProcessor|RegFile|R~1849\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1849_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1848_combout\ & (\aProcessor|RegFile|R~914_regout\)) # (!\aProcessor|RegFile|R~1848_combout\ & ((\aProcessor|RegFile|R~658_regout\))))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~1848_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~914_regout\,
	datac => \aProcessor|RegFile|R~658_regout\,
	datad => \aProcessor|RegFile|R~1848_combout\,
	combout => \aProcessor|RegFile|R~1849_combout\);

-- Location: LCCOMB_X36_Y11_N10
\aProcessor|RegFile|R~1850\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1850_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23)) # ((\aProcessor|RegFile|R~1847_combout\)))) # (!\aProcessor|IR|Q\(22) & (!\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1849_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~1847_combout\,
	datad => \aProcessor|RegFile|R~1849_combout\,
	combout => \aProcessor|RegFile|R~1850_combout\);

-- Location: LCCOMB_X32_Y14_N8
\aProcessor|RegFile|R~1853\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1853_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1850_combout\ & ((\aProcessor|RegFile|R~1852_combout\))) # (!\aProcessor|RegFile|R~1850_combout\ & (\aProcessor|RegFile|R~1845_combout\)))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1850_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1845_combout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~1852_combout\,
	datad => \aProcessor|RegFile|R~1850_combout\,
	combout => \aProcessor|RegFile|R~1853_combout\);

-- Location: LCCOMB_X27_Y17_N28
\aProcessor|RegFile|R~1864\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1864_combout\ = (\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~1853_combout\))) # (!\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~1863_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~1863_combout\,
	datad => \aProcessor|RegFile|R~1853_combout\,
	combout => \aProcessor|RegFile|R~1864_combout\);

-- Location: LCFF_X27_Y17_N29
\aProcessor|RB|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1864_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(18));

-- Location: LCCOMB_X17_Y13_N12
\aProcessor|RM|Q[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[18]~feeder_combout\ = \aProcessor|RB|Q\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RB|Q\(18),
	combout => \aProcessor|RM|Q[18]~feeder_combout\);

-- Location: LCFF_X17_Y13_N13
\aProcessor|RM|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[18]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(18));

-- Location: LCCOMB_X17_Y13_N22
\Memory|RAM1|mem_bank~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~50_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(18)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~50_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(18),
	combout => \Memory|RAM1|mem_bank~50_combout\);

-- Location: LCCOMB_X17_Y13_N18
\aProcessor|RY|Q[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[18]~18_combout\ = (\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~50_combout\))) # (!\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~18_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~50_combout\,
	combout => \aProcessor|RY|Q[18]~18_combout\);

-- Location: LCFF_X33_Y13_N1
\aProcessor|RegFile|R~177\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~177_regout\);

-- Location: LCFF_X33_Y13_N3
\aProcessor|RegFile|R~145\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~145_regout\);

-- Location: LCCOMB_X33_Y13_N0
\aProcessor|RegFile|R~1812\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1812_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23)) # ((\aProcessor|RegFile|R~177_regout\)))) # (!\aProcessor|IR|Q\(22) & (!\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~145_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~177_regout\,
	datad => \aProcessor|RegFile|R~145_regout\,
	combout => \aProcessor|RegFile|R~1812_combout\);

-- Location: LCFF_X36_Y15_N29
\aProcessor|RegFile|R~209\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~209_regout\);

-- Location: LCFF_X36_Y15_N7
\aProcessor|RegFile|R~241\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~241_regout\);

-- Location: LCCOMB_X36_Y15_N28
\aProcessor|RegFile|R~1813\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1813_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1812_combout\ & ((\aProcessor|RegFile|R~241_regout\))) # (!\aProcessor|RegFile|R~1812_combout\ & (\aProcessor|RegFile|R~209_regout\)))) # (!\aProcessor|IR|Q\(23) & 
-- (\aProcessor|RegFile|R~1812_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~1812_combout\,
	datac => \aProcessor|RegFile|R~209_regout\,
	datad => \aProcessor|RegFile|R~241_regout\,
	combout => \aProcessor|RegFile|R~1813_combout\);

-- Location: LCFF_X36_Y17_N5
\aProcessor|RegFile|R~465\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~465_regout\);

-- Location: LCFF_X31_Y14_N1
\aProcessor|RegFile|R~433\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~433_regout\);

-- Location: LCFF_X31_Y14_N19
\aProcessor|RegFile|R~401\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~401_regout\);

-- Location: LCCOMB_X31_Y14_N0
\aProcessor|RegFile|R~1819\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1819_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23)) # ((\aProcessor|RegFile|R~433_regout\)))) # (!\aProcessor|IR|Q\(22) & (!\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~401_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~433_regout\,
	datad => \aProcessor|RegFile|R~401_regout\,
	combout => \aProcessor|RegFile|R~1819_combout\);

-- Location: LCFF_X36_Y17_N27
\aProcessor|RegFile|R~497\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~497_regout\);

-- Location: LCCOMB_X36_Y17_N12
\aProcessor|RegFile|R~1820\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1820_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1819_combout\ & ((\aProcessor|RegFile|R~497_regout\))) # (!\aProcessor|RegFile|R~1819_combout\ & (\aProcessor|RegFile|R~465_regout\)))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1819_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~465_regout\,
	datac => \aProcessor|RegFile|R~1819_combout\,
	datad => \aProcessor|RegFile|R~497_regout\,
	combout => \aProcessor|RegFile|R~1820_combout\);

-- Location: LCFF_X37_Y16_N15
\aProcessor|RegFile|R~305\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~305_regout\);

-- Location: LCFF_X37_Y15_N1
\aProcessor|RegFile|R~273\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~273_regout\);

-- Location: LCCOMB_X37_Y15_N0
\aProcessor|RegFile|R~1814\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1814_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~337_regout\) # ((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~273_regout\ & !\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~337_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~273_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1814_combout\);

-- Location: LCCOMB_X37_Y16_N14
\aProcessor|RegFile|R~1815\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1815_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1814_combout\ & (\aProcessor|RegFile|R~369_regout\)) # (!\aProcessor|RegFile|R~1814_combout\ & ((\aProcessor|RegFile|R~305_regout\))))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1814_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~369_regout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~305_regout\,
	datad => \aProcessor|RegFile|R~1814_combout\,
	combout => \aProcessor|RegFile|R~1815_combout\);

-- Location: LCFF_X32_Y16_N27
\aProcessor|RegFile|R~49\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~49_regout\);

-- Location: LCCOMB_X38_Y19_N14
\aProcessor|RegFile|R~17feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~17feeder_combout\ = \aProcessor|RY|Q\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(17),
	combout => \aProcessor|RegFile|R~17feeder_combout\);

-- Location: LCFF_X38_Y19_N15
\aProcessor|RegFile|R~17\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~17feeder_combout\,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~17_regout\);

-- Location: LCCOMB_X38_Y19_N28
\aProcessor|RegFile|R~1816\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1816_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~81_regout\)) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~17_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~81_regout\,
	datab => \aProcessor|RegFile|R~17_regout\,
	datac => \aProcessor|IR|Q\(22),
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1816_combout\);

-- Location: LCCOMB_X32_Y16_N28
\aProcessor|RegFile|R~1817\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1817_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1816_combout\ & ((\aProcessor|RegFile|R~113_regout\))) # (!\aProcessor|RegFile|R~1816_combout\ & (\aProcessor|RegFile|R~49_regout\)))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1816_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~49_regout\,
	datac => \aProcessor|RegFile|R~113_regout\,
	datad => \aProcessor|RegFile|R~1816_combout\,
	combout => \aProcessor|RegFile|R~1817_combout\);

-- Location: LCCOMB_X31_Y14_N22
\aProcessor|RegFile|R~1818\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1818_combout\ = (\aProcessor|IR|Q\(24) & (\aProcessor|IR|Q\(25))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~1815_combout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1817_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~1815_combout\,
	datad => \aProcessor|RegFile|R~1817_combout\,
	combout => \aProcessor|RegFile|R~1818_combout\);

-- Location: LCCOMB_X31_Y14_N20
\aProcessor|RegFile|R~1821\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1821_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1818_combout\ & ((\aProcessor|RegFile|R~1820_combout\))) # (!\aProcessor|RegFile|R~1818_combout\ & (\aProcessor|RegFile|R~1813_combout\)))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~1818_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~1813_combout\,
	datac => \aProcessor|RegFile|R~1820_combout\,
	datad => \aProcessor|RegFile|R~1818_combout\,
	combout => \aProcessor|RegFile|R~1821_combout\);

-- Location: LCFF_X38_Y16_N31
\aProcessor|RegFile|R~1009\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~1009_regout\);

-- Location: LCFF_X38_Y16_N17
\aProcessor|RegFile|R~753\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~753_regout\);

-- Location: LCCOMB_X38_Y16_N16
\aProcessor|RegFile|R~1810\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1810_combout\ = (\aProcessor|RegFile|R~1809_combout\ & ((\aProcessor|RegFile|R~1009_regout\) # ((!\aProcessor|IR|Q\(24))))) # (!\aProcessor|RegFile|R~1809_combout\ & (((\aProcessor|RegFile|R~753_regout\ & \aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1809_combout\,
	datab => \aProcessor|RegFile|R~1009_regout\,
	datac => \aProcessor|RegFile|R~753_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1810_combout\);

-- Location: LCFF_X34_Y19_N13
\aProcessor|RegFile|R~945\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~945_regout\);

-- Location: LCFF_X32_Y19_N21
\aProcessor|RegFile|R~689\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~689_regout\);

-- Location: LCCOMB_X34_Y19_N12
\aProcessor|RegFile|R~1803\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1803_combout\ = (\aProcessor|RegFile|R~1802_combout\ & (((\aProcessor|RegFile|R~945_regout\)) # (!\aProcessor|IR|Q\(24)))) # (!\aProcessor|RegFile|R~1802_combout\ & (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~689_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1802_combout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~945_regout\,
	datad => \aProcessor|RegFile|R~689_regout\,
	combout => \aProcessor|RegFile|R~1803_combout\);

-- Location: LCCOMB_X38_Y13_N18
\aProcessor|RegFile|R~1811\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1811_combout\ = (\aProcessor|RegFile|R~1808_combout\ & (((\aProcessor|RegFile|R~1810_combout\)) # (!\aProcessor|IR|Q\(22)))) # (!\aProcessor|RegFile|R~1808_combout\ & (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1803_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1808_combout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~1810_combout\,
	datad => \aProcessor|RegFile|R~1803_combout\,
	combout => \aProcessor|RegFile|R~1811_combout\);

-- Location: LCCOMB_X23_Y12_N22
\aProcessor|RegFile|R~1822\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1822_combout\ = (\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~1811_combout\))) # (!\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~1821_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datab => \aProcessor|RegFile|R~1821_combout\,
	datad => \aProcessor|RegFile|R~1811_combout\,
	combout => \aProcessor|RegFile|R~1822_combout\);

-- Location: LCFF_X23_Y12_N23
\aProcessor|RB|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1822_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(17));

-- Location: LCFF_X23_Y13_N25
\aProcessor|RM|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RB|Q\(17),
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(17));

-- Location: LCCOMB_X22_Y13_N30
\Memory|RAM1|mem_bank~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~17_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~17_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~17_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(17),
	combout => \Memory|RAM1|mem_bank~17_combout\);

-- Location: LCCOMB_X21_Y13_N0
\aProcessor|RY|Q[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[17]~17_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~49_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~49_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~17_combout\,
	combout => \aProcessor|RY|Q[17]~17_combout\);

-- Location: LCCOMB_X22_Y15_N12
\aProcessor|MuxB|ShiftRight0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~15_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|IR|Q\(21) & !\aProcessor|CSG|SelectSignals|Extend\(0))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|RB|Q\(17),
	datac => \aProcessor|IR|Q\(21),
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|MuxB|ShiftRight0~15_combout\);

-- Location: LCFF_X20_Y14_N29
\aProcessor|RM|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RB|Q\(16),
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(16));

-- Location: LCCOMB_X20_Y14_N22
\Memory|RAM1|mem_bank~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~48_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(16)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~48_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~48_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(16),
	combout => \Memory|RAM1|mem_bank~48_combout\);

-- Location: LCCOMB_X20_Y14_N16
\Memory|RAM1|mem_bank~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~16_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~16_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~16_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(16),
	combout => \Memory|RAM1|mem_bank~16_combout\);

-- Location: LCCOMB_X18_Y14_N0
\aProcessor|RY|Q[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[16]~16_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~48_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(0),
	datab => \Memory|RAM1|mem_bank~48_combout\,
	datad => \Memory|RAM1|mem_bank~16_combout\,
	combout => \aProcessor|RY|Q[16]~16_combout\);

-- Location: LCCOMB_X20_Y14_N24
\aProcessor|ALU|Selector19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector19~0_combout\ = (\aProcessor|MuxB|ShiftRight0~27_combout\ & \aProcessor|ALU|Selector4~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|MuxB|ShiftRight0~27_combout\,
	datad => \aProcessor|ALU|Selector4~0_combout\,
	combout => \aProcessor|ALU|Selector19~0_combout\);

-- Location: LCFF_X33_Y19_N5
\aProcessor|RegFile|R~816\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~816_regout\);

-- Location: LCFF_X33_Y19_N19
\aProcessor|RegFile|R~944\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~944_regout\);

-- Location: LCCOMB_X33_Y19_N18
\aProcessor|RegFile|R~1784\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1784_combout\ = (\aProcessor|RegFile|R~1783_combout\ & (((\aProcessor|RegFile|R~944_regout\) # (!\aProcessor|IR|Q\(30))))) # (!\aProcessor|RegFile|R~1783_combout\ & (\aProcessor|RegFile|R~816_regout\ & ((\aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1783_combout\,
	datab => \aProcessor|RegFile|R~816_regout\,
	datac => \aProcessor|RegFile|R~944_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1784_combout\);

-- Location: LCFF_X34_Y11_N31
\aProcessor|RegFile|R~912\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~912_regout\);

-- Location: LCFF_X34_Y11_N5
\aProcessor|RegFile|R~656\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~656_regout\);

-- Location: LCCOMB_X34_Y11_N30
\aProcessor|RegFile|R~1786\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1786_combout\ = (\aProcessor|RegFile|R~1785_combout\ & (((\aProcessor|RegFile|R~912_regout\)) # (!\aProcessor|IR|Q\(29)))) # (!\aProcessor|RegFile|R~1785_combout\ & (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~656_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1785_combout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~912_regout\,
	datad => \aProcessor|RegFile|R~656_regout\,
	combout => \aProcessor|RegFile|R~1786_combout\);

-- Location: LCCOMB_X33_Y19_N0
\aProcessor|RegFile|R~1787\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1787_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~1784_combout\)) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1786_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~1784_combout\,
	datac => \aProcessor|IR|Q\(27),
	datad => \aProcessor|RegFile|R~1786_combout\,
	combout => \aProcessor|RegFile|R~1787_combout\);

-- Location: LCFF_X35_Y16_N21
\aProcessor|RegFile|R~880\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~880_regout\);

-- Location: LCCOMB_X41_Y16_N24
\aProcessor|RegFile|R~1008feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1008feeder_combout\ = \aProcessor|RY|Q\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(16),
	combout => \aProcessor|RegFile|R~1008feeder_combout\);

-- Location: LCFF_X41_Y16_N25
\aProcessor|RegFile|R~1008\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1008feeder_combout\,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~1008_regout\);

-- Location: LCFF_X31_Y20_N11
\aProcessor|RegFile|R~624\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~624_regout\);

-- Location: LCFF_X31_Y20_N29
\aProcessor|RegFile|R~752\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~752_regout\);

-- Location: LCCOMB_X31_Y20_N28
\aProcessor|RegFile|R~1788\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1788_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~752_regout\))) # (!\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~624_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~624_regout\,
	datac => \aProcessor|RegFile|R~752_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1788_combout\);

-- Location: LCCOMB_X31_Y20_N22
\aProcessor|RegFile|R~1789\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1789_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1788_combout\ & ((\aProcessor|RegFile|R~1008_regout\))) # (!\aProcessor|RegFile|R~1788_combout\ & (\aProcessor|RegFile|R~880_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1788_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~880_regout\,
	datac => \aProcessor|RegFile|R~1008_regout\,
	datad => \aProcessor|RegFile|R~1788_combout\,
	combout => \aProcessor|RegFile|R~1789_combout\);

-- Location: LCFF_X37_Y19_N15
\aProcessor|RegFile|R~848\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~848_regout\);

-- Location: LCCOMB_X37_Y19_N18
\aProcessor|RegFile|R~1781\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1781_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~848_regout\))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~592_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~592_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~848_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1781_combout\);

-- Location: LCCOMB_X36_Y19_N14
\aProcessor|RegFile|R~1782\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1782_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1781_combout\ & ((\aProcessor|RegFile|R~976_regout\))) # (!\aProcessor|RegFile|R~1781_combout\ & (\aProcessor|RegFile|R~720_regout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1781_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~720_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~976_regout\,
	datad => \aProcessor|RegFile|R~1781_combout\,
	combout => \aProcessor|RegFile|R~1782_combout\);

-- Location: LCCOMB_X32_Y19_N2
\aProcessor|RegFile|R~1790\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1790_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1787_combout\ & (\aProcessor|RegFile|R~1789_combout\)) # (!\aProcessor|RegFile|R~1787_combout\ & ((\aProcessor|RegFile|R~1782_combout\))))) # (!\aProcessor|IR|Q\(28) & 
-- (\aProcessor|RegFile|R~1787_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~1787_combout\,
	datac => \aProcessor|RegFile|R~1789_combout\,
	datad => \aProcessor|RegFile|R~1782_combout\,
	combout => \aProcessor|RegFile|R~1790_combout\);

-- Location: LCFF_X31_Y13_N23
\aProcessor|RegFile|R~208\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~208_regout\);

-- Location: LCFF_X32_Y13_N7
\aProcessor|RegFile|R~144\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~144_regout\);

-- Location: LCCOMB_X31_Y13_N22
\aProcessor|RegFile|R~1793\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1793_combout\ = (\aProcessor|IR|Q\(27) & (\aProcessor|IR|Q\(28))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~208_regout\)) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~144_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~208_regout\,
	datad => \aProcessor|RegFile|R~144_regout\,
	combout => \aProcessor|RegFile|R~1793_combout\);

-- Location: LCFF_X31_Y13_N25
\aProcessor|RegFile|R~240\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~240_regout\);

-- Location: LCFF_X32_Y13_N5
\aProcessor|RegFile|R~176\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~176_regout\);

-- Location: LCCOMB_X31_Y13_N30
\aProcessor|RegFile|R~1794\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1794_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1793_combout\ & (\aProcessor|RegFile|R~240_regout\)) # (!\aProcessor|RegFile|R~1793_combout\ & ((\aProcessor|RegFile|R~176_regout\))))) # (!\aProcessor|IR|Q\(27) & 
-- (\aProcessor|RegFile|R~1793_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~1793_combout\,
	datac => \aProcessor|RegFile|R~240_regout\,
	datad => \aProcessor|RegFile|R~176_regout\,
	combout => \aProcessor|RegFile|R~1794_combout\);

-- Location: LCFF_X35_Y19_N27
\aProcessor|RegFile|R~80\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~80_regout\);

-- Location: LCFF_X31_Y19_N31
\aProcessor|RegFile|R~112\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~112_regout\);

-- Location: LCCOMB_X31_Y19_N30
\aProcessor|RegFile|R~1796\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1796_combout\ = (\aProcessor|RegFile|R~1795_combout\ & (((\aProcessor|RegFile|R~112_regout\) # (!\aProcessor|IR|Q\(28))))) # (!\aProcessor|RegFile|R~1795_combout\ & (\aProcessor|RegFile|R~80_regout\ & ((\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1795_combout\,
	datab => \aProcessor|RegFile|R~80_regout\,
	datac => \aProcessor|RegFile|R~112_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1796_combout\);

-- Location: LCCOMB_X28_Y13_N18
\aProcessor|RegFile|R~1797\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1797_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1794_combout\) # ((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & (((!\aProcessor|IR|Q\(30) & \aProcessor|RegFile|R~1796_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~1794_combout\,
	datac => \aProcessor|IR|Q\(30),
	datad => \aProcessor|RegFile|R~1796_combout\,
	combout => \aProcessor|RegFile|R~1797_combout\);

-- Location: LCFF_X34_Y17_N29
\aProcessor|RegFile|R~400\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~400_regout\);

-- Location: LCCOMB_X34_Y17_N28
\aProcessor|RegFile|R~1798\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1798_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~464_regout\) # ((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & (((\aProcessor|RegFile|R~400_regout\ & !\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~464_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~400_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1798_combout\);

-- Location: LCFF_X33_Y14_N13
\aProcessor|RegFile|R~432\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~432_regout\);

-- Location: LCCOMB_X33_Y14_N24
\aProcessor|RegFile|R~1799\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1799_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1798_combout\ & (\aProcessor|RegFile|R~496_regout\)) # (!\aProcessor|RegFile|R~1798_combout\ & ((\aProcessor|RegFile|R~432_regout\))))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1798_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~496_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~1798_combout\,
	datad => \aProcessor|RegFile|R~432_regout\,
	combout => \aProcessor|RegFile|R~1799_combout\);

-- Location: LCFF_X34_Y16_N17
\aProcessor|RegFile|R~272\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~272_regout\);

-- Location: LCFF_X32_Y14_N23
\aProcessor|RegFile|R~304\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~304_regout\);

-- Location: LCCOMB_X34_Y16_N16
\aProcessor|RegFile|R~1791\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1791_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28)) # ((\aProcessor|RegFile|R~304_regout\)))) # (!\aProcessor|IR|Q\(27) & (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~272_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~272_regout\,
	datad => \aProcessor|RegFile|R~304_regout\,
	combout => \aProcessor|RegFile|R~1791_combout\);

-- Location: LCCOMB_X37_Y14_N14
\aProcessor|RegFile|R~368feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~368feeder_combout\ = \aProcessor|RY|Q\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(16),
	combout => \aProcessor|RegFile|R~368feeder_combout\);

-- Location: LCFF_X37_Y14_N15
\aProcessor|RegFile|R~368\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~368feeder_combout\,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~368_regout\);

-- Location: LCCOMB_X37_Y14_N20
\aProcessor|RegFile|R~336feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~336feeder_combout\ = \aProcessor|RY|Q\(16)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(16),
	combout => \aProcessor|RegFile|R~336feeder_combout\);

-- Location: LCFF_X37_Y14_N21
\aProcessor|RegFile|R~336\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~336feeder_combout\,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~336_regout\);

-- Location: LCCOMB_X37_Y14_N30
\aProcessor|RegFile|R~1792\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1792_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1791_combout\ & (\aProcessor|RegFile|R~368_regout\)) # (!\aProcessor|RegFile|R~1791_combout\ & ((\aProcessor|RegFile|R~336_regout\))))) # (!\aProcessor|IR|Q\(28) & 
-- (\aProcessor|RegFile|R~1791_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~1791_combout\,
	datac => \aProcessor|RegFile|R~368_regout\,
	datad => \aProcessor|RegFile|R~336_regout\,
	combout => \aProcessor|RegFile|R~1792_combout\);

-- Location: LCCOMB_X28_Y13_N28
\aProcessor|RegFile|R~1800\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1800_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1797_combout\ & (\aProcessor|RegFile|R~1799_combout\)) # (!\aProcessor|RegFile|R~1797_combout\ & ((\aProcessor|RegFile|R~1792_combout\))))) # (!\aProcessor|IR|Q\(30) & 
-- (\aProcessor|RegFile|R~1797_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~1797_combout\,
	datac => \aProcessor|RegFile|R~1799_combout\,
	datad => \aProcessor|RegFile|R~1792_combout\,
	combout => \aProcessor|RegFile|R~1800_combout\);

-- Location: LCCOMB_X25_Y17_N4
\aProcessor|RegFile|R~1801\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1801_combout\ = (\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~1790_combout\)) # (!\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~1800_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(31),
	datac => \aProcessor|RegFile|R~1790_combout\,
	datad => \aProcessor|RegFile|R~1800_combout\,
	combout => \aProcessor|RegFile|R~1801_combout\);

-- Location: LCFF_X25_Y17_N5
\aProcessor|RA|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1801_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(16));

-- Location: LCCOMB_X20_Y14_N30
\aProcessor|ALU|RZ~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~16_combout\ = (\aProcessor|RA|Q\(16) & \aProcessor|MuxB|ShiftRight0~27_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|RA|Q\(16),
	datad => \aProcessor|MuxB|ShiftRight0~27_combout\,
	combout => \aProcessor|ALU|RZ~16_combout\);

-- Location: LCCOMB_X21_Y13_N12
\aProcessor|ALU|Selector19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector19~2_combout\ = (\aProcessor|RA|Q\(16) & (((!\aProcessor|MuxB|ShiftRight0~27_combout\ & !\aProcessor|CSG|SelectSignals|ALU_Op\(0))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1)))) # (!\aProcessor|RA|Q\(16) & 
-- (((\aProcessor|MuxB|ShiftRight0~27_combout\) # (\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(16),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|MuxB|ShiftRight0~27_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector19~2_combout\);

-- Location: LCCOMB_X21_Y13_N10
\aProcessor|ALU|Selector19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector19~3_combout\ = (\aProcessor|ALU|Selector19~2_combout\ & ((\aProcessor|ALU|Add3~32_combout\) # ((\aProcessor|CSG|SelectSignals|ALU_Op\(1)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add3~32_combout\,
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|ALU|Selector19~2_combout\,
	combout => \aProcessor|ALU|Selector19~3_combout\);

-- Location: LCCOMB_X21_Y13_N4
\aProcessor|ALU|Selector19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector19~4_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & (((\aProcessor|ALU|Selector26~0_combout\)))) # (!\aProcessor|ALU|Selector26~1_combout\ & ((\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector19~3_combout\))) 
-- # (!\aProcessor|ALU|Selector26~0_combout\ & (\aProcessor|ALU|Add0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add0~32_combout\,
	datab => \aProcessor|ALU|Selector26~1_combout\,
	datac => \aProcessor|ALU|Selector26~0_combout\,
	datad => \aProcessor|ALU|Selector19~3_combout\,
	combout => \aProcessor|ALU|Selector19~4_combout\);

-- Location: LCCOMB_X20_Y14_N8
\aProcessor|ALU|Selector19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector19~5_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & ((\aProcessor|ALU|Selector19~4_combout\ & ((\aProcessor|ALU|RZ~16_combout\))) # (!\aProcessor|ALU|Selector19~4_combout\ & (\aProcessor|ALU|Add2~32_combout\)))) # 
-- (!\aProcessor|ALU|Selector26~1_combout\ & (((\aProcessor|ALU|Selector19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add2~32_combout\,
	datab => \aProcessor|ALU|RZ~16_combout\,
	datac => \aProcessor|ALU|Selector26~1_combout\,
	datad => \aProcessor|ALU|Selector19~4_combout\,
	combout => \aProcessor|ALU|Selector19~5_combout\);

-- Location: LCCOMB_X20_Y14_N2
\aProcessor|ALU|Selector19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector19~6_combout\ = (\aProcessor|ALU|Selector26~3_combout\ & (((\aProcessor|ALU|Selector26~2_combout\)))) # (!\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector19~5_combout\))) 
-- # (!\aProcessor|ALU|Selector26~2_combout\ & (\aProcessor|ALU|Add1~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add1~32_combout\,
	datab => \aProcessor|ALU|Selector26~3_combout\,
	datac => \aProcessor|ALU|Selector19~5_combout\,
	datad => \aProcessor|ALU|Selector26~2_combout\,
	combout => \aProcessor|ALU|Selector19~6_combout\);

-- Location: LCCOMB_X20_Y14_N0
\aProcessor|ALU|Selector19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector19~7_combout\ = (\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|ALU|Selector19~6_combout\ & ((\aProcessor|RA|Q\(16)))) # (!\aProcessor|ALU|Selector19~6_combout\ & (\aProcessor|RA|Q\(17))))) # 
-- (!\aProcessor|ALU|Selector26~3_combout\ & (((\aProcessor|ALU|Selector19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(17),
	datab => \aProcessor|RA|Q\(16),
	datac => \aProcessor|ALU|Selector26~3_combout\,
	datad => \aProcessor|ALU|Selector19~6_combout\,
	combout => \aProcessor|ALU|Selector19~7_combout\);

-- Location: LCCOMB_X20_Y14_N4
\aProcessor|ALU|Selector19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector19~8_combout\ = (\aProcessor|ALU|Selector19~1_combout\) # ((\aProcessor|ALU|Selector19~0_combout\) # ((\aProcessor|ALU|Selector34~8_combout\ & \aProcessor|ALU|Selector19~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector19~1_combout\,
	datab => \aProcessor|ALU|Selector34~8_combout\,
	datac => \aProcessor|ALU|Selector19~0_combout\,
	datad => \aProcessor|ALU|Selector19~7_combout\,
	combout => \aProcessor|ALU|Selector19~8_combout\);

-- Location: LCFF_X20_Y14_N5
\aProcessor|RZ|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector19~8_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(16));

-- Location: LCCOMB_X21_Y11_N20
\aProcessor|CSG|SelectSignals|Y_Select[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|SelectSignals|Y_Select\(0) = (GLOBAL(\aProcessor|CSG|SelectSignals|ALU_Op[0]~1clkctrl_outclk\) & (\aProcessor|CSG|SelectSignals|Y_Select[0]~0_combout\)) # (!GLOBAL(\aProcessor|CSG|SelectSignals|ALU_Op[0]~1clkctrl_outclk\) & 
-- ((\aProcessor|CSG|SelectSignals|Y_Select\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|Y_Select[0]~0_combout\,
	datac => \aProcessor|CSG|SelectSignals|Y_Select\(0),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op[0]~1clkctrl_outclk\,
	combout => \aProcessor|CSG|SelectSignals|Y_Select\(0));

-- Location: LCCOMB_X25_Y15_N22
\aProcessor|CSG|EnableSignals|RY_Enable~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\ = (!\aProcessor|CSG|StageGenerator|ClockCount\(0) & (\aProcessor|CSG|StageGenerator|ClockCount\(1) & (!\aProcessor|CSG|StageGenerator|ClockCount\(2) & \aProcessor|CSG|DecodeInst|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	datab => \aProcessor|CSG|StageGenerator|ClockCount\(1),
	datac => \aProcessor|CSG|StageGenerator|ClockCount\(2),
	datad => \aProcessor|CSG|DecodeInst|Equal0~1_combout\,
	combout => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\);

-- Location: LCFF_X18_Y14_N1
\aProcessor|RY|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[16]~16_combout\,
	sdata => \aProcessor|RZ|Q\(16),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(16));

-- Location: LCFF_X36_Y19_N15
\aProcessor|RegFile|R~976\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~976_regout\);

-- Location: LCFF_X36_Y19_N25
\aProcessor|RegFile|R~720\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~720_regout\);

-- Location: LCFF_X37_Y19_N21
\aProcessor|RegFile|R~592\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~592_regout\);

-- Location: LCCOMB_X37_Y19_N20
\aProcessor|RegFile|R~1760\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1760_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~848_regout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~592_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~848_regout\,
	datac => \aProcessor|RegFile|R~592_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1760_combout\);

-- Location: LCCOMB_X36_Y19_N24
\aProcessor|RegFile|R~1761\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1761_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1760_combout\ & (\aProcessor|RegFile|R~976_regout\)) # (!\aProcessor|RegFile|R~1760_combout\ & ((\aProcessor|RegFile|R~720_regout\))))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~1760_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~976_regout\,
	datac => \aProcessor|RegFile|R~720_regout\,
	datad => \aProcessor|RegFile|R~1760_combout\,
	combout => \aProcessor|RegFile|R~1761_combout\);

-- Location: LCFF_X32_Y19_N27
\aProcessor|RegFile|R~688\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~688_regout\);

-- Location: LCCOMB_X32_Y19_N26
\aProcessor|RegFile|R~1762\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1762_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~688_regout\))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~560_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~560_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~688_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1762_combout\);

-- Location: LCCOMB_X33_Y19_N4
\aProcessor|RegFile|R~1763\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1763_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1762_combout\ & (\aProcessor|RegFile|R~944_regout\)) # (!\aProcessor|RegFile|R~1762_combout\ & ((\aProcessor|RegFile|R~816_regout\))))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~1762_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~944_regout\,
	datac => \aProcessor|RegFile|R~816_regout\,
	datad => \aProcessor|RegFile|R~1762_combout\,
	combout => \aProcessor|RegFile|R~1763_combout\);

-- Location: LCFF_X33_Y11_N1
\aProcessor|RegFile|R~784\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~784_regout\);

-- Location: LCFF_X33_Y11_N11
\aProcessor|RegFile|R~528\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(16),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~528_regout\);

-- Location: LCCOMB_X33_Y11_N10
\aProcessor|RegFile|R~1764\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1764_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~784_regout\) # ((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & (((\aProcessor|RegFile|R~528_regout\ & !\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~784_regout\,
	datac => \aProcessor|RegFile|R~528_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1764_combout\);

-- Location: LCCOMB_X34_Y11_N4
\aProcessor|RegFile|R~1765\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1765_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1764_combout\ & (\aProcessor|RegFile|R~912_regout\)) # (!\aProcessor|RegFile|R~1764_combout\ & ((\aProcessor|RegFile|R~656_regout\))))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~1764_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~912_regout\,
	datac => \aProcessor|RegFile|R~656_regout\,
	datad => \aProcessor|RegFile|R~1764_combout\,
	combout => \aProcessor|RegFile|R~1765_combout\);

-- Location: LCCOMB_X34_Y17_N26
\aProcessor|RegFile|R~1766\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1766_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23)) # ((\aProcessor|RegFile|R~1763_combout\)))) # (!\aProcessor|IR|Q\(22) & (!\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1765_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~1763_combout\,
	datad => \aProcessor|RegFile|R~1765_combout\,
	combout => \aProcessor|RegFile|R~1766_combout\);

-- Location: LCCOMB_X34_Y17_N24
\aProcessor|RegFile|R~1769\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1769_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1766_combout\ & (\aProcessor|RegFile|R~1768_combout\)) # (!\aProcessor|RegFile|R~1766_combout\ & ((\aProcessor|RegFile|R~1761_combout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1766_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1768_combout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~1761_combout\,
	datad => \aProcessor|RegFile|R~1766_combout\,
	combout => \aProcessor|RegFile|R~1769_combout\);

-- Location: LCCOMB_X34_Y17_N6
\aProcessor|RegFile|R~1777\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1777_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~464_regout\)) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~400_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~464_regout\,
	datab => \aProcessor|RegFile|R~400_regout\,
	datac => \aProcessor|IR|Q\(22),
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1777_combout\);

-- Location: LCCOMB_X33_Y14_N4
\aProcessor|RegFile|R~1778\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1778_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1777_combout\ & (\aProcessor|RegFile|R~496_regout\)) # (!\aProcessor|RegFile|R~1777_combout\ & ((\aProcessor|RegFile|R~432_regout\))))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1777_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~496_regout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~432_regout\,
	datad => \aProcessor|RegFile|R~1777_combout\,
	combout => \aProcessor|RegFile|R~1778_combout\);

-- Location: LCCOMB_X32_Y14_N22
\aProcessor|RegFile|R~1770\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1770_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23)) # ((\aProcessor|RegFile|R~304_regout\)))) # (!\aProcessor|IR|Q\(22) & (!\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~272_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~304_regout\,
	datad => \aProcessor|RegFile|R~272_regout\,
	combout => \aProcessor|RegFile|R~1770_combout\);

-- Location: LCCOMB_X37_Y14_N8
\aProcessor|RegFile|R~1771\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1771_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1770_combout\ & ((\aProcessor|RegFile|R~368_regout\))) # (!\aProcessor|RegFile|R~1770_combout\ & (\aProcessor|RegFile|R~336_regout\)))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1770_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~336_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~368_regout\,
	datad => \aProcessor|RegFile|R~1770_combout\,
	combout => \aProcessor|RegFile|R~1771_combout\);

-- Location: LCCOMB_X33_Y14_N30
\aProcessor|RegFile|R~1779\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1779_combout\ = (\aProcessor|RegFile|R~1776_combout\ & ((\aProcessor|RegFile|R~1778_combout\) # ((!\aProcessor|IR|Q\(25))))) # (!\aProcessor|RegFile|R~1776_combout\ & (((\aProcessor|IR|Q\(25) & \aProcessor|RegFile|R~1771_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1776_combout\,
	datab => \aProcessor|RegFile|R~1778_combout\,
	datac => \aProcessor|IR|Q\(25),
	datad => \aProcessor|RegFile|R~1771_combout\,
	combout => \aProcessor|RegFile|R~1779_combout\);

-- Location: LCCOMB_X23_Y15_N24
\aProcessor|RegFile|R~1780\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1780_combout\ = (\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~1769_combout\)) # (!\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~1779_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~1769_combout\,
	datad => \aProcessor|RegFile|R~1779_combout\,
	combout => \aProcessor|RegFile|R~1780_combout\);

-- Location: LCFF_X23_Y15_N25
\aProcessor|RB|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1780_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(16));

-- Location: LCCOMB_X22_Y15_N20
\aProcessor|MuxB|ShiftRight0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~27_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|IR|Q\(21) & !\aProcessor|CSG|SelectSignals|Extend\(0))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|RB|Q\(16),
	datac => \aProcessor|IR|Q\(21),
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|MuxB|ShiftRight0~27_combout\);

-- Location: LCCOMB_X19_Y18_N12
\aProcessor|RM|Q[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[15]~feeder_combout\ = \aProcessor|RB|Q\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RB|Q\(15),
	combout => \aProcessor|RM|Q[15]~feeder_combout\);

-- Location: LCFF_X19_Y18_N13
\aProcessor|RM|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[15]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(15));

-- Location: LCCOMB_X19_Y18_N18
\Memory|RAM1|mem_bank~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~47_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(15)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~47_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(15),
	combout => \Memory|RAM1|mem_bank~47_combout\);

-- Location: LCCOMB_X19_Y18_N28
\Memory|RAM1|mem_bank~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~15_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~15_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~15_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(15),
	combout => \Memory|RAM1|mem_bank~15_combout\);

-- Location: LCCOMB_X20_Y18_N4
\aProcessor|RY|Q[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[15]~15_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~47_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(0),
	datab => \Memory|RAM1|mem_bank~47_combout\,
	datad => \Memory|RAM1|mem_bank~15_combout\,
	combout => \aProcessor|RY|Q[15]~15_combout\);

-- Location: LCFF_X37_Y16_N25
\aProcessor|RegFile|R~367\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~367_regout\);

-- Location: LCFF_X35_Y12_N9
\aProcessor|RegFile|R~271\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~271_regout\);

-- Location: LCFF_X35_Y12_N19
\aProcessor|RegFile|R~335\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~335_regout\);

-- Location: LCCOMB_X35_Y12_N18
\aProcessor|RegFile|R~1751\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1751_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~335_regout\))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~271_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~271_regout\,
	datac => \aProcessor|RegFile|R~335_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1751_combout\);

-- Location: LCCOMB_X37_Y16_N24
\aProcessor|RegFile|R~1752\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1752_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1751_combout\ & ((\aProcessor|RegFile|R~367_regout\))) # (!\aProcessor|RegFile|R~1751_combout\ & (\aProcessor|RegFile|R~303_regout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1751_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~303_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~367_regout\,
	datad => \aProcessor|RegFile|R~1751_combout\,
	combout => \aProcessor|RegFile|R~1752_combout\);

-- Location: LCFF_X28_Y16_N19
\aProcessor|RegFile|R~111\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~111_regout\);

-- Location: LCFF_X38_Y19_N27
\aProcessor|RegFile|R~15\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~15_regout\);

-- Location: LCFF_X38_Y19_N5
\aProcessor|RegFile|R~79\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~79_regout\);

-- Location: LCCOMB_X38_Y19_N6
\aProcessor|RegFile|R~1753\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1753_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|RegFile|R~79_regout\) # (\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~15_regout\ & ((!\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~15_regout\,
	datac => \aProcessor|RegFile|R~79_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1753_combout\);

-- Location: LCCOMB_X28_Y16_N22
\aProcessor|RegFile|R~1754\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1754_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1753_combout\ & ((\aProcessor|RegFile|R~111_regout\))) # (!\aProcessor|RegFile|R~1753_combout\ & (\aProcessor|RegFile|R~47_regout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1753_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~47_regout\,
	datab => \aProcessor|RegFile|R~111_regout\,
	datac => \aProcessor|IR|Q\(27),
	datad => \aProcessor|RegFile|R~1753_combout\,
	combout => \aProcessor|RegFile|R~1754_combout\);

-- Location: LCCOMB_X28_Y13_N22
\aProcessor|RegFile|R~1755\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1755_combout\ = (\aProcessor|IR|Q\(29) & (\aProcessor|IR|Q\(30))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~1752_combout\)) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1754_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~1752_combout\,
	datad => \aProcessor|RegFile|R~1754_combout\,
	combout => \aProcessor|RegFile|R~1755_combout\);

-- Location: LCFF_X32_Y13_N1
\aProcessor|RegFile|R~175\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~175_regout\);

-- Location: LCFF_X32_Y13_N31
\aProcessor|RegFile|R~143\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~143_regout\);

-- Location: LCCOMB_X32_Y13_N30
\aProcessor|RegFile|R~1749\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1749_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~175_regout\)) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~143_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~175_regout\,
	datac => \aProcessor|RegFile|R~143_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1749_combout\);

-- Location: LCFF_X36_Y15_N11
\aProcessor|RegFile|R~239\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~239_regout\);

-- Location: LCFF_X36_Y15_N1
\aProcessor|RegFile|R~207\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~207_regout\);

-- Location: LCCOMB_X36_Y15_N10
\aProcessor|RegFile|R~1750\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1750_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1749_combout\ & (\aProcessor|RegFile|R~239_regout\)) # (!\aProcessor|RegFile|R~1749_combout\ & ((\aProcessor|RegFile|R~207_regout\))))) # (!\aProcessor|IR|Q\(28) & 
-- (\aProcessor|RegFile|R~1749_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~1749_combout\,
	datac => \aProcessor|RegFile|R~239_regout\,
	datad => \aProcessor|RegFile|R~207_regout\,
	combout => \aProcessor|RegFile|R~1750_combout\);

-- Location: LCFF_X31_Y14_N25
\aProcessor|RegFile|R~399\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~399_regout\);

-- Location: LCFF_X31_Y14_N27
\aProcessor|RegFile|R~431\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~431_regout\);

-- Location: LCCOMB_X31_Y14_N24
\aProcessor|RegFile|R~1756\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1756_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28)) # ((\aProcessor|RegFile|R~431_regout\)))) # (!\aProcessor|IR|Q\(27) & (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~399_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~399_regout\,
	datad => \aProcessor|RegFile|R~431_regout\,
	combout => \aProcessor|RegFile|R~1756_combout\);

-- Location: LCCOMB_X36_Y17_N10
\aProcessor|RegFile|R~1757\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1757_combout\ = (\aProcessor|RegFile|R~1756_combout\ & (((\aProcessor|RegFile|R~495_regout\) # (!\aProcessor|IR|Q\(28))))) # (!\aProcessor|RegFile|R~1756_combout\ & (\aProcessor|RegFile|R~463_regout\ & (\aProcessor|IR|Q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~463_regout\,
	datab => \aProcessor|RegFile|R~1756_combout\,
	datac => \aProcessor|IR|Q\(28),
	datad => \aProcessor|RegFile|R~495_regout\,
	combout => \aProcessor|RegFile|R~1757_combout\);

-- Location: LCCOMB_X28_Y13_N12
\aProcessor|RegFile|R~1758\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1758_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1755_combout\ & ((\aProcessor|RegFile|R~1757_combout\))) # (!\aProcessor|RegFile|R~1755_combout\ & (\aProcessor|RegFile|R~1750_combout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (\aProcessor|RegFile|R~1755_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~1755_combout\,
	datac => \aProcessor|RegFile|R~1750_combout\,
	datad => \aProcessor|RegFile|R~1757_combout\,
	combout => \aProcessor|RegFile|R~1758_combout\);

-- Location: LCFF_X34_Y14_N31
\aProcessor|RegFile|R~911\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~911_regout\);

-- Location: LCFF_X30_Y13_N1
\aProcessor|RegFile|R~527\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~527_regout\);

-- Location: LCFF_X30_Y13_N15
\aProcessor|RegFile|R~655\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~655_regout\);

-- Location: LCCOMB_X30_Y13_N14
\aProcessor|RegFile|R~1743\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1743_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~655_regout\))) # (!\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~527_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~527_regout\,
	datac => \aProcessor|RegFile|R~655_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1743_combout\);

-- Location: LCCOMB_X34_Y14_N16
\aProcessor|RegFile|R~1744\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1744_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1743_combout\ & ((\aProcessor|RegFile|R~911_regout\))) # (!\aProcessor|RegFile|R~1743_combout\ & (\aProcessor|RegFile|R~783_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1743_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~783_regout\,
	datab => \aProcessor|RegFile|R~911_regout\,
	datac => \aProcessor|IR|Q\(30),
	datad => \aProcessor|RegFile|R~1743_combout\,
	combout => \aProcessor|RegFile|R~1744_combout\);

-- Location: LCFF_X37_Y19_N13
\aProcessor|RegFile|R~591\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~591_regout\);

-- Location: LCFF_X36_Y19_N21
\aProcessor|RegFile|R~719\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~719_regout\);

-- Location: LCCOMB_X37_Y19_N12
\aProcessor|RegFile|R~1741\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1741_combout\ = (\aProcessor|IR|Q\(30) & (\aProcessor|IR|Q\(29))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~719_regout\))) # (!\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~591_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~591_regout\,
	datad => \aProcessor|RegFile|R~719_regout\,
	combout => \aProcessor|RegFile|R~1741_combout\);

-- Location: LCFF_X36_Y19_N19
\aProcessor|RegFile|R~975\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~975_regout\);

-- Location: LCCOMB_X36_Y19_N18
\aProcessor|RegFile|R~1742\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1742_combout\ = (\aProcessor|RegFile|R~1741_combout\ & (((\aProcessor|RegFile|R~975_regout\) # (!\aProcessor|IR|Q\(30))))) # (!\aProcessor|RegFile|R~1741_combout\ & (\aProcessor|RegFile|R~847_regout\ & ((\aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~847_regout\,
	datab => \aProcessor|RegFile|R~1741_combout\,
	datac => \aProcessor|RegFile|R~975_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1742_combout\);

-- Location: LCCOMB_X35_Y12_N2
\aProcessor|RegFile|R~1745\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1745_combout\ = (\aProcessor|IR|Q\(27) & (\aProcessor|IR|Q\(28))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1742_combout\))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~1744_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~1744_combout\,
	datad => \aProcessor|RegFile|R~1742_combout\,
	combout => \aProcessor|RegFile|R~1745_combout\);

-- Location: LCFF_X34_Y19_N1
\aProcessor|RegFile|R~943\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~943_regout\);

-- Location: LCFF_X32_Y19_N25
\aProcessor|RegFile|R~687\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~687_regout\);

-- Location: LCCOMB_X34_Y19_N30
\aProcessor|RegFile|R~1740\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1740_combout\ = (\aProcessor|RegFile|R~1739_combout\ & ((\aProcessor|RegFile|R~943_regout\) # ((!\aProcessor|IR|Q\(29))))) # (!\aProcessor|RegFile|R~1739_combout\ & (((\aProcessor|RegFile|R~687_regout\ & \aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1739_combout\,
	datab => \aProcessor|RegFile|R~943_regout\,
	datac => \aProcessor|RegFile|R~687_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1740_combout\);

-- Location: LCFF_X38_Y16_N19
\aProcessor|RegFile|R~751\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~751_regout\);

-- Location: LCFF_X38_Y16_N5
\aProcessor|RegFile|R~1007\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~1007_regout\);

-- Location: LCFF_X27_Y16_N21
\aProcessor|RegFile|R~879\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~879_regout\);

-- Location: LCFF_X27_Y16_N31
\aProcessor|RegFile|R~623\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~623_regout\);

-- Location: LCCOMB_X27_Y16_N20
\aProcessor|RegFile|R~1746\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1746_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29)) # ((\aProcessor|RegFile|R~879_regout\)))) # (!\aProcessor|IR|Q\(30) & (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~623_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~879_regout\,
	datad => \aProcessor|RegFile|R~623_regout\,
	combout => \aProcessor|RegFile|R~1746_combout\);

-- Location: LCCOMB_X38_Y16_N4
\aProcessor|RegFile|R~1747\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1747_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1746_combout\ & ((\aProcessor|RegFile|R~1007_regout\))) # (!\aProcessor|RegFile|R~1746_combout\ & (\aProcessor|RegFile|R~751_regout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1746_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~751_regout\,
	datac => \aProcessor|RegFile|R~1007_regout\,
	datad => \aProcessor|RegFile|R~1746_combout\,
	combout => \aProcessor|RegFile|R~1747_combout\);

-- Location: LCCOMB_X35_Y12_N20
\aProcessor|RegFile|R~1748\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1748_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1745_combout\ & ((\aProcessor|RegFile|R~1747_combout\))) # (!\aProcessor|RegFile|R~1745_combout\ & (\aProcessor|RegFile|R~1740_combout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (\aProcessor|RegFile|R~1745_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~1745_combout\,
	datac => \aProcessor|RegFile|R~1740_combout\,
	datad => \aProcessor|RegFile|R~1747_combout\,
	combout => \aProcessor|RegFile|R~1748_combout\);

-- Location: LCCOMB_X22_Y16_N30
\aProcessor|RegFile|R~1759\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1759_combout\ = (\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~1748_combout\))) # (!\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~1758_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(31),
	datac => \aProcessor|RegFile|R~1758_combout\,
	datad => \aProcessor|RegFile|R~1748_combout\,
	combout => \aProcessor|RegFile|R~1759_combout\);

-- Location: LCFF_X22_Y16_N31
\aProcessor|RA|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1759_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(15));

-- Location: LCCOMB_X27_Y12_N12
\aProcessor|RM|Q[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[14]~feeder_combout\ = \aProcessor|RB|Q\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RB|Q\(14),
	combout => \aProcessor|RM|Q[14]~feeder_combout\);

-- Location: LCFF_X27_Y12_N13
\aProcessor|RM|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[14]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(14));

-- Location: LCCOMB_X27_Y12_N4
\Memory|RAM1|mem_bank~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~46_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(14)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~46_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~46_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(14),
	combout => \Memory|RAM1|mem_bank~46_combout\);

-- Location: LCCOMB_X27_Y12_N26
\Memory|RAM1|mem_bank~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~14_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~14_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~14_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(14),
	combout => \Memory|RAM1|mem_bank~14_combout\);

-- Location: LCCOMB_X27_Y12_N18
\aProcessor|RY|Q[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[14]~14_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~46_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(0),
	datab => \Memory|RAM1|mem_bank~46_combout\,
	datad => \Memory|RAM1|mem_bank~14_combout\,
	combout => \aProcessor|RY|Q[14]~14_combout\);

-- Location: LCFF_X20_Y12_N23
\aProcessor|IR|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(20),
	sload => VCC,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(20));

-- Location: LCCOMB_X20_Y12_N26
\aProcessor|ALU|Selector21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector21~4_combout\ = (\aProcessor|ALU|Selector4~0_combout\ & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(20)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(14),
	datab => \aProcessor|IR|Q\(20),
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|ALU|Selector4~0_combout\,
	combout => \aProcessor|ALU|Selector21~4_combout\);

-- Location: LCFF_X36_Y16_N5
\aProcessor|RegFile|R~1005\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~1005_regout\);

-- Location: LCCOMB_X35_Y20_N16
\aProcessor|RegFile|R~749feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~749feeder_combout\ = \aProcessor|RY|Q\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(13),
	combout => \aProcessor|RegFile|R~749feeder_combout\);

-- Location: LCFF_X35_Y20_N17
\aProcessor|RegFile|R~749\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~749feeder_combout\,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~749_regout\);

-- Location: LCCOMB_X36_Y16_N4
\aProcessor|RegFile|R~1642\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1642_combout\ = (\aProcessor|RegFile|R~1641_combout\ & (((\aProcessor|RegFile|R~1005_regout\)) # (!\aProcessor|IR|Q\(24)))) # (!\aProcessor|RegFile|R~1641_combout\ & (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~749_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1641_combout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~1005_regout\,
	datad => \aProcessor|RegFile|R~749_regout\,
	combout => \aProcessor|RegFile|R~1642_combout\);

-- Location: LCFF_X33_Y20_N31
\aProcessor|RegFile|R~685\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~685_regout\);

-- Location: LCFF_X32_Y18_N11
\aProcessor|RegFile|R~813\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~813_regout\);

-- Location: LCCOMB_X32_Y18_N10
\aProcessor|RegFile|R~1634\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1634_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~813_regout\))) # (!\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~557_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~557_regout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~813_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1634_combout\);

-- Location: LCCOMB_X33_Y20_N30
\aProcessor|RegFile|R~1635\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1635_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1634_combout\ & (\aProcessor|RegFile|R~941_regout\)) # (!\aProcessor|RegFile|R~1634_combout\ & ((\aProcessor|RegFile|R~685_regout\))))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~1634_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~941_regout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~685_regout\,
	datad => \aProcessor|RegFile|R~1634_combout\,
	combout => \aProcessor|RegFile|R~1635_combout\);

-- Location: LCCOMB_X33_Y17_N12
\aProcessor|RegFile|R~1643\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1643_combout\ = (\aProcessor|RegFile|R~1640_combout\ & ((\aProcessor|RegFile|R~1642_combout\) # ((!\aProcessor|IR|Q\(22))))) # (!\aProcessor|RegFile|R~1640_combout\ & (((\aProcessor|IR|Q\(22) & \aProcessor|RegFile|R~1635_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1640_combout\,
	datab => \aProcessor|RegFile|R~1642_combout\,
	datac => \aProcessor|IR|Q\(22),
	datad => \aProcessor|RegFile|R~1635_combout\,
	combout => \aProcessor|RegFile|R~1643_combout\);

-- Location: LCFF_X32_Y14_N15
\aProcessor|RegFile|R~301\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~301_regout\);

-- Location: LCFF_X32_Y14_N17
\aProcessor|RegFile|R~365\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~365_regout\);

-- Location: LCFF_X35_Y12_N25
\aProcessor|RegFile|R~269\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~269_regout\);

-- Location: LCCOMB_X35_Y12_N24
\aProcessor|RegFile|R~1646\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1646_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~333_regout\) # ((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~269_regout\ & !\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~333_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~269_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1646_combout\);

-- Location: LCCOMB_X32_Y14_N16
\aProcessor|RegFile|R~1647\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1647_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1646_combout\ & ((\aProcessor|RegFile|R~365_regout\))) # (!\aProcessor|RegFile|R~1646_combout\ & (\aProcessor|RegFile|R~301_regout\)))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1646_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~301_regout\,
	datac => \aProcessor|RegFile|R~365_regout\,
	datad => \aProcessor|RegFile|R~1646_combout\,
	combout => \aProcessor|RegFile|R~1647_combout\);

-- Location: LCFF_X32_Y16_N3
\aProcessor|RegFile|R~45\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~45_regout\);

-- Location: LCFF_X32_Y16_N21
\aProcessor|RegFile|R~109\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~109_regout\);

-- Location: LCCOMB_X38_Y19_N2
\aProcessor|RegFile|R~13feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~13feeder_combout\ = \aProcessor|RY|Q\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(13),
	combout => \aProcessor|RegFile|R~13feeder_combout\);

-- Location: LCFF_X38_Y19_N3
\aProcessor|RegFile|R~13\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~13feeder_combout\,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~13_regout\);

-- Location: LCCOMB_X38_Y19_N8
\aProcessor|RegFile|R~1648\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1648_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~77_regout\)) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~13_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~77_regout\,
	datab => \aProcessor|RegFile|R~13_regout\,
	datac => \aProcessor|IR|Q\(22),
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1648_combout\);

-- Location: LCCOMB_X32_Y16_N20
\aProcessor|RegFile|R~1649\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1649_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1648_combout\ & ((\aProcessor|RegFile|R~109_regout\))) # (!\aProcessor|RegFile|R~1648_combout\ & (\aProcessor|RegFile|R~45_regout\)))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1648_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~45_regout\,
	datac => \aProcessor|RegFile|R~109_regout\,
	datad => \aProcessor|RegFile|R~1648_combout\,
	combout => \aProcessor|RegFile|R~1649_combout\);

-- Location: LCCOMB_X31_Y12_N16
\aProcessor|RegFile|R~1650\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1650_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24)) # ((\aProcessor|RegFile|R~1647_combout\)))) # (!\aProcessor|IR|Q\(25) & (!\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1649_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~1647_combout\,
	datad => \aProcessor|RegFile|R~1649_combout\,
	combout => \aProcessor|RegFile|R~1650_combout\);

-- Location: LCFF_X36_Y13_N9
\aProcessor|RegFile|R~461\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~461_regout\);

-- Location: LCFF_X36_Y13_N7
\aProcessor|RegFile|R~493\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~493_regout\);

-- Location: LCCOMB_X36_Y13_N8
\aProcessor|RegFile|R~1652\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1652_combout\ = (\aProcessor|RegFile|R~1651_combout\ & (((\aProcessor|RegFile|R~493_regout\)) # (!\aProcessor|IR|Q\(23)))) # (!\aProcessor|RegFile|R~1651_combout\ & (\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~461_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1651_combout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~461_regout\,
	datad => \aProcessor|RegFile|R~493_regout\,
	combout => \aProcessor|RegFile|R~1652_combout\);

-- Location: LCCOMB_X29_Y12_N26
\aProcessor|RegFile|R~1653\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1653_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1650_combout\ & ((\aProcessor|RegFile|R~1652_combout\))) # (!\aProcessor|RegFile|R~1650_combout\ & (\aProcessor|RegFile|R~1645_combout\)))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~1650_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1645_combout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~1650_combout\,
	datad => \aProcessor|RegFile|R~1652_combout\,
	combout => \aProcessor|RegFile|R~1653_combout\);

-- Location: LCCOMB_X25_Y17_N14
\aProcessor|RegFile|R~1654\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1654_combout\ = (\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~1643_combout\)) # (!\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~1653_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~1643_combout\,
	datad => \aProcessor|RegFile|R~1653_combout\,
	combout => \aProcessor|RegFile|R~1654_combout\);

-- Location: LCFF_X25_Y17_N15
\aProcessor|RB|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1654_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(13));

-- Location: LCCOMB_X27_Y12_N0
\aProcessor|RM|Q[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[13]~feeder_combout\ = \aProcessor|RB|Q\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RB|Q\(13),
	combout => \aProcessor|RM|Q[13]~feeder_combout\);

-- Location: LCFF_X27_Y12_N1
\aProcessor|RM|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[13]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(13));

-- Location: LCCOMB_X27_Y12_N10
\Memory|RAM1|mem_bank~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~13_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~13_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~13_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(13),
	combout => \Memory|RAM1|mem_bank~13_combout\);

-- Location: LCCOMB_X27_Y12_N28
\aProcessor|RY|Q[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[13]~13_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~45_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~45_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~13_combout\,
	combout => \aProcessor|RY|Q[13]~13_combout\);

-- Location: LCCOMB_X24_Y17_N0
\aProcessor|IR|Q[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|IR|Q[19]~feeder_combout\ = \Memory|ROM1|altsyncram_component|auto_generated|q_a\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(19),
	combout => \aProcessor|IR|Q[19]~feeder_combout\);

-- Location: LCFF_X24_Y17_N1
\aProcessor|IR|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|IR|Q[19]~feeder_combout\,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(19));

-- Location: LCCOMB_X24_Y17_N8
\aProcessor|MuxB|ShiftRight0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~12_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(19)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|RB|Q\(13),
	datad => \aProcessor|IR|Q\(19),
	combout => \aProcessor|MuxB|ShiftRight0~12_combout\);

-- Location: LCCOMB_X30_Y19_N28
\aProcessor|RegFile|R~940feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~940feeder_combout\ = \aProcessor|RY|Q\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(12),
	combout => \aProcessor|RegFile|R~940feeder_combout\);

-- Location: LCFF_X30_Y19_N29
\aProcessor|RegFile|R~940\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~940feeder_combout\,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~940_regout\);

-- Location: LCCOMB_X34_Y19_N20
\aProcessor|RegFile|R~812feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~812feeder_combout\ = \aProcessor|RY|Q\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(12),
	combout => \aProcessor|RegFile|R~812feeder_combout\);

-- Location: LCFF_X34_Y19_N21
\aProcessor|RegFile|R~812\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~812feeder_combout\,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~812_regout\);

-- Location: LCCOMB_X30_Y19_N2
\aProcessor|RegFile|R~1595\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1595_combout\ = (\aProcessor|RegFile|R~1594_combout\ & ((\aProcessor|RegFile|R~940_regout\) # ((!\aProcessor|IR|Q\(25))))) # (!\aProcessor|RegFile|R~1594_combout\ & (((\aProcessor|RegFile|R~812_regout\ & \aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1594_combout\,
	datab => \aProcessor|RegFile|R~940_regout\,
	datac => \aProcessor|RegFile|R~812_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1595_combout\);

-- Location: LCFF_X34_Y11_N29
\aProcessor|RegFile|R~652\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~652_regout\);

-- Location: LCFF_X34_Y11_N3
\aProcessor|RegFile|R~908\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~908_regout\);

-- Location: LCFF_X33_Y15_N29
\aProcessor|RegFile|R~780\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~780_regout\);

-- Location: LCFF_X33_Y15_N15
\aProcessor|RegFile|R~524\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~524_regout\);

-- Location: LCCOMB_X33_Y15_N14
\aProcessor|RegFile|R~1596\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1596_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~780_regout\) # ((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & (((\aProcessor|RegFile|R~524_regout\ & !\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~780_regout\,
	datac => \aProcessor|RegFile|R~524_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1596_combout\);

-- Location: LCCOMB_X34_Y11_N2
\aProcessor|RegFile|R~1597\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1597_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1596_combout\ & ((\aProcessor|RegFile|R~908_regout\))) # (!\aProcessor|RegFile|R~1596_combout\ & (\aProcessor|RegFile|R~652_regout\)))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~1596_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~652_regout\,
	datac => \aProcessor|RegFile|R~908_regout\,
	datad => \aProcessor|RegFile|R~1596_combout\,
	combout => \aProcessor|RegFile|R~1597_combout\);

-- Location: LCCOMB_X30_Y19_N4
\aProcessor|RegFile|R~1598\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1598_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~1595_combout\)) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1597_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~1595_combout\,
	datac => \aProcessor|IR|Q\(22),
	datad => \aProcessor|RegFile|R~1597_combout\,
	combout => \aProcessor|RegFile|R~1598_combout\);

-- Location: LCFF_X35_Y17_N7
\aProcessor|RegFile|R~716\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~716_regout\);

-- Location: LCFF_X37_Y19_N7
\aProcessor|RegFile|R~588\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~588_regout\);

-- Location: LCFF_X37_Y19_N29
\aProcessor|RegFile|R~844\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~844_regout\);

-- Location: LCCOMB_X37_Y19_N6
\aProcessor|RegFile|R~1592\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1592_combout\ = (\aProcessor|IR|Q\(24) & (\aProcessor|IR|Q\(25))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~844_regout\))) # (!\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~588_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~588_regout\,
	datad => \aProcessor|RegFile|R~844_regout\,
	combout => \aProcessor|RegFile|R~1592_combout\);

-- Location: LCCOMB_X35_Y17_N6
\aProcessor|RegFile|R~1593\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1593_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1592_combout\ & (\aProcessor|RegFile|R~972_regout\)) # (!\aProcessor|RegFile|R~1592_combout\ & ((\aProcessor|RegFile|R~716_regout\))))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~1592_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~972_regout\,
	datac => \aProcessor|RegFile|R~716_regout\,
	datad => \aProcessor|RegFile|R~1592_combout\,
	combout => \aProcessor|RegFile|R~1593_combout\);

-- Location: LCCOMB_X37_Y20_N16
\aProcessor|RegFile|R~876feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~876feeder_combout\ = \aProcessor|RY|Q\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(12),
	combout => \aProcessor|RegFile|R~876feeder_combout\);

-- Location: LCFF_X37_Y20_N17
\aProcessor|RegFile|R~876\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~876feeder_combout\,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~876_regout\);

-- Location: LCCOMB_X31_Y18_N22
\aProcessor|RegFile|R~620feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~620feeder_combout\ = \aProcessor|RY|Q\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(12),
	combout => \aProcessor|RegFile|R~620feeder_combout\);

-- Location: LCFF_X31_Y18_N23
\aProcessor|RegFile|R~620\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~620feeder_combout\,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~620_regout\);

-- Location: LCCOMB_X31_Y18_N20
\aProcessor|RegFile|R~748feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~748feeder_combout\ = \aProcessor|RY|Q\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(12),
	combout => \aProcessor|RegFile|R~748feeder_combout\);

-- Location: LCFF_X31_Y18_N21
\aProcessor|RegFile|R~748\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~748feeder_combout\,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~748_regout\);

-- Location: LCCOMB_X31_Y18_N8
\aProcessor|RegFile|R~1599\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1599_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~748_regout\))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~620_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~620_regout\,
	datac => \aProcessor|RegFile|R~748_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1599_combout\);

-- Location: LCCOMB_X37_Y20_N14
\aProcessor|RegFile|R~1004feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1004feeder_combout\ = \aProcessor|RY|Q\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(12),
	combout => \aProcessor|RegFile|R~1004feeder_combout\);

-- Location: LCFF_X37_Y20_N15
\aProcessor|RegFile|R~1004\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1004feeder_combout\,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~1004_regout\);

-- Location: LCCOMB_X30_Y19_N18
\aProcessor|RegFile|R~1600\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1600_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1599_combout\ & ((\aProcessor|RegFile|R~1004_regout\))) # (!\aProcessor|RegFile|R~1599_combout\ & (\aProcessor|RegFile|R~876_regout\)))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~1599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~876_regout\,
	datac => \aProcessor|RegFile|R~1599_combout\,
	datad => \aProcessor|RegFile|R~1004_regout\,
	combout => \aProcessor|RegFile|R~1600_combout\);

-- Location: LCCOMB_X30_Y19_N24
\aProcessor|RegFile|R~1601\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1601_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1598_combout\ & ((\aProcessor|RegFile|R~1600_combout\))) # (!\aProcessor|RegFile|R~1598_combout\ & (\aProcessor|RegFile|R~1593_combout\)))) # (!\aProcessor|IR|Q\(23) & 
-- (\aProcessor|RegFile|R~1598_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~1598_combout\,
	datac => \aProcessor|RegFile|R~1593_combout\,
	datad => \aProcessor|RegFile|R~1600_combout\,
	combout => \aProcessor|RegFile|R~1601_combout\);

-- Location: LCCOMB_X19_Y15_N12
\aProcessor|RegFile|R~1612\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1612_combout\ = (\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~1601_combout\))) # (!\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~1611_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1611_combout\,
	datab => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~1601_combout\,
	combout => \aProcessor|RegFile|R~1612_combout\);

-- Location: LCFF_X19_Y15_N13
\aProcessor|RB|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1612_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(12));

-- Location: LCCOMB_X25_Y13_N0
\aProcessor|RM|Q[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[12]~feeder_combout\ = \aProcessor|RB|Q\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RB|Q\(12),
	combout => \aProcessor|RM|Q[12]~feeder_combout\);

-- Location: LCFF_X25_Y13_N1
\aProcessor|RM|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[12]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(12));

-- Location: LCCOMB_X25_Y13_N22
\Memory|RAM1|mem_bank~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~44_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(12)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~44_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(12),
	combout => \Memory|RAM1|mem_bank~44_combout\);

-- Location: LCCOMB_X25_Y13_N4
\aProcessor|RY|Q[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[12]~12_combout\ = (\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~44_combout\))) # (!\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~12_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~44_combout\,
	combout => \aProcessor|RY|Q[12]~12_combout\);

-- Location: LCCOMB_X21_Y13_N30
\aProcessor|ALU|Selector23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector23~6_combout\ = (\aProcessor|RA|Q\(11) & (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & \aProcessor|ALU|Selector26~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(11),
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|ALU|Selector26~4_combout\,
	combout => \aProcessor|ALU|Selector23~6_combout\);

-- Location: LCFF_X20_Y13_N7
\aProcessor|IR|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(18),
	sload => VCC,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(18));

-- Location: LCCOMB_X20_Y13_N20
\aProcessor|MuxB|ShiftRight0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~11_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(18))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(18),
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|RB|Q\(12),
	combout => \aProcessor|MuxB|ShiftRight0~11_combout\);

-- Location: LCFF_X31_Y12_N9
\aProcessor|RegFile|R~203\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~203_regout\);

-- Location: LCFF_X31_Y12_N15
\aProcessor|RegFile|R~235\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~235_regout\);

-- Location: LCCOMB_X31_Y12_N14
\aProcessor|RegFile|R~1561\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1561_combout\ = (\aProcessor|RegFile|R~1560_combout\ & (((\aProcessor|RegFile|R~235_regout\) # (!\aProcessor|IR|Q\(23))))) # (!\aProcessor|RegFile|R~1560_combout\ & (\aProcessor|RegFile|R~203_regout\ & ((\aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1560_combout\,
	datab => \aProcessor|RegFile|R~203_regout\,
	datac => \aProcessor|RegFile|R~235_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1561_combout\);

-- Location: LCFF_X36_Y17_N3
\aProcessor|RegFile|R~491\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~491_regout\);

-- Location: LCFF_X36_Y17_N9
\aProcessor|RegFile|R~459\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~459_regout\);

-- Location: LCFF_X35_Y14_N3
\aProcessor|RegFile|R~395\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~395_regout\);

-- Location: LCFF_X30_Y14_N11
\aProcessor|RegFile|R~427\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~427_regout\);

-- Location: LCCOMB_X30_Y14_N10
\aProcessor|RegFile|R~1567\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1567_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~427_regout\))) # (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~395_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~395_regout\,
	datac => \aProcessor|RegFile|R~427_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1567_combout\);

-- Location: LCCOMB_X36_Y17_N8
\aProcessor|RegFile|R~1568\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1568_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1567_combout\ & (\aProcessor|RegFile|R~491_regout\)) # (!\aProcessor|RegFile|R~1567_combout\ & ((\aProcessor|RegFile|R~459_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1567_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~491_regout\,
	datac => \aProcessor|RegFile|R~459_regout\,
	datad => \aProcessor|RegFile|R~1567_combout\,
	combout => \aProcessor|RegFile|R~1568_combout\);

-- Location: LCCOMB_X31_Y12_N0
\aProcessor|RegFile|R~1569\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1569_combout\ = (\aProcessor|RegFile|R~1566_combout\ & (((\aProcessor|RegFile|R~1568_combout\)) # (!\aProcessor|IR|Q\(24)))) # (!\aProcessor|RegFile|R~1566_combout\ & (\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~1561_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1566_combout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~1561_combout\,
	datad => \aProcessor|RegFile|R~1568_combout\,
	combout => \aProcessor|RegFile|R~1569_combout\);

-- Location: LCFF_X37_Y20_N7
\aProcessor|RegFile|R~1003\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~1003_regout\);

-- Location: LCFF_X27_Y16_N11
\aProcessor|RegFile|R~619\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~619_regout\);

-- Location: LCCOMB_X27_Y16_N10
\aProcessor|RegFile|R~1557\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1557_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~875_regout\) # ((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & (((\aProcessor|RegFile|R~619_regout\ & !\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~875_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~619_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1557_combout\);

-- Location: LCCOMB_X30_Y20_N0
\aProcessor|RegFile|R~1558\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1558_combout\ = (\aProcessor|RegFile|R~1557_combout\ & (((\aProcessor|RegFile|R~1003_regout\) # (!\aProcessor|IR|Q\(24))))) # (!\aProcessor|RegFile|R~1557_combout\ & (\aProcessor|RegFile|R~747_regout\ & ((\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~747_regout\,
	datab => \aProcessor|RegFile|R~1003_regout\,
	datac => \aProcessor|RegFile|R~1557_combout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1558_combout\);

-- Location: LCFF_X36_Y19_N31
\aProcessor|RegFile|R~971\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~971_regout\);

-- Location: LCFF_X36_Y19_N1
\aProcessor|RegFile|R~715\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~715_regout\);

-- Location: LCCOMB_X36_Y19_N0
\aProcessor|RegFile|R~1552\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1552_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|RegFile|R~715_regout\) # (\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~587_regout\ & ((!\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~587_regout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~715_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1552_combout\);

-- Location: LCCOMB_X36_Y19_N30
\aProcessor|RegFile|R~1553\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1553_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1552_combout\ & ((\aProcessor|RegFile|R~971_regout\))) # (!\aProcessor|RegFile|R~1552_combout\ & (\aProcessor|RegFile|R~843_regout\)))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~1552_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~843_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~971_regout\,
	datad => \aProcessor|RegFile|R~1552_combout\,
	combout => \aProcessor|RegFile|R~1553_combout\);

-- Location: LCFF_X33_Y12_N11
\aProcessor|RegFile|R~779\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~779_regout\);

-- Location: LCCOMB_X30_Y13_N4
\aProcessor|RegFile|R~651feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~651feeder_combout\ = \aProcessor|RY|Q\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(11),
	combout => \aProcessor|RegFile|R~651feeder_combout\);

-- Location: LCFF_X30_Y13_N5
\aProcessor|RegFile|R~651\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~651feeder_combout\,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~651_regout\);

-- Location: LCFF_X33_Y15_N19
\aProcessor|RegFile|R~523\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~523_regout\);

-- Location: LCCOMB_X33_Y15_N18
\aProcessor|RegFile|R~1554\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1554_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~651_regout\)) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~523_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~651_regout\,
	datac => \aProcessor|RegFile|R~523_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1554_combout\);

-- Location: LCCOMB_X33_Y12_N10
\aProcessor|RegFile|R~1555\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1555_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1554_combout\ & (\aProcessor|RegFile|R~907_regout\)) # (!\aProcessor|RegFile|R~1554_combout\ & ((\aProcessor|RegFile|R~779_regout\))))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~1554_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~907_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~779_regout\,
	datad => \aProcessor|RegFile|R~1554_combout\,
	combout => \aProcessor|RegFile|R~1555_combout\);

-- Location: LCCOMB_X30_Y20_N10
\aProcessor|RegFile|R~1556\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1556_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22)) # ((\aProcessor|RegFile|R~1553_combout\)))) # (!\aProcessor|IR|Q\(23) & (!\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1555_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~1553_combout\,
	datad => \aProcessor|RegFile|R~1555_combout\,
	combout => \aProcessor|RegFile|R~1556_combout\);

-- Location: LCCOMB_X30_Y20_N30
\aProcessor|RegFile|R~1559\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1559_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1556_combout\ & ((\aProcessor|RegFile|R~1558_combout\))) # (!\aProcessor|RegFile|R~1556_combout\ & (\aProcessor|RegFile|R~1551_combout\)))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1556_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1551_combout\,
	datab => \aProcessor|RegFile|R~1558_combout\,
	datac => \aProcessor|IR|Q\(22),
	datad => \aProcessor|RegFile|R~1556_combout\,
	combout => \aProcessor|RegFile|R~1559_combout\);

-- Location: LCCOMB_X22_Y13_N14
\aProcessor|RegFile|R~1570\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1570_combout\ = (\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~1559_combout\))) # (!\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~1569_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~1569_combout\,
	datad => \aProcessor|RegFile|R~1559_combout\,
	combout => \aProcessor|RegFile|R~1570_combout\);

-- Location: LCFF_X22_Y13_N15
\aProcessor|RB|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1570_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(11));

-- Location: LCCOMB_X25_Y12_N18
\aProcessor|RM|Q[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[11]~feeder_combout\ = \aProcessor|RB|Q\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RB|Q\(11),
	combout => \aProcessor|RM|Q[11]~feeder_combout\);

-- Location: LCFF_X25_Y12_N19
\aProcessor|RM|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[11]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(11));

-- Location: LCCOMB_X25_Y12_N14
\Memory|RAM1|mem_bank~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~43_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(11)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~43_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(11),
	combout => \Memory|RAM1|mem_bank~43_combout\);

-- Location: LCCOMB_X25_Y12_N4
\Memory|RAM1|mem_bank~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~11_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~11_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~11_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(11),
	combout => \Memory|RAM1|mem_bank~11_combout\);

-- Location: LCCOMB_X24_Y12_N16
\aProcessor|RY|Q[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[11]~11_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~43_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(0),
	datab => \Memory|RAM1|mem_bank~43_combout\,
	datad => \Memory|RAM1|mem_bank~11_combout\,
	combout => \aProcessor|RY|Q[11]~11_combout\);

-- Location: LCFF_X31_Y13_N3
\aProcessor|RegFile|R~234\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~234_regout\);

-- Location: LCFF_X33_Y13_N13
\aProcessor|RegFile|R~138\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~138_regout\);

-- Location: LCFF_X31_Y13_N21
\aProcessor|RegFile|R~202\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~202_regout\);

-- Location: LCCOMB_X33_Y13_N12
\aProcessor|RegFile|R~1520\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1520_combout\ = (\aProcessor|IR|Q\(22) & (\aProcessor|IR|Q\(23))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~202_regout\))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~138_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~138_regout\,
	datad => \aProcessor|RegFile|R~202_regout\,
	combout => \aProcessor|RegFile|R~1520_combout\);

-- Location: LCCOMB_X31_Y13_N2
\aProcessor|RegFile|R~1521\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1521_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1520_combout\ & ((\aProcessor|RegFile|R~234_regout\))) # (!\aProcessor|RegFile|R~1520_combout\ & (\aProcessor|RegFile|R~170_regout\)))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1520_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~170_regout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~234_regout\,
	datad => \aProcessor|RegFile|R~1520_combout\,
	combout => \aProcessor|RegFile|R~1521_combout\);

-- Location: LCFF_X34_Y18_N29
\aProcessor|RegFile|R~42\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~42_regout\);

-- Location: LCFF_X34_Y18_N7
\aProcessor|RegFile|R~10\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~10_regout\);

-- Location: LCCOMB_X34_Y18_N6
\aProcessor|RegFile|R~1522\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1522_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~42_regout\)) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~10_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~42_regout\,
	datac => \aProcessor|RegFile|R~10_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1522_combout\);

-- Location: LCFF_X35_Y18_N17
\aProcessor|RegFile|R~106\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~106_regout\);

-- Location: LCFF_X35_Y18_N19
\aProcessor|RegFile|R~74\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~74_regout\);

-- Location: LCCOMB_X35_Y18_N16
\aProcessor|RegFile|R~1523\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1523_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1522_combout\ & (\aProcessor|RegFile|R~106_regout\)) # (!\aProcessor|RegFile|R~1522_combout\ & ((\aProcessor|RegFile|R~74_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (\aProcessor|RegFile|R~1522_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~1522_combout\,
	datac => \aProcessor|RegFile|R~106_regout\,
	datad => \aProcessor|RegFile|R~74_regout\,
	combout => \aProcessor|RegFile|R~1523_combout\);

-- Location: LCCOMB_X30_Y15_N0
\aProcessor|RegFile|R~1524\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1524_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25)) # ((\aProcessor|RegFile|R~1521_combout\)))) # (!\aProcessor|IR|Q\(24) & (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1523_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~1521_combout\,
	datad => \aProcessor|RegFile|R~1523_combout\,
	combout => \aProcessor|RegFile|R~1524_combout\);

-- Location: LCCOMB_X35_Y12_N14
\aProcessor|RegFile|R~330feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~330feeder_combout\ = \aProcessor|RY|Q\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(10),
	combout => \aProcessor|RegFile|R~330feeder_combout\);

-- Location: LCFF_X35_Y12_N15
\aProcessor|RegFile|R~330\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~330feeder_combout\,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~330_regout\);

-- Location: LCFF_X32_Y14_N19
\aProcessor|RegFile|R~362\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~362_regout\);

-- Location: LCCOMB_X32_Y14_N0
\aProcessor|RegFile|R~1519\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1519_combout\ = (\aProcessor|RegFile|R~1518_combout\ & (((\aProcessor|RegFile|R~362_regout\) # (!\aProcessor|IR|Q\(23))))) # (!\aProcessor|RegFile|R~1518_combout\ & (\aProcessor|RegFile|R~330_regout\ & (\aProcessor|IR|Q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1518_combout\,
	datab => \aProcessor|RegFile|R~330_regout\,
	datac => \aProcessor|IR|Q\(23),
	datad => \aProcessor|RegFile|R~362_regout\,
	combout => \aProcessor|RegFile|R~1519_combout\);

-- Location: LCFF_X34_Y17_N19
\aProcessor|RegFile|R~394\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~394_regout\);

-- Location: LCFF_X34_Y17_N1
\aProcessor|RegFile|R~458\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~458_regout\);

-- Location: LCCOMB_X34_Y17_N0
\aProcessor|RegFile|R~1525\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1525_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~458_regout\))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~394_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~394_regout\,
	datac => \aProcessor|RegFile|R~458_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1525_combout\);

-- Location: LCCOMB_X34_Y17_N8
\aProcessor|RegFile|R~1526\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1526_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1525_combout\ & ((\aProcessor|RegFile|R~490_regout\))) # (!\aProcessor|RegFile|R~1525_combout\ & (\aProcessor|RegFile|R~426_regout\)))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1525_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~426_regout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~490_regout\,
	datad => \aProcessor|RegFile|R~1525_combout\,
	combout => \aProcessor|RegFile|R~1526_combout\);

-- Location: LCCOMB_X30_Y15_N26
\aProcessor|RegFile|R~1527\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1527_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1524_combout\ & ((\aProcessor|RegFile|R~1526_combout\))) # (!\aProcessor|RegFile|R~1524_combout\ & (\aProcessor|RegFile|R~1519_combout\)))) # (!\aProcessor|IR|Q\(25) & 
-- (\aProcessor|RegFile|R~1524_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~1524_combout\,
	datac => \aProcessor|RegFile|R~1519_combout\,
	datad => \aProcessor|RegFile|R~1526_combout\,
	combout => \aProcessor|RegFile|R~1527_combout\);

-- Location: LCCOMB_X36_Y19_N26
\aProcessor|RegFile|R~970feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~970feeder_combout\ = \aProcessor|RY|Q\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(10),
	combout => \aProcessor|RegFile|R~970feeder_combout\);

-- Location: LCFF_X36_Y19_N27
\aProcessor|RegFile|R~970\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~970feeder_combout\,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~970_regout\);

-- Location: LCFF_X37_Y17_N1
\aProcessor|RegFile|R~842\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~842_regout\);

-- Location: LCFF_X37_Y17_N3
\aProcessor|RegFile|R~586\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~586_regout\);

-- Location: LCCOMB_X37_Y17_N2
\aProcessor|RegFile|R~1508\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1508_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~842_regout\) # ((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & (((\aProcessor|RegFile|R~586_regout\ & !\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~842_regout\,
	datac => \aProcessor|RegFile|R~586_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1508_combout\);

-- Location: LCCOMB_X36_Y19_N4
\aProcessor|RegFile|R~1509\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1509_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1508_combout\ & ((\aProcessor|RegFile|R~970_regout\))) # (!\aProcessor|RegFile|R~1508_combout\ & (\aProcessor|RegFile|R~714_regout\)))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~1508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~714_regout\,
	datab => \aProcessor|RegFile|R~970_regout\,
	datac => \aProcessor|IR|Q\(24),
	datad => \aProcessor|RegFile|R~1508_combout\,
	combout => \aProcessor|RegFile|R~1509_combout\);

-- Location: LCFF_X31_Y18_N1
\aProcessor|RegFile|R~746\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~746_regout\);

-- Location: LCFF_X31_Y18_N31
\aProcessor|RegFile|R~618\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~618_regout\);

-- Location: LCCOMB_X31_Y18_N30
\aProcessor|RegFile|R~1515\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1515_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~746_regout\)) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~618_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~746_regout\,
	datac => \aProcessor|RegFile|R~618_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1515_combout\);

-- Location: LCCOMB_X41_Y16_N22
\aProcessor|RegFile|R~874feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~874feeder_combout\ = \aProcessor|RY|Q\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(10),
	combout => \aProcessor|RegFile|R~874feeder_combout\);

-- Location: LCFF_X41_Y16_N23
\aProcessor|RegFile|R~874\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~874feeder_combout\,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~874_regout\);

-- Location: LCCOMB_X40_Y19_N16
\aProcessor|RegFile|R~1516\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1516_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1515_combout\ & (\aProcessor|RegFile|R~1002_regout\)) # (!\aProcessor|RegFile|R~1515_combout\ & ((\aProcessor|RegFile|R~874_regout\))))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~1515_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1002_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~1515_combout\,
	datad => \aProcessor|RegFile|R~874_regout\,
	combout => \aProcessor|RegFile|R~1516_combout\);

-- Location: LCFF_X32_Y18_N15
\aProcessor|RegFile|R~554\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~554_regout\);

-- Location: LCFF_X32_Y19_N11
\aProcessor|RegFile|R~682\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~682_regout\);

-- Location: LCCOMB_X32_Y19_N10
\aProcessor|RegFile|R~1510\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1510_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|RegFile|R~682_regout\) # (\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~554_regout\ & ((!\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~554_regout\,
	datac => \aProcessor|RegFile|R~682_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1510_combout\);

-- Location: LCFF_X33_Y18_N5
\aProcessor|RegFile|R~810\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~810_regout\);

-- Location: LCFF_X33_Y18_N31
\aProcessor|RegFile|R~938\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~938_regout\);

-- Location: LCCOMB_X33_Y18_N20
\aProcessor|RegFile|R~1511\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1511_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1510_combout\ & ((\aProcessor|RegFile|R~938_regout\))) # (!\aProcessor|RegFile|R~1510_combout\ & (\aProcessor|RegFile|R~810_regout\)))) # (!\aProcessor|IR|Q\(25) & 
-- (\aProcessor|RegFile|R~1510_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~1510_combout\,
	datac => \aProcessor|RegFile|R~810_regout\,
	datad => \aProcessor|RegFile|R~938_regout\,
	combout => \aProcessor|RegFile|R~1511_combout\);

-- Location: LCFF_X33_Y11_N19
\aProcessor|RegFile|R~522\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~522_regout\);

-- Location: LCCOMB_X33_Y11_N18
\aProcessor|RegFile|R~1512\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1512_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~778_regout\) # ((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & (((\aProcessor|RegFile|R~522_regout\ & !\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~778_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~522_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1512_combout\);

-- Location: LCFF_X34_Y11_N13
\aProcessor|RegFile|R~650\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~650_regout\);

-- Location: LCFF_X34_Y11_N11
\aProcessor|RegFile|R~906\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~906_regout\);

-- Location: LCCOMB_X34_Y11_N12
\aProcessor|RegFile|R~1513\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1513_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1512_combout\ & ((\aProcessor|RegFile|R~906_regout\))) # (!\aProcessor|RegFile|R~1512_combout\ & (\aProcessor|RegFile|R~650_regout\)))) # (!\aProcessor|IR|Q\(24) & 
-- (\aProcessor|RegFile|R~1512_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~1512_combout\,
	datac => \aProcessor|RegFile|R~650_regout\,
	datad => \aProcessor|RegFile|R~906_regout\,
	combout => \aProcessor|RegFile|R~1513_combout\);

-- Location: LCCOMB_X30_Y18_N4
\aProcessor|RegFile|R~1514\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1514_combout\ = (\aProcessor|IR|Q\(23) & (\aProcessor|IR|Q\(22))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~1511_combout\)) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1513_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~1511_combout\,
	datad => \aProcessor|RegFile|R~1513_combout\,
	combout => \aProcessor|RegFile|R~1514_combout\);

-- Location: LCCOMB_X29_Y19_N22
\aProcessor|RegFile|R~1517\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1517_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1514_combout\ & ((\aProcessor|RegFile|R~1516_combout\))) # (!\aProcessor|RegFile|R~1514_combout\ & (\aProcessor|RegFile|R~1509_combout\)))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1514_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~1509_combout\,
	datac => \aProcessor|RegFile|R~1516_combout\,
	datad => \aProcessor|RegFile|R~1514_combout\,
	combout => \aProcessor|RegFile|R~1517_combout\);

-- Location: LCCOMB_X25_Y19_N20
\aProcessor|RegFile|R~1528\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1528_combout\ = (\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~1517_combout\))) # (!\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~1527_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~1527_combout\,
	datad => \aProcessor|RegFile|R~1517_combout\,
	combout => \aProcessor|RegFile|R~1528_combout\);

-- Location: LCFF_X25_Y19_N21
\aProcessor|RB|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1528_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(10));

-- Location: LCCOMB_X16_Y13_N28
\aProcessor|RM|Q[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[10]~feeder_combout\ = \aProcessor|RB|Q\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RB|Q\(10),
	combout => \aProcessor|RM|Q[10]~feeder_combout\);

-- Location: LCFF_X16_Y13_N29
\aProcessor|RM|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[10]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(10));

-- Location: LCCOMB_X16_Y13_N24
\Memory|RAM1|mem_bank~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~10_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~10_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~10_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(10),
	combout => \Memory|RAM1|mem_bank~10_combout\);

-- Location: LCCOMB_X17_Y13_N8
\aProcessor|RY|Q[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[10]~10_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~42_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~42_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~10_combout\,
	combout => \aProcessor|RY|Q[10]~10_combout\);

-- Location: LCFF_X24_Y15_N1
\aProcessor|IR|Q[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(16),
	sload => VCC,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(16));

-- Location: LCCOMB_X20_Y13_N4
\aProcessor|ALU|Selector25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector25~4_combout\ = (\aProcessor|ALU|Selector4~0_combout\ & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(16)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector4~0_combout\,
	datab => \aProcessor|RB|Q\(10),
	datac => \aProcessor|IR|Q\(16),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|Selector25~4_combout\);

-- Location: LCCOMB_X24_Y15_N20
\aProcessor|MuxB|ShiftRight0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~9_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(16))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|IR|Q\(16),
	datad => \aProcessor|RB|Q\(10),
	combout => \aProcessor|MuxB|ShiftRight0~9_combout\);

-- Location: LCFF_X24_Y15_N5
\aProcessor|IR|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(15),
	sload => VCC,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(15));

-- Location: LCFF_X27_Y17_N13
\aProcessor|RM|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RB|Q\(9),
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(9));

-- Location: LCCOMB_X27_Y17_N22
\Memory|RAM1|mem_bank~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~41_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(9)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~41_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(9),
	combout => \Memory|RAM1|mem_bank~41_combout\);

-- Location: LCCOMB_X27_Y17_N2
\Memory|RAM1|mem_bank~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~9_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~9_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~9_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(9),
	combout => \Memory|RAM1|mem_bank~9_combout\);

-- Location: LCCOMB_X28_Y17_N18
\aProcessor|RY|Q[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[9]~9_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~41_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(0),
	datab => \Memory|RAM1|mem_bank~41_combout\,
	datad => \Memory|RAM1|mem_bank~9_combout\,
	combout => \aProcessor|RY|Q[9]~9_combout\);

-- Location: LCCOMB_X35_Y20_N30
\aProcessor|RegFile|R~1001feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1001feeder_combout\ = \aProcessor|RY|Q\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(9),
	combout => \aProcessor|RegFile|R~1001feeder_combout\);

-- Location: LCFF_X35_Y20_N31
\aProcessor|RegFile|R~1001\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1001feeder_combout\,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~1001_regout\);

-- Location: LCFF_X27_Y16_N23
\aProcessor|RegFile|R~617\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~617_regout\);

-- Location: LCFF_X27_Y16_N17
\aProcessor|RegFile|R~873\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~873_regout\);

-- Location: LCCOMB_X27_Y16_N16
\aProcessor|RegFile|R~1494\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1494_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|RegFile|R~873_regout\) # (\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~617_regout\ & ((!\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~617_regout\,
	datac => \aProcessor|RegFile|R~873_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1494_combout\);

-- Location: LCCOMB_X29_Y20_N2
\aProcessor|RegFile|R~1495\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1495_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1494_combout\ & ((\aProcessor|RegFile|R~1001_regout\))) # (!\aProcessor|RegFile|R~1494_combout\ & (\aProcessor|RegFile|R~745_regout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1494_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~745_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~1001_regout\,
	datad => \aProcessor|RegFile|R~1494_combout\,
	combout => \aProcessor|RegFile|R~1495_combout\);

-- Location: LCFF_X36_Y20_N29
\aProcessor|RegFile|R~841\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~841_regout\);

-- Location: LCFF_X36_Y20_N19
\aProcessor|RegFile|R~969\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~969_regout\);

-- Location: LCFF_X36_Y18_N23
\aProcessor|RegFile|R~585\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~585_regout\);

-- Location: LCCOMB_X36_Y18_N22
\aProcessor|RegFile|R~1489\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1489_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~713_regout\)) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~585_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~713_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~585_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1489_combout\);

-- Location: LCCOMB_X36_Y20_N18
\aProcessor|RegFile|R~1490\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1490_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1489_combout\ & ((\aProcessor|RegFile|R~969_regout\))) # (!\aProcessor|RegFile|R~1489_combout\ & (\aProcessor|RegFile|R~841_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~841_regout\,
	datac => \aProcessor|RegFile|R~969_regout\,
	datad => \aProcessor|RegFile|R~1489_combout\,
	combout => \aProcessor|RegFile|R~1490_combout\);

-- Location: LCCOMB_X34_Y14_N20
\aProcessor|RegFile|R~905feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~905feeder_combout\ = \aProcessor|RY|Q\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(9),
	combout => \aProcessor|RegFile|R~905feeder_combout\);

-- Location: LCFF_X34_Y14_N21
\aProcessor|RegFile|R~905\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~905feeder_combout\,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~905_regout\);

-- Location: LCFF_X30_Y13_N25
\aProcessor|RegFile|R~649\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~649_regout\);

-- Location: LCFF_X30_Y13_N7
\aProcessor|RegFile|R~521\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~521_regout\);

-- Location: LCCOMB_X30_Y13_N24
\aProcessor|RegFile|R~1491\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1491_combout\ = (\aProcessor|IR|Q\(30) & (\aProcessor|IR|Q\(29))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~649_regout\)) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~521_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~649_regout\,
	datad => \aProcessor|RegFile|R~521_regout\,
	combout => \aProcessor|RegFile|R~1491_combout\);

-- Location: LCCOMB_X29_Y16_N28
\aProcessor|RegFile|R~1492\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1492_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1491_combout\ & ((\aProcessor|RegFile|R~905_regout\))) # (!\aProcessor|RegFile|R~1491_combout\ & (\aProcessor|RegFile|R~777_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1491_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~777_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~905_regout\,
	datad => \aProcessor|RegFile|R~1491_combout\,
	combout => \aProcessor|RegFile|R~1492_combout\);

-- Location: LCCOMB_X29_Y20_N20
\aProcessor|RegFile|R~1493\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1493_combout\ = (\aProcessor|IR|Q\(27) & (\aProcessor|IR|Q\(28))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~1490_combout\)) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1492_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~1490_combout\,
	datad => \aProcessor|RegFile|R~1492_combout\,
	combout => \aProcessor|RegFile|R~1493_combout\);

-- Location: LCFF_X33_Y20_N7
\aProcessor|RegFile|R~937\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~937_regout\);

-- Location: LCFF_X32_Y18_N7
\aProcessor|RegFile|R~809\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~809_regout\);

-- Location: LCFF_X32_Y18_N1
\aProcessor|RegFile|R~553\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~553_regout\);

-- Location: LCCOMB_X32_Y18_N6
\aProcessor|RegFile|R~1487\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1487_combout\ = (\aProcessor|IR|Q\(29) & (\aProcessor|IR|Q\(30))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~809_regout\)) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~553_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~809_regout\,
	datad => \aProcessor|RegFile|R~553_regout\,
	combout => \aProcessor|RegFile|R~1487_combout\);

-- Location: LCCOMB_X33_Y20_N6
\aProcessor|RegFile|R~1488\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1488_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1487_combout\ & ((\aProcessor|RegFile|R~937_regout\))) # (!\aProcessor|RegFile|R~1487_combout\ & (\aProcessor|RegFile|R~681_regout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1487_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~681_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~937_regout\,
	datad => \aProcessor|RegFile|R~1487_combout\,
	combout => \aProcessor|RegFile|R~1488_combout\);

-- Location: LCCOMB_X29_Y20_N28
\aProcessor|RegFile|R~1496\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1496_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1493_combout\ & (\aProcessor|RegFile|R~1495_combout\)) # (!\aProcessor|RegFile|R~1493_combout\ & ((\aProcessor|RegFile|R~1488_combout\))))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1493_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~1495_combout\,
	datac => \aProcessor|RegFile|R~1493_combout\,
	datad => \aProcessor|RegFile|R~1488_combout\,
	combout => \aProcessor|RegFile|R~1496_combout\);

-- Location: LCFF_X36_Y13_N23
\aProcessor|RegFile|R~489\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~489_regout\);

-- Location: LCFF_X36_Y13_N5
\aProcessor|RegFile|R~457\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~457_regout\);

-- Location: LCCOMB_X36_Y13_N22
\aProcessor|RegFile|R~1505\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1505_combout\ = (\aProcessor|RegFile|R~1504_combout\ & (((\aProcessor|RegFile|R~489_regout\)) # (!\aProcessor|IR|Q\(28)))) # (!\aProcessor|RegFile|R~1504_combout\ & (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~457_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1504_combout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~489_regout\,
	datad => \aProcessor|RegFile|R~457_regout\,
	combout => \aProcessor|RegFile|R~1505_combout\);

-- Location: LCFF_X36_Y15_N23
\aProcessor|RegFile|R~233\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~233_regout\);

-- Location: LCFF_X33_Y13_N21
\aProcessor|RegFile|R~137\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~137_regout\);

-- Location: LCFF_X33_Y13_N27
\aProcessor|RegFile|R~169\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~169_regout\);

-- Location: LCCOMB_X33_Y13_N26
\aProcessor|RegFile|R~1497\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1497_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~169_regout\))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~137_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~137_regout\,
	datac => \aProcessor|RegFile|R~169_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1497_combout\);

-- Location: LCCOMB_X36_Y15_N22
\aProcessor|RegFile|R~1498\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1498_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1497_combout\ & ((\aProcessor|RegFile|R~233_regout\))) # (!\aProcessor|RegFile|R~1497_combout\ & (\aProcessor|RegFile|R~201_regout\)))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~1497_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~201_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~233_regout\,
	datad => \aProcessor|RegFile|R~1497_combout\,
	combout => \aProcessor|RegFile|R~1498_combout\);

-- Location: LCCOMB_X31_Y18_N26
\aProcessor|RegFile|R~1506\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1506_combout\ = (\aProcessor|RegFile|R~1503_combout\ & (((\aProcessor|RegFile|R~1505_combout\)) # (!\aProcessor|IR|Q\(29)))) # (!\aProcessor|RegFile|R~1503_combout\ & (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1498_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1503_combout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~1505_combout\,
	datad => \aProcessor|RegFile|R~1498_combout\,
	combout => \aProcessor|RegFile|R~1506_combout\);

-- Location: LCCOMB_X22_Y18_N24
\aProcessor|RegFile|R~1507\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1507_combout\ = (\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~1496_combout\)) # (!\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~1506_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(31),
	datac => \aProcessor|RegFile|R~1496_combout\,
	datad => \aProcessor|RegFile|R~1506_combout\,
	combout => \aProcessor|RegFile|R~1507_combout\);

-- Location: LCFF_X22_Y18_N25
\aProcessor|RA|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1507_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(9));

-- Location: LCCOMB_X20_Y16_N14
\aProcessor|ALU|Selector26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector26~5_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (\aProcessor|CSG|SelectSignals|ALU_Op\(1))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|RA|Q\(9) & ((!\aProcessor|MuxB|ShiftRight0~8_combout\) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(1)))) # (!\aProcessor|RA|Q\(9) & ((\aProcessor|MuxB|ShiftRight0~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|RA|Q\(9),
	datac => \aProcessor|MuxB|ShiftRight0~8_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector26~5_combout\);

-- Location: LCCOMB_X20_Y16_N20
\aProcessor|ALU|Selector26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector26~6_combout\ = (\aProcessor|ALU|Selector26~5_combout\ & (((!\aProcessor|CSG|SelectSignals|ALU_Op\(0)) # (!\aProcessor|RA|Q\(9))))) # (!\aProcessor|ALU|Selector26~5_combout\ & (\aProcessor|ALU|Add3~18_combout\ & 
-- ((\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add3~18_combout\,
	datab => \aProcessor|RA|Q\(9),
	datac => \aProcessor|ALU|Selector26~5_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector26~6_combout\);

-- Location: LCCOMB_X24_Y13_N0
\aProcessor|RM|Q[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[8]~feeder_combout\ = \aProcessor|RB|Q\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RB|Q\(8),
	combout => \aProcessor|RM|Q[8]~feeder_combout\);

-- Location: LCFF_X24_Y13_N1
\aProcessor|RM|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[8]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(8));

-- Location: LCCOMB_X24_Y13_N28
\Memory|RAM1|mem_bank~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~8_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~8_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~8_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(8),
	combout => \Memory|RAM1|mem_bank~8_combout\);

-- Location: LCCOMB_X25_Y13_N6
\aProcessor|RY|Q[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[8]~8_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~40_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~40_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~8_combout\,
	combout => \aProcessor|RY|Q[8]~8_combout\);

-- Location: LCFF_X30_Y12_N15
\aProcessor|RegFile|R~744\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~744_regout\);

-- Location: LCCOMB_X30_Y12_N14
\aProcessor|RegFile|R~1452\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1452_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~744_regout\))) # (!\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~616_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~616_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~744_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1452_combout\);

-- Location: LCCOMB_X41_Y16_N12
\aProcessor|RegFile|R~1000feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1000feeder_combout\ = \aProcessor|RY|Q\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(8),
	combout => \aProcessor|RegFile|R~1000feeder_combout\);

-- Location: LCFF_X41_Y16_N13
\aProcessor|RegFile|R~1000\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1000feeder_combout\,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~1000_regout\);

-- Location: LCCOMB_X29_Y12_N0
\aProcessor|RegFile|R~1453\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1453_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1452_combout\ & ((\aProcessor|RegFile|R~1000_regout\))) # (!\aProcessor|RegFile|R~1452_combout\ & (\aProcessor|RegFile|R~872_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1452_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~872_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~1452_combout\,
	datad => \aProcessor|RegFile|R~1000_regout\,
	combout => \aProcessor|RegFile|R~1453_combout\);

-- Location: LCFF_X33_Y10_N3
\aProcessor|RegFile|R~904\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~904_regout\);

-- Location: LCFF_X33_Y10_N29
\aProcessor|RegFile|R~648\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~648_regout\);

-- Location: LCFF_X34_Y15_N31
\aProcessor|RegFile|R~520\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~520_regout\);

-- Location: LCFF_X34_Y15_N29
\aProcessor|RegFile|R~776\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~776_regout\);

-- Location: LCCOMB_X34_Y15_N28
\aProcessor|RegFile|R~1449\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1449_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~776_regout\))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~520_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~520_regout\,
	datac => \aProcessor|RegFile|R~776_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1449_combout\);

-- Location: LCCOMB_X33_Y10_N20
\aProcessor|RegFile|R~1450\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1450_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1449_combout\ & (\aProcessor|RegFile|R~904_regout\)) # (!\aProcessor|RegFile|R~1449_combout\ & ((\aProcessor|RegFile|R~648_regout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1449_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~904_regout\,
	datac => \aProcessor|RegFile|R~648_regout\,
	datad => \aProcessor|RegFile|R~1449_combout\,
	combout => \aProcessor|RegFile|R~1450_combout\);

-- Location: LCFF_X33_Y19_N31
\aProcessor|RegFile|R~936\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~936_regout\);

-- Location: LCFF_X34_Y20_N19
\aProcessor|RegFile|R~552\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~552_regout\);

-- Location: LCCOMB_X34_Y20_N18
\aProcessor|RegFile|R~1447\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1447_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~680_regout\) # ((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & (((\aProcessor|RegFile|R~552_regout\ & !\aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~680_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~552_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1447_combout\);

-- Location: LCCOMB_X33_Y19_N30
\aProcessor|RegFile|R~1448\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1448_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1447_combout\ & ((\aProcessor|RegFile|R~936_regout\))) # (!\aProcessor|RegFile|R~1447_combout\ & (\aProcessor|RegFile|R~808_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~808_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~936_regout\,
	datad => \aProcessor|RegFile|R~1447_combout\,
	combout => \aProcessor|RegFile|R~1448_combout\);

-- Location: LCCOMB_X29_Y13_N14
\aProcessor|RegFile|R~1451\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1451_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|IR|Q\(28)) # (\aProcessor|RegFile|R~1448_combout\)))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~1450_combout\ & (!\aProcessor|IR|Q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~1450_combout\,
	datac => \aProcessor|IR|Q\(28),
	datad => \aProcessor|RegFile|R~1448_combout\,
	combout => \aProcessor|RegFile|R~1451_combout\);

-- Location: LCCOMB_X36_Y18_N8
\aProcessor|RegFile|R~712feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~712feeder_combout\ = \aProcessor|RY|Q\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(8),
	combout => \aProcessor|RegFile|R~712feeder_combout\);

-- Location: LCFF_X36_Y18_N9
\aProcessor|RegFile|R~712\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~712feeder_combout\,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~712_regout\);

-- Location: LCFF_X36_Y20_N5
\aProcessor|RegFile|R~968\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~968_regout\);

-- Location: LCCOMB_X36_Y18_N18
\aProcessor|RegFile|R~584feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~584feeder_combout\ = \aProcessor|RY|Q\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(8),
	combout => \aProcessor|RegFile|R~584feeder_combout\);

-- Location: LCFF_X36_Y18_N19
\aProcessor|RegFile|R~584\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~584feeder_combout\,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~584_regout\);

-- Location: LCFF_X36_Y20_N13
\aProcessor|RegFile|R~840\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~840_regout\);

-- Location: LCCOMB_X36_Y20_N12
\aProcessor|RegFile|R~1445\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1445_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~840_regout\))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~584_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~584_regout\,
	datac => \aProcessor|RegFile|R~840_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1445_combout\);

-- Location: LCCOMB_X36_Y20_N4
\aProcessor|RegFile|R~1446\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1446_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1445_combout\ & ((\aProcessor|RegFile|R~968_regout\))) # (!\aProcessor|RegFile|R~1445_combout\ & (\aProcessor|RegFile|R~712_regout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1445_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~712_regout\,
	datac => \aProcessor|RegFile|R~968_regout\,
	datad => \aProcessor|RegFile|R~1445_combout\,
	combout => \aProcessor|RegFile|R~1446_combout\);

-- Location: LCCOMB_X29_Y13_N4
\aProcessor|RegFile|R~1454\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1454_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1451_combout\ & (\aProcessor|RegFile|R~1453_combout\)) # (!\aProcessor|RegFile|R~1451_combout\ & ((\aProcessor|RegFile|R~1446_combout\))))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~1451_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~1453_combout\,
	datac => \aProcessor|RegFile|R~1451_combout\,
	datad => \aProcessor|RegFile|R~1446_combout\,
	combout => \aProcessor|RegFile|R~1454_combout\);

-- Location: LCFF_X37_Y14_N23
\aProcessor|RegFile|R~360\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~360_regout\);

-- Location: LCFF_X37_Y14_N5
\aProcessor|RegFile|R~328\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~328_regout\);

-- Location: LCFF_X29_Y17_N11
\aProcessor|RegFile|R~296\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~296_regout\);

-- Location: LCFF_X31_Y15_N23
\aProcessor|RegFile|R~264\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~264_regout\);

-- Location: LCCOMB_X31_Y15_N22
\aProcessor|RegFile|R~1455\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1455_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~296_regout\) # ((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & (((\aProcessor|RegFile|R~264_regout\ & !\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~296_regout\,
	datac => \aProcessor|RegFile|R~264_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1455_combout\);

-- Location: LCCOMB_X37_Y14_N10
\aProcessor|RegFile|R~1456\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1456_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1455_combout\ & (\aProcessor|RegFile|R~360_regout\)) # (!\aProcessor|RegFile|R~1455_combout\ & ((\aProcessor|RegFile|R~328_regout\))))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~1455_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~360_regout\,
	datac => \aProcessor|RegFile|R~328_regout\,
	datad => \aProcessor|RegFile|R~1455_combout\,
	combout => \aProcessor|RegFile|R~1456_combout\);

-- Location: LCFF_X33_Y17_N29
\aProcessor|RegFile|R~8\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~8_regout\);

-- Location: LCFF_X33_Y17_N15
\aProcessor|RegFile|R~40\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~40_regout\);

-- Location: LCCOMB_X33_Y17_N14
\aProcessor|RegFile|R~1459\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1459_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|RegFile|R~40_regout\) # (\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~8_regout\ & ((!\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~8_regout\,
	datac => \aProcessor|RegFile|R~40_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1459_combout\);

-- Location: LCFF_X32_Y17_N23
\aProcessor|RegFile|R~104\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~104_regout\);

-- Location: LCCOMB_X32_Y17_N28
\aProcessor|RegFile|R~1460\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1460_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1459_combout\ & ((\aProcessor|RegFile|R~104_regout\))) # (!\aProcessor|RegFile|R~1459_combout\ & (\aProcessor|RegFile|R~72_regout\)))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~1459_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~72_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~1459_combout\,
	datad => \aProcessor|RegFile|R~104_regout\,
	combout => \aProcessor|RegFile|R~1460_combout\);

-- Location: LCFF_X29_Y13_N31
\aProcessor|RegFile|R~136\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~136_regout\);

-- Location: LCCOMB_X29_Y13_N26
\aProcessor|RegFile|R~1457\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1457_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~200_regout\) # ((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & (((\aProcessor|RegFile|R~136_regout\ & !\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~200_regout\,
	datab => \aProcessor|RegFile|R~136_regout\,
	datac => \aProcessor|IR|Q\(28),
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1457_combout\);

-- Location: LCFF_X34_Y12_N3
\aProcessor|RegFile|R~232\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~232_regout\);

-- Location: LCCOMB_X34_Y12_N2
\aProcessor|RegFile|R~1458\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1458_combout\ = (\aProcessor|RegFile|R~1457_combout\ & (((\aProcessor|RegFile|R~232_regout\) # (!\aProcessor|IR|Q\(27))))) # (!\aProcessor|RegFile|R~1457_combout\ & (\aProcessor|RegFile|R~168_regout\ & ((\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~168_regout\,
	datab => \aProcessor|RegFile|R~1457_combout\,
	datac => \aProcessor|RegFile|R~232_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1458_combout\);

-- Location: LCCOMB_X31_Y18_N28
\aProcessor|RegFile|R~1461\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1461_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30)) # ((\aProcessor|RegFile|R~1458_combout\)))) # (!\aProcessor|IR|Q\(29) & (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~1460_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~1460_combout\,
	datad => \aProcessor|RegFile|R~1458_combout\,
	combout => \aProcessor|RegFile|R~1461_combout\);

-- Location: LCCOMB_X31_Y18_N6
\aProcessor|RegFile|R~1464\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1464_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1461_combout\ & (\aProcessor|RegFile|R~1463_combout\)) # (!\aProcessor|RegFile|R~1461_combout\ & ((\aProcessor|RegFile|R~1456_combout\))))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1461_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1463_combout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~1456_combout\,
	datad => \aProcessor|RegFile|R~1461_combout\,
	combout => \aProcessor|RegFile|R~1464_combout\);

-- Location: LCCOMB_X22_Y17_N26
\aProcessor|RegFile|R~1465\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1465_combout\ = (\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~1454_combout\)) # (!\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~1464_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(31),
	datac => \aProcessor|RegFile|R~1454_combout\,
	datad => \aProcessor|RegFile|R~1464_combout\,
	combout => \aProcessor|RegFile|R~1465_combout\);

-- Location: LCFF_X22_Y17_N27
\aProcessor|RA|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1465_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(8));

-- Location: LCFF_X32_Y14_N31
\aProcessor|RegFile|R~359\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~359_regout\);

-- Location: LCFF_X32_Y14_N29
\aProcessor|RegFile|R~295\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~295_regout\);

-- Location: LCFF_X35_Y12_N5
\aProcessor|RegFile|R~327\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~327_regout\);

-- Location: LCFF_X35_Y16_N29
\aProcessor|RegFile|R~263\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~263_regout\);

-- Location: LCCOMB_X35_Y16_N28
\aProcessor|RegFile|R~1394\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1394_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~327_regout\)) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~263_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~327_regout\,
	datac => \aProcessor|RegFile|R~263_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1394_combout\);

-- Location: LCCOMB_X32_Y14_N28
\aProcessor|RegFile|R~1395\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1395_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1394_combout\ & (\aProcessor|RegFile|R~359_regout\)) # (!\aProcessor|RegFile|R~1394_combout\ & ((\aProcessor|RegFile|R~295_regout\))))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1394_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~359_regout\,
	datac => \aProcessor|RegFile|R~295_regout\,
	datad => \aProcessor|RegFile|R~1394_combout\,
	combout => \aProcessor|RegFile|R~1395_combout\);

-- Location: LCCOMB_X31_Y14_N4
\aProcessor|RegFile|R~1398\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1398_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24)) # (\aProcessor|RegFile|R~1395_combout\)))) # (!\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~1397_combout\ & (!\aProcessor|IR|Q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1397_combout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|IR|Q\(24),
	datad => \aProcessor|RegFile|R~1395_combout\,
	combout => \aProcessor|RegFile|R~1398_combout\);

-- Location: LCFF_X33_Y13_N19
\aProcessor|RegFile|R~167\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~167_regout\);

-- Location: LCFF_X33_Y13_N29
\aProcessor|RegFile|R~135\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~135_regout\);

-- Location: LCCOMB_X33_Y13_N18
\aProcessor|RegFile|R~1392\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1392_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23)) # ((\aProcessor|RegFile|R~167_regout\)))) # (!\aProcessor|IR|Q\(22) & (!\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~135_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~167_regout\,
	datad => \aProcessor|RegFile|R~135_regout\,
	combout => \aProcessor|RegFile|R~1392_combout\);

-- Location: LCCOMB_X36_Y12_N24
\aProcessor|RegFile|R~1393\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1393_combout\ = (\aProcessor|RegFile|R~1392_combout\ & (((\aProcessor|RegFile|R~231_regout\) # (!\aProcessor|IR|Q\(23))))) # (!\aProcessor|RegFile|R~1392_combout\ & (\aProcessor|RegFile|R~199_regout\ & ((\aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~199_regout\,
	datab => \aProcessor|RegFile|R~231_regout\,
	datac => \aProcessor|RegFile|R~1392_combout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1393_combout\);

-- Location: LCCOMB_X28_Y12_N24
\aProcessor|RegFile|R~1401\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1401_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1398_combout\ & (\aProcessor|RegFile|R~1400_combout\)) # (!\aProcessor|RegFile|R~1398_combout\ & ((\aProcessor|RegFile|R~1393_combout\))))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~1398_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1400_combout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~1398_combout\,
	datad => \aProcessor|RegFile|R~1393_combout\,
	combout => \aProcessor|RegFile|R~1401_combout\);

-- Location: LCFF_X36_Y18_N3
\aProcessor|RegFile|R~583\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~583_regout\);

-- Location: LCFF_X36_Y18_N21
\aProcessor|RegFile|R~711\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~711_regout\);

-- Location: LCCOMB_X36_Y18_N20
\aProcessor|RegFile|R~1384\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1384_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~711_regout\))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~583_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~583_regout\,
	datac => \aProcessor|RegFile|R~711_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1384_combout\);

-- Location: LCFF_X36_Y20_N9
\aProcessor|RegFile|R~839\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~839_regout\);

-- Location: LCCOMB_X36_Y20_N8
\aProcessor|RegFile|R~1385\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1385_combout\ = (\aProcessor|RegFile|R~1384_combout\ & ((\aProcessor|RegFile|R~967_regout\) # ((!\aProcessor|IR|Q\(25))))) # (!\aProcessor|RegFile|R~1384_combout\ & (((\aProcessor|RegFile|R~839_regout\ & \aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~967_regout\,
	datab => \aProcessor|RegFile|R~1384_combout\,
	datac => \aProcessor|RegFile|R~839_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1385_combout\);

-- Location: LCCOMB_X29_Y17_N14
\aProcessor|RegFile|R~1388\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1388_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22)) # (\aProcessor|RegFile|R~1385_combout\)))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~1387_combout\ & (!\aProcessor|IR|Q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1387_combout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|IR|Q\(22),
	datad => \aProcessor|RegFile|R~1385_combout\,
	combout => \aProcessor|RegFile|R~1388_combout\);

-- Location: LCFF_X33_Y20_N25
\aProcessor|RegFile|R~679\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~679_regout\);

-- Location: LCFF_X33_Y20_N19
\aProcessor|RegFile|R~935\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~935_regout\);

-- Location: LCCOMB_X33_Y20_N24
\aProcessor|RegFile|R~1383\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1383_combout\ = (\aProcessor|RegFile|R~1382_combout\ & (((\aProcessor|RegFile|R~935_regout\)) # (!\aProcessor|IR|Q\(24)))) # (!\aProcessor|RegFile|R~1382_combout\ & (\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~679_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1382_combout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~679_regout\,
	datad => \aProcessor|RegFile|R~935_regout\,
	combout => \aProcessor|RegFile|R~1383_combout\);

-- Location: LCCOMB_X29_Y17_N16
\aProcessor|RegFile|R~1391\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1391_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1388_combout\ & (\aProcessor|RegFile|R~1390_combout\)) # (!\aProcessor|RegFile|R~1388_combout\ & ((\aProcessor|RegFile|R~1383_combout\))))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1388_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1390_combout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~1388_combout\,
	datad => \aProcessor|RegFile|R~1383_combout\,
	combout => \aProcessor|RegFile|R~1391_combout\);

-- Location: LCCOMB_X25_Y12_N16
\aProcessor|RegFile|R~1402\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1402_combout\ = (\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~1391_combout\))) # (!\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~1401_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~1401_combout\,
	datad => \aProcessor|RegFile|R~1391_combout\,
	combout => \aProcessor|RegFile|R~1402_combout\);

-- Location: LCFF_X25_Y12_N17
\aProcessor|RB|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1402_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(7));

-- Location: LCCOMB_X25_Y13_N12
\aProcessor|RM|Q[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[7]~feeder_combout\ = \aProcessor|RB|Q\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RB|Q\(7),
	combout => \aProcessor|RM|Q[7]~feeder_combout\);

-- Location: LCFF_X25_Y13_N13
\aProcessor|RM|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[7]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(7));

-- Location: LCCOMB_X25_Y13_N30
\Memory|RAM1|mem_bank~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~39_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(7)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~39_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(7),
	combout => \Memory|RAM1|mem_bank~39_combout\);

-- Location: LCCOMB_X25_Y13_N8
\aProcessor|RY|Q[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[7]~7_combout\ = (\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~39_combout\))) # (!\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~7_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~39_combout\,
	combout => \aProcessor|RY|Q[7]~7_combout\);

-- Location: LCCOMB_X35_Y20_N28
\aProcessor|RegFile|R~742feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~742feeder_combout\ = \aProcessor|RY|Q\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(6),
	combout => \aProcessor|RegFile|R~742feeder_combout\);

-- Location: LCFF_X35_Y20_N29
\aProcessor|RegFile|R~742\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~742feeder_combout\,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~742_regout\);

-- Location: LCFF_X30_Y16_N27
\aProcessor|RegFile|R~614\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~614_regout\);

-- Location: LCCOMB_X29_Y19_N18
\aProcessor|RegFile|R~1368\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1368_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25)) # ((\aProcessor|RegFile|R~742_regout\)))) # (!\aProcessor|IR|Q\(24) & (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~614_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~742_regout\,
	datad => \aProcessor|RegFile|R~614_regout\,
	combout => \aProcessor|RegFile|R~1368_combout\);

-- Location: LCCOMB_X35_Y20_N10
\aProcessor|RegFile|R~998feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~998feeder_combout\ = \aProcessor|RY|Q\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(6),
	combout => \aProcessor|RegFile|R~998feeder_combout\);

-- Location: LCFF_X35_Y20_N11
\aProcessor|RegFile|R~998\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~998feeder_combout\,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~998_regout\);

-- Location: LCCOMB_X29_Y19_N24
\aProcessor|RegFile|R~1369\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1369_combout\ = (\aProcessor|RegFile|R~1368_combout\ & (((\aProcessor|RegFile|R~998_regout\) # (!\aProcessor|IR|Q\(25))))) # (!\aProcessor|RegFile|R~1368_combout\ & (\aProcessor|RegFile|R~870_regout\ & ((\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~870_regout\,
	datab => \aProcessor|RegFile|R~1368_combout\,
	datac => \aProcessor|RegFile|R~998_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1369_combout\);

-- Location: LCFF_X36_Y19_N9
\aProcessor|RegFile|R~710\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~710_regout\);

-- Location: LCFF_X36_Y19_N7
\aProcessor|RegFile|R~966\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~966_regout\);

-- Location: LCFF_X37_Y19_N25
\aProcessor|RegFile|R~838\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~838_regout\);

-- Location: LCFF_X37_Y19_N31
\aProcessor|RegFile|R~582\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~582_regout\);

-- Location: LCCOMB_X37_Y19_N24
\aProcessor|RegFile|R~1361\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1361_combout\ = (\aProcessor|IR|Q\(24) & (\aProcessor|IR|Q\(25))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~838_regout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~582_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~838_regout\,
	datad => \aProcessor|RegFile|R~582_regout\,
	combout => \aProcessor|RegFile|R~1361_combout\);

-- Location: LCCOMB_X36_Y19_N6
\aProcessor|RegFile|R~1362\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1362_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1361_combout\ & ((\aProcessor|RegFile|R~966_regout\))) # (!\aProcessor|RegFile|R~1361_combout\ & (\aProcessor|RegFile|R~710_regout\)))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~1361_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~710_regout\,
	datac => \aProcessor|RegFile|R~966_regout\,
	datad => \aProcessor|RegFile|R~1361_combout\,
	combout => \aProcessor|RegFile|R~1362_combout\);

-- Location: LCCOMB_X28_Y19_N16
\aProcessor|RegFile|R~1370\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1370_combout\ = (\aProcessor|RegFile|R~1367_combout\ & ((\aProcessor|RegFile|R~1369_combout\) # ((!\aProcessor|IR|Q\(23))))) # (!\aProcessor|RegFile|R~1367_combout\ & (((\aProcessor|RegFile|R~1362_combout\ & \aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1367_combout\,
	datab => \aProcessor|RegFile|R~1369_combout\,
	datac => \aProcessor|RegFile|R~1362_combout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1370_combout\);

-- Location: LCFF_X35_Y13_N21
\aProcessor|RegFile|R~486\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~486_regout\);

-- Location: LCCOMB_X38_Y13_N12
\aProcessor|RegFile|R~422feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~422feeder_combout\ = \aProcessor|RY|Q\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(6),
	combout => \aProcessor|RegFile|R~422feeder_combout\);

-- Location: LCFF_X38_Y13_N13
\aProcessor|RegFile|R~422\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~422feeder_combout\,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~422_regout\);

-- Location: LCCOMB_X29_Y17_N28
\aProcessor|RegFile|R~1379\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1379_combout\ = (\aProcessor|RegFile|R~1378_combout\ & ((\aProcessor|RegFile|R~486_regout\) # ((!\aProcessor|IR|Q\(22))))) # (!\aProcessor|RegFile|R~1378_combout\ & (((\aProcessor|RegFile|R~422_regout\ & \aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1378_combout\,
	datab => \aProcessor|RegFile|R~486_regout\,
	datac => \aProcessor|RegFile|R~422_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1379_combout\);

-- Location: LCFF_X32_Y17_N3
\aProcessor|RegFile|R~102\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~102_regout\);

-- Location: LCFF_X32_Y17_N21
\aProcessor|RegFile|R~70\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~70_regout\);

-- Location: LCFF_X33_Y17_N25
\aProcessor|RegFile|R~38\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~38_regout\);

-- Location: LCFF_X33_Y17_N31
\aProcessor|RegFile|R~6\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~6_regout\);

-- Location: LCCOMB_X33_Y17_N4
\aProcessor|RegFile|R~1375\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1375_combout\ = (\aProcessor|IR|Q\(23) & (\aProcessor|IR|Q\(22))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~38_regout\)) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~6_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~38_regout\,
	datad => \aProcessor|RegFile|R~6_regout\,
	combout => \aProcessor|RegFile|R~1375_combout\);

-- Location: LCCOMB_X32_Y17_N4
\aProcessor|RegFile|R~1376\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1376_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1375_combout\ & (\aProcessor|RegFile|R~102_regout\)) # (!\aProcessor|RegFile|R~1375_combout\ & ((\aProcessor|RegFile|R~70_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1375_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~102_regout\,
	datac => \aProcessor|RegFile|R~70_regout\,
	datad => \aProcessor|RegFile|R~1375_combout\,
	combout => \aProcessor|RegFile|R~1376_combout\);

-- Location: LCFF_X34_Y13_N19
\aProcessor|RegFile|R~134\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~134_regout\);

-- Location: LCFF_X34_Y13_N25
\aProcessor|RegFile|R~198\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~198_regout\);

-- Location: LCCOMB_X34_Y13_N24
\aProcessor|RegFile|R~1373\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1373_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~198_regout\) # (\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~134_regout\ & ((!\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~134_regout\,
	datac => \aProcessor|RegFile|R~198_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1373_combout\);

-- Location: LCCOMB_X38_Y12_N0
\aProcessor|RegFile|R~230feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~230feeder_combout\ = \aProcessor|RY|Q\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(6),
	combout => \aProcessor|RegFile|R~230feeder_combout\);

-- Location: LCFF_X38_Y12_N1
\aProcessor|RegFile|R~230\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~230feeder_combout\,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~230_regout\);

-- Location: LCCOMB_X29_Y13_N12
\aProcessor|RegFile|R~1374\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1374_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1373_combout\ & ((\aProcessor|RegFile|R~230_regout\))) # (!\aProcessor|RegFile|R~1373_combout\ & (\aProcessor|RegFile|R~166_regout\)))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1373_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~166_regout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~1373_combout\,
	datad => \aProcessor|RegFile|R~230_regout\,
	combout => \aProcessor|RegFile|R~1374_combout\);

-- Location: LCCOMB_X28_Y17_N14
\aProcessor|RegFile|R~1377\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1377_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|RegFile|R~1374_combout\) # (\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~1376_combout\ & ((!\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~1376_combout\,
	datac => \aProcessor|RegFile|R~1374_combout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1377_combout\);

-- Location: LCFF_X37_Y13_N5
\aProcessor|RegFile|R~358\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~358_regout\);

-- Location: LCFF_X31_Y15_N9
\aProcessor|RegFile|R~262\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~262_regout\);

-- Location: LCFF_X32_Y14_N5
\aProcessor|RegFile|R~294\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~294_regout\);

-- Location: LCCOMB_X31_Y15_N8
\aProcessor|RegFile|R~1371\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1371_combout\ = (\aProcessor|IR|Q\(23) & (\aProcessor|IR|Q\(22))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~294_regout\))) # (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~262_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~262_regout\,
	datad => \aProcessor|RegFile|R~294_regout\,
	combout => \aProcessor|RegFile|R~1371_combout\);

-- Location: LCCOMB_X37_Y13_N4
\aProcessor|RegFile|R~1372\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1372_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1371_combout\ & ((\aProcessor|RegFile|R~358_regout\))) # (!\aProcessor|RegFile|R~1371_combout\ & (\aProcessor|RegFile|R~326_regout\)))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1371_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~326_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~358_regout\,
	datad => \aProcessor|RegFile|R~1371_combout\,
	combout => \aProcessor|RegFile|R~1372_combout\);

-- Location: LCCOMB_X28_Y17_N4
\aProcessor|RegFile|R~1380\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1380_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1377_combout\ & (\aProcessor|RegFile|R~1379_combout\)) # (!\aProcessor|RegFile|R~1377_combout\ & ((\aProcessor|RegFile|R~1372_combout\))))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~1377_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~1379_combout\,
	datac => \aProcessor|RegFile|R~1377_combout\,
	datad => \aProcessor|RegFile|R~1372_combout\,
	combout => \aProcessor|RegFile|R~1380_combout\);

-- Location: LCCOMB_X24_Y19_N16
\aProcessor|RegFile|R~1381\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1381_combout\ = (\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~1370_combout\)) # (!\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~1380_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~1370_combout\,
	datad => \aProcessor|RegFile|R~1380_combout\,
	combout => \aProcessor|RegFile|R~1381_combout\);

-- Location: LCFF_X24_Y19_N17
\aProcessor|RB|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1381_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(6));

-- Location: LCFF_X23_Y17_N29
\aProcessor|RM|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RB|Q\(6),
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(6));

-- Location: LCCOMB_X23_Y17_N14
\Memory|RAM1|mem_bank~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~38_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(6)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~38_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~38_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(6),
	combout => \Memory|RAM1|mem_bank~38_combout\);

-- Location: LCCOMB_X23_Y17_N24
\Memory|RAM1|mem_bank~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~6_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~6_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~6_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(6),
	combout => \Memory|RAM1|mem_bank~6_combout\);

-- Location: LCCOMB_X22_Y17_N12
\aProcessor|RY|Q[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[6]~6_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~38_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(0),
	datab => \Memory|RAM1|mem_bank~38_combout\,
	datad => \Memory|RAM1|mem_bank~6_combout\,
	combout => \aProcessor|RY|Q[6]~6_combout\);

-- Location: LCFF_X24_Y15_N25
\aProcessor|IR|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~regout\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(12),
	sload => VCC,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(12));

-- Location: LCCOMB_X24_Y15_N26
\aProcessor|MuxB|ShiftRight0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~6_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(12))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|IR|Q\(12),
	datad => \aProcessor|RB|Q\(6),
	combout => \aProcessor|MuxB|ShiftRight0~6_combout\);

-- Location: LCCOMB_X24_Y15_N24
\aProcessor|MuxB|ShiftRight0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~5_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(11)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(5),
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|IR|Q\(11),
	combout => \aProcessor|MuxB|ShiftRight0~5_combout\);

-- Location: LCFF_X35_Y13_N9
\aProcessor|RegFile|R~484\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~484_regout\);

-- Location: LCFF_X35_Y13_N31
\aProcessor|RegFile|R~420\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~420_regout\);

-- Location: LCFF_X36_Y14_N9
\aProcessor|RegFile|R~388\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~388_regout\);

-- Location: LCFF_X36_Y14_N23
\aProcessor|RegFile|R~452\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~452_regout\);

-- Location: LCCOMB_X36_Y14_N22
\aProcessor|RegFile|R~1273\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1273_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~452_regout\) # (\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~388_regout\ & ((!\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~388_regout\,
	datac => \aProcessor|RegFile|R~452_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1273_combout\);

-- Location: LCCOMB_X35_Y13_N30
\aProcessor|RegFile|R~1274\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1274_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1273_combout\ & (\aProcessor|RegFile|R~484_regout\)) # (!\aProcessor|RegFile|R~1273_combout\ & ((\aProcessor|RegFile|R~420_regout\))))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1273_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~484_regout\,
	datac => \aProcessor|RegFile|R~420_regout\,
	datad => \aProcessor|RegFile|R~1273_combout\,
	combout => \aProcessor|RegFile|R~1274_combout\);

-- Location: LCFF_X37_Y13_N1
\aProcessor|RegFile|R~356\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~356_regout\);

-- Location: LCFF_X37_Y13_N27
\aProcessor|RegFile|R~324\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~324_regout\);

-- Location: LCFF_X34_Y16_N15
\aProcessor|RegFile|R~260\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~260_regout\);

-- Location: LCFF_X33_Y16_N15
\aProcessor|RegFile|R~292\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~292_regout\);

-- Location: LCCOMB_X33_Y16_N14
\aProcessor|RegFile|R~1266\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1266_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|RegFile|R~292_regout\) # (\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~260_regout\ & ((!\aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~260_regout\,
	datac => \aProcessor|RegFile|R~292_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1266_combout\);

-- Location: LCCOMB_X37_Y13_N26
\aProcessor|RegFile|R~1267\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1267_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1266_combout\ & (\aProcessor|RegFile|R~356_regout\)) # (!\aProcessor|RegFile|R~1266_combout\ & ((\aProcessor|RegFile|R~324_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1266_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~356_regout\,
	datac => \aProcessor|RegFile|R~324_regout\,
	datad => \aProcessor|RegFile|R~1266_combout\,
	combout => \aProcessor|RegFile|R~1267_combout\);

-- Location: LCCOMB_X32_Y17_N14
\aProcessor|RegFile|R~1275\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1275_combout\ = (\aProcessor|RegFile|R~1272_combout\ & (((\aProcessor|RegFile|R~1274_combout\)) # (!\aProcessor|IR|Q\(25)))) # (!\aProcessor|RegFile|R~1272_combout\ & (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1267_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1272_combout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~1274_combout\,
	datad => \aProcessor|RegFile|R~1267_combout\,
	combout => \aProcessor|RegFile|R~1275_combout\);

-- Location: LCFF_X33_Y19_N27
\aProcessor|RegFile|R~932\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~932_regout\);

-- Location: LCFF_X33_Y19_N21
\aProcessor|RegFile|R~804\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~804_regout\);

-- Location: LCFF_X29_Y16_N7
\aProcessor|RegFile|R~676\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~676_regout\);

-- Location: LCCOMB_X29_Y16_N6
\aProcessor|RegFile|R~1258\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1258_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~676_regout\))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~548_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~548_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~676_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1258_combout\);

-- Location: LCCOMB_X33_Y19_N20
\aProcessor|RegFile|R~1259\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1259_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1258_combout\ & (\aProcessor|RegFile|R~932_regout\)) # (!\aProcessor|RegFile|R~1258_combout\ & ((\aProcessor|RegFile|R~804_regout\))))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~1258_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~932_regout\,
	datac => \aProcessor|RegFile|R~804_regout\,
	datad => \aProcessor|RegFile|R~1258_combout\,
	combout => \aProcessor|RegFile|R~1259_combout\);

-- Location: LCFF_X34_Y11_N27
\aProcessor|RegFile|R~900\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~900_regout\);

-- Location: LCFF_X34_Y15_N21
\aProcessor|RegFile|R~516\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~516_regout\);

-- Location: LCFF_X34_Y15_N23
\aProcessor|RegFile|R~772\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~772_regout\);

-- Location: LCCOMB_X34_Y15_N20
\aProcessor|RegFile|R~1260\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1260_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24)) # ((\aProcessor|RegFile|R~772_regout\)))) # (!\aProcessor|IR|Q\(25) & (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~516_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~516_regout\,
	datad => \aProcessor|RegFile|R~772_regout\,
	combout => \aProcessor|RegFile|R~1260_combout\);

-- Location: LCCOMB_X34_Y11_N26
\aProcessor|RegFile|R~1261\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1261_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1260_combout\ & ((\aProcessor|RegFile|R~900_regout\))) # (!\aProcessor|RegFile|R~1260_combout\ & (\aProcessor|RegFile|R~644_regout\)))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~1260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~644_regout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~900_regout\,
	datad => \aProcessor|RegFile|R~1260_combout\,
	combout => \aProcessor|RegFile|R~1261_combout\);

-- Location: LCCOMB_X35_Y18_N22
\aProcessor|RegFile|R~1262\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1262_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1259_combout\) # ((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & (((!\aProcessor|IR|Q\(23) & \aProcessor|RegFile|R~1261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~1259_combout\,
	datac => \aProcessor|IR|Q\(23),
	datad => \aProcessor|RegFile|R~1261_combout\,
	combout => \aProcessor|RegFile|R~1262_combout\);

-- Location: LCFF_X35_Y17_N9
\aProcessor|RegFile|R~964\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~964_regout\);

-- Location: LCFF_X35_Y17_N11
\aProcessor|RegFile|R~708\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~708_regout\);

-- Location: LCFF_X37_Y19_N9
\aProcessor|RegFile|R~836\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~836_regout\);

-- Location: LCFF_X37_Y19_N11
\aProcessor|RegFile|R~580\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~580_regout\);

-- Location: LCCOMB_X37_Y19_N10
\aProcessor|RegFile|R~1256\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1256_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~836_regout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~580_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~836_regout\,
	datac => \aProcessor|RegFile|R~580_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1256_combout\);

-- Location: LCCOMB_X35_Y17_N10
\aProcessor|RegFile|R~1257\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1257_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1256_combout\ & (\aProcessor|RegFile|R~964_regout\)) # (!\aProcessor|RegFile|R~1256_combout\ & ((\aProcessor|RegFile|R~708_regout\))))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~1256_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~964_regout\,
	datac => \aProcessor|RegFile|R~708_regout\,
	datad => \aProcessor|RegFile|R~1256_combout\,
	combout => \aProcessor|RegFile|R~1257_combout\);

-- Location: LCFF_X36_Y16_N19
\aProcessor|RegFile|R~996\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~996_regout\);

-- Location: LCFF_X31_Y20_N27
\aProcessor|RegFile|R~612\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~612_regout\);

-- Location: LCCOMB_X31_Y20_N26
\aProcessor|RegFile|R~1263\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1263_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~740_regout\) # ((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & (((\aProcessor|RegFile|R~612_regout\ & !\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~740_regout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~612_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1263_combout\);

-- Location: LCCOMB_X38_Y18_N20
\aProcessor|RegFile|R~1264\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1264_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1263_combout\ & ((\aProcessor|RegFile|R~996_regout\))) # (!\aProcessor|RegFile|R~1263_combout\ & (\aProcessor|RegFile|R~868_regout\)))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~1263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~868_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~996_regout\,
	datad => \aProcessor|RegFile|R~1263_combout\,
	combout => \aProcessor|RegFile|R~1264_combout\);

-- Location: LCCOMB_X35_Y18_N28
\aProcessor|RegFile|R~1265\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1265_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1262_combout\ & ((\aProcessor|RegFile|R~1264_combout\))) # (!\aProcessor|RegFile|R~1262_combout\ & (\aProcessor|RegFile|R~1257_combout\)))) # (!\aProcessor|IR|Q\(23) & 
-- (\aProcessor|RegFile|R~1262_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~1262_combout\,
	datac => \aProcessor|RegFile|R~1257_combout\,
	datad => \aProcessor|RegFile|R~1264_combout\,
	combout => \aProcessor|RegFile|R~1265_combout\);

-- Location: LCCOMB_X25_Y18_N24
\aProcessor|RegFile|R~1276\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1276_combout\ = (\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~1265_combout\))) # (!\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~1275_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~1275_combout\,
	datad => \aProcessor|RegFile|R~1265_combout\,
	combout => \aProcessor|RegFile|R~1276_combout\);

-- Location: LCFF_X25_Y18_N25
\aProcessor|RB|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1276_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(4));

-- Location: LCCOMB_X28_Y19_N30
\aProcessor|RM|Q[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[4]~feeder_combout\ = \aProcessor|RB|Q\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RB|Q\(4),
	combout => \aProcessor|RM|Q[4]~feeder_combout\);

-- Location: LCFF_X28_Y19_N31
\aProcessor|RM|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[4]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(4));

-- Location: LCCOMB_X28_Y19_N14
\Memory|RAM1|mem_bank~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~36_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(4)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~36_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~36_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(4),
	combout => \Memory|RAM1|mem_bank~36_combout\);

-- Location: LCCOMB_X28_Y19_N28
\Memory|RAM1|mem_bank~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~4_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~4_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~4_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(4),
	combout => \Memory|RAM1|mem_bank~4_combout\);

-- Location: LCCOMB_X28_Y19_N24
\aProcessor|RY|Q[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[4]~4_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~36_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(0),
	datab => \Memory|RAM1|mem_bank~36_combout\,
	datad => \Memory|RAM1|mem_bank~4_combout\,
	combout => \aProcessor|RY|Q[4]~4_combout\);

-- Location: LCFF_X37_Y13_N9
\aProcessor|RegFile|R~355\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~355_regout\);

-- Location: LCFF_X33_Y16_N25
\aProcessor|RegFile|R~291\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~291_regout\);

-- Location: LCFF_X37_Y15_N9
\aProcessor|RegFile|R~259\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~259_regout\);

-- Location: LCCOMB_X37_Y15_N8
\aProcessor|RegFile|R~1226\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1226_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~323_regout\)) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~259_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~323_regout\,
	datac => \aProcessor|RegFile|R~259_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1226_combout\);

-- Location: LCCOMB_X33_Y16_N24
\aProcessor|RegFile|R~1227\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1227_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1226_combout\ & (\aProcessor|RegFile|R~355_regout\)) # (!\aProcessor|RegFile|R~1226_combout\ & ((\aProcessor|RegFile|R~291_regout\))))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1226_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~355_regout\,
	datac => \aProcessor|RegFile|R~291_regout\,
	datad => \aProcessor|RegFile|R~1226_combout\,
	combout => \aProcessor|RegFile|R~1227_combout\);

-- Location: LCCOMB_X29_Y15_N28
\aProcessor|RegFile|R~1230\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1230_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1227_combout\))) # (!\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~1229_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1229_combout\,
	datab => \aProcessor|RegFile|R~1227_combout\,
	datac => \aProcessor|IR|Q\(24),
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1230_combout\);

-- Location: LCCOMB_X36_Y14_N24
\aProcessor|RegFile|R~387feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~387feeder_combout\ = \aProcessor|RY|Q\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(3),
	combout => \aProcessor|RegFile|R~387feeder_combout\);

-- Location: LCFF_X36_Y14_N25
\aProcessor|RegFile|R~387\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~387feeder_combout\,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~387_regout\);

-- Location: LCFF_X38_Y13_N23
\aProcessor|RegFile|R~419\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~419_regout\);

-- Location: LCCOMB_X38_Y13_N20
\aProcessor|RegFile|R~1231\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1231_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~419_regout\))) # (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~387_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~387_regout\,
	datac => \aProcessor|IR|Q\(22),
	datad => \aProcessor|RegFile|R~419_regout\,
	combout => \aProcessor|RegFile|R~1231_combout\);

-- Location: LCFF_X36_Y13_N21
\aProcessor|RegFile|R~451\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~451_regout\);

-- Location: LCFF_X36_Y13_N31
\aProcessor|RegFile|R~483\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~483_regout\);

-- Location: LCCOMB_X36_Y13_N20
\aProcessor|RegFile|R~1232\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1232_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1231_combout\ & ((\aProcessor|RegFile|R~483_regout\))) # (!\aProcessor|RegFile|R~1231_combout\ & (\aProcessor|RegFile|R~451_regout\)))) # (!\aProcessor|IR|Q\(23) & 
-- (\aProcessor|RegFile|R~1231_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~1231_combout\,
	datac => \aProcessor|RegFile|R~451_regout\,
	datad => \aProcessor|RegFile|R~483_regout\,
	combout => \aProcessor|RegFile|R~1232_combout\);

-- Location: LCCOMB_X29_Y15_N22
\aProcessor|RegFile|R~1233\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1233_combout\ = (\aProcessor|RegFile|R~1230_combout\ & (((\aProcessor|RegFile|R~1232_combout\) # (!\aProcessor|IR|Q\(24))))) # (!\aProcessor|RegFile|R~1230_combout\ & (\aProcessor|RegFile|R~1225_combout\ & (\aProcessor|IR|Q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1225_combout\,
	datab => \aProcessor|RegFile|R~1230_combout\,
	datac => \aProcessor|IR|Q\(24),
	datad => \aProcessor|RegFile|R~1232_combout\,
	combout => \aProcessor|RegFile|R~1233_combout\);

-- Location: LCFF_X29_Y16_N5
\aProcessor|RegFile|R~547\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~547_regout\);

-- Location: LCFF_X33_Y18_N13
\aProcessor|RegFile|R~803\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~803_regout\);

-- Location: LCCOMB_X29_Y16_N4
\aProcessor|RegFile|R~1214\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1214_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24)) # ((\aProcessor|RegFile|R~803_regout\)))) # (!\aProcessor|IR|Q\(25) & (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~547_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~547_regout\,
	datad => \aProcessor|RegFile|R~803_regout\,
	combout => \aProcessor|RegFile|R~1214_combout\);

-- Location: LCFF_X29_Y16_N19
\aProcessor|RegFile|R~675\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~675_regout\);

-- Location: LCCOMB_X29_Y16_N18
\aProcessor|RegFile|R~1215\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1215_combout\ = (\aProcessor|RegFile|R~1214_combout\ & ((\aProcessor|RegFile|R~931_regout\) # ((!\aProcessor|IR|Q\(24))))) # (!\aProcessor|RegFile|R~1214_combout\ & (((\aProcessor|RegFile|R~675_regout\ & \aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~931_regout\,
	datab => \aProcessor|RegFile|R~1214_combout\,
	datac => \aProcessor|RegFile|R~675_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1215_combout\);

-- Location: LCFF_X35_Y20_N5
\aProcessor|RegFile|R~739\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~739_regout\);

-- Location: LCFF_X30_Y12_N29
\aProcessor|RegFile|R~611\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~611_regout\);

-- Location: LCCOMB_X30_Y12_N28
\aProcessor|RegFile|R~1221\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1221_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~867_regout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~611_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~867_regout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~611_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1221_combout\);

-- Location: LCCOMB_X32_Y17_N26
\aProcessor|RegFile|R~1222\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1222_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1221_combout\ & (\aProcessor|RegFile|R~995_regout\)) # (!\aProcessor|RegFile|R~1221_combout\ & ((\aProcessor|RegFile|R~739_regout\))))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~1221_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~995_regout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~739_regout\,
	datad => \aProcessor|RegFile|R~1221_combout\,
	combout => \aProcessor|RegFile|R~1222_combout\);

-- Location: LCCOMB_X29_Y15_N30
\aProcessor|RegFile|R~1223\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1223_combout\ = (\aProcessor|RegFile|R~1220_combout\ & (((\aProcessor|RegFile|R~1222_combout\)) # (!\aProcessor|IR|Q\(22)))) # (!\aProcessor|RegFile|R~1220_combout\ & (\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~1215_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1220_combout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~1215_combout\,
	datad => \aProcessor|RegFile|R~1222_combout\,
	combout => \aProcessor|RegFile|R~1223_combout\);

-- Location: LCCOMB_X29_Y15_N8
\aProcessor|RegFile|R~1234\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1234_combout\ = (\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~1223_combout\))) # (!\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~1233_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|R~1233_combout\,
	datac => \aProcessor|IR|Q\(26),
	datad => \aProcessor|RegFile|R~1223_combout\,
	combout => \aProcessor|RegFile|R~1234_combout\);

-- Location: LCFF_X29_Y15_N9
\aProcessor|RB|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1234_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(3));

-- Location: LCFF_X23_Y18_N1
\aProcessor|RM|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RB|Q\(3),
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(3));

-- Location: LCCOMB_X23_Y18_N18
\Memory|RAM1|mem_bank~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~35_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(3)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~35_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~35_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(3),
	combout => \Memory|RAM1|mem_bank~35_combout\);

-- Location: LCCOMB_X23_Y18_N16
\Memory|RAM1|mem_bank~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~3_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~3_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~3_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(3),
	combout => \Memory|RAM1|mem_bank~3_combout\);

-- Location: LCCOMB_X24_Y18_N26
\aProcessor|RY|Q[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[3]~3_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~35_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(0),
	datab => \Memory|RAM1|mem_bank~35_combout\,
	datad => \Memory|RAM1|mem_bank~3_combout\,
	combout => \aProcessor|RY|Q[3]~3_combout\);

-- Location: LCFF_X32_Y11_N25
\aProcessor|RegFile|R~162\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~162_regout\);

-- Location: LCFF_X34_Y13_N15
\aProcessor|RegFile|R~130\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~130_regout\);

-- Location: LCFF_X34_Y13_N21
\aProcessor|RegFile|R~194\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~194_regout\);

-- Location: LCCOMB_X34_Y13_N20
\aProcessor|RegFile|R~1205\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1205_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~194_regout\) # (\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~130_regout\ & ((!\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~130_regout\,
	datac => \aProcessor|RegFile|R~194_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1205_combout\);

-- Location: LCCOMB_X31_Y13_N0
\aProcessor|RegFile|R~1206\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1206_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1205_combout\ & (\aProcessor|RegFile|R~226_regout\)) # (!\aProcessor|RegFile|R~1205_combout\ & ((\aProcessor|RegFile|R~162_regout\))))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~226_regout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~162_regout\,
	datad => \aProcessor|RegFile|R~1205_combout\,
	combout => \aProcessor|RegFile|R~1206_combout\);

-- Location: LCFF_X34_Y18_N23
\aProcessor|RegFile|R~2\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~2_regout\);

-- Location: LCFF_X34_Y18_N17
\aProcessor|RegFile|R~34\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~34_regout\);

-- Location: LCCOMB_X34_Y18_N16
\aProcessor|RegFile|R~1207\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1207_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~34_regout\))) # (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~2_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~2_regout\,
	datac => \aProcessor|RegFile|R~34_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1207_combout\);

-- Location: LCFF_X35_Y18_N25
\aProcessor|RegFile|R~98\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~98_regout\);

-- Location: LCFF_X35_Y18_N27
\aProcessor|RegFile|R~66\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~66_regout\);

-- Location: LCCOMB_X35_Y18_N24
\aProcessor|RegFile|R~1208\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1208_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1207_combout\ & (\aProcessor|RegFile|R~98_regout\)) # (!\aProcessor|RegFile|R~1207_combout\ & ((\aProcessor|RegFile|R~66_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (\aProcessor|RegFile|R~1207_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~1207_combout\,
	datac => \aProcessor|RegFile|R~98_regout\,
	datad => \aProcessor|RegFile|R~66_regout\,
	combout => \aProcessor|RegFile|R~1208_combout\);

-- Location: LCCOMB_X30_Y15_N28
\aProcessor|RegFile|R~1209\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1209_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1206_combout\) # ((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & (((!\aProcessor|IR|Q\(25) & \aProcessor|RegFile|R~1208_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~1206_combout\,
	datac => \aProcessor|IR|Q\(25),
	datad => \aProcessor|RegFile|R~1208_combout\,
	combout => \aProcessor|RegFile|R~1209_combout\);

-- Location: LCFF_X36_Y14_N29
\aProcessor|RegFile|R~450\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~450_regout\);

-- Location: LCFF_X36_Y14_N7
\aProcessor|RegFile|R~386\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~386_regout\);

-- Location: LCCOMB_X36_Y14_N6
\aProcessor|RegFile|R~1210\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1210_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~450_regout\) # ((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~386_regout\ & !\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~450_regout\,
	datac => \aProcessor|RegFile|R~386_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1210_combout\);

-- Location: LCCOMB_X29_Y12_N12
\aProcessor|RegFile|R~1211\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1211_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1210_combout\ & ((\aProcessor|RegFile|R~482_regout\))) # (!\aProcessor|RegFile|R~1210_combout\ & (\aProcessor|RegFile|R~418_regout\)))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~418_regout\,
	datab => \aProcessor|RegFile|R~482_regout\,
	datac => \aProcessor|IR|Q\(22),
	datad => \aProcessor|RegFile|R~1210_combout\,
	combout => \aProcessor|RegFile|R~1211_combout\);

-- Location: LCFF_X37_Y13_N19
\aProcessor|RegFile|R~354\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~354_regout\);

-- Location: LCFF_X31_Y15_N21
\aProcessor|RegFile|R~258\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~258_regout\);

-- Location: LCCOMB_X31_Y15_N20
\aProcessor|RegFile|R~1203\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1203_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~290_regout\)) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~258_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~290_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~258_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1203_combout\);

-- Location: LCFF_X37_Y13_N29
\aProcessor|RegFile|R~322\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~322_regout\);

-- Location: LCCOMB_X37_Y13_N24
\aProcessor|RegFile|R~1204\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1204_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1203_combout\ & (\aProcessor|RegFile|R~354_regout\)) # (!\aProcessor|RegFile|R~1203_combout\ & ((\aProcessor|RegFile|R~322_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~354_regout\,
	datac => \aProcessor|RegFile|R~1203_combout\,
	datad => \aProcessor|RegFile|R~322_regout\,
	combout => \aProcessor|RegFile|R~1204_combout\);

-- Location: LCCOMB_X30_Y15_N10
\aProcessor|RegFile|R~1212\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1212_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1209_combout\ & (\aProcessor|RegFile|R~1211_combout\)) # (!\aProcessor|RegFile|R~1209_combout\ & ((\aProcessor|RegFile|R~1204_combout\))))) # (!\aProcessor|IR|Q\(25) & 
-- (\aProcessor|RegFile|R~1209_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~1209_combout\,
	datac => \aProcessor|RegFile|R~1211_combout\,
	datad => \aProcessor|RegFile|R~1204_combout\,
	combout => \aProcessor|RegFile|R~1212_combout\);

-- Location: LCFF_X35_Y17_N23
\aProcessor|RegFile|R~706\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~706_regout\);

-- Location: LCFF_X35_Y17_N29
\aProcessor|RegFile|R~962\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~962_regout\);

-- Location: LCFF_X37_Y17_N31
\aProcessor|RegFile|R~578\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~578_regout\);

-- Location: LCFF_X37_Y17_N9
\aProcessor|RegFile|R~834\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~834_regout\);

-- Location: LCCOMB_X37_Y17_N8
\aProcessor|RegFile|R~1193\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1193_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|RegFile|R~834_regout\) # (\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~578_regout\ & ((!\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~578_regout\,
	datac => \aProcessor|RegFile|R~834_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1193_combout\);

-- Location: LCCOMB_X35_Y17_N28
\aProcessor|RegFile|R~1194\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1194_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1193_combout\ & ((\aProcessor|RegFile|R~962_regout\))) # (!\aProcessor|RegFile|R~1193_combout\ & (\aProcessor|RegFile|R~706_regout\)))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~1193_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~706_regout\,
	datac => \aProcessor|RegFile|R~962_regout\,
	datad => \aProcessor|RegFile|R~1193_combout\,
	combout => \aProcessor|RegFile|R~1194_combout\);

-- Location: LCFF_X33_Y19_N9
\aProcessor|RegFile|R~802\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~802_regout\);

-- Location: LCFF_X33_Y19_N15
\aProcessor|RegFile|R~930\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~930_regout\);

-- Location: LCFF_X29_Y16_N31
\aProcessor|RegFile|R~674\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~674_regout\);

-- Location: LCFF_X29_Y16_N1
\aProcessor|RegFile|R~546\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~546_regout\);

-- Location: LCCOMB_X29_Y16_N0
\aProcessor|RegFile|R~1195\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1195_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~674_regout\)) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~546_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~674_regout\,
	datac => \aProcessor|RegFile|R~546_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1195_combout\);

-- Location: LCCOMB_X33_Y19_N14
\aProcessor|RegFile|R~1196\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1196_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1195_combout\ & ((\aProcessor|RegFile|R~930_regout\))) # (!\aProcessor|RegFile|R~1195_combout\ & (\aProcessor|RegFile|R~802_regout\)))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~1195_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~802_regout\,
	datac => \aProcessor|RegFile|R~930_regout\,
	datad => \aProcessor|RegFile|R~1195_combout\,
	combout => \aProcessor|RegFile|R~1196_combout\);

-- Location: LCCOMB_X29_Y15_N0
\aProcessor|RegFile|R~1199\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1199_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|IR|Q\(23)) # (\aProcessor|RegFile|R~1196_combout\)))) # (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~1198_combout\ & (!\aProcessor|IR|Q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1198_combout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|IR|Q\(23),
	datad => \aProcessor|RegFile|R~1196_combout\,
	combout => \aProcessor|RegFile|R~1199_combout\);

-- Location: LCCOMB_X29_Y15_N10
\aProcessor|RegFile|R~1202\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1202_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1199_combout\ & (\aProcessor|RegFile|R~1201_combout\)) # (!\aProcessor|RegFile|R~1199_combout\ & ((\aProcessor|RegFile|R~1194_combout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1201_combout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~1194_combout\,
	datad => \aProcessor|RegFile|R~1199_combout\,
	combout => \aProcessor|RegFile|R~1202_combout\);

-- Location: LCCOMB_X25_Y17_N24
\aProcessor|RegFile|R~1213\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1213_combout\ = (\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~1202_combout\))) # (!\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~1212_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~1212_combout\,
	datad => \aProcessor|RegFile|R~1202_combout\,
	combout => \aProcessor|RegFile|R~1213_combout\);

-- Location: LCFF_X25_Y17_N25
\aProcessor|RB|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1213_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(2));

-- Location: LCCOMB_X28_Y17_N28
\aProcessor|RM|Q[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[2]~feeder_combout\ = \aProcessor|RB|Q\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RB|Q\(2),
	combout => \aProcessor|RM|Q[2]~feeder_combout\);

-- Location: LCFF_X28_Y17_N29
\aProcessor|RM|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[2]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(2));

-- Location: LCCOMB_X28_Y17_N8
\Memory|RAM1|mem_bank~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~34_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(2)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~34_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~34_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(2),
	combout => \Memory|RAM1|mem_bank~34_combout\);

-- Location: LCCOMB_X28_Y17_N2
\Memory|RAM1|mem_bank~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~2_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~2_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~2_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(2),
	combout => \Memory|RAM1|mem_bank~2_combout\);

-- Location: LCCOMB_X28_Y17_N16
\aProcessor|RY|Q[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[2]~2_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~34_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(0),
	datab => \Memory|RAM1|mem_bank~34_combout\,
	datad => \Memory|RAM1|mem_bank~2_combout\,
	combout => \aProcessor|RY|Q[2]~2_combout\);

-- Location: LCCOMB_X24_Y15_N18
\aProcessor|MuxB|ShiftRight0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~2_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(8))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|IR|Q\(8),
	datad => \aProcessor|RB|Q\(2),
	combout => \aProcessor|MuxB|ShiftRight0~2_combout\);

-- Location: LCFF_X32_Y18_N5
\aProcessor|RegFile|R~801\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~801_regout\);

-- Location: LCFF_X29_Y16_N3
\aProcessor|RegFile|R~545\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~545_regout\);

-- Location: LCCOMB_X29_Y16_N2
\aProcessor|RegFile|R~1130\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1130_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~801_regout\) # ((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & (((\aProcessor|RegFile|R~545_regout\ & !\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~801_regout\,
	datac => \aProcessor|RegFile|R~545_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1130_combout\);

-- Location: LCFF_X29_Y16_N9
\aProcessor|RegFile|R~673\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~673_regout\);

-- Location: LCCOMB_X29_Y16_N8
\aProcessor|RegFile|R~1131\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1131_combout\ = (\aProcessor|RegFile|R~1130_combout\ & ((\aProcessor|RegFile|R~929_regout\) # ((!\aProcessor|IR|Q\(24))))) # (!\aProcessor|RegFile|R~1130_combout\ & (((\aProcessor|RegFile|R~673_regout\ & \aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~929_regout\,
	datab => \aProcessor|RegFile|R~1130_combout\,
	datac => \aProcessor|RegFile|R~673_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1131_combout\);

-- Location: LCFF_X40_Y16_N15
\aProcessor|RegFile|R~993\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~993_regout\);

-- Location: LCFF_X30_Y12_N7
\aProcessor|RegFile|R~609\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~609_regout\);

-- Location: LCCOMB_X30_Y12_N6
\aProcessor|RegFile|R~1137\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1137_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~865_regout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~609_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~865_regout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~609_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1137_combout\);

-- Location: LCCOMB_X29_Y16_N16
\aProcessor|RegFile|R~1138\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1138_combout\ = (\aProcessor|RegFile|R~1137_combout\ & (((\aProcessor|RegFile|R~993_regout\) # (!\aProcessor|IR|Q\(24))))) # (!\aProcessor|RegFile|R~1137_combout\ & (\aProcessor|RegFile|R~737_regout\ & ((\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~737_regout\,
	datab => \aProcessor|RegFile|R~993_regout\,
	datac => \aProcessor|RegFile|R~1137_combout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1138_combout\);

-- Location: LCCOMB_X34_Y10_N18
\aProcessor|RegFile|R~897feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~897feeder_combout\ = \aProcessor|RY|Q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(1),
	combout => \aProcessor|RegFile|R~897feeder_combout\);

-- Location: LCFF_X34_Y10_N19
\aProcessor|RegFile|R~897\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~897feeder_combout\,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~897_regout\);

-- Location: LCFF_X33_Y15_N5
\aProcessor|RegFile|R~769\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~769_regout\);

-- Location: LCFF_X33_Y15_N27
\aProcessor|RegFile|R~513\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~513_regout\);

-- Location: LCCOMB_X34_Y10_N0
\aProcessor|RegFile|R~641feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~641feeder_combout\ = \aProcessor|RY|Q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(1),
	combout => \aProcessor|RegFile|R~641feeder_combout\);

-- Location: LCFF_X34_Y10_N1
\aProcessor|RegFile|R~641\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~641feeder_combout\,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~641_regout\);

-- Location: LCCOMB_X33_Y15_N26
\aProcessor|RegFile|R~1134\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1134_combout\ = (\aProcessor|IR|Q\(25) & (\aProcessor|IR|Q\(24))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~641_regout\))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~513_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~513_regout\,
	datad => \aProcessor|RegFile|R~641_regout\,
	combout => \aProcessor|RegFile|R~1134_combout\);

-- Location: LCCOMB_X33_Y15_N4
\aProcessor|RegFile|R~1135\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1135_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1134_combout\ & (\aProcessor|RegFile|R~897_regout\)) # (!\aProcessor|RegFile|R~1134_combout\ & ((\aProcessor|RegFile|R~769_regout\))))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~1134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~897_regout\,
	datac => \aProcessor|RegFile|R~769_regout\,
	datad => \aProcessor|RegFile|R~1134_combout\,
	combout => \aProcessor|RegFile|R~1135_combout\);

-- Location: LCFF_X36_Y20_N15
\aProcessor|RegFile|R~961\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~961_regout\);

-- Location: LCFF_X36_Y20_N25
\aProcessor|RegFile|R~833\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~833_regout\);

-- Location: LCFF_X36_Y18_N15
\aProcessor|RegFile|R~577\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~577_regout\);

-- Location: LCFF_X36_Y18_N29
\aProcessor|RegFile|R~705\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~705_regout\);

-- Location: LCCOMB_X36_Y18_N28
\aProcessor|RegFile|R~1132\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1132_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|RegFile|R~705_regout\) # (\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~577_regout\ & ((!\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~577_regout\,
	datac => \aProcessor|RegFile|R~705_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1132_combout\);

-- Location: LCCOMB_X36_Y20_N24
\aProcessor|RegFile|R~1133\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1133_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1132_combout\ & (\aProcessor|RegFile|R~961_regout\)) # (!\aProcessor|RegFile|R~1132_combout\ & ((\aProcessor|RegFile|R~833_regout\))))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~1132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~961_regout\,
	datac => \aProcessor|RegFile|R~833_regout\,
	datad => \aProcessor|RegFile|R~1132_combout\,
	combout => \aProcessor|RegFile|R~1133_combout\);

-- Location: LCCOMB_X29_Y19_N0
\aProcessor|RegFile|R~1136\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1136_combout\ = (\aProcessor|IR|Q\(22) & (\aProcessor|IR|Q\(23))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1133_combout\))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~1135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~1135_combout\,
	datad => \aProcessor|RegFile|R~1133_combout\,
	combout => \aProcessor|RegFile|R~1136_combout\);

-- Location: LCCOMB_X29_Y19_N2
\aProcessor|RegFile|R~1139\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1139_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1136_combout\ & ((\aProcessor|RegFile|R~1138_combout\))) # (!\aProcessor|RegFile|R~1136_combout\ & (\aProcessor|RegFile|R~1131_combout\)))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~1131_combout\,
	datac => \aProcessor|RegFile|R~1138_combout\,
	datad => \aProcessor|RegFile|R~1136_combout\,
	combout => \aProcessor|RegFile|R~1139_combout\);

-- Location: LCFF_X36_Y13_N29
\aProcessor|RegFile|R~449\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~449_regout\);

-- Location: LCFF_X36_Y13_N11
\aProcessor|RegFile|R~481\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~481_regout\);

-- Location: LCFF_X36_Y14_N27
\aProcessor|RegFile|R~385\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~385_regout\);

-- Location: LCFF_X35_Y13_N13
\aProcessor|RegFile|R~417\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~417_regout\);

-- Location: LCCOMB_X35_Y13_N12
\aProcessor|RegFile|R~1147\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1147_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|RegFile|R~417_regout\) # (\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~385_regout\ & ((!\aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~385_regout\,
	datac => \aProcessor|RegFile|R~417_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1147_combout\);

-- Location: LCCOMB_X36_Y13_N10
\aProcessor|RegFile|R~1148\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1148_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1147_combout\ & ((\aProcessor|RegFile|R~481_regout\))) # (!\aProcessor|RegFile|R~1147_combout\ & (\aProcessor|RegFile|R~449_regout\)))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~449_regout\,
	datac => \aProcessor|RegFile|R~481_regout\,
	datad => \aProcessor|RegFile|R~1147_combout\,
	combout => \aProcessor|RegFile|R~1148_combout\);

-- Location: LCFF_X37_Y13_N31
\aProcessor|RegFile|R~353\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~353_regout\);

-- Location: LCFF_X33_Y16_N21
\aProcessor|RegFile|R~289\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~289_regout\);

-- Location: LCCOMB_X38_Y13_N30
\aProcessor|RegFile|R~257feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~257feeder_combout\ = \aProcessor|RY|Q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(1),
	combout => \aProcessor|RegFile|R~257feeder_combout\);

-- Location: LCFF_X38_Y13_N31
\aProcessor|RegFile|R~257\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~257feeder_combout\,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~257_regout\);

-- Location: LCCOMB_X38_Y13_N4
\aProcessor|RegFile|R~1142\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1142_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~321_regout\)) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~257_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~321_regout\,
	datab => \aProcessor|RegFile|R~257_regout\,
	datac => \aProcessor|IR|Q\(22),
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1142_combout\);

-- Location: LCCOMB_X33_Y16_N20
\aProcessor|RegFile|R~1143\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1143_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1142_combout\ & (\aProcessor|RegFile|R~353_regout\)) # (!\aProcessor|RegFile|R~1142_combout\ & ((\aProcessor|RegFile|R~289_regout\))))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~353_regout\,
	datac => \aProcessor|RegFile|R~289_regout\,
	datad => \aProcessor|RegFile|R~1142_combout\,
	combout => \aProcessor|RegFile|R~1143_combout\);

-- Location: LCFF_X32_Y15_N29
\aProcessor|RegFile|R~33\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~33_regout\);

-- Location: LCFF_X32_Y15_N19
\aProcessor|RegFile|R~1\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~1_regout\);

-- Location: LCCOMB_X31_Y15_N18
\aProcessor|RegFile|R~1144\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1144_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~65_regout\)) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~65_regout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|IR|Q\(23),
	datad => \aProcessor|RegFile|R~1_regout\,
	combout => \aProcessor|RegFile|R~1144_combout\);

-- Location: LCCOMB_X32_Y15_N28
\aProcessor|RegFile|R~1145\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1145_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1144_combout\ & (\aProcessor|RegFile|R~97_regout\)) # (!\aProcessor|RegFile|R~1144_combout\ & ((\aProcessor|RegFile|R~33_regout\))))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~97_regout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~33_regout\,
	datad => \aProcessor|RegFile|R~1144_combout\,
	combout => \aProcessor|RegFile|R~1145_combout\);

-- Location: LCCOMB_X37_Y19_N0
\aProcessor|RegFile|R~1146\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1146_combout\ = (\aProcessor|IR|Q\(24) & (\aProcessor|IR|Q\(25))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~1143_combout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1145_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~1143_combout\,
	datad => \aProcessor|RegFile|R~1145_combout\,
	combout => \aProcessor|RegFile|R~1146_combout\);

-- Location: LCCOMB_X37_Y19_N22
\aProcessor|RegFile|R~1149\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1149_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1146_combout\ & ((\aProcessor|RegFile|R~1148_combout\))) # (!\aProcessor|RegFile|R~1146_combout\ & (\aProcessor|RegFile|R~1141_combout\)))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~1146_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1141_combout\,
	datab => \aProcessor|RegFile|R~1148_combout\,
	datac => \aProcessor|IR|Q\(24),
	datad => \aProcessor|RegFile|R~1146_combout\,
	combout => \aProcessor|RegFile|R~1149_combout\);

-- Location: LCCOMB_X25_Y15_N12
\aProcessor|RegFile|R~1150\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1150_combout\ = (\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~1139_combout\)) # (!\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~1149_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~1139_combout\,
	datad => \aProcessor|RegFile|R~1149_combout\,
	combout => \aProcessor|RegFile|R~1150_combout\);

-- Location: LCFF_X24_Y15_N11
\aProcessor|RB|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RegFile|R~1150_combout\,
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(1));

-- Location: LCCOMB_X27_Y18_N0
\aProcessor|RM|Q[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[1]~feeder_combout\ = \aProcessor|RB|Q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RB|Q\(1),
	combout => \aProcessor|RM|Q[1]~feeder_combout\);

-- Location: LCFF_X27_Y18_N1
\aProcessor|RM|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[1]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(1));

-- Location: LCCOMB_X27_Y18_N8
\Memory|RAM1|mem_bank~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~1_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~1_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~1_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(1),
	combout => \Memory|RAM1|mem_bank~1_combout\);

-- Location: LCCOMB_X28_Y18_N16
\aProcessor|RY|Q[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[1]~1_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~33_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~33_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~1_combout\,
	combout => \aProcessor|RY|Q[1]~1_combout\);

-- Location: LCCOMB_X22_Y13_N12
\aProcessor|ALU|Selector34~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector34~4_combout\ = (\aProcessor|ALU|Selector26~2_combout\ & (((\aProcessor|ALU|Selector26~3_combout\)))) # (!\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|RA|Q\(2)))) # 
-- (!\aProcessor|ALU|Selector26~3_combout\ & (\aProcessor|ALU|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add1~2_combout\,
	datab => \aProcessor|RA|Q\(2),
	datac => \aProcessor|ALU|Selector26~2_combout\,
	datad => \aProcessor|ALU|Selector26~3_combout\,
	combout => \aProcessor|ALU|Selector34~4_combout\);

-- Location: LCCOMB_X24_Y15_N28
\aProcessor|MuxB|ShiftRight0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~1_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(7))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|IR|Q\(7),
	datad => \aProcessor|RB|Q\(1),
	combout => \aProcessor|MuxB|ShiftRight0~1_combout\);

-- Location: LCCOMB_X22_Y12_N18
\aProcessor|ALU|Selector34~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector34~0_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|CSG|SelectSignals|ALU_Op\(1))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|RA|Q\(1) & ((!\aProcessor|CSG|SelectSignals|ALU_Op\(1)) # 
-- (!\aProcessor|MuxB|ShiftRight0~1_combout\))) # (!\aProcessor|RA|Q\(1) & (\aProcessor|MuxB|ShiftRight0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(1),
	datab => \aProcessor|MuxB|ShiftRight0~1_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector34~0_combout\);

-- Location: LCCOMB_X22_Y12_N4
\aProcessor|ALU|Selector34~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector34~1_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Selector34~0_combout\ & ((!\aProcessor|RA|Q\(1)))) # (!\aProcessor|ALU|Selector34~0_combout\ & (\aProcessor|ALU|Add3~2_combout\)))) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|ALU|Selector34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add3~2_combout\,
	datab => \aProcessor|RA|Q\(1),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|ALU|Selector34~0_combout\,
	combout => \aProcessor|ALU|Selector34~1_combout\);

-- Location: LCCOMB_X18_Y16_N2
\aProcessor|ALU|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~2_combout\ = (\aProcessor|RA|Q\(1) & (!\aProcessor|ALU|Add0~1\)) # (!\aProcessor|RA|Q\(1) & ((\aProcessor|ALU|Add0~1\) # (GND)))
-- \aProcessor|ALU|Add0~3\ = CARRY((!\aProcessor|ALU|Add0~1\) # (!\aProcessor|RA|Q\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(1),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~1\,
	combout => \aProcessor|ALU|Add0~2_combout\,
	cout => \aProcessor|ALU|Add0~3\);

-- Location: LCCOMB_X21_Y16_N2
\aProcessor|ALU|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~2_combout\ = (\aProcessor|MuxB|ShiftRight0~1_combout\ & ((\aProcessor|RA|Q\(1) & (!\aProcessor|ALU|Add2~1\)) # (!\aProcessor|RA|Q\(1) & ((\aProcessor|ALU|Add2~1\) # (GND))))) # (!\aProcessor|MuxB|ShiftRight0~1_combout\ & 
-- ((\aProcessor|RA|Q\(1) & (\aProcessor|ALU|Add2~1\ & VCC)) # (!\aProcessor|RA|Q\(1) & (!\aProcessor|ALU|Add2~1\))))
-- \aProcessor|ALU|Add2~3\ = CARRY((\aProcessor|MuxB|ShiftRight0~1_combout\ & ((!\aProcessor|ALU|Add2~1\) # (!\aProcessor|RA|Q\(1)))) # (!\aProcessor|MuxB|ShiftRight0~1_combout\ & (!\aProcessor|RA|Q\(1) & !\aProcessor|ALU|Add2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~1_combout\,
	datab => \aProcessor|RA|Q\(1),
	datad => VCC,
	cin => \aProcessor|ALU|Add2~1\,
	combout => \aProcessor|ALU|Add2~2_combout\,
	cout => \aProcessor|ALU|Add2~3\);

-- Location: LCCOMB_X22_Y16_N26
\aProcessor|ALU|Selector34~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector34~2_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & (((\aProcessor|ALU|Selector26~0_combout\) # (\aProcessor|ALU|Add2~2_combout\)))) # (!\aProcessor|ALU|Selector26~1_combout\ & (\aProcessor|ALU|Add0~2_combout\ & 
-- (!\aProcessor|ALU|Selector26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~1_combout\,
	datab => \aProcessor|ALU|Add0~2_combout\,
	datac => \aProcessor|ALU|Selector26~0_combout\,
	datad => \aProcessor|ALU|Add2~2_combout\,
	combout => \aProcessor|ALU|Selector34~2_combout\);

-- Location: LCCOMB_X21_Y14_N0
\aProcessor|ALU|Selector34~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector34~3_combout\ = (\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector34~2_combout\ & (\aProcessor|ALU|RZ~2_combout\)) # (!\aProcessor|ALU|Selector34~2_combout\ & ((\aProcessor|ALU|Selector34~1_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~0_combout\ & (((\aProcessor|ALU|Selector34~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|RZ~2_combout\,
	datab => \aProcessor|ALU|Selector26~0_combout\,
	datac => \aProcessor|ALU|Selector34~1_combout\,
	datad => \aProcessor|ALU|Selector34~2_combout\,
	combout => \aProcessor|ALU|Selector34~3_combout\);

-- Location: LCCOMB_X21_Y14_N22
\aProcessor|ALU|Selector34~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector34~5_combout\ = (\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector34~4_combout\ & (\aProcessor|RA|Q\(1))) # (!\aProcessor|ALU|Selector34~4_combout\ & ((\aProcessor|ALU|Selector34~3_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~2_combout\ & (((\aProcessor|ALU|Selector34~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~2_combout\,
	datab => \aProcessor|RA|Q\(1),
	datac => \aProcessor|ALU|Selector34~4_combout\,
	datad => \aProcessor|ALU|Selector34~3_combout\,
	combout => \aProcessor|ALU|Selector34~5_combout\);

-- Location: LCCOMB_X21_Y14_N28
\aProcessor|ALU|Selector34~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector34~6_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|ALU|Selector26~4_combout\ & (\aProcessor|RA|Q\(0))) # (!\aProcessor|ALU|Selector26~4_combout\ & ((\aProcessor|ALU|Selector34~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|RA|Q\(0),
	datac => \aProcessor|ALU|Selector26~4_combout\,
	datad => \aProcessor|ALU|Selector34~5_combout\,
	combout => \aProcessor|ALU|Selector34~6_combout\);

-- Location: LCCOMB_X21_Y14_N12
\aProcessor|ALU|Selector34~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector34~7_combout\ = (\aProcessor|ALU|Selector34~6_combout\) # ((\aProcessor|MuxB|ShiftRight0~1_combout\ & \aProcessor|ALU|Selector4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~1_combout\,
	datac => \aProcessor|ALU|Selector4~0_combout\,
	datad => \aProcessor|ALU|Selector34~6_combout\,
	combout => \aProcessor|ALU|Selector34~7_combout\);

-- Location: LCFF_X21_Y14_N13
\aProcessor|RZ|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector34~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(1));

-- Location: LCFF_X28_Y18_N17
\aProcessor|RY|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[1]~1_combout\,
	sdata => \aProcessor|RZ|Q\(1),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(1));

-- Location: LCFF_X29_Y18_N25
\aProcessor|RegFile|R~929\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~929_regout\);

-- Location: LCCOMB_X32_Y18_N4
\aProcessor|RegFile|R~1151\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1151_combout\ = (\aProcessor|IR|Q\(29) & (\aProcessor|IR|Q\(30))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~801_regout\)) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~545_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~801_regout\,
	datad => \aProcessor|RegFile|R~545_regout\,
	combout => \aProcessor|RegFile|R~1151_combout\);

-- Location: LCCOMB_X29_Y18_N24
\aProcessor|RegFile|R~1152\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1152_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1151_combout\ & ((\aProcessor|RegFile|R~929_regout\))) # (!\aProcessor|RegFile|R~1151_combout\ & (\aProcessor|RegFile|R~673_regout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1151_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~673_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~929_regout\,
	datad => \aProcessor|RegFile|R~1151_combout\,
	combout => \aProcessor|RegFile|R~1152_combout\);

-- Location: LCFF_X40_Y16_N21
\aProcessor|RegFile|R~737\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(1),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~737_regout\);

-- Location: LCCOMB_X37_Y20_N28
\aProcessor|RegFile|R~865feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~865feeder_combout\ = \aProcessor|RY|Q\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(1),
	combout => \aProcessor|RegFile|R~865feeder_combout\);

-- Location: LCFF_X37_Y20_N29
\aProcessor|RegFile|R~865\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~865feeder_combout\,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~865_regout\);

-- Location: LCCOMB_X37_Y20_N2
\aProcessor|RegFile|R~1158\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1158_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~865_regout\)) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~609_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~865_regout\,
	datac => \aProcessor|RegFile|R~609_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1158_combout\);

-- Location: LCCOMB_X40_Y16_N20
\aProcessor|RegFile|R~1159\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1159_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1158_combout\ & (\aProcessor|RegFile|R~993_regout\)) # (!\aProcessor|RegFile|R~1158_combout\ & ((\aProcessor|RegFile|R~737_regout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~993_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~737_regout\,
	datad => \aProcessor|RegFile|R~1158_combout\,
	combout => \aProcessor|RegFile|R~1159_combout\);

-- Location: LCCOMB_X36_Y18_N14
\aProcessor|RegFile|R~1153\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1153_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~705_regout\) # ((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & (((\aProcessor|RegFile|R~577_regout\ & !\aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~705_regout\,
	datac => \aProcessor|RegFile|R~577_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1153_combout\);

-- Location: LCCOMB_X36_Y20_N14
\aProcessor|RegFile|R~1154\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1154_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1153_combout\ & ((\aProcessor|RegFile|R~961_regout\))) # (!\aProcessor|RegFile|R~1153_combout\ & (\aProcessor|RegFile|R~833_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1153_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~833_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~961_regout\,
	datad => \aProcessor|RegFile|R~1153_combout\,
	combout => \aProcessor|RegFile|R~1154_combout\);

-- Location: LCCOMB_X35_Y10_N30
\aProcessor|RegFile|R~1157\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1157_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|RegFile|R~1154_combout\) # (\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~1156_combout\ & ((!\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1156_combout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~1154_combout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1157_combout\);

-- Location: LCCOMB_X34_Y10_N12
\aProcessor|RegFile|R~1160\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1160_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1157_combout\ & ((\aProcessor|RegFile|R~1159_combout\))) # (!\aProcessor|RegFile|R~1157_combout\ & (\aProcessor|RegFile|R~1152_combout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1157_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~1152_combout\,
	datac => \aProcessor|RegFile|R~1159_combout\,
	datad => \aProcessor|RegFile|R~1157_combout\,
	combout => \aProcessor|RegFile|R~1160_combout\);

-- Location: LCCOMB_X22_Y14_N8
\aProcessor|RegFile|R~1171\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1171_combout\ = (\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~1160_combout\))) # (!\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~1170_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1170_combout\,
	datac => \aProcessor|IR|Q\(31),
	datad => \aProcessor|RegFile|R~1160_combout\,
	combout => \aProcessor|RegFile|R~1171_combout\);

-- Location: LCFF_X22_Y14_N9
\aProcessor|RA|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1171_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(1));

-- Location: LCCOMB_X23_Y14_N20
\aProcessor|ALU|Add1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~4_combout\ = ((\aProcessor|RA|Q\(2) $ (\aProcessor|MuxB|ShiftRight0~2_combout\ $ (!\aProcessor|ALU|Add1~3\)))) # (GND)
-- \aProcessor|ALU|Add1~5\ = CARRY((\aProcessor|RA|Q\(2) & ((\aProcessor|MuxB|ShiftRight0~2_combout\) # (!\aProcessor|ALU|Add1~3\))) # (!\aProcessor|RA|Q\(2) & (\aProcessor|MuxB|ShiftRight0~2_combout\ & !\aProcessor|ALU|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(2),
	datab => \aProcessor|MuxB|ShiftRight0~2_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~3\,
	combout => \aProcessor|ALU|Add1~4_combout\,
	cout => \aProcessor|ALU|Add1~5\);

-- Location: LCCOMB_X18_Y16_N4
\aProcessor|ALU|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~4_combout\ = (\aProcessor|RA|Q\(2) & (\aProcessor|ALU|Add0~3\ $ (GND))) # (!\aProcessor|RA|Q\(2) & (!\aProcessor|ALU|Add0~3\ & VCC))
-- \aProcessor|ALU|Add0~5\ = CARRY((\aProcessor|RA|Q\(2) & !\aProcessor|ALU|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(2),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~3\,
	combout => \aProcessor|ALU|Add0~4_combout\,
	cout => \aProcessor|ALU|Add0~5\);

-- Location: LCCOMB_X21_Y16_N4
\aProcessor|ALU|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~4_combout\ = ((\aProcessor|MuxB|ShiftRight0~2_combout\ $ (\aProcessor|RA|Q\(2) $ (\aProcessor|ALU|Add2~3\)))) # (GND)
-- \aProcessor|ALU|Add2~5\ = CARRY((\aProcessor|MuxB|ShiftRight0~2_combout\ & (\aProcessor|RA|Q\(2) & !\aProcessor|ALU|Add2~3\)) # (!\aProcessor|MuxB|ShiftRight0~2_combout\ & ((\aProcessor|RA|Q\(2)) # (!\aProcessor|ALU|Add2~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~2_combout\,
	datab => \aProcessor|RA|Q\(2),
	datad => VCC,
	cin => \aProcessor|ALU|Add2~3\,
	combout => \aProcessor|ALU|Add2~4_combout\,
	cout => \aProcessor|ALU|Add2~5\);

-- Location: LCCOMB_X20_Y16_N4
\aProcessor|ALU|Selector33~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector33~11_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (((\aProcessor|ALU|Add0~4_combout\)))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(1) & ((\aProcessor|ALU|Add2~4_combout\))) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & (\aProcessor|ALU|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|ALU|Add0~4_combout\,
	datad => \aProcessor|ALU|Add2~4_combout\,
	combout => \aProcessor|ALU|Selector33~11_combout\);

-- Location: LCCOMB_X21_Y18_N0
\aProcessor|ALU|Add3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~1_cout\ = CARRY(!\aProcessor|RA|Q\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(0),
	datad => VCC,
	cout => \aProcessor|ALU|Add3~1_cout\);

-- Location: LCCOMB_X21_Y18_N4
\aProcessor|ALU|Add3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~4_combout\ = (\aProcessor|RA|Q\(2) & (!\aProcessor|ALU|Add3~3\ & VCC)) # (!\aProcessor|RA|Q\(2) & (\aProcessor|ALU|Add3~3\ $ (GND)))
-- \aProcessor|ALU|Add3~5\ = CARRY((!\aProcessor|RA|Q\(2) & !\aProcessor|ALU|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(2),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~3\,
	combout => \aProcessor|ALU|Add3~4_combout\,
	cout => \aProcessor|ALU|Add3~5\);

-- Location: LCCOMB_X24_Y14_N14
\aProcessor|ALU|Selector33~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector33~4_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(1)) # ((\aProcessor|ALU|Add3~4_combout\) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|ALU|Add3~4_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector33~4_combout\);

-- Location: LCCOMB_X24_Y14_N22
\aProcessor|ALU|Selector33~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector33~2_combout\ = (\aProcessor|RA|Q\(2) & (((!\aProcessor|MuxB|ShiftRight0~2_combout\ & !\aProcessor|CSG|SelectSignals|ALU_Op\(0))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1)))) # (!\aProcessor|RA|Q\(2) & 
-- ((\aProcessor|MuxB|ShiftRight0~2_combout\) # ((\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~2_combout\,
	datab => \aProcessor|RA|Q\(2),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector33~2_combout\);

-- Location: LCCOMB_X24_Y14_N8
\aProcessor|ALU|Selector33~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector33~5_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & (\aProcessor|ALU|Selector33~3_combout\)) # (!\aProcessor|ALU|Selector26~1_combout\ & (((\aProcessor|ALU|Selector33~4_combout\ & \aProcessor|ALU|Selector33~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector33~3_combout\,
	datab => \aProcessor|ALU|Selector26~1_combout\,
	datac => \aProcessor|ALU|Selector33~4_combout\,
	datad => \aProcessor|ALU|Selector33~2_combout\,
	combout => \aProcessor|ALU|Selector33~5_combout\);

-- Location: LCCOMB_X20_Y16_N0
\aProcessor|ALU|Selector33~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector33~6_combout\ = (\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector33~5_combout\))) # (!\aProcessor|ALU|Selector26~0_combout\ & (\aProcessor|ALU|Selector33~11_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|ALU|Selector26~0_combout\,
	datac => \aProcessor|ALU|Selector33~11_combout\,
	datad => \aProcessor|ALU|Selector33~5_combout\,
	combout => \aProcessor|ALU|Selector33~6_combout\);

-- Location: LCCOMB_X20_Y16_N2
\aProcessor|ALU|Selector33~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector33~7_combout\ = (\aProcessor|ALU|Selector26~2_combout\ & (((\aProcessor|ALU|Selector26~3_combout\) # (\aProcessor|ALU|Selector33~6_combout\)))) # (!\aProcessor|ALU|Selector26~2_combout\ & (\aProcessor|ALU|Add1~4_combout\ & 
-- (!\aProcessor|ALU|Selector26~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~2_combout\,
	datab => \aProcessor|ALU|Add1~4_combout\,
	datac => \aProcessor|ALU|Selector26~3_combout\,
	datad => \aProcessor|ALU|Selector33~6_combout\,
	combout => \aProcessor|ALU|Selector33~7_combout\);

-- Location: LCCOMB_X20_Y16_N12
\aProcessor|ALU|Selector33~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector33~8_combout\ = (\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|ALU|Selector33~7_combout\ & (\aProcessor|RA|Q\(2))) # (!\aProcessor|ALU|Selector33~7_combout\ & ((\aProcessor|RA|Q\(3)))))) # 
-- (!\aProcessor|ALU|Selector26~3_combout\ & (((\aProcessor|ALU|Selector33~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(2),
	datab => \aProcessor|RA|Q\(3),
	datac => \aProcessor|ALU|Selector26~3_combout\,
	datad => \aProcessor|ALU|Selector33~7_combout\,
	combout => \aProcessor|ALU|Selector33~8_combout\);

-- Location: LCCOMB_X21_Y14_N30
\aProcessor|ALU|Selector33~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector33~9_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|ALU|Selector26~4_combout\ & (\aProcessor|RA|Q\(1))) # (!\aProcessor|ALU|Selector26~4_combout\ & ((\aProcessor|ALU|Selector33~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|RA|Q\(1),
	datac => \aProcessor|ALU|Selector26~4_combout\,
	datad => \aProcessor|ALU|Selector33~8_combout\,
	combout => \aProcessor|ALU|Selector33~9_combout\);

-- Location: LCCOMB_X21_Y14_N14
\aProcessor|ALU|Selector33~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector33~10_combout\ = (\aProcessor|ALU|Selector33~9_combout\) # ((\aProcessor|ALU|Selector4~0_combout\ & \aProcessor|MuxB|ShiftRight0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|ALU|Selector4~0_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~2_combout\,
	datad => \aProcessor|ALU|Selector33~9_combout\,
	combout => \aProcessor|ALU|Selector33~10_combout\);

-- Location: LCFF_X21_Y14_N15
\aProcessor|RZ|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector33~10_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(2));

-- Location: LCFF_X28_Y17_N17
\aProcessor|RY|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[2]~2_combout\,
	sdata => \aProcessor|RZ|Q\(2),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(2));

-- Location: LCCOMB_X38_Y14_N24
\aProcessor|RegFile|R~482feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~482feeder_combout\ = \aProcessor|RY|Q\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(2),
	combout => \aProcessor|RegFile|R~482feeder_combout\);

-- Location: LCFF_X38_Y14_N25
\aProcessor|RegFile|R~482\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~482feeder_combout\,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~482_regout\);

-- Location: LCCOMB_X36_Y14_N28
\aProcessor|RegFile|R~1189\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1189_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~450_regout\))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~386_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~386_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~450_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1189_combout\);

-- Location: LCCOMB_X29_Y12_N6
\aProcessor|RegFile|R~1190\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1190_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1189_combout\ & ((\aProcessor|RegFile|R~482_regout\))) # (!\aProcessor|RegFile|R~1189_combout\ & (\aProcessor|RegFile|R~418_regout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~418_regout\,
	datab => \aProcessor|RegFile|R~482_regout\,
	datac => \aProcessor|IR|Q\(27),
	datad => \aProcessor|RegFile|R~1189_combout\,
	combout => \aProcessor|RegFile|R~1190_combout\);

-- Location: LCCOMB_X37_Y13_N28
\aProcessor|RegFile|R~1183\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1183_combout\ = (\aProcessor|RegFile|R~1182_combout\ & (((\aProcessor|RegFile|R~354_regout\)) # (!\aProcessor|IR|Q\(28)))) # (!\aProcessor|RegFile|R~1182_combout\ & (\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~322_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1182_combout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~322_regout\,
	datad => \aProcessor|RegFile|R~354_regout\,
	combout => \aProcessor|RegFile|R~1183_combout\);

-- Location: LCCOMB_X28_Y13_N0
\aProcessor|RegFile|R~1191\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1191_combout\ = (\aProcessor|RegFile|R~1188_combout\ & ((\aProcessor|RegFile|R~1190_combout\) # ((!\aProcessor|IR|Q\(30))))) # (!\aProcessor|RegFile|R~1188_combout\ & (((\aProcessor|IR|Q\(30) & \aProcessor|RegFile|R~1183_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1188_combout\,
	datab => \aProcessor|RegFile|R~1190_combout\,
	datac => \aProcessor|IR|Q\(30),
	datad => \aProcessor|RegFile|R~1183_combout\,
	combout => \aProcessor|RegFile|R~1191_combout\);

-- Location: LCFF_X33_Y12_N19
\aProcessor|RegFile|R~898\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~898_regout\);

-- Location: LCFF_X33_Y12_N9
\aProcessor|RegFile|R~770\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~770_regout\);

-- Location: LCFF_X33_Y15_N9
\aProcessor|RegFile|R~514\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(2),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~514_regout\);

-- Location: LCCOMB_X33_Y15_N8
\aProcessor|RegFile|R~1176\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1176_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~770_regout\)) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~514_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~770_regout\,
	datac => \aProcessor|RegFile|R~514_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1176_combout\);

-- Location: LCCOMB_X34_Y10_N24
\aProcessor|RegFile|R~1177\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1177_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1176_combout\ & ((\aProcessor|RegFile|R~898_regout\))) # (!\aProcessor|RegFile|R~1176_combout\ & (\aProcessor|RegFile|R~642_regout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~642_regout\,
	datab => \aProcessor|RegFile|R~898_regout\,
	datac => \aProcessor|IR|Q\(29),
	datad => \aProcessor|RegFile|R~1176_combout\,
	combout => \aProcessor|RegFile|R~1177_combout\);

-- Location: LCCOMB_X33_Y19_N8
\aProcessor|RegFile|R~1175\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1175_combout\ = (\aProcessor|RegFile|R~1174_combout\ & ((\aProcessor|RegFile|R~930_regout\) # ((!\aProcessor|IR|Q\(30))))) # (!\aProcessor|RegFile|R~1174_combout\ & (((\aProcessor|RegFile|R~802_regout\ & \aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1174_combout\,
	datab => \aProcessor|RegFile|R~930_regout\,
	datac => \aProcessor|RegFile|R~802_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1175_combout\);

-- Location: LCCOMB_X34_Y10_N14
\aProcessor|RegFile|R~1178\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1178_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28)) # ((\aProcessor|RegFile|R~1175_combout\)))) # (!\aProcessor|IR|Q\(27) & (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~1177_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~1177_combout\,
	datad => \aProcessor|RegFile|R~1175_combout\,
	combout => \aProcessor|RegFile|R~1178_combout\);

-- Location: LCCOMB_X37_Y17_N30
\aProcessor|RegFile|R~1172\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1172_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~834_regout\) # ((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & (((\aProcessor|RegFile|R~578_regout\ & !\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~834_regout\,
	datac => \aProcessor|RegFile|R~578_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1172_combout\);

-- Location: LCCOMB_X35_Y17_N22
\aProcessor|RegFile|R~1173\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1173_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1172_combout\ & (\aProcessor|RegFile|R~962_regout\)) # (!\aProcessor|RegFile|R~1172_combout\ & ((\aProcessor|RegFile|R~706_regout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1172_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~962_regout\,
	datac => \aProcessor|RegFile|R~706_regout\,
	datad => \aProcessor|RegFile|R~1172_combout\,
	combout => \aProcessor|RegFile|R~1173_combout\);

-- Location: LCCOMB_X34_Y10_N22
\aProcessor|RegFile|R~1181\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1181_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1178_combout\ & (\aProcessor|RegFile|R~1180_combout\)) # (!\aProcessor|RegFile|R~1178_combout\ & ((\aProcessor|RegFile|R~1173_combout\))))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~1178_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1180_combout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~1178_combout\,
	datad => \aProcessor|RegFile|R~1173_combout\,
	combout => \aProcessor|RegFile|R~1181_combout\);

-- Location: LCCOMB_X22_Y14_N26
\aProcessor|RegFile|R~1192\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1192_combout\ = (\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~1181_combout\))) # (!\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~1191_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(31),
	datac => \aProcessor|RegFile|R~1191_combout\,
	datad => \aProcessor|RegFile|R~1181_combout\,
	combout => \aProcessor|RegFile|R~1192_combout\);

-- Location: LCFF_X22_Y14_N27
\aProcessor|RA|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1192_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(2));

-- Location: LCCOMB_X21_Y18_N6
\aProcessor|ALU|Add3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~6_combout\ = (\aProcessor|RA|Q\(3) & ((\aProcessor|ALU|Add3~5\) # (GND))) # (!\aProcessor|RA|Q\(3) & (!\aProcessor|ALU|Add3~5\))
-- \aProcessor|ALU|Add3~7\ = CARRY((\aProcessor|RA|Q\(3)) # (!\aProcessor|ALU|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(3),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~5\,
	combout => \aProcessor|ALU|Add3~6_combout\,
	cout => \aProcessor|ALU|Add3~7\);

-- Location: LCCOMB_X24_Y15_N16
\aProcessor|MuxB|ShiftRight0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~3_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(9))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|IR|Q\(9),
	datad => \aProcessor|RB|Q\(3),
	combout => \aProcessor|MuxB|ShiftRight0~3_combout\);

-- Location: LCCOMB_X22_Y18_N22
\aProcessor|ALU|Selector32~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector32~0_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|CSG|SelectSignals|ALU_Op\(1))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|RA|Q\(3) & ((!\aProcessor|MuxB|ShiftRight0~3_combout\) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(1)))) # (!\aProcessor|RA|Q\(3) & ((\aProcessor|MuxB|ShiftRight0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(3),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|MuxB|ShiftRight0~3_combout\,
	combout => \aProcessor|ALU|Selector32~0_combout\);

-- Location: LCCOMB_X22_Y18_N20
\aProcessor|ALU|Selector32~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector32~1_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Selector32~0_combout\ & (!\aProcessor|RA|Q\(3))) # (!\aProcessor|ALU|Selector32~0_combout\ & ((\aProcessor|ALU|Add3~6_combout\))))) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|ALU|Selector32~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(3),
	datab => \aProcessor|ALU|Add3~6_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|ALU|Selector32~0_combout\,
	combout => \aProcessor|ALU|Selector32~1_combout\);

-- Location: LCCOMB_X21_Y16_N6
\aProcessor|ALU|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~6_combout\ = (\aProcessor|MuxB|ShiftRight0~3_combout\ & ((\aProcessor|RA|Q\(3) & (!\aProcessor|ALU|Add2~5\)) # (!\aProcessor|RA|Q\(3) & ((\aProcessor|ALU|Add2~5\) # (GND))))) # (!\aProcessor|MuxB|ShiftRight0~3_combout\ & 
-- ((\aProcessor|RA|Q\(3) & (\aProcessor|ALU|Add2~5\ & VCC)) # (!\aProcessor|RA|Q\(3) & (!\aProcessor|ALU|Add2~5\))))
-- \aProcessor|ALU|Add2~7\ = CARRY((\aProcessor|MuxB|ShiftRight0~3_combout\ & ((!\aProcessor|ALU|Add2~5\) # (!\aProcessor|RA|Q\(3)))) # (!\aProcessor|MuxB|ShiftRight0~3_combout\ & (!\aProcessor|RA|Q\(3) & !\aProcessor|ALU|Add2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~3_combout\,
	datab => \aProcessor|RA|Q\(3),
	datad => VCC,
	cin => \aProcessor|ALU|Add2~5\,
	combout => \aProcessor|ALU|Add2~6_combout\,
	cout => \aProcessor|ALU|Add2~7\);

-- Location: LCCOMB_X18_Y16_N6
\aProcessor|ALU|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~6_combout\ = (\aProcessor|RA|Q\(3) & (!\aProcessor|ALU|Add0~5\)) # (!\aProcessor|RA|Q\(3) & ((\aProcessor|ALU|Add0~5\) # (GND)))
-- \aProcessor|ALU|Add0~7\ = CARRY((!\aProcessor|ALU|Add0~5\) # (!\aProcessor|RA|Q\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(3),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~5\,
	combout => \aProcessor|ALU|Add0~6_combout\,
	cout => \aProcessor|ALU|Add0~7\);

-- Location: LCCOMB_X22_Y18_N6
\aProcessor|ALU|Selector32~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector32~2_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & ((\aProcessor|ALU|Selector26~0_combout\) # ((\aProcessor|ALU|Add2~6_combout\)))) # (!\aProcessor|ALU|Selector26~1_combout\ & (!\aProcessor|ALU|Selector26~0_combout\ & 
-- ((\aProcessor|ALU|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~1_combout\,
	datab => \aProcessor|ALU|Selector26~0_combout\,
	datac => \aProcessor|ALU|Add2~6_combout\,
	datad => \aProcessor|ALU|Add0~6_combout\,
	combout => \aProcessor|ALU|Selector32~2_combout\);

-- Location: LCCOMB_X22_Y18_N14
\aProcessor|ALU|Selector32~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector32~3_combout\ = (\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector32~2_combout\ & (\aProcessor|ALU|RZ~3_combout\)) # (!\aProcessor|ALU|Selector32~2_combout\ & ((\aProcessor|ALU|Selector32~1_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~0_combout\ & (((\aProcessor|ALU|Selector32~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|RZ~3_combout\,
	datab => \aProcessor|ALU|Selector26~0_combout\,
	datac => \aProcessor|ALU|Selector32~1_combout\,
	datad => \aProcessor|ALU|Selector32~2_combout\,
	combout => \aProcessor|ALU|Selector32~3_combout\);

-- Location: LCCOMB_X23_Y14_N22
\aProcessor|ALU|Add1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~6_combout\ = (\aProcessor|RA|Q\(3) & ((\aProcessor|MuxB|ShiftRight0~3_combout\ & (\aProcessor|ALU|Add1~5\ & VCC)) # (!\aProcessor|MuxB|ShiftRight0~3_combout\ & (!\aProcessor|ALU|Add1~5\)))) # (!\aProcessor|RA|Q\(3) & 
-- ((\aProcessor|MuxB|ShiftRight0~3_combout\ & (!\aProcessor|ALU|Add1~5\)) # (!\aProcessor|MuxB|ShiftRight0~3_combout\ & ((\aProcessor|ALU|Add1~5\) # (GND)))))
-- \aProcessor|ALU|Add1~7\ = CARRY((\aProcessor|RA|Q\(3) & (!\aProcessor|MuxB|ShiftRight0~3_combout\ & !\aProcessor|ALU|Add1~5\)) # (!\aProcessor|RA|Q\(3) & ((!\aProcessor|ALU|Add1~5\) # (!\aProcessor|MuxB|ShiftRight0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(3),
	datab => \aProcessor|MuxB|ShiftRight0~3_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~5\,
	combout => \aProcessor|ALU|Add1~6_combout\,
	cout => \aProcessor|ALU|Add1~7\);

-- Location: LCCOMB_X22_Y18_N28
\aProcessor|ALU|Selector32~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector32~4_combout\ = (\aProcessor|ALU|Selector26~2_combout\ & (((\aProcessor|ALU|Selector26~3_combout\)))) # (!\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector26~3_combout\ & (\aProcessor|RA|Q\(4))) # 
-- (!\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|ALU|Add1~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(4),
	datab => \aProcessor|ALU|Add1~6_combout\,
	datac => \aProcessor|ALU|Selector26~2_combout\,
	datad => \aProcessor|ALU|Selector26~3_combout\,
	combout => \aProcessor|ALU|Selector32~4_combout\);

-- Location: LCCOMB_X22_Y18_N18
\aProcessor|ALU|Selector32~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector32~5_combout\ = (\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector32~4_combout\ & (\aProcessor|RA|Q\(3))) # (!\aProcessor|ALU|Selector32~4_combout\ & ((\aProcessor|ALU|Selector32~3_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~2_combout\ & (((\aProcessor|ALU|Selector32~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(3),
	datab => \aProcessor|ALU|Selector26~2_combout\,
	datac => \aProcessor|ALU|Selector32~3_combout\,
	datad => \aProcessor|ALU|Selector32~4_combout\,
	combout => \aProcessor|ALU|Selector32~5_combout\);

-- Location: LCCOMB_X22_Y18_N0
\aProcessor|ALU|Selector32~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector32~6_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|ALU|Selector26~4_combout\ & (\aProcessor|RA|Q\(2))) # (!\aProcessor|ALU|Selector26~4_combout\ & ((\aProcessor|ALU|Selector32~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|RA|Q\(2),
	datac => \aProcessor|ALU|Selector26~4_combout\,
	datad => \aProcessor|ALU|Selector32~5_combout\,
	combout => \aProcessor|ALU|Selector32~6_combout\);

-- Location: LCCOMB_X22_Y18_N26
\aProcessor|ALU|Selector32~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector32~7_combout\ = (\aProcessor|ALU|Selector32~6_combout\) # ((\aProcessor|MuxB|ShiftRight0~3_combout\ & \aProcessor|ALU|Selector4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~3_combout\,
	datab => \aProcessor|ALU|Selector4~0_combout\,
	datad => \aProcessor|ALU|Selector32~6_combout\,
	combout => \aProcessor|ALU|Selector32~7_combout\);

-- Location: LCFF_X22_Y18_N27
\aProcessor|RZ|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector32~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(3));

-- Location: LCFF_X24_Y18_N27
\aProcessor|RY|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[3]~3_combout\,
	sdata => \aProcessor|RZ|Q\(3),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(3));

-- Location: LCFF_X37_Y13_N3
\aProcessor|RegFile|R~323\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~323_regout\);

-- Location: LCCOMB_X37_Y13_N2
\aProcessor|RegFile|R~1247\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1247_combout\ = (\aProcessor|IR|Q\(27) & (\aProcessor|IR|Q\(28))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~323_regout\)) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~259_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~323_regout\,
	datad => \aProcessor|RegFile|R~259_regout\,
	combout => \aProcessor|RegFile|R~1247_combout\);

-- Location: LCCOMB_X37_Y13_N8
\aProcessor|RegFile|R~1248\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1248_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1247_combout\ & (\aProcessor|RegFile|R~355_regout\)) # (!\aProcessor|RegFile|R~1247_combout\ & ((\aProcessor|RegFile|R~291_regout\))))) # (!\aProcessor|IR|Q\(27) & 
-- (\aProcessor|RegFile|R~1247_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~1247_combout\,
	datac => \aProcessor|RegFile|R~355_regout\,
	datad => \aProcessor|RegFile|R~291_regout\,
	combout => \aProcessor|RegFile|R~1248_combout\);

-- Location: LCFF_X32_Y15_N23
\aProcessor|RegFile|R~35\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~35_regout\);

-- Location: LCFF_X31_Y16_N29
\aProcessor|RegFile|R~67\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~67_regout\);

-- Location: LCFF_X32_Y15_N1
\aProcessor|RegFile|R~3\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~3_regout\);

-- Location: LCCOMB_X31_Y16_N28
\aProcessor|RegFile|R~1249\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1249_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27)) # ((\aProcessor|RegFile|R~67_regout\)))) # (!\aProcessor|IR|Q\(28) & (!\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~3_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~67_regout\,
	datad => \aProcessor|RegFile|R~3_regout\,
	combout => \aProcessor|RegFile|R~1249_combout\);

-- Location: LCCOMB_X31_Y16_N8
\aProcessor|RegFile|R~1250\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1250_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1249_combout\ & (\aProcessor|RegFile|R~99_regout\)) # (!\aProcessor|RegFile|R~1249_combout\ & ((\aProcessor|RegFile|R~35_regout\))))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1249_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~99_regout\,
	datab => \aProcessor|RegFile|R~35_regout\,
	datac => \aProcessor|IR|Q\(27),
	datad => \aProcessor|RegFile|R~1249_combout\,
	combout => \aProcessor|RegFile|R~1250_combout\);

-- Location: LCCOMB_X25_Y17_N18
\aProcessor|RegFile|R~1251\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1251_combout\ = (\aProcessor|IR|Q\(29) & (\aProcessor|IR|Q\(30))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~1248_combout\)) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1250_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~1248_combout\,
	datad => \aProcessor|RegFile|R~1250_combout\,
	combout => \aProcessor|RegFile|R~1251_combout\);

-- Location: LCFF_X28_Y12_N27
\aProcessor|RegFile|R~227\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~227_regout\);

-- Location: LCCOMB_X34_Y13_N4
\aProcessor|RegFile|R~131feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~131feeder_combout\ = \aProcessor|RY|Q\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(3),
	combout => \aProcessor|RegFile|R~131feeder_combout\);

-- Location: LCFF_X34_Y13_N5
\aProcessor|RegFile|R~131\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~131feeder_combout\,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~131_regout\);

-- Location: LCFF_X32_Y11_N31
\aProcessor|RegFile|R~163\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~163_regout\);

-- Location: LCCOMB_X32_Y11_N30
\aProcessor|RegFile|R~1245\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1245_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~163_regout\))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~131_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~131_regout\,
	datac => \aProcessor|RegFile|R~163_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1245_combout\);

-- Location: LCCOMB_X28_Y11_N10
\aProcessor|RegFile|R~1246\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1246_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1245_combout\ & ((\aProcessor|RegFile|R~227_regout\))) # (!\aProcessor|RegFile|R~1245_combout\ & (\aProcessor|RegFile|R~195_regout\)))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~1245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~195_regout\,
	datab => \aProcessor|RegFile|R~227_regout\,
	datac => \aProcessor|IR|Q\(28),
	datad => \aProcessor|RegFile|R~1245_combout\,
	combout => \aProcessor|RegFile|R~1246_combout\);

-- Location: LCCOMB_X38_Y13_N10
\aProcessor|RegFile|R~1252\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1252_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28)) # ((\aProcessor|RegFile|R~419_regout\)))) # (!\aProcessor|IR|Q\(27) & (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~387_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~387_regout\,
	datad => \aProcessor|RegFile|R~419_regout\,
	combout => \aProcessor|RegFile|R~1252_combout\);

-- Location: LCCOMB_X36_Y13_N30
\aProcessor|RegFile|R~1253\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1253_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1252_combout\ & ((\aProcessor|RegFile|R~483_regout\))) # (!\aProcessor|RegFile|R~1252_combout\ & (\aProcessor|RegFile|R~451_regout\)))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~1252_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~451_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~483_regout\,
	datad => \aProcessor|RegFile|R~1252_combout\,
	combout => \aProcessor|RegFile|R~1253_combout\);

-- Location: LCCOMB_X25_Y17_N0
\aProcessor|RegFile|R~1254\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1254_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1251_combout\ & ((\aProcessor|RegFile|R~1253_combout\))) # (!\aProcessor|RegFile|R~1251_combout\ & (\aProcessor|RegFile|R~1246_combout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (\aProcessor|RegFile|R~1251_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~1251_combout\,
	datac => \aProcessor|RegFile|R~1246_combout\,
	datad => \aProcessor|RegFile|R~1253_combout\,
	combout => \aProcessor|RegFile|R~1254_combout\);

-- Location: LCFF_X28_Y13_N15
\aProcessor|RegFile|R~515\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~515_regout\);

-- Location: LCCOMB_X35_Y11_N16
\aProcessor|RegFile|R~643feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~643feeder_combout\ = \aProcessor|RY|Q\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(3),
	combout => \aProcessor|RegFile|R~643feeder_combout\);

-- Location: LCFF_X35_Y11_N17
\aProcessor|RegFile|R~643\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~643feeder_combout\,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~643_regout\);

-- Location: LCCOMB_X28_Y13_N14
\aProcessor|RegFile|R~1239\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1239_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30)) # ((\aProcessor|RegFile|R~643_regout\)))) # (!\aProcessor|IR|Q\(29) & (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~515_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~515_regout\,
	datad => \aProcessor|RegFile|R~643_regout\,
	combout => \aProcessor|RegFile|R~1239_combout\);

-- Location: LCFF_X33_Y12_N17
\aProcessor|RegFile|R~771\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~771_regout\);

-- Location: LCCOMB_X28_Y13_N4
\aProcessor|RegFile|R~1240\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1240_combout\ = (\aProcessor|RegFile|R~1239_combout\ & ((\aProcessor|RegFile|R~899_regout\) # ((!\aProcessor|IR|Q\(30))))) # (!\aProcessor|RegFile|R~1239_combout\ & (((\aProcessor|IR|Q\(30) & \aProcessor|RegFile|R~771_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~899_regout\,
	datab => \aProcessor|RegFile|R~1239_combout\,
	datac => \aProcessor|IR|Q\(30),
	datad => \aProcessor|RegFile|R~771_regout\,
	combout => \aProcessor|RegFile|R~1240_combout\);

-- Location: LCFF_X35_Y17_N13
\aProcessor|RegFile|R~963\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~963_regout\);

-- Location: LCFF_X37_Y17_N25
\aProcessor|RegFile|R~835\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~835_regout\);

-- Location: LCFF_X35_Y17_N3
\aProcessor|RegFile|R~707\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~707_regout\);

-- Location: LCFF_X37_Y17_N11
\aProcessor|RegFile|R~579\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~579_regout\);

-- Location: LCCOMB_X37_Y17_N10
\aProcessor|RegFile|R~1237\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1237_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~707_regout\)) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~579_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~707_regout\,
	datac => \aProcessor|RegFile|R~579_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1237_combout\);

-- Location: LCCOMB_X37_Y17_N24
\aProcessor|RegFile|R~1238\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1238_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1237_combout\ & (\aProcessor|RegFile|R~963_regout\)) # (!\aProcessor|RegFile|R~1237_combout\ & ((\aProcessor|RegFile|R~835_regout\))))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~963_regout\,
	datac => \aProcessor|RegFile|R~835_regout\,
	datad => \aProcessor|RegFile|R~1237_combout\,
	combout => \aProcessor|RegFile|R~1238_combout\);

-- Location: LCCOMB_X29_Y13_N28
\aProcessor|RegFile|R~1241\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1241_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|RegFile|R~1238_combout\) # (\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~1240_combout\ & ((!\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~1240_combout\,
	datac => \aProcessor|RegFile|R~1238_combout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1241_combout\);

-- Location: LCFF_X33_Y18_N7
\aProcessor|RegFile|R~931\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~931_regout\);

-- Location: LCCOMB_X33_Y18_N12
\aProcessor|RegFile|R~1235\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1235_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29)) # ((\aProcessor|RegFile|R~803_regout\)))) # (!\aProcessor|IR|Q\(30) & (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~547_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~803_regout\,
	datad => \aProcessor|RegFile|R~547_regout\,
	combout => \aProcessor|RegFile|R~1235_combout\);

-- Location: LCCOMB_X33_Y18_N6
\aProcessor|RegFile|R~1236\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1236_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1235_combout\ & ((\aProcessor|RegFile|R~931_regout\))) # (!\aProcessor|RegFile|R~1235_combout\ & (\aProcessor|RegFile|R~675_regout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1235_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~675_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~931_regout\,
	datad => \aProcessor|RegFile|R~1235_combout\,
	combout => \aProcessor|RegFile|R~1236_combout\);

-- Location: LCFF_X35_Y20_N19
\aProcessor|RegFile|R~995\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~995_regout\);

-- Location: LCFF_X37_Y20_N9
\aProcessor|RegFile|R~867\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(3),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~867_regout\);

-- Location: LCCOMB_X37_Y20_N8
\aProcessor|RegFile|R~1242\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1242_combout\ = (\aProcessor|IR|Q\(29) & (\aProcessor|IR|Q\(30))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~867_regout\)) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~611_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~867_regout\,
	datad => \aProcessor|RegFile|R~611_regout\,
	combout => \aProcessor|RegFile|R~1242_combout\);

-- Location: LCCOMB_X35_Y20_N4
\aProcessor|RegFile|R~1243\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1243_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1242_combout\ & (\aProcessor|RegFile|R~995_regout\)) # (!\aProcessor|RegFile|R~1242_combout\ & ((\aProcessor|RegFile|R~739_regout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1242_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~995_regout\,
	datac => \aProcessor|RegFile|R~739_regout\,
	datad => \aProcessor|RegFile|R~1242_combout\,
	combout => \aProcessor|RegFile|R~1243_combout\);

-- Location: LCCOMB_X29_Y13_N22
\aProcessor|RegFile|R~1244\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1244_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1241_combout\ & ((\aProcessor|RegFile|R~1243_combout\))) # (!\aProcessor|RegFile|R~1241_combout\ & (\aProcessor|RegFile|R~1236_combout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (\aProcessor|RegFile|R~1241_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~1241_combout\,
	datac => \aProcessor|RegFile|R~1236_combout\,
	datad => \aProcessor|RegFile|R~1243_combout\,
	combout => \aProcessor|RegFile|R~1244_combout\);

-- Location: LCCOMB_X22_Y18_N16
\aProcessor|RegFile|R~1255\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1255_combout\ = (\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~1244_combout\))) # (!\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~1254_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(31),
	datac => \aProcessor|RegFile|R~1254_combout\,
	datad => \aProcessor|RegFile|R~1244_combout\,
	combout => \aProcessor|RegFile|R~1255_combout\);

-- Location: LCFF_X22_Y18_N17
\aProcessor|RA|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1255_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(3));

-- Location: LCFF_X31_Y20_N1
\aProcessor|RegFile|R~741\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~741_regout\);

-- Location: LCCOMB_X31_Y20_N12
\aProcessor|RegFile|R~1306\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1306_combout\ = (\aProcessor|RegFile|R~1305_combout\ & (((\aProcessor|RegFile|R~997_regout\) # (!\aProcessor|IR|Q\(24))))) # (!\aProcessor|RegFile|R~1305_combout\ & (\aProcessor|RegFile|R~741_regout\ & (\aProcessor|IR|Q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1305_combout\,
	datab => \aProcessor|RegFile|R~741_regout\,
	datac => \aProcessor|IR|Q\(24),
	datad => \aProcessor|RegFile|R~997_regout\,
	combout => \aProcessor|RegFile|R~1306_combout\);

-- Location: LCFF_X33_Y20_N29
\aProcessor|RegFile|R~677\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~677_regout\);

-- Location: LCFF_X32_Y20_N9
\aProcessor|RegFile|R~805\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~805_regout\);

-- Location: LCFF_X32_Y20_N15
\aProcessor|RegFile|R~549\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~549_regout\);

-- Location: LCCOMB_X32_Y20_N14
\aProcessor|RegFile|R~1298\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1298_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~805_regout\) # ((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & (((\aProcessor|RegFile|R~549_regout\ & !\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~805_regout\,
	datac => \aProcessor|RegFile|R~549_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1298_combout\);

-- Location: LCCOMB_X32_Y20_N16
\aProcessor|RegFile|R~1299\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1299_combout\ = (\aProcessor|RegFile|R~1298_combout\ & ((\aProcessor|RegFile|R~933_regout\) # ((!\aProcessor|IR|Q\(24))))) # (!\aProcessor|RegFile|R~1298_combout\ & (((\aProcessor|RegFile|R~677_regout\ & \aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~933_regout\,
	datab => \aProcessor|RegFile|R~677_regout\,
	datac => \aProcessor|RegFile|R~1298_combout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1299_combout\);

-- Location: LCFF_X33_Y12_N13
\aProcessor|RegFile|R~901\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~901_regout\);

-- Location: LCFF_X28_Y13_N3
\aProcessor|RegFile|R~645\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~645_regout\);

-- Location: LCFF_X28_Y13_N25
\aProcessor|RegFile|R~517\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~517_regout\);

-- Location: LCCOMB_X28_Y13_N24
\aProcessor|RegFile|R~1302\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1302_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~645_regout\)) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~517_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~645_regout\,
	datac => \aProcessor|RegFile|R~517_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1302_combout\);

-- Location: LCCOMB_X33_Y12_N12
\aProcessor|RegFile|R~1303\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1303_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1302_combout\ & ((\aProcessor|RegFile|R~901_regout\))) # (!\aProcessor|RegFile|R~1302_combout\ & (\aProcessor|RegFile|R~773_regout\)))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~1302_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~773_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~901_regout\,
	datad => \aProcessor|RegFile|R~1302_combout\,
	combout => \aProcessor|RegFile|R~1303_combout\);

-- Location: LCFF_X36_Y18_N25
\aProcessor|RegFile|R~709\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~709_regout\);

-- Location: LCCOMB_X36_Y18_N24
\aProcessor|RegFile|R~1300\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1300_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|RegFile|R~709_regout\) # (\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~581_regout\ & ((!\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~581_regout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~709_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1300_combout\);

-- Location: LCFF_X36_Y20_N17
\aProcessor|RegFile|R~837\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~837_regout\);

-- Location: LCFF_X36_Y20_N3
\aProcessor|RegFile|R~965\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~965_regout\);

-- Location: LCCOMB_X36_Y20_N16
\aProcessor|RegFile|R~1301\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1301_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1300_combout\ & ((\aProcessor|RegFile|R~965_regout\))) # (!\aProcessor|RegFile|R~1300_combout\ & (\aProcessor|RegFile|R~837_regout\)))) # (!\aProcessor|IR|Q\(25) & 
-- (\aProcessor|RegFile|R~1300_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~1300_combout\,
	datac => \aProcessor|RegFile|R~837_regout\,
	datad => \aProcessor|RegFile|R~965_regout\,
	combout => \aProcessor|RegFile|R~1301_combout\);

-- Location: LCCOMB_X32_Y15_N2
\aProcessor|RegFile|R~1304\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1304_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~1301_combout\) # (\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~1303_combout\ & ((!\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~1303_combout\,
	datac => \aProcessor|RegFile|R~1301_combout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1304_combout\);

-- Location: LCCOMB_X32_Y15_N12
\aProcessor|RegFile|R~1307\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1307_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1304_combout\ & (\aProcessor|RegFile|R~1306_combout\)) # (!\aProcessor|RegFile|R~1304_combout\ & ((\aProcessor|RegFile|R~1299_combout\))))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1304_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~1306_combout\,
	datac => \aProcessor|RegFile|R~1299_combout\,
	datad => \aProcessor|RegFile|R~1304_combout\,
	combout => \aProcessor|RegFile|R~1307_combout\);

-- Location: LCCOMB_X32_Y15_N22
\aProcessor|RegFile|R~1318\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1318_combout\ = (\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~1307_combout\))) # (!\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~1317_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1317_combout\,
	datab => \aProcessor|IR|Q\(26),
	datad => \aProcessor|RegFile|R~1307_combout\,
	combout => \aProcessor|RegFile|R~1318_combout\);

-- Location: LCFF_X24_Y15_N21
\aProcessor|RB|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RegFile|R~1318_combout\,
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(5));

-- Location: LCFF_X25_Y18_N27
\aProcessor|RM|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RB|Q\(5),
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(5));

-- Location: LCCOMB_X25_Y18_N28
\Memory|RAM1|mem_bank~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~5_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~5_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~5_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(5),
	combout => \Memory|RAM1|mem_bank~5_combout\);

-- Location: LCCOMB_X24_Y18_N16
\aProcessor|RY|Q[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[5]~5_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~37_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~37_combout\,
	datab => \aProcessor|InstAddGen|PC\(0),
	datad => \Memory|RAM1|mem_bank~5_combout\,
	combout => \aProcessor|RY|Q[5]~5_combout\);

-- Location: LCCOMB_X23_Y14_N26
\aProcessor|ALU|Add1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~10_combout\ = (\aProcessor|RA|Q\(5) & ((\aProcessor|MuxB|ShiftRight0~5_combout\ & (\aProcessor|ALU|Add1~9\ & VCC)) # (!\aProcessor|MuxB|ShiftRight0~5_combout\ & (!\aProcessor|ALU|Add1~9\)))) # (!\aProcessor|RA|Q\(5) & 
-- ((\aProcessor|MuxB|ShiftRight0~5_combout\ & (!\aProcessor|ALU|Add1~9\)) # (!\aProcessor|MuxB|ShiftRight0~5_combout\ & ((\aProcessor|ALU|Add1~9\) # (GND)))))
-- \aProcessor|ALU|Add1~11\ = CARRY((\aProcessor|RA|Q\(5) & (!\aProcessor|MuxB|ShiftRight0~5_combout\ & !\aProcessor|ALU|Add1~9\)) # (!\aProcessor|RA|Q\(5) & ((!\aProcessor|ALU|Add1~9\) # (!\aProcessor|MuxB|ShiftRight0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(5),
	datab => \aProcessor|MuxB|ShiftRight0~5_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~9\,
	combout => \aProcessor|ALU|Add1~10_combout\,
	cout => \aProcessor|ALU|Add1~11\);

-- Location: LCCOMB_X23_Y14_N8
\aProcessor|ALU|Selector30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector30~4_combout\ = (\aProcessor|ALU|Selector26~2_combout\ & (((\aProcessor|ALU|Selector26~3_combout\)))) # (!\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector26~3_combout\ & (\aProcessor|RA|Q\(6))) # 
-- (!\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|ALU|Add1~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(6),
	datab => \aProcessor|ALU|Add1~10_combout\,
	datac => \aProcessor|ALU|Selector26~2_combout\,
	datad => \aProcessor|ALU|Selector26~3_combout\,
	combout => \aProcessor|ALU|Selector30~4_combout\);

-- Location: LCCOMB_X22_Y16_N0
\aProcessor|ALU|Selector30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector30~0_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (\aProcessor|CSG|SelectSignals|ALU_Op\(1))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|RA|Q\(5) & ((!\aProcessor|MuxB|ShiftRight0~5_combout\) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(1)))) # (!\aProcessor|RA|Q\(5) & ((\aProcessor|MuxB|ShiftRight0~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|RA|Q\(5),
	datac => \aProcessor|MuxB|ShiftRight0~5_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector30~0_combout\);

-- Location: LCCOMB_X22_Y16_N8
\aProcessor|ALU|Selector30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector30~1_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Selector30~0_combout\ & ((!\aProcessor|RA|Q\(5)))) # (!\aProcessor|ALU|Selector30~0_combout\ & (\aProcessor|ALU|Add3~10_combout\)))) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|ALU|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add3~10_combout\,
	datab => \aProcessor|RA|Q\(5),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|ALU|Selector30~0_combout\,
	combout => \aProcessor|ALU|Selector30~1_combout\);

-- Location: LCCOMB_X24_Y15_N22
\aProcessor|MuxB|ShiftRight0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~4_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(10))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|IR|Q\(10),
	datad => \aProcessor|RB|Q\(4),
	combout => \aProcessor|MuxB|ShiftRight0~4_combout\);

-- Location: LCCOMB_X21_Y16_N8
\aProcessor|ALU|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~8_combout\ = ((\aProcessor|RA|Q\(4) $ (\aProcessor|MuxB|ShiftRight0~4_combout\ $ (\aProcessor|ALU|Add2~7\)))) # (GND)
-- \aProcessor|ALU|Add2~9\ = CARRY((\aProcessor|RA|Q\(4) & ((!\aProcessor|ALU|Add2~7\) # (!\aProcessor|MuxB|ShiftRight0~4_combout\))) # (!\aProcessor|RA|Q\(4) & (!\aProcessor|MuxB|ShiftRight0~4_combout\ & !\aProcessor|ALU|Add2~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(4),
	datab => \aProcessor|MuxB|ShiftRight0~4_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~7\,
	combout => \aProcessor|ALU|Add2~8_combout\,
	cout => \aProcessor|ALU|Add2~9\);

-- Location: LCCOMB_X21_Y16_N10
\aProcessor|ALU|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~10_combout\ = (\aProcessor|RA|Q\(5) & ((\aProcessor|MuxB|ShiftRight0~5_combout\ & (!\aProcessor|ALU|Add2~9\)) # (!\aProcessor|MuxB|ShiftRight0~5_combout\ & (\aProcessor|ALU|Add2~9\ & VCC)))) # (!\aProcessor|RA|Q\(5) & 
-- ((\aProcessor|MuxB|ShiftRight0~5_combout\ & ((\aProcessor|ALU|Add2~9\) # (GND))) # (!\aProcessor|MuxB|ShiftRight0~5_combout\ & (!\aProcessor|ALU|Add2~9\))))
-- \aProcessor|ALU|Add2~11\ = CARRY((\aProcessor|RA|Q\(5) & (\aProcessor|MuxB|ShiftRight0~5_combout\ & !\aProcessor|ALU|Add2~9\)) # (!\aProcessor|RA|Q\(5) & ((\aProcessor|MuxB|ShiftRight0~5_combout\) # (!\aProcessor|ALU|Add2~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(5),
	datab => \aProcessor|MuxB|ShiftRight0~5_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~9\,
	combout => \aProcessor|ALU|Add2~10_combout\,
	cout => \aProcessor|ALU|Add2~11\);

-- Location: LCCOMB_X18_Y16_N8
\aProcessor|ALU|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~8_combout\ = (\aProcessor|RA|Q\(4) & (\aProcessor|ALU|Add0~7\ $ (GND))) # (!\aProcessor|RA|Q\(4) & (!\aProcessor|ALU|Add0~7\ & VCC))
-- \aProcessor|ALU|Add0~9\ = CARRY((\aProcessor|RA|Q\(4) & !\aProcessor|ALU|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(4),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~7\,
	combout => \aProcessor|ALU|Add0~8_combout\,
	cout => \aProcessor|ALU|Add0~9\);

-- Location: LCCOMB_X18_Y16_N10
\aProcessor|ALU|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~10_combout\ = (\aProcessor|RA|Q\(5) & (!\aProcessor|ALU|Add0~9\)) # (!\aProcessor|RA|Q\(5) & ((\aProcessor|ALU|Add0~9\) # (GND)))
-- \aProcessor|ALU|Add0~11\ = CARRY((!\aProcessor|ALU|Add0~9\) # (!\aProcessor|RA|Q\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(5),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~9\,
	combout => \aProcessor|ALU|Add0~10_combout\,
	cout => \aProcessor|ALU|Add0~11\);

-- Location: LCCOMB_X22_Y16_N10
\aProcessor|ALU|Selector30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector30~2_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & ((\aProcessor|ALU|Add2~10_combout\) # ((\aProcessor|ALU|Selector26~0_combout\)))) # (!\aProcessor|ALU|Selector26~1_combout\ & (((!\aProcessor|ALU|Selector26~0_combout\ & 
-- \aProcessor|ALU|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~1_combout\,
	datab => \aProcessor|ALU|Add2~10_combout\,
	datac => \aProcessor|ALU|Selector26~0_combout\,
	datad => \aProcessor|ALU|Add0~10_combout\,
	combout => \aProcessor|ALU|Selector30~2_combout\);

-- Location: LCCOMB_X22_Y16_N6
\aProcessor|ALU|Selector30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector30~3_combout\ = (\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector30~2_combout\ & (\aProcessor|ALU|RZ~5_combout\)) # (!\aProcessor|ALU|Selector30~2_combout\ & ((\aProcessor|ALU|Selector30~1_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~0_combout\ & (((\aProcessor|ALU|Selector30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|RZ~5_combout\,
	datab => \aProcessor|ALU|Selector26~0_combout\,
	datac => \aProcessor|ALU|Selector30~1_combout\,
	datad => \aProcessor|ALU|Selector30~2_combout\,
	combout => \aProcessor|ALU|Selector30~3_combout\);

-- Location: LCCOMB_X23_Y14_N10
\aProcessor|ALU|Selector30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector30~5_combout\ = (\aProcessor|ALU|Selector30~4_combout\ & ((\aProcessor|RA|Q\(5)) # ((!\aProcessor|ALU|Selector26~2_combout\)))) # (!\aProcessor|ALU|Selector30~4_combout\ & (((\aProcessor|ALU|Selector26~2_combout\ & 
-- \aProcessor|ALU|Selector30~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(5),
	datab => \aProcessor|ALU|Selector30~4_combout\,
	datac => \aProcessor|ALU|Selector26~2_combout\,
	datad => \aProcessor|ALU|Selector30~3_combout\,
	combout => \aProcessor|ALU|Selector30~5_combout\);

-- Location: LCCOMB_X23_Y14_N2
\aProcessor|ALU|Selector30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector30~6_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|ALU|Selector26~4_combout\ & (\aProcessor|RA|Q\(4))) # (!\aProcessor|ALU|Selector26~4_combout\ & ((\aProcessor|ALU|Selector30~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(4),
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|ALU|Selector26~4_combout\,
	datad => \aProcessor|ALU|Selector30~5_combout\,
	combout => \aProcessor|ALU|Selector30~6_combout\);

-- Location: LCCOMB_X23_Y14_N12
\aProcessor|ALU|Selector30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector30~7_combout\ = (\aProcessor|ALU|Selector30~6_combout\) # ((\aProcessor|MuxB|ShiftRight0~5_combout\ & \aProcessor|ALU|Selector4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|MuxB|ShiftRight0~5_combout\,
	datac => \aProcessor|ALU|Selector4~0_combout\,
	datad => \aProcessor|ALU|Selector30~6_combout\,
	combout => \aProcessor|ALU|Selector30~7_combout\);

-- Location: LCFF_X23_Y14_N13
\aProcessor|RZ|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector30~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(5));

-- Location: LCFF_X24_Y18_N17
\aProcessor|RY|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[5]~5_combout\,
	sdata => \aProcessor|RZ|Q\(5),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(5));

-- Location: LCFF_X37_Y20_N19
\aProcessor|RegFile|R~997\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~997_regout\);

-- Location: LCFF_X31_Y20_N7
\aProcessor|RegFile|R~613\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~613_regout\);

-- Location: LCFF_X37_Y20_N21
\aProcessor|RegFile|R~869\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~869_regout\);

-- Location: LCCOMB_X37_Y20_N20
\aProcessor|RegFile|R~1326\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1326_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~869_regout\))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~613_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~613_regout\,
	datac => \aProcessor|RegFile|R~869_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1326_combout\);

-- Location: LCCOMB_X31_Y20_N0
\aProcessor|RegFile|R~1327\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1327_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1326_combout\ & (\aProcessor|RegFile|R~997_regout\)) # (!\aProcessor|RegFile|R~1326_combout\ & ((\aProcessor|RegFile|R~741_regout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1326_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~997_regout\,
	datac => \aProcessor|RegFile|R~741_regout\,
	datad => \aProcessor|RegFile|R~1326_combout\,
	combout => \aProcessor|RegFile|R~1327_combout\);

-- Location: LCFF_X36_Y18_N11
\aProcessor|RegFile|R~581\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~581_regout\);

-- Location: LCCOMB_X36_Y18_N10
\aProcessor|RegFile|R~1321\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1321_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~709_regout\)) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~581_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~709_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~581_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1321_combout\);

-- Location: LCCOMB_X30_Y17_N0
\aProcessor|RegFile|R~1322\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1322_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1321_combout\ & ((\aProcessor|RegFile|R~965_regout\))) # (!\aProcessor|RegFile|R~1321_combout\ & (\aProcessor|RegFile|R~837_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1321_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~837_regout\,
	datac => \aProcessor|RegFile|R~965_regout\,
	datad => \aProcessor|RegFile|R~1321_combout\,
	combout => \aProcessor|RegFile|R~1322_combout\);

-- Location: LCCOMB_X28_Y13_N6
\aProcessor|RegFile|R~1323\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1323_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~645_regout\))) # (!\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~517_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~517_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|IR|Q\(29),
	datad => \aProcessor|RegFile|R~645_regout\,
	combout => \aProcessor|RegFile|R~1323_combout\);

-- Location: LCFF_X33_Y12_N7
\aProcessor|RegFile|R~773\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~773_regout\);

-- Location: LCCOMB_X33_Y12_N6
\aProcessor|RegFile|R~1324\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1324_combout\ = (\aProcessor|RegFile|R~1323_combout\ & ((\aProcessor|RegFile|R~901_regout\) # ((!\aProcessor|IR|Q\(30))))) # (!\aProcessor|RegFile|R~1323_combout\ & (((\aProcessor|RegFile|R~773_regout\ & \aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~901_regout\,
	datab => \aProcessor|RegFile|R~1323_combout\,
	datac => \aProcessor|RegFile|R~773_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1324_combout\);

-- Location: LCCOMB_X28_Y18_N28
\aProcessor|RegFile|R~1325\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1325_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1322_combout\) # ((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & (((!\aProcessor|IR|Q\(27) & \aProcessor|RegFile|R~1324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~1322_combout\,
	datac => \aProcessor|IR|Q\(27),
	datad => \aProcessor|RegFile|R~1324_combout\,
	combout => \aProcessor|RegFile|R~1325_combout\);

-- Location: LCCOMB_X28_Y18_N22
\aProcessor|RegFile|R~1328\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1328_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1325_combout\ & ((\aProcessor|RegFile|R~1327_combout\))) # (!\aProcessor|RegFile|R~1325_combout\ & (\aProcessor|RegFile|R~1320_combout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1325_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1320_combout\,
	datab => \aProcessor|RegFile|R~1327_combout\,
	datac => \aProcessor|IR|Q\(27),
	datad => \aProcessor|RegFile|R~1325_combout\,
	combout => \aProcessor|RegFile|R~1328_combout\);

-- Location: LCFF_X36_Y13_N19
\aProcessor|RegFile|R~485\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~485_regout\);

-- Location: LCFF_X36_Y14_N19
\aProcessor|RegFile|R~389\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~389_regout\);

-- Location: LCCOMB_X36_Y14_N18
\aProcessor|RegFile|R~1336\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1336_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~421_regout\) # ((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & (((\aProcessor|RegFile|R~389_regout\ & !\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~421_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~389_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1336_combout\);

-- Location: LCCOMB_X36_Y13_N18
\aProcessor|RegFile|R~1337\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1337_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1336_combout\ & ((\aProcessor|RegFile|R~485_regout\))) # (!\aProcessor|RegFile|R~1336_combout\ & (\aProcessor|RegFile|R~453_regout\)))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~1336_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~453_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~485_regout\,
	datad => \aProcessor|RegFile|R~1336_combout\,
	combout => \aProcessor|RegFile|R~1337_combout\);

-- Location: LCFF_X32_Y17_N19
\aProcessor|RegFile|R~101\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~101_regout\);

-- Location: LCFF_X32_Y15_N11
\aProcessor|RegFile|R~37\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~37_regout\);

-- Location: LCCOMB_X32_Y17_N18
\aProcessor|RegFile|R~1334\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1334_combout\ = (\aProcessor|RegFile|R~1333_combout\ & (((\aProcessor|RegFile|R~101_regout\)) # (!\aProcessor|IR|Q\(27)))) # (!\aProcessor|RegFile|R~1333_combout\ & (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~37_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1333_combout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~101_regout\,
	datad => \aProcessor|RegFile|R~37_regout\,
	combout => \aProcessor|RegFile|R~1334_combout\);

-- Location: LCFF_X37_Y16_N31
\aProcessor|RegFile|R~357\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~357_regout\);

-- Location: LCFF_X37_Y15_N19
\aProcessor|RegFile|R~325\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~325_regout\);

-- Location: LCFF_X31_Y15_N7
\aProcessor|RegFile|R~261\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(5),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~261_regout\);

-- Location: LCCOMB_X37_Y15_N18
\aProcessor|RegFile|R~1331\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1331_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27)) # ((\aProcessor|RegFile|R~325_regout\)))) # (!\aProcessor|IR|Q\(28) & (!\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~261_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~325_regout\,
	datad => \aProcessor|RegFile|R~261_regout\,
	combout => \aProcessor|RegFile|R~1331_combout\);

-- Location: LCCOMB_X37_Y16_N30
\aProcessor|RegFile|R~1332\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1332_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1331_combout\ & ((\aProcessor|RegFile|R~357_regout\))) # (!\aProcessor|RegFile|R~1331_combout\ & (\aProcessor|RegFile|R~293_regout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~293_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~357_regout\,
	datad => \aProcessor|RegFile|R~1331_combout\,
	combout => \aProcessor|RegFile|R~1332_combout\);

-- Location: LCCOMB_X36_Y11_N12
\aProcessor|RegFile|R~1335\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1335_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29)) # (\aProcessor|RegFile|R~1332_combout\)))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~1334_combout\ & (!\aProcessor|IR|Q\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~1334_combout\,
	datac => \aProcessor|IR|Q\(29),
	datad => \aProcessor|RegFile|R~1332_combout\,
	combout => \aProcessor|RegFile|R~1335_combout\);

-- Location: LCCOMB_X36_Y11_N22
\aProcessor|RegFile|R~1338\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1338_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1335_combout\ & ((\aProcessor|RegFile|R~1337_combout\))) # (!\aProcessor|RegFile|R~1335_combout\ & (\aProcessor|RegFile|R~1330_combout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1335_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1330_combout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~1337_combout\,
	datad => \aProcessor|RegFile|R~1335_combout\,
	combout => \aProcessor|RegFile|R~1338_combout\);

-- Location: LCCOMB_X24_Y18_N4
\aProcessor|RegFile|R~1339\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1339_combout\ = (\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~1328_combout\)) # (!\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~1338_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(31),
	datac => \aProcessor|RegFile|R~1328_combout\,
	datad => \aProcessor|RegFile|R~1338_combout\,
	combout => \aProcessor|RegFile|R~1339_combout\);

-- Location: LCFF_X24_Y18_N5
\aProcessor|RA|Q[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1339_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(5));

-- Location: LCCOMB_X23_Y14_N24
\aProcessor|ALU|Add1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~8_combout\ = ((\aProcessor|MuxB|ShiftRight0~4_combout\ $ (\aProcessor|RA|Q\(4) $ (!\aProcessor|ALU|Add1~7\)))) # (GND)
-- \aProcessor|ALU|Add1~9\ = CARRY((\aProcessor|MuxB|ShiftRight0~4_combout\ & ((\aProcessor|RA|Q\(4)) # (!\aProcessor|ALU|Add1~7\))) # (!\aProcessor|MuxB|ShiftRight0~4_combout\ & (\aProcessor|RA|Q\(4) & !\aProcessor|ALU|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~4_combout\,
	datab => \aProcessor|RA|Q\(4),
	datad => VCC,
	cin => \aProcessor|ALU|Add1~7\,
	combout => \aProcessor|ALU|Add1~8_combout\,
	cout => \aProcessor|ALU|Add1~9\);

-- Location: LCCOMB_X22_Y17_N8
\aProcessor|ALU|Selector31~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector31~13_combout\ = (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(1) & (\aProcessor|CSG|SelectSignals|ALU_Op\(0))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & 
-- ((\aProcessor|ALU|Add0~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|ALU|Add0~8_combout\,
	combout => \aProcessor|ALU|Selector31~13_combout\);

-- Location: LCCOMB_X22_Y17_N18
\aProcessor|ALU|Selector31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector31~4_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(1) & (\aProcessor|RA|Q\(4) $ (((\aProcessor|CSG|SelectSignals|ALU_Op\(0)) # (\aProcessor|MuxB|ShiftRight0~4_combout\))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & 
-- (\aProcessor|RA|Q\(4) & (!\aProcessor|CSG|SelectSignals|ALU_Op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(4),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|MuxB|ShiftRight0~4_combout\,
	combout => \aProcessor|ALU|Selector31~4_combout\);

-- Location: LCCOMB_X22_Y17_N24
\aProcessor|ALU|Selector31~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector31~7_combout\ = (\aProcessor|ALU|Selector31~13_combout\) # ((\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector31~6_combout\) # (\aProcessor|ALU|Selector31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector31~6_combout\,
	datab => \aProcessor|ALU|Selector31~13_combout\,
	datac => \aProcessor|ALU|Selector26~0_combout\,
	datad => \aProcessor|ALU|Selector31~4_combout\,
	combout => \aProcessor|ALU|Selector31~7_combout\);

-- Location: LCCOMB_X22_Y17_N20
\aProcessor|ALU|Selector31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector31~8_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & ((\aProcessor|ALU|Selector31~7_combout\ & (\aProcessor|ALU|RZ~4_combout\)) # (!\aProcessor|ALU|Selector31~7_combout\ & ((\aProcessor|ALU|Add2~8_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~1_combout\ & (((\aProcessor|ALU|Selector31~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|RZ~4_combout\,
	datab => \aProcessor|ALU|Selector26~1_combout\,
	datac => \aProcessor|ALU|Selector31~7_combout\,
	datad => \aProcessor|ALU|Add2~8_combout\,
	combout => \aProcessor|ALU|Selector31~8_combout\);

-- Location: LCCOMB_X21_Y14_N24
\aProcessor|ALU|Selector31~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector31~9_combout\ = (\aProcessor|ALU|Selector26~3_combout\ & (((\aProcessor|ALU|Selector26~2_combout\)))) # (!\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector31~8_combout\))) 
-- # (!\aProcessor|ALU|Selector26~2_combout\ & (\aProcessor|ALU|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~3_combout\,
	datab => \aProcessor|ALU|Add1~8_combout\,
	datac => \aProcessor|ALU|Selector26~2_combout\,
	datad => \aProcessor|ALU|Selector31~8_combout\,
	combout => \aProcessor|ALU|Selector31~9_combout\);

-- Location: LCCOMB_X21_Y14_N10
\aProcessor|ALU|Selector31~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector31~10_combout\ = (\aProcessor|ALU|Selector31~9_combout\ & ((\aProcessor|RA|Q\(4)) # ((!\aProcessor|ALU|Selector26~3_combout\)))) # (!\aProcessor|ALU|Selector31~9_combout\ & (((\aProcessor|RA|Q\(5) & 
-- \aProcessor|ALU|Selector26~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(4),
	datab => \aProcessor|RA|Q\(5),
	datac => \aProcessor|ALU|Selector31~9_combout\,
	datad => \aProcessor|ALU|Selector26~3_combout\,
	combout => \aProcessor|ALU|Selector31~10_combout\);

-- Location: LCCOMB_X21_Y14_N8
\aProcessor|ALU|Selector31~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector31~11_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|ALU|Selector26~4_combout\ & (\aProcessor|RA|Q\(3))) # (!\aProcessor|ALU|Selector26~4_combout\ & ((\aProcessor|ALU|Selector31~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|RA|Q\(3),
	datac => \aProcessor|ALU|Selector26~4_combout\,
	datad => \aProcessor|ALU|Selector31~10_combout\,
	combout => \aProcessor|ALU|Selector31~11_combout\);

-- Location: LCCOMB_X21_Y14_N6
\aProcessor|ALU|Selector31~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector31~12_combout\ = (\aProcessor|ALU|Selector31~11_combout\) # ((\aProcessor|MuxB|ShiftRight0~4_combout\ & \aProcessor|ALU|Selector4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~4_combout\,
	datab => \aProcessor|ALU|Selector4~0_combout\,
	datac => \aProcessor|ALU|Selector31~11_combout\,
	combout => \aProcessor|ALU|Selector31~12_combout\);

-- Location: LCFF_X21_Y14_N7
\aProcessor|RZ|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector31~12_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(4));

-- Location: LCFF_X28_Y19_N25
\aProcessor|RY|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[4]~4_combout\,
	sdata => \aProcessor|RZ|Q\(4),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(4));

-- Location: LCFF_X31_Y16_N31
\aProcessor|RegFile|R~68\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~68_regout\);

-- Location: LCFF_X31_Y16_N21
\aProcessor|RegFile|R~100\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~100_regout\);

-- Location: LCCOMB_X31_Y16_N20
\aProcessor|RegFile|R~1292\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1292_combout\ = (\aProcessor|RegFile|R~1291_combout\ & (((\aProcessor|RegFile|R~100_regout\) # (!\aProcessor|IR|Q\(28))))) # (!\aProcessor|RegFile|R~1291_combout\ & (\aProcessor|RegFile|R~68_regout\ & ((\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1291_combout\,
	datab => \aProcessor|RegFile|R~68_regout\,
	datac => \aProcessor|RegFile|R~100_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1292_combout\);

-- Location: LCFF_X32_Y11_N27
\aProcessor|RegFile|R~164\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~164_regout\);

-- Location: LCFF_X36_Y12_N11
\aProcessor|RegFile|R~196\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~196_regout\);

-- Location: LCCOMB_X36_Y12_N10
\aProcessor|RegFile|R~1289\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1289_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|RegFile|R~196_regout\) # (\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~132_regout\ & ((!\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~132_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~196_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1289_combout\);

-- Location: LCFF_X31_Y13_N15
\aProcessor|RegFile|R~228\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~228_regout\);

-- Location: LCCOMB_X32_Y11_N6
\aProcessor|RegFile|R~1290\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1290_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1289_combout\ & ((\aProcessor|RegFile|R~228_regout\))) # (!\aProcessor|RegFile|R~1289_combout\ & (\aProcessor|RegFile|R~164_regout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~164_regout\,
	datac => \aProcessor|RegFile|R~1289_combout\,
	datad => \aProcessor|RegFile|R~228_regout\,
	combout => \aProcessor|RegFile|R~1290_combout\);

-- Location: LCCOMB_X31_Y18_N4
\aProcessor|RegFile|R~1293\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1293_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30)) # ((\aProcessor|RegFile|R~1290_combout\)))) # (!\aProcessor|IR|Q\(29) & (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~1292_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~1292_combout\,
	datad => \aProcessor|RegFile|R~1290_combout\,
	combout => \aProcessor|RegFile|R~1293_combout\);

-- Location: LCCOMB_X37_Y13_N0
\aProcessor|RegFile|R~1288\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1288_combout\ = (\aProcessor|RegFile|R~1287_combout\ & (((\aProcessor|RegFile|R~356_regout\)) # (!\aProcessor|IR|Q\(28)))) # (!\aProcessor|RegFile|R~1287_combout\ & (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~324_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1287_combout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~356_regout\,
	datad => \aProcessor|RegFile|R~324_regout\,
	combout => \aProcessor|RegFile|R~1288_combout\);

-- Location: LCCOMB_X36_Y14_N8
\aProcessor|RegFile|R~1294\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1294_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27)) # ((\aProcessor|RegFile|R~452_regout\)))) # (!\aProcessor|IR|Q\(28) & (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~388_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~388_regout\,
	datad => \aProcessor|RegFile|R~452_regout\,
	combout => \aProcessor|RegFile|R~1294_combout\);

-- Location: LCCOMB_X35_Y10_N8
\aProcessor|RegFile|R~1295\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1295_combout\ = (\aProcessor|RegFile|R~1294_combout\ & ((\aProcessor|RegFile|R~484_regout\) # ((!\aProcessor|IR|Q\(27))))) # (!\aProcessor|RegFile|R~1294_combout\ & (((\aProcessor|RegFile|R~420_regout\ & \aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~484_regout\,
	datab => \aProcessor|RegFile|R~420_regout\,
	datac => \aProcessor|RegFile|R~1294_combout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1295_combout\);

-- Location: LCCOMB_X31_Y18_N10
\aProcessor|RegFile|R~1296\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1296_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1293_combout\ & ((\aProcessor|RegFile|R~1295_combout\))) # (!\aProcessor|RegFile|R~1293_combout\ & (\aProcessor|RegFile|R~1288_combout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (\aProcessor|RegFile|R~1293_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~1293_combout\,
	datac => \aProcessor|RegFile|R~1288_combout\,
	datad => \aProcessor|RegFile|R~1295_combout\,
	combout => \aProcessor|RegFile|R~1296_combout\);

-- Location: LCFF_X34_Y11_N21
\aProcessor|RegFile|R~644\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~644_regout\);

-- Location: LCCOMB_X34_Y15_N22
\aProcessor|RegFile|R~1281\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1281_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|RegFile|R~772_regout\) # (\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~516_regout\ & ((!\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~516_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~772_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1281_combout\);

-- Location: LCCOMB_X34_Y11_N20
\aProcessor|RegFile|R~1282\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1282_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1281_combout\ & (\aProcessor|RegFile|R~900_regout\)) # (!\aProcessor|RegFile|R~1281_combout\ & ((\aProcessor|RegFile|R~644_regout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1281_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~900_regout\,
	datac => \aProcessor|RegFile|R~644_regout\,
	datad => \aProcessor|RegFile|R~1281_combout\,
	combout => \aProcessor|RegFile|R~1282_combout\);

-- Location: LCFF_X29_Y16_N25
\aProcessor|RegFile|R~548\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~548_regout\);

-- Location: LCCOMB_X29_Y16_N24
\aProcessor|RegFile|R~1279\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1279_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~676_regout\)) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~548_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~676_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~548_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1279_combout\);

-- Location: LCCOMB_X33_Y19_N26
\aProcessor|RegFile|R~1280\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1280_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1279_combout\ & ((\aProcessor|RegFile|R~932_regout\))) # (!\aProcessor|RegFile|R~1279_combout\ & (\aProcessor|RegFile|R~804_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1279_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~804_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~932_regout\,
	datad => \aProcessor|RegFile|R~1279_combout\,
	combout => \aProcessor|RegFile|R~1280_combout\);

-- Location: LCCOMB_X29_Y11_N28
\aProcessor|RegFile|R~1283\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1283_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|IR|Q\(28)) # (\aProcessor|RegFile|R~1280_combout\)))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~1282_combout\ & (!\aProcessor|IR|Q\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~1282_combout\,
	datac => \aProcessor|IR|Q\(28),
	datad => \aProcessor|RegFile|R~1280_combout\,
	combout => \aProcessor|RegFile|R~1283_combout\);

-- Location: LCFF_X31_Y20_N21
\aProcessor|RegFile|R~740\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(4),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~740_regout\);

-- Location: LCCOMB_X31_Y20_N20
\aProcessor|RegFile|R~1284\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1284_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~740_regout\))) # (!\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~612_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~612_regout\,
	datac => \aProcessor|RegFile|R~740_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1284_combout\);

-- Location: LCCOMB_X36_Y16_N18
\aProcessor|RegFile|R~1285\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1285_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1284_combout\ & ((\aProcessor|RegFile|R~996_regout\))) # (!\aProcessor|RegFile|R~1284_combout\ & (\aProcessor|RegFile|R~868_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1284_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~868_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~996_regout\,
	datad => \aProcessor|RegFile|R~1284_combout\,
	combout => \aProcessor|RegFile|R~1285_combout\);

-- Location: LCCOMB_X37_Y19_N8
\aProcessor|RegFile|R~1277\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1277_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29)) # ((\aProcessor|RegFile|R~836_regout\)))) # (!\aProcessor|IR|Q\(30) & (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~580_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~836_regout\,
	datad => \aProcessor|RegFile|R~580_regout\,
	combout => \aProcessor|RegFile|R~1277_combout\);

-- Location: LCCOMB_X35_Y17_N8
\aProcessor|RegFile|R~1278\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1278_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1277_combout\ & ((\aProcessor|RegFile|R~964_regout\))) # (!\aProcessor|RegFile|R~1277_combout\ & (\aProcessor|RegFile|R~708_regout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1277_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~708_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~964_regout\,
	datad => \aProcessor|RegFile|R~1277_combout\,
	combout => \aProcessor|RegFile|R~1278_combout\);

-- Location: LCCOMB_X29_Y11_N22
\aProcessor|RegFile|R~1286\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1286_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1283_combout\ & (\aProcessor|RegFile|R~1285_combout\)) # (!\aProcessor|RegFile|R~1283_combout\ & ((\aProcessor|RegFile|R~1278_combout\))))) # (!\aProcessor|IR|Q\(28) & 
-- (\aProcessor|RegFile|R~1283_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~1283_combout\,
	datac => \aProcessor|RegFile|R~1285_combout\,
	datad => \aProcessor|RegFile|R~1278_combout\,
	combout => \aProcessor|RegFile|R~1286_combout\);

-- Location: LCCOMB_X22_Y18_N12
\aProcessor|RegFile|R~1297\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1297_combout\ = (\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~1286_combout\))) # (!\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~1296_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(31),
	datac => \aProcessor|RegFile|R~1296_combout\,
	datad => \aProcessor|RegFile|R~1286_combout\,
	combout => \aProcessor|RegFile|R~1297_combout\);

-- Location: LCFF_X22_Y18_N13
\aProcessor|RA|Q[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1297_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(4));

-- Location: LCCOMB_X23_Y14_N28
\aProcessor|ALU|Add1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~12_combout\ = ((\aProcessor|RA|Q\(6) $ (\aProcessor|MuxB|ShiftRight0~6_combout\ $ (!\aProcessor|ALU|Add1~11\)))) # (GND)
-- \aProcessor|ALU|Add1~13\ = CARRY((\aProcessor|RA|Q\(6) & ((\aProcessor|MuxB|ShiftRight0~6_combout\) # (!\aProcessor|ALU|Add1~11\))) # (!\aProcessor|RA|Q\(6) & (\aProcessor|MuxB|ShiftRight0~6_combout\ & !\aProcessor|ALU|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(6),
	datab => \aProcessor|MuxB|ShiftRight0~6_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~11\,
	combout => \aProcessor|ALU|Add1~12_combout\,
	cout => \aProcessor|ALU|Add1~13\);

-- Location: LCCOMB_X23_Y17_N28
\aProcessor|ALU|RZ~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~6_combout\ = (\aProcessor|RA|Q\(6) & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(12))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(12),
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|RB|Q\(6),
	datad => \aProcessor|RA|Q\(6),
	combout => \aProcessor|ALU|RZ~6_combout\);

-- Location: LCCOMB_X21_Y16_N12
\aProcessor|ALU|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~12_combout\ = ((\aProcessor|MuxB|ShiftRight0~6_combout\ $ (\aProcessor|RA|Q\(6) $ (\aProcessor|ALU|Add2~11\)))) # (GND)
-- \aProcessor|ALU|Add2~13\ = CARRY((\aProcessor|MuxB|ShiftRight0~6_combout\ & (\aProcessor|RA|Q\(6) & !\aProcessor|ALU|Add2~11\)) # (!\aProcessor|MuxB|ShiftRight0~6_combout\ & ((\aProcessor|RA|Q\(6)) # (!\aProcessor|ALU|Add2~11\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~6_combout\,
	datab => \aProcessor|RA|Q\(6),
	datad => VCC,
	cin => \aProcessor|ALU|Add2~11\,
	combout => \aProcessor|ALU|Add2~12_combout\,
	cout => \aProcessor|ALU|Add2~13\);

-- Location: LCCOMB_X23_Y17_N2
\aProcessor|ALU|Selector29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector29~4_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(1) & (\aProcessor|RA|Q\(6) $ (((\aProcessor|MuxB|ShiftRight0~6_combout\) # (\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & 
-- (\aProcessor|RA|Q\(6) & ((!\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|RA|Q\(6),
	datac => \aProcessor|MuxB|ShiftRight0~6_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector29~4_combout\);

-- Location: LCCOMB_X21_Y18_N12
\aProcessor|ALU|Add3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~12_combout\ = (\aProcessor|RA|Q\(6) & (!\aProcessor|ALU|Add3~11\ & VCC)) # (!\aProcessor|RA|Q\(6) & (\aProcessor|ALU|Add3~11\ $ (GND)))
-- \aProcessor|ALU|Add3~13\ = CARRY((!\aProcessor|RA|Q\(6) & !\aProcessor|ALU|Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(6),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~11\,
	combout => \aProcessor|ALU|Add3~12_combout\,
	cout => \aProcessor|ALU|Add3~13\);

-- Location: LCCOMB_X22_Y17_N30
\aProcessor|ALU|Selector29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector29~6_combout\ = (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Add3~12_combout\))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & 
-- (\aProcessor|ALU|Selector29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector29~5_combout\,
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|ALU|Add3~12_combout\,
	combout => \aProcessor|ALU|Selector29~6_combout\);

-- Location: LCCOMB_X23_Y17_N18
\aProcessor|ALU|Selector29~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector29~7_combout\ = (\aProcessor|ALU|Selector29~13_combout\) # ((\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector29~4_combout\) # (\aProcessor|ALU|Selector29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector29~13_combout\,
	datab => \aProcessor|ALU|Selector29~4_combout\,
	datac => \aProcessor|ALU|Selector29~6_combout\,
	datad => \aProcessor|ALU|Selector26~0_combout\,
	combout => \aProcessor|ALU|Selector29~7_combout\);

-- Location: LCCOMB_X23_Y17_N12
\aProcessor|ALU|Selector29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector29~8_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & ((\aProcessor|ALU|Selector29~7_combout\ & (\aProcessor|ALU|RZ~6_combout\)) # (!\aProcessor|ALU|Selector29~7_combout\ & ((\aProcessor|ALU|Add2~12_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~1_combout\ & (((\aProcessor|ALU|Selector29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~1_combout\,
	datab => \aProcessor|ALU|RZ~6_combout\,
	datac => \aProcessor|ALU|Add2~12_combout\,
	datad => \aProcessor|ALU|Selector29~7_combout\,
	combout => \aProcessor|ALU|Selector29~8_combout\);

-- Location: LCCOMB_X23_Y17_N30
\aProcessor|ALU|Selector29~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector29~9_combout\ = (\aProcessor|ALU|Selector26~3_combout\ & (\aProcessor|ALU|Selector26~2_combout\)) # (!\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector29~8_combout\))) # 
-- (!\aProcessor|ALU|Selector26~2_combout\ & (\aProcessor|ALU|Add1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~3_combout\,
	datab => \aProcessor|ALU|Selector26~2_combout\,
	datac => \aProcessor|ALU|Add1~12_combout\,
	datad => \aProcessor|ALU|Selector29~8_combout\,
	combout => \aProcessor|ALU|Selector29~9_combout\);

-- Location: LCCOMB_X23_Y17_N8
\aProcessor|ALU|Selector29~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector29~10_combout\ = (\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|ALU|Selector29~9_combout\ & (\aProcessor|RA|Q\(6))) # (!\aProcessor|ALU|Selector29~9_combout\ & ((\aProcessor|RA|Q\(7)))))) # 
-- (!\aProcessor|ALU|Selector26~3_combout\ & (((\aProcessor|ALU|Selector29~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~3_combout\,
	datab => \aProcessor|RA|Q\(6),
	datac => \aProcessor|RA|Q\(7),
	datad => \aProcessor|ALU|Selector29~9_combout\,
	combout => \aProcessor|ALU|Selector29~10_combout\);

-- Location: LCCOMB_X23_Y17_N26
\aProcessor|ALU|Selector29~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector29~11_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|ALU|Selector26~4_combout\ & (\aProcessor|RA|Q\(5))) # (!\aProcessor|ALU|Selector26~4_combout\ & ((\aProcessor|ALU|Selector29~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(5),
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|ALU|Selector29~10_combout\,
	datad => \aProcessor|ALU|Selector26~4_combout\,
	combout => \aProcessor|ALU|Selector29~11_combout\);

-- Location: LCCOMB_X23_Y17_N10
\aProcessor|ALU|Selector29~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector29~12_combout\ = (\aProcessor|ALU|Selector29~11_combout\) # ((\aProcessor|ALU|Selector4~0_combout\ & \aProcessor|MuxB|ShiftRight0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|ALU|Selector4~0_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~6_combout\,
	datad => \aProcessor|ALU|Selector29~11_combout\,
	combout => \aProcessor|ALU|Selector29~12_combout\);

-- Location: LCFF_X23_Y17_N11
\aProcessor|RZ|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector29~12_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(6));

-- Location: LCFF_X22_Y17_N13
\aProcessor|RY|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[6]~6_combout\,
	sdata => \aProcessor|RZ|Q\(6),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(6));

-- Location: LCFF_X32_Y13_N9
\aProcessor|RegFile|R~166\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~166_regout\);

-- Location: LCCOMB_X32_Y13_N8
\aProcessor|RegFile|R~1353\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1353_combout\ = (\aProcessor|RegFile|R~1352_combout\ & (((\aProcessor|RegFile|R~230_regout\)) # (!\aProcessor|IR|Q\(27)))) # (!\aProcessor|RegFile|R~1352_combout\ & (\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~166_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1352_combout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~166_regout\,
	datad => \aProcessor|RegFile|R~230_regout\,
	combout => \aProcessor|RegFile|R~1353_combout\);

-- Location: LCCOMB_X33_Y17_N30
\aProcessor|RegFile|R~1354\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1354_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~38_regout\)) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~6_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~38_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~6_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1354_combout\);

-- Location: LCCOMB_X32_Y17_N20
\aProcessor|RegFile|R~1355\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1355_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1354_combout\ & (\aProcessor|RegFile|R~102_regout\)) # (!\aProcessor|RegFile|R~1354_combout\ & ((\aProcessor|RegFile|R~70_regout\))))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~1354_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~102_regout\,
	datac => \aProcessor|RegFile|R~70_regout\,
	datad => \aProcessor|RegFile|R~1354_combout\,
	combout => \aProcessor|RegFile|R~1355_combout\);

-- Location: LCCOMB_X31_Y18_N16
\aProcessor|RegFile|R~1356\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1356_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1353_combout\) # ((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & (((\aProcessor|RegFile|R~1355_combout\ & !\aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~1353_combout\,
	datac => \aProcessor|RegFile|R~1355_combout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1356_combout\);

-- Location: LCFF_X37_Y13_N7
\aProcessor|RegFile|R~326\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~326_regout\);

-- Location: LCCOMB_X37_Y13_N6
\aProcessor|RegFile|R~1351\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1351_combout\ = (\aProcessor|RegFile|R~1350_combout\ & (((\aProcessor|RegFile|R~358_regout\)) # (!\aProcessor|IR|Q\(28)))) # (!\aProcessor|RegFile|R~1350_combout\ & (\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~326_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1350_combout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~326_regout\,
	datad => \aProcessor|RegFile|R~358_regout\,
	combout => \aProcessor|RegFile|R~1351_combout\);

-- Location: LCCOMB_X31_Y18_N18
\aProcessor|RegFile|R~1359\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1359_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1356_combout\ & (\aProcessor|RegFile|R~1358_combout\)) # (!\aProcessor|RegFile|R~1356_combout\ & ((\aProcessor|RegFile|R~1351_combout\))))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1356_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1358_combout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~1356_combout\,
	datad => \aProcessor|RegFile|R~1351_combout\,
	combout => \aProcessor|RegFile|R~1359_combout\);

-- Location: LCCOMB_X37_Y20_N12
\aProcessor|RegFile|R~870feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~870feeder_combout\ = \aProcessor|RY|Q\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(6),
	combout => \aProcessor|RegFile|R~870feeder_combout\);

-- Location: LCFF_X37_Y20_N13
\aProcessor|RegFile|R~870\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~870feeder_combout\,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~870_regout\);

-- Location: LCCOMB_X29_Y16_N22
\aProcessor|RegFile|R~1348\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1348_combout\ = (\aProcessor|RegFile|R~1347_combout\ & (((\aProcessor|RegFile|R~998_regout\) # (!\aProcessor|IR|Q\(30))))) # (!\aProcessor|RegFile|R~1347_combout\ & (\aProcessor|RegFile|R~870_regout\ & (\aProcessor|IR|Q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1347_combout\,
	datab => \aProcessor|RegFile|R~870_regout\,
	datac => \aProcessor|IR|Q\(30),
	datad => \aProcessor|RegFile|R~998_regout\,
	combout => \aProcessor|RegFile|R~1348_combout\);

-- Location: LCCOMB_X37_Y19_N30
\aProcessor|RegFile|R~1340\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1340_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~838_regout\)) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~582_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~838_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~582_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1340_combout\);

-- Location: LCCOMB_X36_Y19_N8
\aProcessor|RegFile|R~1341\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1341_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1340_combout\ & (\aProcessor|RegFile|R~966_regout\)) # (!\aProcessor|RegFile|R~1340_combout\ & ((\aProcessor|RegFile|R~710_regout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1340_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~966_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~710_regout\,
	datad => \aProcessor|RegFile|R~1340_combout\,
	combout => \aProcessor|RegFile|R~1341_combout\);

-- Location: LCFF_X33_Y12_N27
\aProcessor|RegFile|R~902\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~902_regout\);

-- Location: LCFF_X33_Y15_N25
\aProcessor|RegFile|R~518\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~518_regout\);

-- Location: LCFF_X33_Y15_N3
\aProcessor|RegFile|R~774\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~774_regout\);

-- Location: LCCOMB_X33_Y15_N24
\aProcessor|RegFile|R~1344\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1344_combout\ = (\aProcessor|IR|Q\(29) & (\aProcessor|IR|Q\(30))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~774_regout\))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~518_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~518_regout\,
	datad => \aProcessor|RegFile|R~774_regout\,
	combout => \aProcessor|RegFile|R~1344_combout\);

-- Location: LCCOMB_X33_Y10_N18
\aProcessor|RegFile|R~1345\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1345_combout\ = (\aProcessor|RegFile|R~1344_combout\ & (((\aProcessor|RegFile|R~902_regout\) # (!\aProcessor|IR|Q\(29))))) # (!\aProcessor|RegFile|R~1344_combout\ & (\aProcessor|RegFile|R~646_regout\ & ((\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~646_regout\,
	datab => \aProcessor|RegFile|R~902_regout\,
	datac => \aProcessor|RegFile|R~1344_combout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1345_combout\);

-- Location: LCFF_X33_Y19_N17
\aProcessor|RegFile|R~806\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~806_regout\);

-- Location: LCFF_X32_Y19_N15
\aProcessor|RegFile|R~550\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~550_regout\);

-- Location: LCFF_X32_Y19_N5
\aProcessor|RegFile|R~678\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(6),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~678_regout\);

-- Location: LCCOMB_X32_Y19_N12
\aProcessor|RegFile|R~1342\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1342_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~678_regout\))) # (!\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~550_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~550_regout\,
	datac => \aProcessor|RegFile|R~678_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1342_combout\);

-- Location: LCCOMB_X33_Y19_N16
\aProcessor|RegFile|R~1343\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1343_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1342_combout\ & (\aProcessor|RegFile|R~934_regout\)) # (!\aProcessor|RegFile|R~1342_combout\ & ((\aProcessor|RegFile|R~806_regout\))))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~934_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~806_regout\,
	datad => \aProcessor|RegFile|R~1342_combout\,
	combout => \aProcessor|RegFile|R~1343_combout\);

-- Location: LCCOMB_X33_Y10_N12
\aProcessor|RegFile|R~1346\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1346_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|RegFile|R~1343_combout\) # (\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~1345_combout\ & ((!\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~1345_combout\,
	datac => \aProcessor|RegFile|R~1343_combout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1346_combout\);

-- Location: LCCOMB_X33_Y10_N10
\aProcessor|RegFile|R~1349\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1349_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1346_combout\ & (\aProcessor|RegFile|R~1348_combout\)) # (!\aProcessor|RegFile|R~1346_combout\ & ((\aProcessor|RegFile|R~1341_combout\))))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~1346_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~1348_combout\,
	datac => \aProcessor|RegFile|R~1341_combout\,
	datad => \aProcessor|RegFile|R~1346_combout\,
	combout => \aProcessor|RegFile|R~1349_combout\);

-- Location: LCCOMB_X20_Y18_N22
\aProcessor|RegFile|R~1360\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1360_combout\ = (\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~1349_combout\))) # (!\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~1359_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(31),
	datac => \aProcessor|RegFile|R~1359_combout\,
	datad => \aProcessor|RegFile|R~1349_combout\,
	combout => \aProcessor|RegFile|R~1360_combout\);

-- Location: LCFF_X20_Y18_N23
\aProcessor|RA|Q[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1360_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(6));

-- Location: LCCOMB_X21_Y18_N14
\aProcessor|ALU|Add3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~14_combout\ = (\aProcessor|RA|Q\(7) & ((\aProcessor|ALU|Add3~13\) # (GND))) # (!\aProcessor|RA|Q\(7) & (!\aProcessor|ALU|Add3~13\))
-- \aProcessor|ALU|Add3~15\ = CARRY((\aProcessor|RA|Q\(7)) # (!\aProcessor|ALU|Add3~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(7),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~13\,
	combout => \aProcessor|ALU|Add3~14_combout\,
	cout => \aProcessor|ALU|Add3~15\);

-- Location: LCCOMB_X24_Y12_N26
\aProcessor|ALU|Selector28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector28~0_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|CSG|SelectSignals|ALU_Op\(1))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|MuxB|ShiftRight0~7_combout\ & ((!\aProcessor|RA|Q\(7)) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(1)))) # (!\aProcessor|MuxB|ShiftRight0~7_combout\ & ((\aProcessor|RA|Q\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~7_combout\,
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|RA|Q\(7),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector28~0_combout\);

-- Location: LCCOMB_X24_Y12_N20
\aProcessor|ALU|Selector28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector28~1_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Selector28~0_combout\ & (!\aProcessor|RA|Q\(7))) # (!\aProcessor|ALU|Selector28~0_combout\ & ((\aProcessor|ALU|Add3~14_combout\))))) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|ALU|Selector28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datab => \aProcessor|RA|Q\(7),
	datac => \aProcessor|ALU|Add3~14_combout\,
	datad => \aProcessor|ALU|Selector28~0_combout\,
	combout => \aProcessor|ALU|Selector28~1_combout\);

-- Location: LCCOMB_X21_Y16_N14
\aProcessor|ALU|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~14_combout\ = (\aProcessor|MuxB|ShiftRight0~7_combout\ & ((\aProcessor|RA|Q\(7) & (!\aProcessor|ALU|Add2~13\)) # (!\aProcessor|RA|Q\(7) & ((\aProcessor|ALU|Add2~13\) # (GND))))) # (!\aProcessor|MuxB|ShiftRight0~7_combout\ & 
-- ((\aProcessor|RA|Q\(7) & (\aProcessor|ALU|Add2~13\ & VCC)) # (!\aProcessor|RA|Q\(7) & (!\aProcessor|ALU|Add2~13\))))
-- \aProcessor|ALU|Add2~15\ = CARRY((\aProcessor|MuxB|ShiftRight0~7_combout\ & ((!\aProcessor|ALU|Add2~13\) # (!\aProcessor|RA|Q\(7)))) # (!\aProcessor|MuxB|ShiftRight0~7_combout\ & (!\aProcessor|RA|Q\(7) & !\aProcessor|ALU|Add2~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~7_combout\,
	datab => \aProcessor|RA|Q\(7),
	datad => VCC,
	cin => \aProcessor|ALU|Add2~13\,
	combout => \aProcessor|ALU|Add2~14_combout\,
	cout => \aProcessor|ALU|Add2~15\);

-- Location: LCCOMB_X18_Y16_N14
\aProcessor|ALU|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~14_combout\ = (\aProcessor|RA|Q\(7) & (!\aProcessor|ALU|Add0~13\)) # (!\aProcessor|RA|Q\(7) & ((\aProcessor|ALU|Add0~13\) # (GND)))
-- \aProcessor|ALU|Add0~15\ = CARRY((!\aProcessor|ALU|Add0~13\) # (!\aProcessor|RA|Q\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(7),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~13\,
	combout => \aProcessor|ALU|Add0~14_combout\,
	cout => \aProcessor|ALU|Add0~15\);

-- Location: LCCOMB_X24_Y12_N30
\aProcessor|ALU|Selector28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector28~2_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & ((\aProcessor|ALU|Add2~14_combout\) # ((\aProcessor|ALU|Selector26~0_combout\)))) # (!\aProcessor|ALU|Selector26~1_combout\ & (((\aProcessor|ALU|Add0~14_combout\ & 
-- !\aProcessor|ALU|Selector26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~1_combout\,
	datab => \aProcessor|ALU|Add2~14_combout\,
	datac => \aProcessor|ALU|Add0~14_combout\,
	datad => \aProcessor|ALU|Selector26~0_combout\,
	combout => \aProcessor|ALU|Selector28~2_combout\);

-- Location: LCCOMB_X24_Y12_N14
\aProcessor|ALU|Selector28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector28~3_combout\ = (\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector28~2_combout\ & (\aProcessor|ALU|RZ~7_combout\)) # (!\aProcessor|ALU|Selector28~2_combout\ & ((\aProcessor|ALU|Selector28~1_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~0_combout\ & (((\aProcessor|ALU|Selector28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|RZ~7_combout\,
	datab => \aProcessor|ALU|Selector26~0_combout\,
	datac => \aProcessor|ALU|Selector28~1_combout\,
	datad => \aProcessor|ALU|Selector28~2_combout\,
	combout => \aProcessor|ALU|Selector28~3_combout\);

-- Location: LCCOMB_X24_Y12_N0
\aProcessor|ALU|Selector28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector28~4_combout\ = (\aProcessor|ALU|Selector26~2_combout\ & (((\aProcessor|ALU|Selector26~3_combout\)))) # (!\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|RA|Q\(8)))) # 
-- (!\aProcessor|ALU|Selector26~3_combout\ & (\aProcessor|ALU|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add1~14_combout\,
	datab => \aProcessor|RA|Q\(8),
	datac => \aProcessor|ALU|Selector26~2_combout\,
	datad => \aProcessor|ALU|Selector26~3_combout\,
	combout => \aProcessor|ALU|Selector28~4_combout\);

-- Location: LCCOMB_X24_Y12_N22
\aProcessor|ALU|Selector28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector28~5_combout\ = (\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector28~4_combout\ & (\aProcessor|RA|Q\(7))) # (!\aProcessor|ALU|Selector28~4_combout\ & ((\aProcessor|ALU|Selector28~3_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~2_combout\ & (((\aProcessor|ALU|Selector28~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~2_combout\,
	datab => \aProcessor|RA|Q\(7),
	datac => \aProcessor|ALU|Selector28~3_combout\,
	datad => \aProcessor|ALU|Selector28~4_combout\,
	combout => \aProcessor|ALU|Selector28~5_combout\);

-- Location: LCCOMB_X24_Y12_N28
\aProcessor|ALU|Selector28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector28~6_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|ALU|Selector26~4_combout\ & (\aProcessor|RA|Q\(6))) # (!\aProcessor|ALU|Selector26~4_combout\ & ((\aProcessor|ALU|Selector28~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|ALU|Selector26~4_combout\,
	datac => \aProcessor|RA|Q\(6),
	datad => \aProcessor|ALU|Selector28~5_combout\,
	combout => \aProcessor|ALU|Selector28~6_combout\);

-- Location: LCCOMB_X24_Y12_N8
\aProcessor|ALU|Selector28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector28~7_combout\ = (\aProcessor|ALU|Selector28~6_combout\) # ((\aProcessor|MuxB|ShiftRight0~7_combout\ & \aProcessor|ALU|Selector4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~7_combout\,
	datac => \aProcessor|ALU|Selector4~0_combout\,
	datad => \aProcessor|ALU|Selector28~6_combout\,
	combout => \aProcessor|ALU|Selector28~7_combout\);

-- Location: LCFF_X24_Y12_N9
\aProcessor|RZ|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector28~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(7));

-- Location: LCFF_X25_Y13_N9
\aProcessor|RY|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[7]~7_combout\,
	sdata => \aProcessor|RZ|Q\(7),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(7));

-- Location: LCCOMB_X32_Y11_N4
\aProcessor|RegFile|R~231feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~231feeder_combout\ = \aProcessor|RY|Q\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(7),
	combout => \aProcessor|RegFile|R~231feeder_combout\);

-- Location: LCFF_X32_Y11_N5
\aProcessor|RegFile|R~231\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~231feeder_combout\,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~231_regout\);

-- Location: LCFF_X36_Y12_N23
\aProcessor|RegFile|R~199\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~199_regout\);

-- Location: LCCOMB_X33_Y13_N28
\aProcessor|RegFile|R~1413\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1413_combout\ = (\aProcessor|IR|Q\(28) & (\aProcessor|IR|Q\(27))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~167_regout\))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~135_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~135_regout\,
	datad => \aProcessor|RegFile|R~167_regout\,
	combout => \aProcessor|RegFile|R~1413_combout\);

-- Location: LCCOMB_X32_Y11_N10
\aProcessor|RegFile|R~1414\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1414_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1413_combout\ & (\aProcessor|RegFile|R~231_regout\)) # (!\aProcessor|RegFile|R~1413_combout\ & ((\aProcessor|RegFile|R~199_regout\))))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~1413_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~231_regout\,
	datac => \aProcessor|RegFile|R~199_regout\,
	datad => \aProcessor|RegFile|R~1413_combout\,
	combout => \aProcessor|RegFile|R~1414_combout\);

-- Location: LCFF_X31_Y16_N3
\aProcessor|RegFile|R~103\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~103_regout\);

-- Location: LCFF_X34_Y18_N27
\aProcessor|RegFile|R~7\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~7_regout\);

-- Location: LCFF_X32_Y17_N11
\aProcessor|RegFile|R~71\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~71_regout\);

-- Location: LCCOMB_X32_Y17_N10
\aProcessor|RegFile|R~1417\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1417_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~71_regout\))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~7_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~7_regout\,
	datac => \aProcessor|RegFile|R~71_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1417_combout\);

-- Location: LCCOMB_X31_Y16_N2
\aProcessor|RegFile|R~1418\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1418_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1417_combout\ & ((\aProcessor|RegFile|R~103_regout\))) # (!\aProcessor|RegFile|R~1417_combout\ & (\aProcessor|RegFile|R~39_regout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1417_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~39_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~103_regout\,
	datad => \aProcessor|RegFile|R~1417_combout\,
	combout => \aProcessor|RegFile|R~1418_combout\);

-- Location: LCCOMB_X32_Y14_N30
\aProcessor|RegFile|R~1416\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1416_combout\ = (\aProcessor|RegFile|R~1415_combout\ & (((\aProcessor|RegFile|R~359_regout\) # (!\aProcessor|IR|Q\(27))))) # (!\aProcessor|RegFile|R~1415_combout\ & (\aProcessor|RegFile|R~295_regout\ & ((\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1415_combout\,
	datab => \aProcessor|RegFile|R~295_regout\,
	datac => \aProcessor|RegFile|R~359_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1416_combout\);

-- Location: LCCOMB_X31_Y18_N12
\aProcessor|RegFile|R~1419\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1419_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29)) # (\aProcessor|RegFile|R~1416_combout\)))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~1418_combout\ & (!\aProcessor|IR|Q\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~1418_combout\,
	datac => \aProcessor|IR|Q\(29),
	datad => \aProcessor|RegFile|R~1416_combout\,
	combout => \aProcessor|RegFile|R~1419_combout\);

-- Location: LCCOMB_X31_Y18_N14
\aProcessor|RegFile|R~1422\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1422_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1419_combout\ & (\aProcessor|RegFile|R~1421_combout\)) # (!\aProcessor|RegFile|R~1419_combout\ & ((\aProcessor|RegFile|R~1414_combout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1419_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1421_combout\,
	datab => \aProcessor|RegFile|R~1414_combout\,
	datac => \aProcessor|IR|Q\(29),
	datad => \aProcessor|RegFile|R~1419_combout\,
	combout => \aProcessor|RegFile|R~1422_combout\);

-- Location: LCFF_X32_Y18_N27
\aProcessor|RegFile|R~807\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~807_regout\);

-- Location: LCCOMB_X32_Y18_N26
\aProcessor|RegFile|R~1403\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1403_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|RegFile|R~807_regout\) # (\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~551_regout\ & ((!\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~551_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~807_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1403_combout\);

-- Location: LCCOMB_X33_Y20_N18
\aProcessor|RegFile|R~1404\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1404_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1403_combout\ & ((\aProcessor|RegFile|R~935_regout\))) # (!\aProcessor|RegFile|R~1403_combout\ & (\aProcessor|RegFile|R~679_regout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1403_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~679_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~935_regout\,
	datad => \aProcessor|RegFile|R~1403_combout\,
	combout => \aProcessor|RegFile|R~1404_combout\);

-- Location: LCFF_X27_Y16_N15
\aProcessor|RegFile|R~615\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~615_regout\);

-- Location: LCFF_X27_Y16_N29
\aProcessor|RegFile|R~871\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~871_regout\);

-- Location: LCCOMB_X27_Y16_N28
\aProcessor|RegFile|R~1410\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1410_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|RegFile|R~871_regout\) # (\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~615_regout\ & ((!\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~615_regout\,
	datac => \aProcessor|RegFile|R~871_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1410_combout\);

-- Location: LCFF_X35_Y20_N25
\aProcessor|RegFile|R~743\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~743_regout\);

-- Location: LCCOMB_X27_Y20_N10
\aProcessor|RegFile|R~1411\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1411_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1410_combout\ & (\aProcessor|RegFile|R~999_regout\)) # (!\aProcessor|RegFile|R~1410_combout\ & ((\aProcessor|RegFile|R~743_regout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1410_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~999_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~1410_combout\,
	datad => \aProcessor|RegFile|R~743_regout\,
	combout => \aProcessor|RegFile|R~1411_combout\);

-- Location: LCCOMB_X33_Y10_N26
\aProcessor|RegFile|R~903feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~903feeder_combout\ = \aProcessor|RY|Q\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(7),
	combout => \aProcessor|RegFile|R~903feeder_combout\);

-- Location: LCFF_X33_Y10_N27
\aProcessor|RegFile|R~903\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~903feeder_combout\,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~903_regout\);

-- Location: LCCOMB_X33_Y10_N16
\aProcessor|RegFile|R~647feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~647feeder_combout\ = \aProcessor|RY|Q\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(7),
	combout => \aProcessor|RegFile|R~647feeder_combout\);

-- Location: LCFF_X33_Y10_N17
\aProcessor|RegFile|R~647\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~647feeder_combout\,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~647_regout\);

-- Location: LCCOMB_X33_Y10_N0
\aProcessor|RegFile|R~1407\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1407_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~647_regout\))) # (!\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~519_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~519_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~647_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1407_combout\);

-- Location: LCCOMB_X33_Y10_N30
\aProcessor|RegFile|R~1408\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1408_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1407_combout\ & ((\aProcessor|RegFile|R~903_regout\))) # (!\aProcessor|RegFile|R~1407_combout\ & (\aProcessor|RegFile|R~775_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1407_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~775_regout\,
	datab => \aProcessor|RegFile|R~903_regout\,
	datac => \aProcessor|IR|Q\(30),
	datad => \aProcessor|RegFile|R~1407_combout\,
	combout => \aProcessor|RegFile|R~1408_combout\);

-- Location: LCFF_X36_Y20_N7
\aProcessor|RegFile|R~967\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(7),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~967_regout\);

-- Location: LCCOMB_X36_Y18_N2
\aProcessor|RegFile|R~1405\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1405_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~711_regout\) # ((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & (((\aProcessor|RegFile|R~583_regout\ & !\aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~711_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~583_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1405_combout\);

-- Location: LCCOMB_X36_Y20_N6
\aProcessor|RegFile|R~1406\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1406_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1405_combout\ & ((\aProcessor|RegFile|R~967_regout\))) # (!\aProcessor|RegFile|R~1405_combout\ & (\aProcessor|RegFile|R~839_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1405_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~839_regout\,
	datac => \aProcessor|RegFile|R~967_regout\,
	datad => \aProcessor|RegFile|R~1405_combout\,
	combout => \aProcessor|RegFile|R~1406_combout\);

-- Location: LCCOMB_X29_Y13_N2
\aProcessor|RegFile|R~1409\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1409_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1406_combout\))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~1408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~1408_combout\,
	datac => \aProcessor|IR|Q\(28),
	datad => \aProcessor|RegFile|R~1406_combout\,
	combout => \aProcessor|RegFile|R~1409_combout\);

-- Location: LCCOMB_X28_Y17_N30
\aProcessor|RegFile|R~1412\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1412_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1409_combout\ & ((\aProcessor|RegFile|R~1411_combout\))) # (!\aProcessor|RegFile|R~1409_combout\ & (\aProcessor|RegFile|R~1404_combout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1409_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~1404_combout\,
	datac => \aProcessor|RegFile|R~1411_combout\,
	datad => \aProcessor|RegFile|R~1409_combout\,
	combout => \aProcessor|RegFile|R~1412_combout\);

-- Location: LCCOMB_X22_Y18_N30
\aProcessor|RegFile|R~1423\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1423_combout\ = (\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~1412_combout\))) # (!\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~1422_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(31),
	datab => \aProcessor|RegFile|R~1422_combout\,
	datad => \aProcessor|RegFile|R~1412_combout\,
	combout => \aProcessor|RegFile|R~1423_combout\);

-- Location: LCFF_X22_Y18_N31
\aProcessor|RA|Q[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1423_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(7));

-- Location: LCCOMB_X21_Y18_N16
\aProcessor|ALU|Add3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~16_combout\ = (\aProcessor|RA|Q\(8) & (!\aProcessor|ALU|Add3~15\ & VCC)) # (!\aProcessor|RA|Q\(8) & (\aProcessor|ALU|Add3~15\ $ (GND)))
-- \aProcessor|ALU|Add3~17\ = CARRY((!\aProcessor|RA|Q\(8) & !\aProcessor|ALU|Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(8),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~15\,
	combout => \aProcessor|ALU|Add3~16_combout\,
	cout => \aProcessor|ALU|Add3~17\);

-- Location: LCCOMB_X24_Y14_N18
\aProcessor|ALU|Selector27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector27~6_combout\ = (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Add3~16_combout\))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & 
-- (\aProcessor|ALU|Selector27~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector27~5_combout\,
	datab => \aProcessor|ALU|Add3~16_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector27~6_combout\);

-- Location: LCCOMB_X18_Y16_N16
\aProcessor|ALU|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~16_combout\ = (\aProcessor|RA|Q\(8) & (\aProcessor|ALU|Add0~15\ $ (GND))) # (!\aProcessor|RA|Q\(8) & (!\aProcessor|ALU|Add0~15\ & VCC))
-- \aProcessor|ALU|Add0~17\ = CARRY((\aProcessor|RA|Q\(8) & !\aProcessor|ALU|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(8),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~15\,
	combout => \aProcessor|ALU|Add0~16_combout\,
	cout => \aProcessor|ALU|Add0~17\);

-- Location: LCCOMB_X24_Y14_N30
\aProcessor|ALU|Selector27~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector27~13_combout\ = (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(1) & (\aProcessor|CSG|SelectSignals|ALU_Op\(0))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & 
-- ((\aProcessor|ALU|Add0~16_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|ALU|Add0~16_combout\,
	combout => \aProcessor|ALU|Selector27~13_combout\);

-- Location: LCCOMB_X24_Y14_N4
\aProcessor|ALU|Selector27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector27~7_combout\ = (\aProcessor|ALU|Selector27~13_combout\) # ((\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector27~4_combout\) # (\aProcessor|ALU|Selector27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector27~4_combout\,
	datab => \aProcessor|ALU|Selector27~6_combout\,
	datac => \aProcessor|ALU|Selector27~13_combout\,
	datad => \aProcessor|ALU|Selector26~0_combout\,
	combout => \aProcessor|ALU|Selector27~7_combout\);

-- Location: LCCOMB_X21_Y16_N16
\aProcessor|ALU|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~16_combout\ = ((\aProcessor|RA|Q\(8) $ (\aProcessor|MuxB|ShiftRight0~26_combout\ $ (\aProcessor|ALU|Add2~15\)))) # (GND)
-- \aProcessor|ALU|Add2~17\ = CARRY((\aProcessor|RA|Q\(8) & ((!\aProcessor|ALU|Add2~15\) # (!\aProcessor|MuxB|ShiftRight0~26_combout\))) # (!\aProcessor|RA|Q\(8) & (!\aProcessor|MuxB|ShiftRight0~26_combout\ & !\aProcessor|ALU|Add2~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(8),
	datab => \aProcessor|MuxB|ShiftRight0~26_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~15\,
	combout => \aProcessor|ALU|Add2~16_combout\,
	cout => \aProcessor|ALU|Add2~17\);

-- Location: LCCOMB_X24_Y14_N0
\aProcessor|ALU|Selector27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector27~8_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & ((\aProcessor|ALU|Selector27~7_combout\ & (\aProcessor|ALU|RZ~8_combout\)) # (!\aProcessor|ALU|Selector27~7_combout\ & ((\aProcessor|ALU|Add2~16_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~1_combout\ & (((\aProcessor|ALU|Selector27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|RZ~8_combout\,
	datab => \aProcessor|ALU|Selector26~1_combout\,
	datac => \aProcessor|ALU|Selector27~7_combout\,
	datad => \aProcessor|ALU|Add2~16_combout\,
	combout => \aProcessor|ALU|Selector27~8_combout\);

-- Location: LCCOMB_X24_Y14_N26
\aProcessor|ALU|Selector27~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector27~9_combout\ = (\aProcessor|ALU|Selector26~3_combout\ & (((\aProcessor|ALU|Selector26~2_combout\)))) # (!\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector27~8_combout\))) 
-- # (!\aProcessor|ALU|Selector26~2_combout\ & (\aProcessor|ALU|Add1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add1~16_combout\,
	datab => \aProcessor|ALU|Selector26~3_combout\,
	datac => \aProcessor|ALU|Selector26~2_combout\,
	datad => \aProcessor|ALU|Selector27~8_combout\,
	combout => \aProcessor|ALU|Selector27~9_combout\);

-- Location: LCCOMB_X24_Y14_N16
\aProcessor|ALU|Selector27~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector27~10_combout\ = (\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|ALU|Selector27~9_combout\ & (\aProcessor|RA|Q\(8))) # (!\aProcessor|ALU|Selector27~9_combout\ & ((\aProcessor|RA|Q\(9)))))) # 
-- (!\aProcessor|ALU|Selector26~3_combout\ & (((\aProcessor|ALU|Selector27~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(8),
	datab => \aProcessor|ALU|Selector26~3_combout\,
	datac => \aProcessor|RA|Q\(9),
	datad => \aProcessor|ALU|Selector27~9_combout\,
	combout => \aProcessor|ALU|Selector27~10_combout\);

-- Location: LCCOMB_X23_Y14_N6
\aProcessor|ALU|Selector27~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector27~11_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|ALU|Selector26~4_combout\ & (\aProcessor|RA|Q\(7))) # (!\aProcessor|ALU|Selector26~4_combout\ & ((\aProcessor|ALU|Selector27~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(7),
	datab => \aProcessor|ALU|Selector26~4_combout\,
	datac => \aProcessor|ALU|Selector27~10_combout\,
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|Selector27~11_combout\);

-- Location: LCCOMB_X21_Y14_N2
\aProcessor|ALU|Selector27~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector27~12_combout\ = (\aProcessor|ALU|Selector27~11_combout\) # ((\aProcessor|MuxB|ShiftRight0~26_combout\ & \aProcessor|ALU|Selector4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~26_combout\,
	datab => \aProcessor|ALU|Selector4~0_combout\,
	datad => \aProcessor|ALU|Selector27~11_combout\,
	combout => \aProcessor|ALU|Selector27~12_combout\);

-- Location: LCFF_X21_Y14_N3
\aProcessor|RZ|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector27~12_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(8));

-- Location: LCFF_X25_Y13_N7
\aProcessor|RY|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[8]~8_combout\,
	sdata => \aProcessor|RZ|Q\(8),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(8));

-- Location: LCCOMB_X38_Y14_N18
\aProcessor|RegFile|R~488feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~488feeder_combout\ = \aProcessor|RY|Q\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(8),
	combout => \aProcessor|RegFile|R~488feeder_combout\);

-- Location: LCFF_X38_Y14_N19
\aProcessor|RegFile|R~488\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~488feeder_combout\,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~488_regout\);

-- Location: LCFF_X35_Y14_N19
\aProcessor|RegFile|R~456\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~456_regout\);

-- Location: LCCOMB_X35_Y14_N18
\aProcessor|RegFile|R~1441\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1441_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~456_regout\) # (\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~392_regout\ & ((!\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~392_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~456_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1441_combout\);

-- Location: LCCOMB_X38_Y13_N2
\aProcessor|RegFile|R~424feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~424feeder_combout\ = \aProcessor|RY|Q\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(8),
	combout => \aProcessor|RegFile|R~424feeder_combout\);

-- Location: LCFF_X38_Y13_N3
\aProcessor|RegFile|R~424\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~424feeder_combout\,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~424_regout\);

-- Location: LCCOMB_X38_Y14_N16
\aProcessor|RegFile|R~1442\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1442_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1441_combout\ & (\aProcessor|RegFile|R~488_regout\)) # (!\aProcessor|RegFile|R~1441_combout\ & ((\aProcessor|RegFile|R~424_regout\))))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1441_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~488_regout\,
	datac => \aProcessor|RegFile|R~1441_combout\,
	datad => \aProcessor|RegFile|R~424_regout\,
	combout => \aProcessor|RegFile|R~1442_combout\);

-- Location: LCCOMB_X29_Y17_N4
\aProcessor|RegFile|R~1434\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1434_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~296_regout\)) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~264_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~296_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|IR|Q\(22),
	datad => \aProcessor|RegFile|R~264_regout\,
	combout => \aProcessor|RegFile|R~1434_combout\);

-- Location: LCCOMB_X37_Y14_N0
\aProcessor|RegFile|R~1435\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1435_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1434_combout\ & (\aProcessor|RegFile|R~360_regout\)) # (!\aProcessor|RegFile|R~1434_combout\ & ((\aProcessor|RegFile|R~328_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1434_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~360_regout\,
	datac => \aProcessor|RegFile|R~328_regout\,
	datad => \aProcessor|RegFile|R~1434_combout\,
	combout => \aProcessor|RegFile|R~1435_combout\);

-- Location: LCCOMB_X38_Y19_N18
\aProcessor|RegFile|R~1443\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1443_combout\ = (\aProcessor|RegFile|R~1440_combout\ & (((\aProcessor|RegFile|R~1442_combout\)) # (!\aProcessor|IR|Q\(25)))) # (!\aProcessor|RegFile|R~1440_combout\ & (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1435_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1440_combout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~1442_combout\,
	datad => \aProcessor|RegFile|R~1435_combout\,
	combout => \aProcessor|RegFile|R~1443_combout\);

-- Location: LCFF_X30_Y12_N21
\aProcessor|RegFile|R~616\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~616_regout\);

-- Location: LCCOMB_X30_Y12_N20
\aProcessor|RegFile|R~1431\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1431_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~744_regout\)) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~616_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~744_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~616_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1431_combout\);

-- Location: LCCOMB_X29_Y12_N2
\aProcessor|RegFile|R~1432\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1432_combout\ = (\aProcessor|RegFile|R~1431_combout\ & (((\aProcessor|RegFile|R~1000_regout\) # (!\aProcessor|IR|Q\(25))))) # (!\aProcessor|RegFile|R~1431_combout\ & (\aProcessor|RegFile|R~872_regout\ & (\aProcessor|IR|Q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~872_regout\,
	datab => \aProcessor|RegFile|R~1431_combout\,
	datac => \aProcessor|IR|Q\(25),
	datad => \aProcessor|RegFile|R~1000_regout\,
	combout => \aProcessor|RegFile|R~1432_combout\);

-- Location: LCCOMB_X36_Y20_N30
\aProcessor|RegFile|R~1424\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1424_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~840_regout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~584_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~840_regout\,
	datac => \aProcessor|RegFile|R~584_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1424_combout\);

-- Location: LCCOMB_X36_Y20_N26
\aProcessor|RegFile|R~1425\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1425_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1424_combout\ & ((\aProcessor|RegFile|R~968_regout\))) # (!\aProcessor|RegFile|R~1424_combout\ & (\aProcessor|RegFile|R~712_regout\)))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~1424_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~712_regout\,
	datac => \aProcessor|RegFile|R~968_regout\,
	datad => \aProcessor|RegFile|R~1424_combout\,
	combout => \aProcessor|RegFile|R~1425_combout\);

-- Location: LCFF_X34_Y20_N13
\aProcessor|RegFile|R~680\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(8),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~680_regout\);

-- Location: LCCOMB_X34_Y20_N12
\aProcessor|RegFile|R~1426\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1426_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|RegFile|R~680_regout\) # (\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~552_regout\ & ((!\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~552_regout\,
	datac => \aProcessor|RegFile|R~680_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1426_combout\);

-- Location: LCCOMB_X31_Y20_N14
\aProcessor|RegFile|R~1427\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1427_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1426_combout\ & ((\aProcessor|RegFile|R~936_regout\))) # (!\aProcessor|RegFile|R~1426_combout\ & (\aProcessor|RegFile|R~808_regout\)))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~1426_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~808_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~936_regout\,
	datad => \aProcessor|RegFile|R~1426_combout\,
	combout => \aProcessor|RegFile|R~1427_combout\);

-- Location: LCCOMB_X33_Y10_N28
\aProcessor|RegFile|R~1429\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1429_combout\ = (\aProcessor|RegFile|R~1428_combout\ & (((\aProcessor|RegFile|R~904_regout\)) # (!\aProcessor|IR|Q\(24)))) # (!\aProcessor|RegFile|R~1428_combout\ & (\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~648_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1428_combout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~648_regout\,
	datad => \aProcessor|RegFile|R~904_regout\,
	combout => \aProcessor|RegFile|R~1429_combout\);

-- Location: LCCOMB_X30_Y20_N24
\aProcessor|RegFile|R~1430\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1430_combout\ = (\aProcessor|IR|Q\(23) & (\aProcessor|IR|Q\(22))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~1427_combout\)) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1429_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~1427_combout\,
	datad => \aProcessor|RegFile|R~1429_combout\,
	combout => \aProcessor|RegFile|R~1430_combout\);

-- Location: LCCOMB_X29_Y20_N16
\aProcessor|RegFile|R~1433\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1433_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1430_combout\ & (\aProcessor|RegFile|R~1432_combout\)) # (!\aProcessor|RegFile|R~1430_combout\ & ((\aProcessor|RegFile|R~1425_combout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1430_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~1432_combout\,
	datac => \aProcessor|RegFile|R~1425_combout\,
	datad => \aProcessor|RegFile|R~1430_combout\,
	combout => \aProcessor|RegFile|R~1433_combout\);

-- Location: LCCOMB_X25_Y19_N30
\aProcessor|RegFile|R~1444\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1444_combout\ = (\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~1433_combout\))) # (!\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~1443_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~1443_combout\,
	datad => \aProcessor|RegFile|R~1433_combout\,
	combout => \aProcessor|RegFile|R~1444_combout\);

-- Location: LCFF_X25_Y19_N31
\aProcessor|RB|Q[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1444_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(8));

-- Location: LCCOMB_X24_Y15_N4
\aProcessor|MuxB|ShiftRight0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~26_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(14))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|IR|Q\(14),
	datad => \aProcessor|RB|Q\(8),
	combout => \aProcessor|MuxB|ShiftRight0~26_combout\);

-- Location: LCCOMB_X21_Y16_N18
\aProcessor|ALU|Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~18_combout\ = (\aProcessor|MuxB|ShiftRight0~8_combout\ & ((\aProcessor|RA|Q\(9) & (!\aProcessor|ALU|Add2~17\)) # (!\aProcessor|RA|Q\(9) & ((\aProcessor|ALU|Add2~17\) # (GND))))) # (!\aProcessor|MuxB|ShiftRight0~8_combout\ & 
-- ((\aProcessor|RA|Q\(9) & (\aProcessor|ALU|Add2~17\ & VCC)) # (!\aProcessor|RA|Q\(9) & (!\aProcessor|ALU|Add2~17\))))
-- \aProcessor|ALU|Add2~19\ = CARRY((\aProcessor|MuxB|ShiftRight0~8_combout\ & ((!\aProcessor|ALU|Add2~17\) # (!\aProcessor|RA|Q\(9)))) # (!\aProcessor|MuxB|ShiftRight0~8_combout\ & (!\aProcessor|RA|Q\(9) & !\aProcessor|ALU|Add2~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~8_combout\,
	datab => \aProcessor|RA|Q\(9),
	datad => VCC,
	cin => \aProcessor|ALU|Add2~17\,
	combout => \aProcessor|ALU|Add2~18_combout\,
	cout => \aProcessor|ALU|Add2~19\);

-- Location: LCCOMB_X20_Y16_N22
\aProcessor|ALU|Selector26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector26~7_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & (((\aProcessor|ALU|Selector26~0_combout\) # (\aProcessor|ALU|Add2~18_combout\)))) # (!\aProcessor|ALU|Selector26~1_combout\ & (\aProcessor|ALU|Add0~18_combout\ & 
-- (!\aProcessor|ALU|Selector26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add0~18_combout\,
	datab => \aProcessor|ALU|Selector26~1_combout\,
	datac => \aProcessor|ALU|Selector26~0_combout\,
	datad => \aProcessor|ALU|Add2~18_combout\,
	combout => \aProcessor|ALU|Selector26~7_combout\);

-- Location: LCCOMB_X20_Y16_N24
\aProcessor|ALU|Selector26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector26~8_combout\ = (\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector26~7_combout\ & (\aProcessor|ALU|RZ~9_combout\)) # (!\aProcessor|ALU|Selector26~7_combout\ & ((\aProcessor|ALU|Selector26~6_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~0_combout\ & (((\aProcessor|ALU|Selector26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|RZ~9_combout\,
	datab => \aProcessor|ALU|Selector26~0_combout\,
	datac => \aProcessor|ALU|Selector26~6_combout\,
	datad => \aProcessor|ALU|Selector26~7_combout\,
	combout => \aProcessor|ALU|Selector26~8_combout\);

-- Location: LCCOMB_X20_Y16_N26
\aProcessor|ALU|Selector26~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector26~9_combout\ = (\aProcessor|ALU|Selector26~3_combout\ & (((\aProcessor|RA|Q\(10)) # (\aProcessor|ALU|Selector26~2_combout\)))) # (!\aProcessor|ALU|Selector26~3_combout\ & (\aProcessor|ALU|Add1~18_combout\ & 
-- ((!\aProcessor|ALU|Selector26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add1~18_combout\,
	datab => \aProcessor|RA|Q\(10),
	datac => \aProcessor|ALU|Selector26~3_combout\,
	datad => \aProcessor|ALU|Selector26~2_combout\,
	combout => \aProcessor|ALU|Selector26~9_combout\);

-- Location: LCCOMB_X20_Y16_N28
\aProcessor|ALU|Selector26~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector26~10_combout\ = (\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector26~9_combout\ & (\aProcessor|RA|Q\(9))) # (!\aProcessor|ALU|Selector26~9_combout\ & ((\aProcessor|ALU|Selector26~8_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~2_combout\ & (((\aProcessor|ALU|Selector26~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~2_combout\,
	datab => \aProcessor|RA|Q\(9),
	datac => \aProcessor|ALU|Selector26~8_combout\,
	datad => \aProcessor|ALU|Selector26~9_combout\,
	combout => \aProcessor|ALU|Selector26~10_combout\);

-- Location: LCCOMB_X19_Y13_N0
\aProcessor|ALU|Selector26~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector26~11_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|ALU|Selector26~4_combout\ & (\aProcessor|RA|Q\(8))) # (!\aProcessor|ALU|Selector26~4_combout\ & ((\aProcessor|ALU|Selector26~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(8),
	datab => \aProcessor|ALU|Selector26~4_combout\,
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|ALU|Selector26~10_combout\,
	combout => \aProcessor|ALU|Selector26~11_combout\);

-- Location: LCCOMB_X19_Y13_N14
\aProcessor|ALU|Selector26~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector26~12_combout\ = (\aProcessor|ALU|Selector26~11_combout\) # ((\aProcessor|MuxB|ShiftRight0~8_combout\ & \aProcessor|ALU|Selector4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|MuxB|ShiftRight0~8_combout\,
	datac => \aProcessor|ALU|Selector4~0_combout\,
	datad => \aProcessor|ALU|Selector26~11_combout\,
	combout => \aProcessor|ALU|Selector26~12_combout\);

-- Location: LCFF_X19_Y13_N15
\aProcessor|RZ|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector26~12_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(9));

-- Location: LCFF_X28_Y17_N19
\aProcessor|RY|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[9]~9_combout\,
	sdata => \aProcessor|RZ|Q\(9),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(9));

-- Location: LCFF_X33_Y20_N21
\aProcessor|RegFile|R~681\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~681_regout\);

-- Location: LCCOMB_X33_Y20_N20
\aProcessor|RegFile|R~1467\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1467_combout\ = (\aProcessor|RegFile|R~1466_combout\ & (((\aProcessor|RegFile|R~937_regout\)) # (!\aProcessor|IR|Q\(24)))) # (!\aProcessor|RegFile|R~1466_combout\ & (\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~681_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1466_combout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~681_regout\,
	datad => \aProcessor|RegFile|R~937_regout\,
	combout => \aProcessor|RegFile|R~1467_combout\);

-- Location: LCCOMB_X27_Y16_N22
\aProcessor|RegFile|R~1473\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1473_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~873_regout\) # ((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & (((\aProcessor|RegFile|R~617_regout\ & !\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~873_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~617_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1473_combout\);

-- Location: LCCOMB_X29_Y20_N22
\aProcessor|RegFile|R~1474\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1474_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1473_combout\ & ((\aProcessor|RegFile|R~1001_regout\))) # (!\aProcessor|RegFile|R~1473_combout\ & (\aProcessor|RegFile|R~745_regout\)))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~1473_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~745_regout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~1001_regout\,
	datad => \aProcessor|RegFile|R~1473_combout\,
	combout => \aProcessor|RegFile|R~1474_combout\);

-- Location: LCCOMB_X29_Y17_N0
\aProcessor|RegFile|R~1475\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1475_combout\ = (\aProcessor|RegFile|R~1472_combout\ & (((\aProcessor|RegFile|R~1474_combout\)) # (!\aProcessor|IR|Q\(22)))) # (!\aProcessor|RegFile|R~1472_combout\ & (\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~1467_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1472_combout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~1467_combout\,
	datad => \aProcessor|RegFile|R~1474_combout\,
	combout => \aProcessor|RegFile|R~1475_combout\);

-- Location: LCFF_X38_Y13_N29
\aProcessor|RegFile|R~425\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~425_regout\);

-- Location: LCCOMB_X38_Y13_N26
\aProcessor|RegFile|R~1483\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1483_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|RegFile|R~425_regout\) # (\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~393_regout\ & ((!\aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~393_regout\,
	datab => \aProcessor|RegFile|R~425_regout\,
	datac => \aProcessor|IR|Q\(22),
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1483_combout\);

-- Location: LCCOMB_X36_Y13_N4
\aProcessor|RegFile|R~1484\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1484_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1483_combout\ & (\aProcessor|RegFile|R~489_regout\)) # (!\aProcessor|RegFile|R~1483_combout\ & ((\aProcessor|RegFile|R~457_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1483_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~489_regout\,
	datac => \aProcessor|RegFile|R~457_regout\,
	datad => \aProcessor|RegFile|R~1483_combout\,
	combout => \aProcessor|RegFile|R~1484_combout\);

-- Location: LCCOMB_X33_Y13_N20
\aProcessor|RegFile|R~1476\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1476_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23)) # ((\aProcessor|RegFile|R~169_regout\)))) # (!\aProcessor|IR|Q\(22) & (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~137_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~137_regout\,
	datad => \aProcessor|RegFile|R~169_regout\,
	combout => \aProcessor|RegFile|R~1476_combout\);

-- Location: LCFF_X36_Y15_N17
\aProcessor|RegFile|R~201\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~201_regout\);

-- Location: LCCOMB_X36_Y15_N16
\aProcessor|RegFile|R~1477\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1477_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1476_combout\ & ((\aProcessor|RegFile|R~233_regout\))) # (!\aProcessor|RegFile|R~1476_combout\ & (\aProcessor|RegFile|R~201_regout\)))) # (!\aProcessor|IR|Q\(23) & 
-- (\aProcessor|RegFile|R~1476_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~1476_combout\,
	datac => \aProcessor|RegFile|R~201_regout\,
	datad => \aProcessor|RegFile|R~233_regout\,
	combout => \aProcessor|RegFile|R~1477_combout\);

-- Location: LCCOMB_X29_Y17_N22
\aProcessor|RegFile|R~297feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~297feeder_combout\ = \aProcessor|RY|Q\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(9),
	combout => \aProcessor|RegFile|R~297feeder_combout\);

-- Location: LCFF_X29_Y17_N23
\aProcessor|RegFile|R~297\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~297feeder_combout\,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~297_regout\);

-- Location: LCFF_X37_Y15_N21
\aProcessor|RegFile|R~329\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(9),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~329_regout\);

-- Location: LCCOMB_X31_Y15_N14
\aProcessor|RegFile|R~1478\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1478_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~329_regout\))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~265_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~265_regout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|IR|Q\(23),
	datad => \aProcessor|RegFile|R~329_regout\,
	combout => \aProcessor|RegFile|R~1478_combout\);

-- Location: LCCOMB_X37_Y16_N0
\aProcessor|RegFile|R~361feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~361feeder_combout\ = \aProcessor|RY|Q\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(9),
	combout => \aProcessor|RegFile|R~361feeder_combout\);

-- Location: LCFF_X37_Y16_N1
\aProcessor|RegFile|R~361\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~361feeder_combout\,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~361_regout\);

-- Location: LCCOMB_X30_Y17_N14
\aProcessor|RegFile|R~1479\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1479_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1478_combout\ & ((\aProcessor|RegFile|R~361_regout\))) # (!\aProcessor|RegFile|R~1478_combout\ & (\aProcessor|RegFile|R~297_regout\)))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1478_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~297_regout\,
	datac => \aProcessor|RegFile|R~1478_combout\,
	datad => \aProcessor|RegFile|R~361_regout\,
	combout => \aProcessor|RegFile|R~1479_combout\);

-- Location: LCCOMB_X29_Y17_N24
\aProcessor|RegFile|R~1482\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1482_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1479_combout\))) # (!\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~1481_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1481_combout\,
	datab => \aProcessor|RegFile|R~1479_combout\,
	datac => \aProcessor|IR|Q\(24),
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1482_combout\);

-- Location: LCCOMB_X28_Y17_N24
\aProcessor|RegFile|R~1485\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1485_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1482_combout\ & (\aProcessor|RegFile|R~1484_combout\)) # (!\aProcessor|RegFile|R~1482_combout\ & ((\aProcessor|RegFile|R~1477_combout\))))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~1482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~1484_combout\,
	datac => \aProcessor|RegFile|R~1477_combout\,
	datad => \aProcessor|RegFile|R~1482_combout\,
	combout => \aProcessor|RegFile|R~1485_combout\);

-- Location: LCCOMB_X27_Y17_N14
\aProcessor|RegFile|R~1486\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1486_combout\ = (\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~1475_combout\)) # (!\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~1485_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~1475_combout\,
	datad => \aProcessor|RegFile|R~1485_combout\,
	combout => \aProcessor|RegFile|R~1486_combout\);

-- Location: LCFF_X27_Y17_N15
\aProcessor|RB|Q[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1486_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(9));

-- Location: LCCOMB_X27_Y17_N16
\aProcessor|MuxB|ShiftRight0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~8_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(15))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(15),
	datac => \aProcessor|RB|Q\(9),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|MuxB|ShiftRight0~8_combout\);

-- Location: LCCOMB_X24_Y12_N10
\aProcessor|MuxB|ShiftRight0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~7_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(13))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(13),
	datac => \aProcessor|RB|Q\(7),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|MuxB|ShiftRight0~7_combout\);

-- Location: LCCOMB_X23_Y13_N4
\aProcessor|ALU|Add1~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~20_combout\ = ((\aProcessor|RA|Q\(10) $ (\aProcessor|MuxB|ShiftRight0~9_combout\ $ (!\aProcessor|ALU|Add1~19\)))) # (GND)
-- \aProcessor|ALU|Add1~21\ = CARRY((\aProcessor|RA|Q\(10) & ((\aProcessor|MuxB|ShiftRight0~9_combout\) # (!\aProcessor|ALU|Add1~19\))) # (!\aProcessor|RA|Q\(10) & (\aProcessor|MuxB|ShiftRight0~9_combout\ & !\aProcessor|ALU|Add1~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(10),
	datab => \aProcessor|MuxB|ShiftRight0~9_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~19\,
	combout => \aProcessor|ALU|Add1~20_combout\,
	cout => \aProcessor|ALU|Add1~21\);

-- Location: LCCOMB_X21_Y16_N20
\aProcessor|ALU|Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~20_combout\ = ((\aProcessor|RA|Q\(10) $ (\aProcessor|MuxB|ShiftRight0~9_combout\ $ (\aProcessor|ALU|Add2~19\)))) # (GND)
-- \aProcessor|ALU|Add2~21\ = CARRY((\aProcessor|RA|Q\(10) & ((!\aProcessor|ALU|Add2~19\) # (!\aProcessor|MuxB|ShiftRight0~9_combout\))) # (!\aProcessor|RA|Q\(10) & (!\aProcessor|MuxB|ShiftRight0~9_combout\ & !\aProcessor|ALU|Add2~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(10),
	datab => \aProcessor|MuxB|ShiftRight0~9_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~19\,
	combout => \aProcessor|ALU|Add2~20_combout\,
	cout => \aProcessor|ALU|Add2~21\);

-- Location: LCCOMB_X20_Y13_N14
\aProcessor|ALU|RZ~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~10_combout\ = (\aProcessor|RA|Q\(10) & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(16))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(16),
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|RB|Q\(10),
	datad => \aProcessor|RA|Q\(10),
	combout => \aProcessor|ALU|RZ~10_combout\);

-- Location: LCCOMB_X18_Y16_N20
\aProcessor|ALU|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~20_combout\ = (\aProcessor|RA|Q\(10) & (\aProcessor|ALU|Add0~19\ $ (GND))) # (!\aProcessor|RA|Q\(10) & (!\aProcessor|ALU|Add0~19\ & VCC))
-- \aProcessor|ALU|Add0~21\ = CARRY((\aProcessor|RA|Q\(10) & !\aProcessor|ALU|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(10),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~19\,
	combout => \aProcessor|ALU|Add0~20_combout\,
	cout => \aProcessor|ALU|Add0~21\);

-- Location: LCCOMB_X21_Y18_N20
\aProcessor|ALU|Add3~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~20_combout\ = (\aProcessor|RA|Q\(10) & (!\aProcessor|ALU|Add3~19\ & VCC)) # (!\aProcessor|RA|Q\(10) & (\aProcessor|ALU|Add3~19\ $ (GND)))
-- \aProcessor|ALU|Add3~21\ = CARRY((!\aProcessor|RA|Q\(10) & !\aProcessor|ALU|Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(10),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~19\,
	combout => \aProcessor|ALU|Add3~20_combout\,
	cout => \aProcessor|ALU|Add3~21\);

-- Location: LCCOMB_X20_Y16_N10
\aProcessor|ALU|Selector25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector25~6_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(16))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(16),
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|RB|Q\(10),
	combout => \aProcessor|ALU|Selector25~6_combout\);

-- Location: LCCOMB_X20_Y16_N16
\aProcessor|ALU|Selector25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector25~7_combout\ = (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (\aProcessor|ALU|Add3~20_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & 
-- ((\aProcessor|ALU|Selector25~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datac => \aProcessor|ALU|Add3~20_combout\,
	datad => \aProcessor|ALU|Selector25~6_combout\,
	combout => \aProcessor|ALU|Selector25~7_combout\);

-- Location: LCCOMB_X20_Y16_N6
\aProcessor|ALU|Selector25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector25~8_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(1) & (\aProcessor|RA|Q\(10) $ (((\aProcessor|MuxB|ShiftRight0~9_combout\) # (\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & 
-- (((\aProcessor|RA|Q\(10) & !\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~9_combout\,
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|RA|Q\(10),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector25~8_combout\);

-- Location: LCCOMB_X20_Y16_N30
\aProcessor|ALU|Selector25~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector25~14_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (((\aProcessor|ALU|Selector25~8_combout\)))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (((\aProcessor|CSG|SelectSignals|ALU_Op\(0))) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|ALU|Selector25~8_combout\,
	combout => \aProcessor|ALU|Selector25~14_combout\);

-- Location: LCCOMB_X19_Y16_N22
\aProcessor|ALU|Selector25~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector25~9_combout\ = (\aProcessor|ALU|Selector26~0_combout\ & (((\aProcessor|ALU|Selector25~7_combout\) # (\aProcessor|ALU|Selector25~14_combout\)))) # (!\aProcessor|ALU|Selector26~0_combout\ & (\aProcessor|ALU|Add0~20_combout\ & 
-- ((\aProcessor|ALU|Selector25~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~0_combout\,
	datab => \aProcessor|ALU|Add0~20_combout\,
	datac => \aProcessor|ALU|Selector25~7_combout\,
	datad => \aProcessor|ALU|Selector25~14_combout\,
	combout => \aProcessor|ALU|Selector25~9_combout\);

-- Location: LCCOMB_X20_Y13_N12
\aProcessor|ALU|Selector25~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector25~10_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & ((\aProcessor|ALU|Selector25~9_combout\ & ((\aProcessor|ALU|RZ~10_combout\))) # (!\aProcessor|ALU|Selector25~9_combout\ & (\aProcessor|ALU|Add2~20_combout\)))) # 
-- (!\aProcessor|ALU|Selector26~1_combout\ & (((\aProcessor|ALU|Selector25~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~1_combout\,
	datab => \aProcessor|ALU|Add2~20_combout\,
	datac => \aProcessor|ALU|RZ~10_combout\,
	datad => \aProcessor|ALU|Selector25~9_combout\,
	combout => \aProcessor|ALU|Selector25~10_combout\);

-- Location: LCCOMB_X20_Y13_N26
\aProcessor|ALU|Selector25~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector25~11_combout\ = (\aProcessor|ALU|Selector26~2_combout\ & (((\aProcessor|ALU|Selector26~3_combout\) # (\aProcessor|ALU|Selector25~10_combout\)))) # (!\aProcessor|ALU|Selector26~2_combout\ & (\aProcessor|ALU|Add1~20_combout\ & 
-- (!\aProcessor|ALU|Selector26~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~2_combout\,
	datab => \aProcessor|ALU|Add1~20_combout\,
	datac => \aProcessor|ALU|Selector26~3_combout\,
	datad => \aProcessor|ALU|Selector25~10_combout\,
	combout => \aProcessor|ALU|Selector25~11_combout\);

-- Location: LCCOMB_X20_Y13_N0
\aProcessor|ALU|Selector25~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector25~12_combout\ = (\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|ALU|Selector25~11_combout\ & (\aProcessor|RA|Q\(10))) # (!\aProcessor|ALU|Selector25~11_combout\ & ((\aProcessor|RA|Q\(11)))))) # 
-- (!\aProcessor|ALU|Selector26~3_combout\ & (((\aProcessor|ALU|Selector25~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(10),
	datab => \aProcessor|RA|Q\(11),
	datac => \aProcessor|ALU|Selector26~3_combout\,
	datad => \aProcessor|ALU|Selector25~11_combout\,
	combout => \aProcessor|ALU|Selector25~12_combout\);

-- Location: LCCOMB_X20_Y13_N24
\aProcessor|ALU|Selector25~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector25~13_combout\ = (\aProcessor|ALU|Selector25~5_combout\) # ((\aProcessor|ALU|Selector25~4_combout\) # ((\aProcessor|ALU|Selector34~8_combout\ & \aProcessor|ALU|Selector25~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector25~5_combout\,
	datab => \aProcessor|ALU|Selector34~8_combout\,
	datac => \aProcessor|ALU|Selector25~4_combout\,
	datad => \aProcessor|ALU|Selector25~12_combout\,
	combout => \aProcessor|ALU|Selector25~13_combout\);

-- Location: LCFF_X20_Y13_N25
\aProcessor|RZ|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector25~13_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(10));

-- Location: LCFF_X17_Y13_N9
\aProcessor|RY|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[10]~10_combout\,
	sdata => \aProcessor|RZ|Q\(10),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(10));

-- Location: LCFF_X35_Y13_N27
\aProcessor|RegFile|R~490\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~490_regout\);

-- Location: LCFF_X35_Y13_N1
\aProcessor|RegFile|R~426\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~426_regout\);

-- Location: LCCOMB_X34_Y17_N18
\aProcessor|RegFile|R~1546\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1546_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~458_regout\)) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~394_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~458_regout\,
	datac => \aProcessor|RegFile|R~394_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1546_combout\);

-- Location: LCCOMB_X35_Y13_N0
\aProcessor|RegFile|R~1547\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1547_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1546_combout\ & (\aProcessor|RegFile|R~490_regout\)) # (!\aProcessor|RegFile|R~1546_combout\ & ((\aProcessor|RegFile|R~426_regout\))))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1546_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~490_regout\,
	datac => \aProcessor|RegFile|R~426_regout\,
	datad => \aProcessor|RegFile|R~1546_combout\,
	combout => \aProcessor|RegFile|R~1547_combout\);

-- Location: LCFF_X32_Y14_N21
\aProcessor|RegFile|R~298\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~298_regout\);

-- Location: LCFF_X35_Y12_N17
\aProcessor|RegFile|R~266\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(10),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~266_regout\);

-- Location: LCCOMB_X35_Y12_N16
\aProcessor|RegFile|R~1539\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1539_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~298_regout\) # ((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & (((\aProcessor|RegFile|R~266_regout\ & !\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~298_regout\,
	datac => \aProcessor|RegFile|R~266_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1539_combout\);

-- Location: LCCOMB_X35_Y11_N26
\aProcessor|RegFile|R~1540\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1540_combout\ = (\aProcessor|RegFile|R~1539_combout\ & ((\aProcessor|RegFile|R~362_regout\) # ((!\aProcessor|IR|Q\(28))))) # (!\aProcessor|RegFile|R~1539_combout\ & (((\aProcessor|RegFile|R~330_regout\ & \aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~362_regout\,
	datab => \aProcessor|RegFile|R~330_regout\,
	datac => \aProcessor|RegFile|R~1539_combout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1540_combout\);

-- Location: LCCOMB_X28_Y14_N26
\aProcessor|RegFile|R~1548\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1548_combout\ = (\aProcessor|RegFile|R~1545_combout\ & (((\aProcessor|RegFile|R~1547_combout\)) # (!\aProcessor|IR|Q\(30)))) # (!\aProcessor|RegFile|R~1545_combout\ & (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1540_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1545_combout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~1547_combout\,
	datad => \aProcessor|RegFile|R~1540_combout\,
	combout => \aProcessor|RegFile|R~1548_combout\);

-- Location: LCCOMB_X37_Y17_N0
\aProcessor|RegFile|R~1529\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1529_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29)) # ((\aProcessor|RegFile|R~842_regout\)))) # (!\aProcessor|IR|Q\(30) & (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~586_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~842_regout\,
	datad => \aProcessor|RegFile|R~586_regout\,
	combout => \aProcessor|RegFile|R~1529_combout\);

-- Location: LCCOMB_X36_Y19_N2
\aProcessor|RegFile|R~1530\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1530_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1529_combout\ & ((\aProcessor|RegFile|R~970_regout\))) # (!\aProcessor|RegFile|R~1529_combout\ & (\aProcessor|RegFile|R~714_regout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1529_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~714_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~1529_combout\,
	datad => \aProcessor|RegFile|R~970_regout\,
	combout => \aProcessor|RegFile|R~1530_combout\);

-- Location: LCCOMB_X31_Y18_N0
\aProcessor|RegFile|R~1536\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1536_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|RegFile|R~746_regout\) # (\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~618_regout\ & ((!\aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~618_regout\,
	datac => \aProcessor|RegFile|R~746_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1536_combout\);

-- Location: LCCOMB_X40_Y19_N10
\aProcessor|RegFile|R~1537\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1537_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1536_combout\ & (\aProcessor|RegFile|R~1002_regout\)) # (!\aProcessor|RegFile|R~1536_combout\ & ((\aProcessor|RegFile|R~874_regout\))))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1536_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1002_regout\,
	datab => \aProcessor|RegFile|R~874_regout\,
	datac => \aProcessor|IR|Q\(30),
	datad => \aProcessor|RegFile|R~1536_combout\,
	combout => \aProcessor|RegFile|R~1537_combout\);

-- Location: LCCOMB_X30_Y19_N6
\aProcessor|RegFile|R~1538\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1538_combout\ = (\aProcessor|RegFile|R~1535_combout\ & (((\aProcessor|RegFile|R~1537_combout\)) # (!\aProcessor|IR|Q\(28)))) # (!\aProcessor|RegFile|R~1535_combout\ & (\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~1530_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1535_combout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~1530_combout\,
	datad => \aProcessor|RegFile|R~1537_combout\,
	combout => \aProcessor|RegFile|R~1538_combout\);

-- Location: LCCOMB_X20_Y16_N8
\aProcessor|RegFile|R~1549\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1549_combout\ = (\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~1538_combout\))) # (!\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~1548_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(31),
	datac => \aProcessor|RegFile|R~1548_combout\,
	datad => \aProcessor|RegFile|R~1538_combout\,
	combout => \aProcessor|RegFile|R~1549_combout\);

-- Location: LCFF_X20_Y16_N9
\aProcessor|RA|Q[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1549_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(10));

-- Location: LCCOMB_X23_Y13_N6
\aProcessor|ALU|Add1~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~22_combout\ = (\aProcessor|MuxB|ShiftRight0~10_combout\ & ((\aProcessor|RA|Q\(11) & (\aProcessor|ALU|Add1~21\ & VCC)) # (!\aProcessor|RA|Q\(11) & (!\aProcessor|ALU|Add1~21\)))) # (!\aProcessor|MuxB|ShiftRight0~10_combout\ & 
-- ((\aProcessor|RA|Q\(11) & (!\aProcessor|ALU|Add1~21\)) # (!\aProcessor|RA|Q\(11) & ((\aProcessor|ALU|Add1~21\) # (GND)))))
-- \aProcessor|ALU|Add1~23\ = CARRY((\aProcessor|MuxB|ShiftRight0~10_combout\ & (!\aProcessor|RA|Q\(11) & !\aProcessor|ALU|Add1~21\)) # (!\aProcessor|MuxB|ShiftRight0~10_combout\ & ((!\aProcessor|ALU|Add1~21\) # (!\aProcessor|RA|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~10_combout\,
	datab => \aProcessor|RA|Q\(11),
	datad => VCC,
	cin => \aProcessor|ALU|Add1~21\,
	combout => \aProcessor|ALU|Add1~22_combout\,
	cout => \aProcessor|ALU|Add1~23\);

-- Location: LCCOMB_X22_Y13_N4
\aProcessor|ALU|Selector24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector24~4_combout\ = (\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|RA|Q\(12)) # ((\aProcessor|ALU|Selector26~2_combout\)))) # (!\aProcessor|ALU|Selector26~3_combout\ & (((!\aProcessor|ALU|Selector26~2_combout\ & 
-- \aProcessor|ALU|Add1~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~3_combout\,
	datab => \aProcessor|RA|Q\(12),
	datac => \aProcessor|ALU|Selector26~2_combout\,
	datad => \aProcessor|ALU|Add1~22_combout\,
	combout => \aProcessor|ALU|Selector24~4_combout\);

-- Location: LCCOMB_X21_Y18_N22
\aProcessor|ALU|Add3~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~22_combout\ = (\aProcessor|RA|Q\(11) & ((\aProcessor|ALU|Add3~21\) # (GND))) # (!\aProcessor|RA|Q\(11) & (!\aProcessor|ALU|Add3~21\))
-- \aProcessor|ALU|Add3~23\ = CARRY((\aProcessor|RA|Q\(11)) # (!\aProcessor|ALU|Add3~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(11),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~21\,
	combout => \aProcessor|ALU|Add3~22_combout\,
	cout => \aProcessor|ALU|Add3~23\);

-- Location: LCFF_X22_Y13_N29
\aProcessor|IR|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(17),
	sload => VCC,
	ena => \aProcessor|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|IR|Q\(17));

-- Location: LCCOMB_X22_Y13_N8
\aProcessor|MuxB|ShiftRight0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~10_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(17)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RB|Q\(11),
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|IR|Q\(17),
	combout => \aProcessor|MuxB|ShiftRight0~10_combout\);

-- Location: LCCOMB_X22_Y13_N26
\aProcessor|ALU|Selector24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector24~0_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (\aProcessor|CSG|SelectSignals|ALU_Op\(1))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|RA|Q\(11) & ((!\aProcessor|MuxB|ShiftRight0~10_combout\) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(1)))) # (!\aProcessor|RA|Q\(11) & ((\aProcessor|MuxB|ShiftRight0~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|RA|Q\(11),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|MuxB|ShiftRight0~10_combout\,
	combout => \aProcessor|ALU|Selector24~0_combout\);

-- Location: LCCOMB_X22_Y13_N0
\aProcessor|ALU|Selector24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector24~1_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Selector24~0_combout\ & (!\aProcessor|RA|Q\(11))) # (!\aProcessor|ALU|Selector24~0_combout\ & ((\aProcessor|ALU|Add3~22_combout\))))) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|ALU|Selector24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(11),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datac => \aProcessor|ALU|Add3~22_combout\,
	datad => \aProcessor|ALU|Selector24~0_combout\,
	combout => \aProcessor|ALU|Selector24~1_combout\);

-- Location: LCCOMB_X18_Y16_N22
\aProcessor|ALU|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~22_combout\ = (\aProcessor|RA|Q\(11) & (!\aProcessor|ALU|Add0~21\)) # (!\aProcessor|RA|Q\(11) & ((\aProcessor|ALU|Add0~21\) # (GND)))
-- \aProcessor|ALU|Add0~23\ = CARRY((!\aProcessor|ALU|Add0~21\) # (!\aProcessor|RA|Q\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(11),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~21\,
	combout => \aProcessor|ALU|Add0~22_combout\,
	cout => \aProcessor|ALU|Add0~23\);

-- Location: LCCOMB_X22_Y13_N18
\aProcessor|ALU|Selector24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector24~2_combout\ = (\aProcessor|ALU|Selector26~0_combout\ & (((\aProcessor|ALU|Selector26~1_combout\)))) # (!\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector26~1_combout\ & (\aProcessor|ALU|Add2~22_combout\)) # 
-- (!\aProcessor|ALU|Selector26~1_combout\ & ((\aProcessor|ALU|Add0~22_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add2~22_combout\,
	datab => \aProcessor|ALU|Add0~22_combout\,
	datac => \aProcessor|ALU|Selector26~0_combout\,
	datad => \aProcessor|ALU|Selector26~1_combout\,
	combout => \aProcessor|ALU|Selector24~2_combout\);

-- Location: LCCOMB_X22_Y13_N2
\aProcessor|ALU|Selector24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector24~3_combout\ = (\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector24~2_combout\ & (\aProcessor|ALU|RZ~11_combout\)) # (!\aProcessor|ALU|Selector24~2_combout\ & ((\aProcessor|ALU|Selector24~1_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~0_combout\ & (((\aProcessor|ALU|Selector24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|RZ~11_combout\,
	datab => \aProcessor|ALU|Selector24~1_combout\,
	datac => \aProcessor|ALU|Selector26~0_combout\,
	datad => \aProcessor|ALU|Selector24~2_combout\,
	combout => \aProcessor|ALU|Selector24~3_combout\);

-- Location: LCCOMB_X22_Y13_N22
\aProcessor|ALU|Selector24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector24~5_combout\ = (\aProcessor|ALU|Selector24~4_combout\ & ((\aProcessor|RA|Q\(11)) # ((!\aProcessor|ALU|Selector26~2_combout\)))) # (!\aProcessor|ALU|Selector24~4_combout\ & (((\aProcessor|ALU|Selector26~2_combout\ & 
-- \aProcessor|ALU|Selector24~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(11),
	datab => \aProcessor|ALU|Selector24~4_combout\,
	datac => \aProcessor|ALU|Selector26~2_combout\,
	datad => \aProcessor|ALU|Selector24~3_combout\,
	combout => \aProcessor|ALU|Selector24~5_combout\);

-- Location: LCCOMB_X19_Y13_N12
\aProcessor|ALU|Selector24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector24~6_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|ALU|Selector26~4_combout\ & (\aProcessor|RA|Q\(10))) # (!\aProcessor|ALU|Selector26~4_combout\ & ((\aProcessor|ALU|Selector24~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|ALU|Selector26~4_combout\,
	datac => \aProcessor|RA|Q\(10),
	datad => \aProcessor|ALU|Selector24~5_combout\,
	combout => \aProcessor|ALU|Selector24~6_combout\);

-- Location: LCCOMB_X19_Y13_N6
\aProcessor|ALU|Selector24~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector24~7_combout\ = (\aProcessor|ALU|Selector24~6_combout\) # ((\aProcessor|MuxB|ShiftRight0~10_combout\ & \aProcessor|ALU|Selector4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~10_combout\,
	datab => \aProcessor|ALU|Selector4~0_combout\,
	datad => \aProcessor|ALU|Selector24~6_combout\,
	combout => \aProcessor|ALU|Selector24~7_combout\);

-- Location: LCFF_X19_Y13_N7
\aProcessor|RZ|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector24~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(11));

-- Location: LCFF_X24_Y12_N17
\aProcessor|RY|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[11]~11_combout\,
	sdata => \aProcessor|RZ|Q\(11),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(11));

-- Location: LCFF_X32_Y18_N29
\aProcessor|RegFile|R~811\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~811_regout\);

-- Location: LCFF_X32_Y18_N31
\aProcessor|RegFile|R~555\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~555_regout\);

-- Location: LCCOMB_X32_Y18_N28
\aProcessor|RegFile|R~1571\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1571_combout\ = (\aProcessor|IR|Q\(29) & (\aProcessor|IR|Q\(30))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~811_regout\)) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~555_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~811_regout\,
	datad => \aProcessor|RegFile|R~555_regout\,
	combout => \aProcessor|RegFile|R~1571_combout\);

-- Location: LCFF_X33_Y20_N5
\aProcessor|RegFile|R~683\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~683_regout\);

-- Location: LCCOMB_X32_Y18_N24
\aProcessor|RegFile|R~1572\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1572_combout\ = (\aProcessor|RegFile|R~1571_combout\ & ((\aProcessor|RegFile|R~939_regout\) # ((!\aProcessor|IR|Q\(29))))) # (!\aProcessor|RegFile|R~1571_combout\ & (((\aProcessor|RegFile|R~683_regout\ & \aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~939_regout\,
	datab => \aProcessor|RegFile|R~1571_combout\,
	datac => \aProcessor|RegFile|R~683_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1572_combout\);

-- Location: LCFF_X27_Y16_N25
\aProcessor|RegFile|R~875\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~875_regout\);

-- Location: LCCOMB_X27_Y16_N24
\aProcessor|RegFile|R~1578\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1578_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29)) # ((\aProcessor|RegFile|R~875_regout\)))) # (!\aProcessor|IR|Q\(30) & (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~619_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~875_regout\,
	datad => \aProcessor|RegFile|R~619_regout\,
	combout => \aProcessor|RegFile|R~1578_combout\);

-- Location: LCCOMB_X30_Y20_N28
\aProcessor|RegFile|R~1579\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1579_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1578_combout\ & ((\aProcessor|RegFile|R~1003_regout\))) # (!\aProcessor|RegFile|R~1578_combout\ & (\aProcessor|RegFile|R~747_regout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1578_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~747_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~1003_regout\,
	datad => \aProcessor|RegFile|R~1578_combout\,
	combout => \aProcessor|RegFile|R~1579_combout\);

-- Location: LCFF_X33_Y12_N25
\aProcessor|RegFile|R~907\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~907_regout\);

-- Location: LCCOMB_X30_Y15_N12
\aProcessor|RegFile|R~1575\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1575_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~651_regout\)) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~523_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~651_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~523_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1575_combout\);

-- Location: LCCOMB_X33_Y12_N24
\aProcessor|RegFile|R~1576\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1576_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1575_combout\ & ((\aProcessor|RegFile|R~907_regout\))) # (!\aProcessor|RegFile|R~1575_combout\ & (\aProcessor|RegFile|R~779_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1575_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~779_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~907_regout\,
	datad => \aProcessor|RegFile|R~1575_combout\,
	combout => \aProcessor|RegFile|R~1576_combout\);

-- Location: LCFF_X37_Y19_N17
\aProcessor|RegFile|R~843\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~843_regout\);

-- Location: LCCOMB_X36_Y19_N16
\aProcessor|RegFile|R~1574\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1574_combout\ = (\aProcessor|RegFile|R~1573_combout\ & ((\aProcessor|RegFile|R~971_regout\) # ((!\aProcessor|IR|Q\(30))))) # (!\aProcessor|RegFile|R~1573_combout\ & (((\aProcessor|RegFile|R~843_regout\ & \aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1573_combout\,
	datab => \aProcessor|RegFile|R~971_regout\,
	datac => \aProcessor|RegFile|R~843_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1574_combout\);

-- Location: LCCOMB_X33_Y17_N26
\aProcessor|RegFile|R~1577\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1577_combout\ = (\aProcessor|IR|Q\(27) & (\aProcessor|IR|Q\(28))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1574_combout\))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~1576_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~1576_combout\,
	datad => \aProcessor|RegFile|R~1574_combout\,
	combout => \aProcessor|RegFile|R~1577_combout\);

-- Location: LCCOMB_X33_Y17_N8
\aProcessor|RegFile|R~1580\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1580_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1577_combout\ & ((\aProcessor|RegFile|R~1579_combout\))) # (!\aProcessor|RegFile|R~1577_combout\ & (\aProcessor|RegFile|R~1572_combout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~1572_combout\,
	datac => \aProcessor|RegFile|R~1579_combout\,
	datad => \aProcessor|RegFile|R~1577_combout\,
	combout => \aProcessor|RegFile|R~1580_combout\);

-- Location: LCFF_X32_Y13_N27
\aProcessor|RegFile|R~171\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~171_regout\);

-- Location: LCFF_X33_Y13_N7
\aProcessor|RegFile|R~139\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~139_regout\);

-- Location: LCCOMB_X33_Y13_N6
\aProcessor|RegFile|R~1581\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1581_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~171_regout\)) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~139_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~171_regout\,
	datac => \aProcessor|RegFile|R~139_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1581_combout\);

-- Location: LCCOMB_X31_Y12_N8
\aProcessor|RegFile|R~1582\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1582_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1581_combout\ & (\aProcessor|RegFile|R~235_regout\)) # (!\aProcessor|RegFile|R~1581_combout\ & ((\aProcessor|RegFile|R~203_regout\))))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~1581_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~235_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~203_regout\,
	datad => \aProcessor|RegFile|R~1581_combout\,
	combout => \aProcessor|RegFile|R~1582_combout\);

-- Location: LCFF_X32_Y14_N13
\aProcessor|RegFile|R~363\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~363_regout\);

-- Location: LCFF_X35_Y12_N29
\aProcessor|RegFile|R~267\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~267_regout\);

-- Location: LCFF_X35_Y12_N23
\aProcessor|RegFile|R~331\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~331_regout\);

-- Location: LCCOMB_X35_Y12_N22
\aProcessor|RegFile|R~1583\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1583_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~331_regout\))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~267_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~267_regout\,
	datac => \aProcessor|RegFile|R~331_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1583_combout\);

-- Location: LCCOMB_X32_Y14_N12
\aProcessor|RegFile|R~1584\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1584_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1583_combout\ & ((\aProcessor|RegFile|R~363_regout\))) # (!\aProcessor|RegFile|R~1583_combout\ & (\aProcessor|RegFile|R~299_regout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1583_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~299_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~363_regout\,
	datad => \aProcessor|RegFile|R~1583_combout\,
	combout => \aProcessor|RegFile|R~1584_combout\);

-- Location: LCFF_X32_Y16_N13
\aProcessor|RegFile|R~107\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~107_regout\);

-- Location: LCFF_X32_Y16_N31
\aProcessor|RegFile|R~43\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(11),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~43_regout\);

-- Location: LCCOMB_X32_Y16_N12
\aProcessor|RegFile|R~1586\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1586_combout\ = (\aProcessor|RegFile|R~1585_combout\ & (((\aProcessor|RegFile|R~107_regout\)) # (!\aProcessor|IR|Q\(27)))) # (!\aProcessor|RegFile|R~1585_combout\ & (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~43_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1585_combout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~107_regout\,
	datad => \aProcessor|RegFile|R~43_regout\,
	combout => \aProcessor|RegFile|R~1586_combout\);

-- Location: LCCOMB_X30_Y20_N2
\aProcessor|RegFile|R~1587\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1587_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29)) # ((\aProcessor|RegFile|R~1584_combout\)))) # (!\aProcessor|IR|Q\(30) & (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1586_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~1584_combout\,
	datad => \aProcessor|RegFile|R~1586_combout\,
	combout => \aProcessor|RegFile|R~1587_combout\);

-- Location: LCCOMB_X30_Y20_N12
\aProcessor|RegFile|R~1590\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1590_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1587_combout\ & (\aProcessor|RegFile|R~1589_combout\)) # (!\aProcessor|RegFile|R~1587_combout\ & ((\aProcessor|RegFile|R~1582_combout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1587_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1589_combout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~1582_combout\,
	datad => \aProcessor|RegFile|R~1587_combout\,
	combout => \aProcessor|RegFile|R~1590_combout\);

-- Location: LCCOMB_X22_Y13_N6
\aProcessor|RegFile|R~1591\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1591_combout\ = (\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~1580_combout\)) # (!\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~1590_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(31),
	datac => \aProcessor|RegFile|R~1580_combout\,
	datad => \aProcessor|RegFile|R~1590_combout\,
	combout => \aProcessor|RegFile|R~1591_combout\);

-- Location: LCFF_X22_Y13_N7
\aProcessor|RA|Q[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1591_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(11));

-- Location: LCCOMB_X23_Y13_N8
\aProcessor|ALU|Add1~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~24_combout\ = ((\aProcessor|RA|Q\(12) $ (\aProcessor|MuxB|ShiftRight0~11_combout\ $ (!\aProcessor|ALU|Add1~23\)))) # (GND)
-- \aProcessor|ALU|Add1~25\ = CARRY((\aProcessor|RA|Q\(12) & ((\aProcessor|MuxB|ShiftRight0~11_combout\) # (!\aProcessor|ALU|Add1~23\))) # (!\aProcessor|RA|Q\(12) & (\aProcessor|MuxB|ShiftRight0~11_combout\ & !\aProcessor|ALU|Add1~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(12),
	datab => \aProcessor|MuxB|ShiftRight0~11_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~23\,
	combout => \aProcessor|ALU|Add1~24_combout\,
	cout => \aProcessor|ALU|Add1~25\);

-- Location: LCCOMB_X18_Y16_N24
\aProcessor|ALU|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~24_combout\ = (\aProcessor|RA|Q\(12) & (\aProcessor|ALU|Add0~23\ $ (GND))) # (!\aProcessor|RA|Q\(12) & (!\aProcessor|ALU|Add0~23\ & VCC))
-- \aProcessor|ALU|Add0~25\ = CARRY((\aProcessor|RA|Q\(12) & !\aProcessor|ALU|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(12),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~23\,
	combout => \aProcessor|ALU|Add0~24_combout\,
	cout => \aProcessor|ALU|Add0~25\);

-- Location: LCCOMB_X19_Y16_N8
\aProcessor|ALU|Selector23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector23~7_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(18))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(18),
	datac => \aProcessor|RB|Q\(12),
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|Selector23~7_combout\);

-- Location: LCCOMB_X21_Y18_N24
\aProcessor|ALU|Add3~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~24_combout\ = (\aProcessor|RA|Q\(12) & (!\aProcessor|ALU|Add3~23\ & VCC)) # (!\aProcessor|RA|Q\(12) & (\aProcessor|ALU|Add3~23\ $ (GND)))
-- \aProcessor|ALU|Add3~25\ = CARRY((!\aProcessor|RA|Q\(12) & !\aProcessor|ALU|Add3~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(12),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~23\,
	combout => \aProcessor|ALU|Add3~24_combout\,
	cout => \aProcessor|ALU|Add3~25\);

-- Location: LCCOMB_X19_Y16_N6
\aProcessor|ALU|Selector23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector23~8_combout\ = (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Add3~24_combout\))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & 
-- (\aProcessor|ALU|Selector23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|ALU|Selector23~7_combout\,
	datac => \aProcessor|ALU|Add3~24_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector23~8_combout\);

-- Location: LCCOMB_X20_Y13_N2
\aProcessor|ALU|Selector23~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector23~9_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(1) & (\aProcessor|RA|Q\(12) $ (((\aProcessor|MuxB|ShiftRight0~11_combout\) # (\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & 
-- (\aProcessor|RA|Q\(12) & ((!\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(12),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|MuxB|ShiftRight0~11_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector23~9_combout\);

-- Location: LCCOMB_X20_Y13_N18
\aProcessor|ALU|Selector23~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector23~16_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (((\aProcessor|ALU|Selector23~9_combout\)))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (((\aProcessor|CSG|SelectSignals|ALU_Op\(0))) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|ALU|Selector23~9_combout\,
	combout => \aProcessor|ALU|Selector23~16_combout\);

-- Location: LCCOMB_X20_Y13_N8
\aProcessor|ALU|Selector23~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector23~10_combout\ = (\aProcessor|ALU|Selector26~0_combout\ & (((\aProcessor|ALU|Selector23~8_combout\) # (\aProcessor|ALU|Selector23~16_combout\)))) # (!\aProcessor|ALU|Selector26~0_combout\ & (\aProcessor|ALU|Add0~24_combout\ & 
-- ((\aProcessor|ALU|Selector23~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~0_combout\,
	datab => \aProcessor|ALU|Add0~24_combout\,
	datac => \aProcessor|ALU|Selector23~8_combout\,
	datad => \aProcessor|ALU|Selector23~16_combout\,
	combout => \aProcessor|ALU|Selector23~10_combout\);

-- Location: LCCOMB_X21_Y16_N24
\aProcessor|ALU|Add2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~24_combout\ = ((\aProcessor|MuxB|ShiftRight0~11_combout\ $ (\aProcessor|RA|Q\(12) $ (\aProcessor|ALU|Add2~23\)))) # (GND)
-- \aProcessor|ALU|Add2~25\ = CARRY((\aProcessor|MuxB|ShiftRight0~11_combout\ & (\aProcessor|RA|Q\(12) & !\aProcessor|ALU|Add2~23\)) # (!\aProcessor|MuxB|ShiftRight0~11_combout\ & ((\aProcessor|RA|Q\(12)) # (!\aProcessor|ALU|Add2~23\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~11_combout\,
	datab => \aProcessor|RA|Q\(12),
	datad => VCC,
	cin => \aProcessor|ALU|Add2~23\,
	combout => \aProcessor|ALU|Add2~24_combout\,
	cout => \aProcessor|ALU|Add2~25\);

-- Location: LCCOMB_X20_Y13_N28
\aProcessor|ALU|Selector23~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector23~11_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & ((\aProcessor|ALU|Selector23~10_combout\ & (\aProcessor|ALU|RZ~12_combout\)) # (!\aProcessor|ALU|Selector23~10_combout\ & ((\aProcessor|ALU|Add2~24_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~1_combout\ & (((\aProcessor|ALU|Selector23~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|RZ~12_combout\,
	datab => \aProcessor|ALU|Selector26~1_combout\,
	datac => \aProcessor|ALU|Selector23~10_combout\,
	datad => \aProcessor|ALU|Add2~24_combout\,
	combout => \aProcessor|ALU|Selector23~11_combout\);

-- Location: LCCOMB_X20_Y13_N30
\aProcessor|ALU|Selector23~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector23~12_combout\ = (\aProcessor|ALU|Selector26~3_combout\ & (((\aProcessor|ALU|Selector26~2_combout\)))) # (!\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|ALU|Selector26~2_combout\ & 
-- ((\aProcessor|ALU|Selector23~11_combout\))) # (!\aProcessor|ALU|Selector26~2_combout\ & (\aProcessor|ALU|Add1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~3_combout\,
	datab => \aProcessor|ALU|Add1~24_combout\,
	datac => \aProcessor|ALU|Selector26~2_combout\,
	datad => \aProcessor|ALU|Selector23~11_combout\,
	combout => \aProcessor|ALU|Selector23~12_combout\);

-- Location: LCCOMB_X20_Y13_N16
\aProcessor|ALU|Selector23~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector23~13_combout\ = (\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|ALU|Selector23~12_combout\ & (\aProcessor|RA|Q\(12))) # (!\aProcessor|ALU|Selector23~12_combout\ & ((\aProcessor|RA|Q\(13)))))) # 
-- (!\aProcessor|ALU|Selector26~3_combout\ & (((\aProcessor|ALU|Selector23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(12),
	datab => \aProcessor|RA|Q\(13),
	datac => \aProcessor|ALU|Selector26~3_combout\,
	datad => \aProcessor|ALU|Selector23~12_combout\,
	combout => \aProcessor|ALU|Selector23~13_combout\);

-- Location: LCCOMB_X20_Y13_N22
\aProcessor|ALU|Selector23~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector23~14_combout\ = (\aProcessor|ALU|Selector23~15_combout\) # ((\aProcessor|ALU|Selector23~6_combout\) # ((\aProcessor|ALU|Selector23~13_combout\ & \aProcessor|ALU|Selector34~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector23~15_combout\,
	datab => \aProcessor|ALU|Selector23~6_combout\,
	datac => \aProcessor|ALU|Selector23~13_combout\,
	datad => \aProcessor|ALU|Selector34~8_combout\,
	combout => \aProcessor|ALU|Selector23~14_combout\);

-- Location: LCFF_X20_Y13_N23
\aProcessor|RZ|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector23~14_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(12));

-- Location: LCFF_X25_Y13_N5
\aProcessor|RY|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[12]~12_combout\,
	sdata => \aProcessor|RZ|Q\(12),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(12));

-- Location: LCFF_X35_Y17_N5
\aProcessor|RegFile|R~972\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~972_regout\);

-- Location: LCCOMB_X37_Y19_N28
\aProcessor|RegFile|R~1613\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1613_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29)) # ((\aProcessor|RegFile|R~844_regout\)))) # (!\aProcessor|IR|Q\(30) & (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~588_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~844_regout\,
	datad => \aProcessor|RegFile|R~588_regout\,
	combout => \aProcessor|RegFile|R~1613_combout\);

-- Location: LCCOMB_X30_Y19_N14
\aProcessor|RegFile|R~1614\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1614_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1613_combout\ & ((\aProcessor|RegFile|R~972_regout\))) # (!\aProcessor|RegFile|R~1613_combout\ & (\aProcessor|RegFile|R~716_regout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1613_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~716_regout\,
	datab => \aProcessor|RegFile|R~972_regout\,
	datac => \aProcessor|IR|Q\(29),
	datad => \aProcessor|RegFile|R~1613_combout\,
	combout => \aProcessor|RegFile|R~1614_combout\);

-- Location: LCCOMB_X30_Y19_N8
\aProcessor|RegFile|R~1616\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1616_combout\ = (\aProcessor|RegFile|R~1615_combout\ & ((\aProcessor|RegFile|R~940_regout\) # ((!\aProcessor|IR|Q\(30))))) # (!\aProcessor|RegFile|R~1615_combout\ & (((\aProcessor|RegFile|R~812_regout\ & \aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1615_combout\,
	datab => \aProcessor|RegFile|R~940_regout\,
	datac => \aProcessor|RegFile|R~812_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1616_combout\);

-- Location: LCCOMB_X33_Y15_N28
\aProcessor|RegFile|R~1617\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1617_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~780_regout\))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~524_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~524_regout\,
	datac => \aProcessor|RegFile|R~780_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1617_combout\);

-- Location: LCCOMB_X34_Y11_N28
\aProcessor|RegFile|R~1618\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1618_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1617_combout\ & (\aProcessor|RegFile|R~908_regout\)) # (!\aProcessor|RegFile|R~1617_combout\ & ((\aProcessor|RegFile|R~652_regout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1617_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~908_regout\,
	datac => \aProcessor|RegFile|R~652_regout\,
	datad => \aProcessor|RegFile|R~1617_combout\,
	combout => \aProcessor|RegFile|R~1618_combout\);

-- Location: LCCOMB_X30_Y19_N10
\aProcessor|RegFile|R~1619\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1619_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28)) # ((\aProcessor|RegFile|R~1616_combout\)))) # (!\aProcessor|IR|Q\(27) & (!\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1618_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~1616_combout\,
	datad => \aProcessor|RegFile|R~1618_combout\,
	combout => \aProcessor|RegFile|R~1619_combout\);

-- Location: LCCOMB_X30_Y19_N22
\aProcessor|RegFile|R~1622\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1622_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1619_combout\ & (\aProcessor|RegFile|R~1621_combout\)) # (!\aProcessor|RegFile|R~1619_combout\ & ((\aProcessor|RegFile|R~1614_combout\))))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~1619_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1621_combout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~1614_combout\,
	datad => \aProcessor|RegFile|R~1619_combout\,
	combout => \aProcessor|RegFile|R~1622_combout\);

-- Location: LCFF_X32_Y17_N9
\aProcessor|RegFile|R~108\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~108_regout\);

-- Location: LCFF_X32_Y17_N7
\aProcessor|RegFile|R~76\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~76_regout\);

-- Location: LCCOMB_X32_Y17_N6
\aProcessor|RegFile|R~1628\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1628_combout\ = (\aProcessor|RegFile|R~1627_combout\ & ((\aProcessor|RegFile|R~108_regout\) # ((!\aProcessor|IR|Q\(28))))) # (!\aProcessor|RegFile|R~1627_combout\ & (((\aProcessor|RegFile|R~76_regout\ & \aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1627_combout\,
	datab => \aProcessor|RegFile|R~108_regout\,
	datac => \aProcessor|RegFile|R~76_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1628_combout\);

-- Location: LCCOMB_X30_Y19_N0
\aProcessor|RegFile|R~1629\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1629_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~1626_combout\)) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1628_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1626_combout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|IR|Q\(29),
	datad => \aProcessor|RegFile|R~1628_combout\,
	combout => \aProcessor|RegFile|R~1629_combout\);

-- Location: LCFF_X30_Y20_N19
\aProcessor|RegFile|R~428\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~428_regout\);

-- Location: LCFF_X30_Y20_N5
\aProcessor|RegFile|R~492\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~492_regout\);

-- Location: LCFF_X34_Y17_N23
\aProcessor|RegFile|R~460\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~460_regout\);

-- Location: LCFF_X34_Y17_N13
\aProcessor|RegFile|R~396\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~396_regout\);

-- Location: LCCOMB_X34_Y17_N12
\aProcessor|RegFile|R~1630\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1630_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~460_regout\)) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~396_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~460_regout\,
	datac => \aProcessor|RegFile|R~396_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1630_combout\);

-- Location: LCCOMB_X30_Y20_N16
\aProcessor|RegFile|R~1631\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1631_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1630_combout\ & ((\aProcessor|RegFile|R~492_regout\))) # (!\aProcessor|RegFile|R~1630_combout\ & (\aProcessor|RegFile|R~428_regout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1630_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~428_regout\,
	datac => \aProcessor|RegFile|R~492_regout\,
	datad => \aProcessor|RegFile|R~1630_combout\,
	combout => \aProcessor|RegFile|R~1631_combout\);

-- Location: LCFF_X37_Y13_N21
\aProcessor|RegFile|R~364\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~364_regout\);

-- Location: LCFF_X29_Y17_N31
\aProcessor|RegFile|R~300\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(12),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~300_regout\);

-- Location: LCCOMB_X29_Y17_N12
\aProcessor|RegFile|R~1623\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1623_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|RegFile|R~300_regout\) # (\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~268_regout\ & ((!\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~268_regout\,
	datab => \aProcessor|RegFile|R~300_regout\,
	datac => \aProcessor|IR|Q\(27),
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1623_combout\);

-- Location: LCCOMB_X37_Y13_N20
\aProcessor|RegFile|R~1624\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1624_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1623_combout\ & ((\aProcessor|RegFile|R~364_regout\))) # (!\aProcessor|RegFile|R~1623_combout\ & (\aProcessor|RegFile|R~332_regout\)))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~1623_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~332_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~364_regout\,
	datad => \aProcessor|RegFile|R~1623_combout\,
	combout => \aProcessor|RegFile|R~1624_combout\);

-- Location: LCCOMB_X30_Y19_N30
\aProcessor|RegFile|R~1632\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1632_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1629_combout\ & (\aProcessor|RegFile|R~1631_combout\)) # (!\aProcessor|RegFile|R~1629_combout\ & ((\aProcessor|RegFile|R~1624_combout\))))) # (!\aProcessor|IR|Q\(30) & 
-- (\aProcessor|RegFile|R~1629_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~1629_combout\,
	datac => \aProcessor|RegFile|R~1631_combout\,
	datad => \aProcessor|RegFile|R~1624_combout\,
	combout => \aProcessor|RegFile|R~1632_combout\);

-- Location: LCCOMB_X22_Y16_N22
\aProcessor|RegFile|R~1633\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1633_combout\ = (\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~1622_combout\)) # (!\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~1632_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(31),
	datac => \aProcessor|RegFile|R~1622_combout\,
	datad => \aProcessor|RegFile|R~1632_combout\,
	combout => \aProcessor|RegFile|R~1633_combout\);

-- Location: LCFF_X22_Y16_N23
\aProcessor|RA|Q[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1633_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(12));

-- Location: LCFF_X34_Y11_N9
\aProcessor|RegFile|R~654\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~654_regout\);

-- Location: LCFF_X34_Y11_N7
\aProcessor|RegFile|R~910\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~910_regout\);

-- Location: LCFF_X33_Y11_N23
\aProcessor|RegFile|R~526\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~526_regout\);

-- Location: LCFF_X33_Y11_N13
\aProcessor|RegFile|R~782\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~782_regout\);

-- Location: LCCOMB_X33_Y11_N12
\aProcessor|RegFile|R~1701\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1701_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|RegFile|R~782_regout\) # (\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~526_regout\ & ((!\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~526_regout\,
	datac => \aProcessor|RegFile|R~782_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1701_combout\);

-- Location: LCCOMB_X34_Y11_N6
\aProcessor|RegFile|R~1702\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1702_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1701_combout\ & ((\aProcessor|RegFile|R~910_regout\))) # (!\aProcessor|RegFile|R~1701_combout\ & (\aProcessor|RegFile|R~654_regout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1701_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~654_regout\,
	datac => \aProcessor|RegFile|R~910_regout\,
	datad => \aProcessor|RegFile|R~1701_combout\,
	combout => \aProcessor|RegFile|R~1702_combout\);

-- Location: LCFF_X33_Y19_N7
\aProcessor|RegFile|R~942\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~942_regout\);

-- Location: LCFF_X32_Y19_N29
\aProcessor|RegFile|R~686\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~686_regout\);

-- Location: LCFF_X32_Y19_N19
\aProcessor|RegFile|R~558\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~558_regout\);

-- Location: LCCOMB_X32_Y19_N18
\aProcessor|RegFile|R~1699\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1699_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~686_regout\)) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~558_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~686_regout\,
	datac => \aProcessor|RegFile|R~558_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1699_combout\);

-- Location: LCCOMB_X33_Y19_N6
\aProcessor|RegFile|R~1700\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1700_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1699_combout\ & ((\aProcessor|RegFile|R~942_regout\))) # (!\aProcessor|RegFile|R~1699_combout\ & (\aProcessor|RegFile|R~814_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1699_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~814_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~942_regout\,
	datad => \aProcessor|RegFile|R~1699_combout\,
	combout => \aProcessor|RegFile|R~1700_combout\);

-- Location: LCCOMB_X30_Y18_N18
\aProcessor|RegFile|R~1703\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1703_combout\ = (\aProcessor|IR|Q\(28) & (\aProcessor|IR|Q\(27))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1700_combout\))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~1702_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~1702_combout\,
	datad => \aProcessor|RegFile|R~1700_combout\,
	combout => \aProcessor|RegFile|R~1703_combout\);

-- Location: LCFF_X36_Y19_N29
\aProcessor|RegFile|R~974\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~974_regout\);

-- Location: LCFF_X37_Y19_N5
\aProcessor|RegFile|R~846\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~846_regout\);

-- Location: LCFF_X37_Y19_N27
\aProcessor|RegFile|R~590\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~590_regout\);

-- Location: LCCOMB_X37_Y19_N4
\aProcessor|RegFile|R~1697\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1697_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29)) # ((\aProcessor|RegFile|R~846_regout\)))) # (!\aProcessor|IR|Q\(30) & (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~590_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~846_regout\,
	datad => \aProcessor|RegFile|R~590_regout\,
	combout => \aProcessor|RegFile|R~1697_combout\);

-- Location: LCCOMB_X36_Y19_N28
\aProcessor|RegFile|R~1698\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1698_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1697_combout\ & ((\aProcessor|RegFile|R~974_regout\))) # (!\aProcessor|RegFile|R~1697_combout\ & (\aProcessor|RegFile|R~718_regout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1697_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~718_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~974_regout\,
	datad => \aProcessor|RegFile|R~1697_combout\,
	combout => \aProcessor|RegFile|R~1698_combout\);

-- Location: LCFF_X30_Y12_N5
\aProcessor|RegFile|R~622\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~622_regout\);

-- Location: LCFF_X30_Y12_N11
\aProcessor|RegFile|R~750\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~750_regout\);

-- Location: LCCOMB_X30_Y12_N10
\aProcessor|RegFile|R~1704\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1704_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|RegFile|R~750_regout\) # (\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~622_regout\ & ((!\aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~622_regout\,
	datac => \aProcessor|RegFile|R~750_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1704_combout\);

-- Location: LCFF_X38_Y16_N13
\aProcessor|RegFile|R~1006\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~1006_regout\);

-- Location: LCCOMB_X38_Y16_N12
\aProcessor|RegFile|R~1705\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1705_combout\ = (\aProcessor|RegFile|R~1704_combout\ & (((\aProcessor|RegFile|R~1006_regout\) # (!\aProcessor|IR|Q\(30))))) # (!\aProcessor|RegFile|R~1704_combout\ & (\aProcessor|RegFile|R~878_regout\ & ((\aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~878_regout\,
	datab => \aProcessor|RegFile|R~1704_combout\,
	datac => \aProcessor|RegFile|R~1006_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1705_combout\);

-- Location: LCCOMB_X30_Y18_N24
\aProcessor|RegFile|R~1706\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1706_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1703_combout\ & ((\aProcessor|RegFile|R~1705_combout\))) # (!\aProcessor|RegFile|R~1703_combout\ & (\aProcessor|RegFile|R~1698_combout\)))) # (!\aProcessor|IR|Q\(28) & 
-- (\aProcessor|RegFile|R~1703_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~1703_combout\,
	datac => \aProcessor|RegFile|R~1698_combout\,
	datad => \aProcessor|RegFile|R~1705_combout\,
	combout => \aProcessor|RegFile|R~1706_combout\);

-- Location: LCFF_X35_Y12_N31
\aProcessor|RegFile|R~334\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~334_regout\);

-- Location: LCFF_X32_Y14_N27
\aProcessor|RegFile|R~302\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~302_regout\);

-- Location: LCFF_X35_Y12_N1
\aProcessor|RegFile|R~270\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~270_regout\);

-- Location: LCCOMB_X35_Y12_N0
\aProcessor|RegFile|R~1707\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1707_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~302_regout\) # ((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & (((\aProcessor|RegFile|R~270_regout\ & !\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~302_regout\,
	datac => \aProcessor|RegFile|R~270_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1707_combout\);

-- Location: LCCOMB_X35_Y12_N30
\aProcessor|RegFile|R~1708\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1708_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1707_combout\ & (\aProcessor|RegFile|R~366_regout\)) # (!\aProcessor|RegFile|R~1707_combout\ & ((\aProcessor|RegFile|R~334_regout\))))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~1707_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~366_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~334_regout\,
	datad => \aProcessor|RegFile|R~1707_combout\,
	combout => \aProcessor|RegFile|R~1708_combout\);

-- Location: LCFF_X35_Y13_N11
\aProcessor|RegFile|R~494\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~494_regout\);

-- Location: LCFF_X34_Y17_N5
\aProcessor|RegFile|R~462\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~462_regout\);

-- Location: LCFF_X34_Y17_N15
\aProcessor|RegFile|R~398\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~398_regout\);

-- Location: LCCOMB_X34_Y17_N14
\aProcessor|RegFile|R~1714\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1714_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~462_regout\)) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~398_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~462_regout\,
	datac => \aProcessor|RegFile|R~398_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1714_combout\);

-- Location: LCCOMB_X35_Y13_N10
\aProcessor|RegFile|R~1715\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1715_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1714_combout\ & ((\aProcessor|RegFile|R~494_regout\))) # (!\aProcessor|RegFile|R~1714_combout\ & (\aProcessor|RegFile|R~430_regout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1714_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~430_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~494_regout\,
	datad => \aProcessor|RegFile|R~1714_combout\,
	combout => \aProcessor|RegFile|R~1715_combout\);

-- Location: LCCOMB_X30_Y12_N2
\aProcessor|RegFile|R~1716\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1716_combout\ = (\aProcessor|RegFile|R~1713_combout\ & (((\aProcessor|RegFile|R~1715_combout\)) # (!\aProcessor|IR|Q\(30)))) # (!\aProcessor|RegFile|R~1713_combout\ & (\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~1708_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1713_combout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~1708_combout\,
	datad => \aProcessor|RegFile|R~1715_combout\,
	combout => \aProcessor|RegFile|R~1716_combout\);

-- Location: LCCOMB_X19_Y12_N0
\aProcessor|RegFile|R~1717\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1717_combout\ = (\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~1706_combout\)) # (!\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~1716_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(31),
	datac => \aProcessor|RegFile|R~1706_combout\,
	datad => \aProcessor|RegFile|R~1716_combout\,
	combout => \aProcessor|RegFile|R~1717_combout\);

-- Location: LCFF_X19_Y12_N1
\aProcessor|RA|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1717_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(14));

-- Location: LCCOMB_X23_Y17_N0
\aProcessor|ALU|Selector22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector22~4_combout\ = (\aProcessor|ALU|Selector26~3_combout\ & (((\aProcessor|RA|Q\(14)) # (\aProcessor|ALU|Selector26~2_combout\)))) # (!\aProcessor|ALU|Selector26~3_combout\ & (\aProcessor|ALU|Add1~26_combout\ & 
-- ((!\aProcessor|ALU|Selector26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add1~26_combout\,
	datab => \aProcessor|RA|Q\(14),
	datac => \aProcessor|ALU|Selector26~3_combout\,
	datad => \aProcessor|ALU|Selector26~2_combout\,
	combout => \aProcessor|ALU|Selector22~4_combout\);

-- Location: LCCOMB_X18_Y16_N26
\aProcessor|ALU|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~26_combout\ = (\aProcessor|RA|Q\(13) & (!\aProcessor|ALU|Add0~25\)) # (!\aProcessor|RA|Q\(13) & ((\aProcessor|ALU|Add0~25\) # (GND)))
-- \aProcessor|ALU|Add0~27\ = CARRY((!\aProcessor|ALU|Add0~25\) # (!\aProcessor|RA|Q\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(13),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~25\,
	combout => \aProcessor|ALU|Add0~26_combout\,
	cout => \aProcessor|ALU|Add0~27\);

-- Location: LCCOMB_X21_Y16_N26
\aProcessor|ALU|Add2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~26_combout\ = (\aProcessor|RA|Q\(13) & ((\aProcessor|MuxB|ShiftRight0~12_combout\ & (!\aProcessor|ALU|Add2~25\)) # (!\aProcessor|MuxB|ShiftRight0~12_combout\ & (\aProcessor|ALU|Add2~25\ & VCC)))) # (!\aProcessor|RA|Q\(13) & 
-- ((\aProcessor|MuxB|ShiftRight0~12_combout\ & ((\aProcessor|ALU|Add2~25\) # (GND))) # (!\aProcessor|MuxB|ShiftRight0~12_combout\ & (!\aProcessor|ALU|Add2~25\))))
-- \aProcessor|ALU|Add2~27\ = CARRY((\aProcessor|RA|Q\(13) & (\aProcessor|MuxB|ShiftRight0~12_combout\ & !\aProcessor|ALU|Add2~25\)) # (!\aProcessor|RA|Q\(13) & ((\aProcessor|MuxB|ShiftRight0~12_combout\) # (!\aProcessor|ALU|Add2~25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(13),
	datab => \aProcessor|MuxB|ShiftRight0~12_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~25\,
	combout => \aProcessor|ALU|Add2~26_combout\,
	cout => \aProcessor|ALU|Add2~27\);

-- Location: LCCOMB_X24_Y17_N16
\aProcessor|ALU|Selector22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector22~2_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & (((\aProcessor|ALU|Add2~26_combout\) # (\aProcessor|ALU|Selector26~0_combout\)))) # (!\aProcessor|ALU|Selector26~1_combout\ & (\aProcessor|ALU|Add0~26_combout\ & 
-- ((!\aProcessor|ALU|Selector26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~1_combout\,
	datab => \aProcessor|ALU|Add0~26_combout\,
	datac => \aProcessor|ALU|Add2~26_combout\,
	datad => \aProcessor|ALU|Selector26~0_combout\,
	combout => \aProcessor|ALU|Selector22~2_combout\);

-- Location: LCCOMB_X21_Y18_N26
\aProcessor|ALU|Add3~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~26_combout\ = (\aProcessor|RA|Q\(13) & ((\aProcessor|ALU|Add3~25\) # (GND))) # (!\aProcessor|RA|Q\(13) & (!\aProcessor|ALU|Add3~25\))
-- \aProcessor|ALU|Add3~27\ = CARRY((\aProcessor|RA|Q\(13)) # (!\aProcessor|ALU|Add3~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(13),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~25\,
	combout => \aProcessor|ALU|Add3~26_combout\,
	cout => \aProcessor|ALU|Add3~27\);

-- Location: LCCOMB_X24_Y17_N28
\aProcessor|ALU|Selector22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector22~0_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|CSG|SelectSignals|ALU_Op\(1))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|MuxB|ShiftRight0~12_combout\ & 
-- ((!\aProcessor|CSG|SelectSignals|ALU_Op\(1)) # (!\aProcessor|RA|Q\(13)))) # (!\aProcessor|MuxB|ShiftRight0~12_combout\ & (\aProcessor|RA|Q\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~12_combout\,
	datab => \aProcessor|RA|Q\(13),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector22~0_combout\);

-- Location: LCCOMB_X24_Y17_N30
\aProcessor|ALU|Selector22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector22~1_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Selector22~0_combout\ & (!\aProcessor|RA|Q\(13))) # (!\aProcessor|ALU|Selector22~0_combout\ & ((\aProcessor|ALU|Add3~26_combout\))))) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|ALU|Selector22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datab => \aProcessor|RA|Q\(13),
	datac => \aProcessor|ALU|Add3~26_combout\,
	datad => \aProcessor|ALU|Selector22~0_combout\,
	combout => \aProcessor|ALU|Selector22~1_combout\);

-- Location: LCCOMB_X24_Y17_N12
\aProcessor|ALU|Selector22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector22~3_combout\ = (\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector22~2_combout\ & (\aProcessor|ALU|RZ~13_combout\)) # (!\aProcessor|ALU|Selector22~2_combout\ & ((\aProcessor|ALU|Selector22~1_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~0_combout\ & (((\aProcessor|ALU|Selector22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|RZ~13_combout\,
	datab => \aProcessor|ALU|Selector26~0_combout\,
	datac => \aProcessor|ALU|Selector22~2_combout\,
	datad => \aProcessor|ALU|Selector22~1_combout\,
	combout => \aProcessor|ALU|Selector22~3_combout\);

-- Location: LCCOMB_X24_Y17_N18
\aProcessor|ALU|Selector22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector22~5_combout\ = (\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector22~4_combout\ & (\aProcessor|RA|Q\(13))) # (!\aProcessor|ALU|Selector22~4_combout\ & ((\aProcessor|ALU|Selector22~3_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~2_combout\ & (((\aProcessor|ALU|Selector22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~2_combout\,
	datab => \aProcessor|RA|Q\(13),
	datac => \aProcessor|ALU|Selector22~4_combout\,
	datad => \aProcessor|ALU|Selector22~3_combout\,
	combout => \aProcessor|ALU|Selector22~5_combout\);

-- Location: LCCOMB_X24_Y17_N24
\aProcessor|ALU|Selector22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector22~6_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|ALU|Selector26~4_combout\ & (\aProcessor|RA|Q\(12))) # (!\aProcessor|ALU|Selector26~4_combout\ & ((\aProcessor|ALU|Selector22~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|RA|Q\(12),
	datac => \aProcessor|ALU|Selector26~4_combout\,
	datad => \aProcessor|ALU|Selector22~5_combout\,
	combout => \aProcessor|ALU|Selector22~6_combout\);

-- Location: LCCOMB_X20_Y14_N20
\aProcessor|ALU|Selector22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector22~7_combout\ = (\aProcessor|ALU|Selector22~6_combout\) # ((\aProcessor|ALU|Selector4~0_combout\ & \aProcessor|MuxB|ShiftRight0~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector4~0_combout\,
	datab => \aProcessor|MuxB|ShiftRight0~12_combout\,
	datad => \aProcessor|ALU|Selector22~6_combout\,
	combout => \aProcessor|ALU|Selector22~7_combout\);

-- Location: LCFF_X20_Y14_N21
\aProcessor|RZ|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector22~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(13));

-- Location: LCFF_X27_Y12_N29
\aProcessor|RY|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[13]~13_combout\,
	sdata => \aProcessor|RZ|Q\(13),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(13));

-- Location: LCCOMB_X34_Y13_N28
\aProcessor|RegFile|R~141feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~141feeder_combout\ = \aProcessor|RY|Q\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(13),
	combout => \aProcessor|RegFile|R~141feeder_combout\);

-- Location: LCFF_X34_Y13_N29
\aProcessor|RegFile|R~141\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~141feeder_combout\,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~141_regout\);

-- Location: LCCOMB_X32_Y13_N22
\aProcessor|RegFile|R~1665\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1665_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~173_regout\) # ((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & (((!\aProcessor|IR|Q\(28) & \aProcessor|RegFile|R~141_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~173_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|IR|Q\(28),
	datad => \aProcessor|RegFile|R~141_regout\,
	combout => \aProcessor|RegFile|R~1665_combout\);

-- Location: LCFF_X31_Y12_N25
\aProcessor|RegFile|R~237\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~237_regout\);

-- Location: LCCOMB_X31_Y12_N10
\aProcessor|RegFile|R~1666\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1666_combout\ = (\aProcessor|RegFile|R~1665_combout\ & (((\aProcessor|RegFile|R~237_regout\) # (!\aProcessor|IR|Q\(28))))) # (!\aProcessor|RegFile|R~1665_combout\ & (\aProcessor|RegFile|R~205_regout\ & ((\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~205_regout\,
	datab => \aProcessor|RegFile|R~1665_combout\,
	datac => \aProcessor|RegFile|R~237_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1666_combout\);

-- Location: LCCOMB_X38_Y19_N30
\aProcessor|RegFile|R~1669\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1669_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~77_regout\) # ((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & (((\aProcessor|RegFile|R~13_regout\ & !\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~77_regout\,
	datab => \aProcessor|RegFile|R~13_regout\,
	datac => \aProcessor|IR|Q\(28),
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1669_combout\);

-- Location: LCCOMB_X32_Y16_N2
\aProcessor|RegFile|R~1670\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1670_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1669_combout\ & (\aProcessor|RegFile|R~109_regout\)) # (!\aProcessor|RegFile|R~1669_combout\ & ((\aProcessor|RegFile|R~45_regout\))))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1669_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~109_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~45_regout\,
	datad => \aProcessor|RegFile|R~1669_combout\,
	combout => \aProcessor|RegFile|R~1670_combout\);

-- Location: LCFF_X35_Y12_N11
\aProcessor|RegFile|R~333\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~333_regout\);

-- Location: LCCOMB_X35_Y12_N10
\aProcessor|RegFile|R~1667\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1667_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~333_regout\))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~269_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~269_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~333_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1667_combout\);

-- Location: LCCOMB_X32_Y14_N14
\aProcessor|RegFile|R~1668\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1668_combout\ = (\aProcessor|RegFile|R~1667_combout\ & ((\aProcessor|RegFile|R~365_regout\) # ((!\aProcessor|IR|Q\(27))))) # (!\aProcessor|RegFile|R~1667_combout\ & (((\aProcessor|RegFile|R~301_regout\ & \aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~365_regout\,
	datab => \aProcessor|RegFile|R~1667_combout\,
	datac => \aProcessor|RegFile|R~301_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1668_combout\);

-- Location: LCCOMB_X28_Y12_N18
\aProcessor|RegFile|R~1671\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1671_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29)) # ((\aProcessor|RegFile|R~1668_combout\)))) # (!\aProcessor|IR|Q\(30) & (!\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~1670_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~1670_combout\,
	datad => \aProcessor|RegFile|R~1668_combout\,
	combout => \aProcessor|RegFile|R~1671_combout\);

-- Location: LCCOMB_X28_Y12_N20
\aProcessor|RegFile|R~1674\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1674_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1671_combout\ & (\aProcessor|RegFile|R~1673_combout\)) # (!\aProcessor|RegFile|R~1671_combout\ & ((\aProcessor|RegFile|R~1666_combout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1671_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1673_combout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~1666_combout\,
	datad => \aProcessor|RegFile|R~1671_combout\,
	combout => \aProcessor|RegFile|R~1674_combout\);

-- Location: LCFF_X33_Y12_N29
\aProcessor|RegFile|R~909\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~909_regout\);

-- Location: LCFF_X30_Y13_N29
\aProcessor|RegFile|R~525\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~525_regout\);

-- Location: LCFF_X30_Y13_N19
\aProcessor|RegFile|R~653\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~653_regout\);

-- Location: LCCOMB_X30_Y13_N18
\aProcessor|RegFile|R~1659\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1659_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~653_regout\))) # (!\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~525_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~525_regout\,
	datac => \aProcessor|RegFile|R~653_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1659_combout\);

-- Location: LCFF_X33_Y12_N23
\aProcessor|RegFile|R~781\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~781_regout\);

-- Location: LCCOMB_X33_Y12_N30
\aProcessor|RegFile|R~1660\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1660_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1659_combout\ & (\aProcessor|RegFile|R~909_regout\)) # (!\aProcessor|RegFile|R~1659_combout\ & ((\aProcessor|RegFile|R~781_regout\))))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1659_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~909_regout\,
	datac => \aProcessor|RegFile|R~1659_combout\,
	datad => \aProcessor|RegFile|R~781_regout\,
	combout => \aProcessor|RegFile|R~1660_combout\);

-- Location: LCFF_X36_Y20_N1
\aProcessor|RegFile|R~845\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~845_regout\);

-- Location: LCFF_X36_Y20_N11
\aProcessor|RegFile|R~973\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~973_regout\);

-- Location: LCFF_X36_Y18_N5
\aProcessor|RegFile|R~717\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~717_regout\);

-- Location: LCFF_X36_Y18_N7
\aProcessor|RegFile|R~589\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~589_regout\);

-- Location: LCCOMB_X36_Y18_N6
\aProcessor|RegFile|R~1657\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1657_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~717_regout\) # ((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & (((\aProcessor|RegFile|R~589_regout\ & !\aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~717_regout\,
	datac => \aProcessor|RegFile|R~589_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1657_combout\);

-- Location: LCCOMB_X36_Y20_N10
\aProcessor|RegFile|R~1658\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1658_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1657_combout\ & ((\aProcessor|RegFile|R~973_regout\))) # (!\aProcessor|RegFile|R~1657_combout\ & (\aProcessor|RegFile|R~845_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1657_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~845_regout\,
	datac => \aProcessor|RegFile|R~973_regout\,
	datad => \aProcessor|RegFile|R~1657_combout\,
	combout => \aProcessor|RegFile|R~1658_combout\);

-- Location: LCCOMB_X34_Y17_N30
\aProcessor|RegFile|R~1661\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1661_combout\ = (\aProcessor|IR|Q\(27) & (\aProcessor|IR|Q\(28))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1658_combout\))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~1660_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~1660_combout\,
	datad => \aProcessor|RegFile|R~1658_combout\,
	combout => \aProcessor|RegFile|R~1661_combout\);

-- Location: LCFF_X27_Y16_N1
\aProcessor|RegFile|R~877\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~877_regout\);

-- Location: LCFF_X27_Y16_N19
\aProcessor|RegFile|R~621\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~621_regout\);

-- Location: LCCOMB_X27_Y16_N0
\aProcessor|RegFile|R~1662\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1662_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29)) # ((\aProcessor|RegFile|R~877_regout\)))) # (!\aProcessor|IR|Q\(30) & (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~621_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~877_regout\,
	datad => \aProcessor|RegFile|R~621_regout\,
	combout => \aProcessor|RegFile|R~1662_combout\);

-- Location: LCCOMB_X35_Y20_N26
\aProcessor|RegFile|R~1663\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1663_combout\ = (\aProcessor|RegFile|R~1662_combout\ & ((\aProcessor|RegFile|R~1005_regout\) # ((!\aProcessor|IR|Q\(29))))) # (!\aProcessor|RegFile|R~1662_combout\ & (((\aProcessor|RegFile|R~749_regout\ & \aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1005_regout\,
	datab => \aProcessor|RegFile|R~1662_combout\,
	datac => \aProcessor|RegFile|R~749_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1663_combout\);

-- Location: LCFF_X32_Y20_N5
\aProcessor|RegFile|R~557\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~557_regout\);

-- Location: LCCOMB_X32_Y20_N4
\aProcessor|RegFile|R~1655\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1655_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~813_regout\)) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~557_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~813_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~557_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1655_combout\);

-- Location: LCFF_X33_Y20_N9
\aProcessor|RegFile|R~941\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(13),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~941_regout\);

-- Location: LCCOMB_X33_Y20_N8
\aProcessor|RegFile|R~1656\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1656_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1655_combout\ & (\aProcessor|RegFile|R~941_regout\)) # (!\aProcessor|RegFile|R~1655_combout\ & ((\aProcessor|RegFile|R~685_regout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (\aProcessor|RegFile|R~1655_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~1655_combout\,
	datac => \aProcessor|RegFile|R~941_regout\,
	datad => \aProcessor|RegFile|R~685_regout\,
	combout => \aProcessor|RegFile|R~1656_combout\);

-- Location: LCCOMB_X33_Y17_N18
\aProcessor|RegFile|R~1664\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1664_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1661_combout\ & (\aProcessor|RegFile|R~1663_combout\)) # (!\aProcessor|RegFile|R~1661_combout\ & ((\aProcessor|RegFile|R~1656_combout\))))) # (!\aProcessor|IR|Q\(27) & 
-- (\aProcessor|RegFile|R~1661_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~1661_combout\,
	datac => \aProcessor|RegFile|R~1663_combout\,
	datad => \aProcessor|RegFile|R~1656_combout\,
	combout => \aProcessor|RegFile|R~1664_combout\);

-- Location: LCCOMB_X24_Y17_N26
\aProcessor|RegFile|R~1675\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1675_combout\ = (\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~1664_combout\))) # (!\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~1674_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(31),
	datac => \aProcessor|RegFile|R~1674_combout\,
	datad => \aProcessor|RegFile|R~1664_combout\,
	combout => \aProcessor|RegFile|R~1675_combout\);

-- Location: LCFF_X24_Y17_N27
\aProcessor|RA|Q[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1675_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(13));

-- Location: LCCOMB_X24_Y17_N2
\aProcessor|ALU|Selector21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector21~5_combout\ = (\aProcessor|RA|Q\(13) & (\aProcessor|ALU|Selector26~4_combout\ & !\aProcessor|CSG|SelectSignals|B_Select~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(13),
	datac => \aProcessor|ALU|Selector26~4_combout\,
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|Selector21~5_combout\);

-- Location: LCCOMB_X23_Y13_N12
\aProcessor|ALU|Add1~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~28_combout\ = ((\aProcessor|MuxB|ShiftRight0~13_combout\ $ (\aProcessor|RA|Q\(14) $ (!\aProcessor|ALU|Add1~27\)))) # (GND)
-- \aProcessor|ALU|Add1~29\ = CARRY((\aProcessor|MuxB|ShiftRight0~13_combout\ & ((\aProcessor|RA|Q\(14)) # (!\aProcessor|ALU|Add1~27\))) # (!\aProcessor|MuxB|ShiftRight0~13_combout\ & (\aProcessor|RA|Q\(14) & !\aProcessor|ALU|Add1~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~13_combout\,
	datab => \aProcessor|RA|Q\(14),
	datad => VCC,
	cin => \aProcessor|ALU|Add1~27\,
	combout => \aProcessor|ALU|Add1~28_combout\,
	cout => \aProcessor|ALU|Add1~29\);

-- Location: LCCOMB_X20_Y12_N16
\aProcessor|ALU|RZ~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~14_combout\ = (\aProcessor|RA|Q\(14) & ((\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(20)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(14),
	datab => \aProcessor|RB|Q\(14),
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|IR|Q\(20),
	combout => \aProcessor|ALU|RZ~14_combout\);

-- Location: LCCOMB_X18_Y16_N28
\aProcessor|ALU|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~28_combout\ = (\aProcessor|RA|Q\(14) & (\aProcessor|ALU|Add0~27\ $ (GND))) # (!\aProcessor|RA|Q\(14) & (!\aProcessor|ALU|Add0~27\ & VCC))
-- \aProcessor|ALU|Add0~29\ = CARRY((\aProcessor|RA|Q\(14) & !\aProcessor|ALU|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(14),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~27\,
	combout => \aProcessor|ALU|Add0~28_combout\,
	cout => \aProcessor|ALU|Add0~29\);

-- Location: LCCOMB_X21_Y18_N28
\aProcessor|ALU|Add3~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~28_combout\ = (\aProcessor|RA|Q\(14) & (!\aProcessor|ALU|Add3~27\ & VCC)) # (!\aProcessor|RA|Q\(14) & (\aProcessor|ALU|Add3~27\ $ (GND)))
-- \aProcessor|ALU|Add3~29\ = CARRY((!\aProcessor|RA|Q\(14) & !\aProcessor|ALU|Add3~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(14),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~27\,
	combout => \aProcessor|ALU|Add3~28_combout\,
	cout => \aProcessor|ALU|Add3~29\);

-- Location: LCCOMB_X20_Y12_N24
\aProcessor|ALU|Selector21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector21~6_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(20)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RB|Q\(14),
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|IR|Q\(20),
	combout => \aProcessor|ALU|Selector21~6_combout\);

-- Location: LCCOMB_X20_Y12_N14
\aProcessor|ALU|Selector21~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector21~7_combout\ = (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (\aProcessor|ALU|Add3~28_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & 
-- ((\aProcessor|ALU|Selector21~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|ALU|Add3~28_combout\,
	datac => \aProcessor|ALU|Selector21~6_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector21~7_combout\);

-- Location: LCCOMB_X19_Y12_N26
\aProcessor|ALU|Selector21~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector21~8_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(1) & (\aProcessor|RA|Q\(14) $ (((\aProcessor|MuxB|ShiftRight0~13_combout\) # (\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & 
-- (\aProcessor|RA|Q\(14) & ((!\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(14),
	datab => \aProcessor|MuxB|ShiftRight0~13_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector21~8_combout\);

-- Location: LCCOMB_X19_Y12_N18
\aProcessor|ALU|Selector21~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector21~14_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (((\aProcessor|ALU|Selector21~8_combout\)))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(0)) # 
-- ((!\aProcessor|CSG|SelectSignals|ALU_Op\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datad => \aProcessor|ALU|Selector21~8_combout\,
	combout => \aProcessor|ALU|Selector21~14_combout\);

-- Location: LCCOMB_X19_Y12_N24
\aProcessor|ALU|Selector21~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector21~9_combout\ = (\aProcessor|ALU|Selector26~0_combout\ & (((\aProcessor|ALU|Selector21~7_combout\) # (\aProcessor|ALU|Selector21~14_combout\)))) # (!\aProcessor|ALU|Selector26~0_combout\ & (\aProcessor|ALU|Add0~28_combout\ & 
-- ((\aProcessor|ALU|Selector21~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~0_combout\,
	datab => \aProcessor|ALU|Add0~28_combout\,
	datac => \aProcessor|ALU|Selector21~7_combout\,
	datad => \aProcessor|ALU|Selector21~14_combout\,
	combout => \aProcessor|ALU|Selector21~9_combout\);

-- Location: LCCOMB_X20_Y12_N10
\aProcessor|ALU|Selector21~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector21~10_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & ((\aProcessor|ALU|Selector21~9_combout\ & ((\aProcessor|ALU|RZ~14_combout\))) # (!\aProcessor|ALU|Selector21~9_combout\ & (\aProcessor|ALU|Add2~28_combout\)))) # 
-- (!\aProcessor|ALU|Selector26~1_combout\ & (((\aProcessor|ALU|Selector21~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add2~28_combout\,
	datab => \aProcessor|ALU|Selector26~1_combout\,
	datac => \aProcessor|ALU|RZ~14_combout\,
	datad => \aProcessor|ALU|Selector21~9_combout\,
	combout => \aProcessor|ALU|Selector21~10_combout\);

-- Location: LCCOMB_X20_Y14_N12
\aProcessor|ALU|Selector21~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector21~11_combout\ = (\aProcessor|ALU|Selector26~3_combout\ & (\aProcessor|ALU|Selector26~2_combout\)) # (!\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector21~10_combout\))) # 
-- (!\aProcessor|ALU|Selector26~2_combout\ & (\aProcessor|ALU|Add1~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~3_combout\,
	datab => \aProcessor|ALU|Selector26~2_combout\,
	datac => \aProcessor|ALU|Add1~28_combout\,
	datad => \aProcessor|ALU|Selector21~10_combout\,
	combout => \aProcessor|ALU|Selector21~11_combout\);

-- Location: LCCOMB_X20_Y14_N6
\aProcessor|ALU|Selector21~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector21~12_combout\ = (\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|ALU|Selector21~11_combout\ & ((\aProcessor|RA|Q\(14)))) # (!\aProcessor|ALU|Selector21~11_combout\ & (\aProcessor|RA|Q\(15))))) # 
-- (!\aProcessor|ALU|Selector26~3_combout\ & (((\aProcessor|ALU|Selector21~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(15),
	datab => \aProcessor|RA|Q\(14),
	datac => \aProcessor|ALU|Selector26~3_combout\,
	datad => \aProcessor|ALU|Selector21~11_combout\,
	combout => \aProcessor|ALU|Selector21~12_combout\);

-- Location: LCCOMB_X20_Y14_N10
\aProcessor|ALU|Selector21~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector21~13_combout\ = (\aProcessor|ALU|Selector21~4_combout\) # ((\aProcessor|ALU|Selector21~5_combout\) # ((\aProcessor|ALU|Selector34~8_combout\ & \aProcessor|ALU|Selector21~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector34~8_combout\,
	datab => \aProcessor|ALU|Selector21~4_combout\,
	datac => \aProcessor|ALU|Selector21~5_combout\,
	datad => \aProcessor|ALU|Selector21~12_combout\,
	combout => \aProcessor|ALU|Selector21~13_combout\);

-- Location: LCFF_X20_Y14_N11
\aProcessor|RZ|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector21~13_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(14));

-- Location: LCFF_X27_Y12_N19
\aProcessor|RY|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[14]~14_combout\,
	sdata => \aProcessor|RZ|Q\(14),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(14));

-- Location: LCFF_X32_Y13_N19
\aProcessor|RegFile|R~142\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~142_regout\);

-- Location: LCFF_X31_Y13_N11
\aProcessor|RegFile|R~206\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~206_regout\);

-- Location: LCCOMB_X32_Y13_N18
\aProcessor|RegFile|R~1688\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1688_combout\ = (\aProcessor|IR|Q\(22) & (\aProcessor|IR|Q\(23))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~206_regout\))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~142_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~142_regout\,
	datad => \aProcessor|RegFile|R~206_regout\,
	combout => \aProcessor|RegFile|R~1688_combout\);

-- Location: LCFF_X32_Y13_N29
\aProcessor|RegFile|R~174\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~174_regout\);

-- Location: LCFF_X31_Y13_N13
\aProcessor|RegFile|R~238\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~238_regout\);

-- Location: LCCOMB_X32_Y13_N28
\aProcessor|RegFile|R~1689\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1689_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1688_combout\ & ((\aProcessor|RegFile|R~238_regout\))) # (!\aProcessor|RegFile|R~1688_combout\ & (\aProcessor|RegFile|R~174_regout\)))) # (!\aProcessor|IR|Q\(22) & 
-- (\aProcessor|RegFile|R~1688_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~1688_combout\,
	datac => \aProcessor|RegFile|R~174_regout\,
	datad => \aProcessor|RegFile|R~238_regout\,
	combout => \aProcessor|RegFile|R~1689_combout\);

-- Location: LCFF_X28_Y16_N1
\aProcessor|RegFile|R~46\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~46_regout\);

-- Location: LCFF_X33_Y17_N17
\aProcessor|RegFile|R~14\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~14_regout\);

-- Location: LCCOMB_X33_Y17_N16
\aProcessor|RegFile|R~1690\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1690_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~46_regout\) # ((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & (((\aProcessor|RegFile|R~14_regout\ & !\aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~46_regout\,
	datac => \aProcessor|RegFile|R~14_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1690_combout\);

-- Location: LCCOMB_X35_Y19_N24
\aProcessor|RegFile|R~78feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~78feeder_combout\ = \aProcessor|RY|Q\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(14),
	combout => \aProcessor|RegFile|R~78feeder_combout\);

-- Location: LCFF_X35_Y19_N25
\aProcessor|RegFile|R~78\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~78feeder_combout\,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~78_regout\);

-- Location: LCCOMB_X29_Y11_N12
\aProcessor|RegFile|R~1691\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1691_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1690_combout\ & (\aProcessor|RegFile|R~110_regout\)) # (!\aProcessor|RegFile|R~1690_combout\ & ((\aProcessor|RegFile|R~78_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1690_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~110_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~1690_combout\,
	datad => \aProcessor|RegFile|R~78_regout\,
	combout => \aProcessor|RegFile|R~1691_combout\);

-- Location: LCCOMB_X29_Y11_N10
\aProcessor|RegFile|R~1692\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1692_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25)) # ((\aProcessor|RegFile|R~1689_combout\)))) # (!\aProcessor|IR|Q\(24) & (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1691_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~1689_combout\,
	datad => \aProcessor|RegFile|R~1691_combout\,
	combout => \aProcessor|RegFile|R~1692_combout\);

-- Location: LCCOMB_X34_Y17_N4
\aProcessor|RegFile|R~1693\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1693_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~462_regout\) # (\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~398_regout\ & ((!\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~398_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~462_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1693_combout\);

-- Location: LCFF_X35_Y13_N17
\aProcessor|RegFile|R~430\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~430_regout\);

-- Location: LCCOMB_X35_Y13_N16
\aProcessor|RegFile|R~1694\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1694_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1693_combout\ & ((\aProcessor|RegFile|R~494_regout\))) # (!\aProcessor|RegFile|R~1693_combout\ & (\aProcessor|RegFile|R~430_regout\)))) # (!\aProcessor|IR|Q\(22) & 
-- (\aProcessor|RegFile|R~1693_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~1693_combout\,
	datac => \aProcessor|RegFile|R~430_regout\,
	datad => \aProcessor|RegFile|R~494_regout\,
	combout => \aProcessor|RegFile|R~1694_combout\);

-- Location: LCCOMB_X28_Y12_N14
\aProcessor|RegFile|R~1695\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1695_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1692_combout\ & ((\aProcessor|RegFile|R~1694_combout\))) # (!\aProcessor|RegFile|R~1692_combout\ & (\aProcessor|RegFile|R~1687_combout\)))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~1692_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1687_combout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~1692_combout\,
	datad => \aProcessor|RegFile|R~1694_combout\,
	combout => \aProcessor|RegFile|R~1695_combout\);

-- Location: LCCOMB_X38_Y17_N16
\aProcessor|RegFile|R~878feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~878feeder_combout\ = \aProcessor|RY|Q\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(14),
	combout => \aProcessor|RegFile|R~878feeder_combout\);

-- Location: LCFF_X38_Y17_N17
\aProcessor|RegFile|R~878\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~878feeder_combout\,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~878_regout\);

-- Location: LCCOMB_X30_Y12_N4
\aProcessor|RegFile|R~1683\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1683_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~750_regout\)) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~622_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~750_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~622_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1683_combout\);

-- Location: LCCOMB_X41_Y16_N2
\aProcessor|RegFile|R~1684\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1684_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1683_combout\ & (\aProcessor|RegFile|R~1006_regout\)) # (!\aProcessor|RegFile|R~1683_combout\ & ((\aProcessor|RegFile|R~878_regout\))))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~1683_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1006_regout\,
	datab => \aProcessor|RegFile|R~878_regout\,
	datac => \aProcessor|IR|Q\(25),
	datad => \aProcessor|RegFile|R~1683_combout\,
	combout => \aProcessor|RegFile|R~1684_combout\);

-- Location: LCFF_X33_Y19_N25
\aProcessor|RegFile|R~814\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(14),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~814_regout\);

-- Location: LCCOMB_X32_Y19_N28
\aProcessor|RegFile|R~1678\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1678_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|RegFile|R~686_regout\) # (\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~558_regout\ & ((!\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~558_regout\,
	datac => \aProcessor|RegFile|R~686_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1678_combout\);

-- Location: LCCOMB_X33_Y19_N24
\aProcessor|RegFile|R~1679\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1679_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1678_combout\ & (\aProcessor|RegFile|R~942_regout\)) # (!\aProcessor|RegFile|R~1678_combout\ & ((\aProcessor|RegFile|R~814_regout\))))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~1678_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~942_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~814_regout\,
	datad => \aProcessor|RegFile|R~1678_combout\,
	combout => \aProcessor|RegFile|R~1679_combout\);

-- Location: LCCOMB_X33_Y11_N22
\aProcessor|RegFile|R~1680\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1680_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~782_regout\) # ((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & (((\aProcessor|RegFile|R~526_regout\ & !\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~782_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~526_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1680_combout\);

-- Location: LCCOMB_X34_Y11_N8
\aProcessor|RegFile|R~1681\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1681_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1680_combout\ & ((\aProcessor|RegFile|R~910_regout\))) # (!\aProcessor|RegFile|R~1680_combout\ & (\aProcessor|RegFile|R~654_regout\)))) # (!\aProcessor|IR|Q\(24) & 
-- (\aProcessor|RegFile|R~1680_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~1680_combout\,
	datac => \aProcessor|RegFile|R~654_regout\,
	datad => \aProcessor|RegFile|R~910_regout\,
	combout => \aProcessor|RegFile|R~1681_combout\);

-- Location: LCCOMB_X37_Y16_N6
\aProcessor|RegFile|R~1682\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1682_combout\ = (\aProcessor|IR|Q\(23) & (\aProcessor|IR|Q\(22))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~1679_combout\)) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1681_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~1679_combout\,
	datad => \aProcessor|RegFile|R~1681_combout\,
	combout => \aProcessor|RegFile|R~1682_combout\);

-- Location: LCCOMB_X37_Y16_N12
\aProcessor|RegFile|R~1685\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1685_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1682_combout\ & ((\aProcessor|RegFile|R~1684_combout\))) # (!\aProcessor|RegFile|R~1682_combout\ & (\aProcessor|RegFile|R~1677_combout\)))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1682_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1677_combout\,
	datab => \aProcessor|RegFile|R~1684_combout\,
	datac => \aProcessor|IR|Q\(23),
	datad => \aProcessor|RegFile|R~1682_combout\,
	combout => \aProcessor|RegFile|R~1685_combout\);

-- Location: LCCOMB_X20_Y12_N28
\aProcessor|RegFile|R~1696\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1696_combout\ = (\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~1685_combout\))) # (!\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~1695_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~1695_combout\,
	datad => \aProcessor|RegFile|R~1685_combout\,
	combout => \aProcessor|RegFile|R~1696_combout\);

-- Location: LCFF_X20_Y12_N29
\aProcessor|RB|Q[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1696_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(14));

-- Location: LCCOMB_X20_Y12_N30
\aProcessor|MuxB|ShiftRight0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~13_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|IR|Q\(20)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RB|Q\(14),
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|IR|Q\(20),
	combout => \aProcessor|MuxB|ShiftRight0~13_combout\);

-- Location: LCCOMB_X21_Y16_N30
\aProcessor|ALU|Add2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~30_combout\ = (\aProcessor|MuxB|ShiftRight0~14_combout\ & ((\aProcessor|RA|Q\(15) & (!\aProcessor|ALU|Add2~29\)) # (!\aProcessor|RA|Q\(15) & ((\aProcessor|ALU|Add2~29\) # (GND))))) # (!\aProcessor|MuxB|ShiftRight0~14_combout\ & 
-- ((\aProcessor|RA|Q\(15) & (\aProcessor|ALU|Add2~29\ & VCC)) # (!\aProcessor|RA|Q\(15) & (!\aProcessor|ALU|Add2~29\))))
-- \aProcessor|ALU|Add2~31\ = CARRY((\aProcessor|MuxB|ShiftRight0~14_combout\ & ((!\aProcessor|ALU|Add2~29\) # (!\aProcessor|RA|Q\(15)))) # (!\aProcessor|MuxB|ShiftRight0~14_combout\ & (!\aProcessor|RA|Q\(15) & !\aProcessor|ALU|Add2~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~14_combout\,
	datab => \aProcessor|RA|Q\(15),
	datad => VCC,
	cin => \aProcessor|ALU|Add2~29\,
	combout => \aProcessor|ALU|Add2~30_combout\,
	cout => \aProcessor|ALU|Add2~31\);

-- Location: LCCOMB_X19_Y18_N8
\aProcessor|ALU|Selector20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector20~2_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & (((\aProcessor|ALU|Selector26~0_combout\) # (\aProcessor|ALU|Add2~30_combout\)))) # (!\aProcessor|ALU|Selector26~1_combout\ & (\aProcessor|ALU|Add0~30_combout\ & 
-- (!\aProcessor|ALU|Selector26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add0~30_combout\,
	datab => \aProcessor|ALU|Selector26~1_combout\,
	datac => \aProcessor|ALU|Selector26~0_combout\,
	datad => \aProcessor|ALU|Add2~30_combout\,
	combout => \aProcessor|ALU|Selector20~2_combout\);

-- Location: LCCOMB_X21_Y18_N30
\aProcessor|ALU|Add3~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~30_combout\ = (\aProcessor|RA|Q\(15) & ((\aProcessor|ALU|Add3~29\) # (GND))) # (!\aProcessor|RA|Q\(15) & (!\aProcessor|ALU|Add3~29\))
-- \aProcessor|ALU|Add3~31\ = CARRY((\aProcessor|RA|Q\(15)) # (!\aProcessor|ALU|Add3~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(15),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~29\,
	combout => \aProcessor|ALU|Add3~30_combout\,
	cout => \aProcessor|ALU|Add3~31\);

-- Location: LCCOMB_X20_Y18_N30
\aProcessor|ALU|Selector20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector20~0_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (\aProcessor|CSG|SelectSignals|ALU_Op\(1))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|RA|Q\(15) & ((!\aProcessor|MuxB|ShiftRight0~14_combout\) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(1)))) # (!\aProcessor|RA|Q\(15) & ((\aProcessor|MuxB|ShiftRight0~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|RA|Q\(15),
	datac => \aProcessor|MuxB|ShiftRight0~14_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector20~0_combout\);

-- Location: LCCOMB_X20_Y18_N24
\aProcessor|ALU|Selector20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector20~1_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Selector20~0_combout\ & ((!\aProcessor|RA|Q\(15)))) # (!\aProcessor|ALU|Selector20~0_combout\ & (\aProcessor|ALU|Add3~30_combout\)))) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|ALU|Selector20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datab => \aProcessor|ALU|Add3~30_combout\,
	datac => \aProcessor|RA|Q\(15),
	datad => \aProcessor|ALU|Selector20~0_combout\,
	combout => \aProcessor|ALU|Selector20~1_combout\);

-- Location: LCCOMB_X19_Y18_N4
\aProcessor|ALU|Selector20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector20~3_combout\ = (\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector20~2_combout\ & (\aProcessor|ALU|RZ~15_combout\)) # (!\aProcessor|ALU|Selector20~2_combout\ & ((\aProcessor|ALU|Selector20~1_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~0_combout\ & (((\aProcessor|ALU|Selector20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|RZ~15_combout\,
	datab => \aProcessor|ALU|Selector26~0_combout\,
	datac => \aProcessor|ALU|Selector20~2_combout\,
	datad => \aProcessor|ALU|Selector20~1_combout\,
	combout => \aProcessor|ALU|Selector20~3_combout\);

-- Location: LCCOMB_X23_Y13_N14
\aProcessor|ALU|Add1~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~30_combout\ = (\aProcessor|RA|Q\(15) & ((\aProcessor|MuxB|ShiftRight0~14_combout\ & (\aProcessor|ALU|Add1~29\ & VCC)) # (!\aProcessor|MuxB|ShiftRight0~14_combout\ & (!\aProcessor|ALU|Add1~29\)))) # (!\aProcessor|RA|Q\(15) & 
-- ((\aProcessor|MuxB|ShiftRight0~14_combout\ & (!\aProcessor|ALU|Add1~29\)) # (!\aProcessor|MuxB|ShiftRight0~14_combout\ & ((\aProcessor|ALU|Add1~29\) # (GND)))))
-- \aProcessor|ALU|Add1~31\ = CARRY((\aProcessor|RA|Q\(15) & (!\aProcessor|MuxB|ShiftRight0~14_combout\ & !\aProcessor|ALU|Add1~29\)) # (!\aProcessor|RA|Q\(15) & ((!\aProcessor|ALU|Add1~29\) # (!\aProcessor|MuxB|ShiftRight0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(15),
	datab => \aProcessor|MuxB|ShiftRight0~14_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~29\,
	combout => \aProcessor|ALU|Add1~30_combout\,
	cout => \aProcessor|ALU|Add1~31\);

-- Location: LCCOMB_X19_Y18_N30
\aProcessor|ALU|Selector20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector20~4_combout\ = (\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|RA|Q\(16)) # ((\aProcessor|ALU|Selector26~2_combout\)))) # (!\aProcessor|ALU|Selector26~3_combout\ & (((\aProcessor|ALU|Add1~30_combout\ & 
-- !\aProcessor|ALU|Selector26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(16),
	datab => \aProcessor|ALU|Add1~30_combout\,
	datac => \aProcessor|ALU|Selector26~3_combout\,
	datad => \aProcessor|ALU|Selector26~2_combout\,
	combout => \aProcessor|ALU|Selector20~4_combout\);

-- Location: LCCOMB_X19_Y18_N0
\aProcessor|ALU|Selector20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector20~5_combout\ = (\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector20~4_combout\ & (\aProcessor|RA|Q\(15))) # (!\aProcessor|ALU|Selector20~4_combout\ & ((\aProcessor|ALU|Selector20~3_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~2_combout\ & (((\aProcessor|ALU|Selector20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(15),
	datab => \aProcessor|ALU|Selector26~2_combout\,
	datac => \aProcessor|ALU|Selector20~3_combout\,
	datad => \aProcessor|ALU|Selector20~4_combout\,
	combout => \aProcessor|ALU|Selector20~5_combout\);

-- Location: LCCOMB_X19_Y18_N6
\aProcessor|ALU|Selector20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector20~6_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|ALU|Selector26~4_combout\ & (\aProcessor|RA|Q\(14))) # (!\aProcessor|ALU|Selector26~4_combout\ & ((\aProcessor|ALU|Selector20~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(14),
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|ALU|Selector26~4_combout\,
	datad => \aProcessor|ALU|Selector20~5_combout\,
	combout => \aProcessor|ALU|Selector20~6_combout\);

-- Location: LCCOMB_X19_Y18_N22
\aProcessor|ALU|Selector20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector20~7_combout\ = (\aProcessor|ALU|Selector20~6_combout\) # ((\aProcessor|MuxB|ShiftRight0~14_combout\ & \aProcessor|ALU|Selector4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|MuxB|ShiftRight0~14_combout\,
	datac => \aProcessor|ALU|Selector4~0_combout\,
	datad => \aProcessor|ALU|Selector20~6_combout\,
	combout => \aProcessor|ALU|Selector20~7_combout\);

-- Location: LCFF_X19_Y18_N23
\aProcessor|RZ|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector20~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(15));

-- Location: LCFF_X20_Y18_N5
\aProcessor|RY|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[15]~15_combout\,
	sdata => \aProcessor|RZ|Q\(15),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(15));

-- Location: LCCOMB_X36_Y17_N18
\aProcessor|RegFile|R~495feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~495feeder_combout\ = \aProcessor|RY|Q\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(15),
	combout => \aProcessor|RegFile|R~495feeder_combout\);

-- Location: LCFF_X36_Y17_N19
\aProcessor|RegFile|R~495\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~495feeder_combout\,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~495_regout\);

-- Location: LCCOMB_X36_Y17_N16
\aProcessor|RegFile|R~463feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~463feeder_combout\ = \aProcessor|RY|Q\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(15),
	combout => \aProcessor|RegFile|R~463feeder_combout\);

-- Location: LCFF_X36_Y17_N17
\aProcessor|RegFile|R~463\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~463feeder_combout\,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~463_regout\);

-- Location: LCCOMB_X31_Y14_N26
\aProcessor|RegFile|R~1735\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1735_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~431_regout\))) # (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~399_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~399_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~431_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1735_combout\);

-- Location: LCCOMB_X36_Y17_N28
\aProcessor|RegFile|R~1736\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1736_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1735_combout\ & (\aProcessor|RegFile|R~495_regout\)) # (!\aProcessor|RegFile|R~1735_combout\ & ((\aProcessor|RegFile|R~463_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1735_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~495_regout\,
	datac => \aProcessor|RegFile|R~463_regout\,
	datad => \aProcessor|RegFile|R~1735_combout\,
	combout => \aProcessor|RegFile|R~1736_combout\);

-- Location: LCCOMB_X32_Y13_N0
\aProcessor|RegFile|R~1728\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1728_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23)) # ((\aProcessor|RegFile|R~175_regout\)))) # (!\aProcessor|IR|Q\(22) & (!\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~143_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~175_regout\,
	datad => \aProcessor|RegFile|R~143_regout\,
	combout => \aProcessor|RegFile|R~1728_combout\);

-- Location: LCCOMB_X36_Y15_N0
\aProcessor|RegFile|R~1729\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1729_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1728_combout\ & ((\aProcessor|RegFile|R~239_regout\))) # (!\aProcessor|RegFile|R~1728_combout\ & (\aProcessor|RegFile|R~207_regout\)))) # (!\aProcessor|IR|Q\(23) & 
-- (\aProcessor|RegFile|R~1728_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~1728_combout\,
	datac => \aProcessor|RegFile|R~207_regout\,
	datad => \aProcessor|RegFile|R~239_regout\,
	combout => \aProcessor|RegFile|R~1729_combout\);

-- Location: LCCOMB_X28_Y16_N8
\aProcessor|RegFile|R~1737\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1737_combout\ = (\aProcessor|RegFile|R~1734_combout\ & ((\aProcessor|RegFile|R~1736_combout\) # ((!\aProcessor|IR|Q\(24))))) # (!\aProcessor|RegFile|R~1734_combout\ & (((\aProcessor|IR|Q\(24) & \aProcessor|RegFile|R~1729_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1734_combout\,
	datab => \aProcessor|RegFile|R~1736_combout\,
	datac => \aProcessor|IR|Q\(24),
	datad => \aProcessor|RegFile|R~1729_combout\,
	combout => \aProcessor|RegFile|R~1737_combout\);

-- Location: LCFF_X32_Y19_N31
\aProcessor|RegFile|R~559\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~559_regout\);

-- Location: LCFF_X34_Y19_N11
\aProcessor|RegFile|R~815\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~815_regout\);

-- Location: LCCOMB_X32_Y19_N30
\aProcessor|RegFile|R~1718\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1718_combout\ = (\aProcessor|IR|Q\(24) & (\aProcessor|IR|Q\(25))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~815_regout\))) # (!\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~559_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~559_regout\,
	datad => \aProcessor|RegFile|R~815_regout\,
	combout => \aProcessor|RegFile|R~1718_combout\);

-- Location: LCCOMB_X32_Y19_N0
\aProcessor|RegFile|R~1719\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1719_combout\ = (\aProcessor|RegFile|R~1718_combout\ & (((\aProcessor|RegFile|R~943_regout\) # (!\aProcessor|IR|Q\(24))))) # (!\aProcessor|RegFile|R~1718_combout\ & (\aProcessor|RegFile|R~687_regout\ & ((\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~687_regout\,
	datab => \aProcessor|RegFile|R~1718_combout\,
	datac => \aProcessor|RegFile|R~943_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1719_combout\);

-- Location: LCCOMB_X38_Y16_N14
\aProcessor|RegFile|R~1726\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1726_combout\ = (\aProcessor|RegFile|R~1725_combout\ & (((\aProcessor|RegFile|R~1007_regout\) # (!\aProcessor|IR|Q\(24))))) # (!\aProcessor|RegFile|R~1725_combout\ & (\aProcessor|RegFile|R~751_regout\ & ((\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1725_combout\,
	datab => \aProcessor|RegFile|R~751_regout\,
	datac => \aProcessor|RegFile|R~1007_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1726_combout\);

-- Location: LCFF_X37_Y17_N29
\aProcessor|RegFile|R~847\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(15),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~847_regout\);

-- Location: LCCOMB_X36_Y19_N20
\aProcessor|RegFile|R~1720\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1720_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~719_regout\))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~591_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~591_regout\,
	datac => \aProcessor|RegFile|R~719_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1720_combout\);

-- Location: LCCOMB_X37_Y17_N28
\aProcessor|RegFile|R~1721\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1721_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1720_combout\ & (\aProcessor|RegFile|R~975_regout\)) # (!\aProcessor|RegFile|R~1720_combout\ & ((\aProcessor|RegFile|R~847_regout\))))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~1720_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~975_regout\,
	datac => \aProcessor|RegFile|R~847_regout\,
	datad => \aProcessor|RegFile|R~1720_combout\,
	combout => \aProcessor|RegFile|R~1721_combout\);

-- Location: LCCOMB_X34_Y17_N16
\aProcessor|RegFile|R~1724\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1724_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22)) # (\aProcessor|RegFile|R~1721_combout\)))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~1723_combout\ & (!\aProcessor|IR|Q\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1723_combout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|IR|Q\(22),
	datad => \aProcessor|RegFile|R~1721_combout\,
	combout => \aProcessor|RegFile|R~1724_combout\);

-- Location: LCCOMB_X35_Y20_N12
\aProcessor|RegFile|R~1727\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1727_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1724_combout\ & ((\aProcessor|RegFile|R~1726_combout\))) # (!\aProcessor|RegFile|R~1724_combout\ & (\aProcessor|RegFile|R~1719_combout\)))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1724_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~1719_combout\,
	datac => \aProcessor|RegFile|R~1726_combout\,
	datad => \aProcessor|RegFile|R~1724_combout\,
	combout => \aProcessor|RegFile|R~1727_combout\);

-- Location: LCCOMB_X20_Y18_N20
\aProcessor|RegFile|R~1738\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1738_combout\ = (\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~1727_combout\))) # (!\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~1737_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~1737_combout\,
	datad => \aProcessor|RegFile|R~1727_combout\,
	combout => \aProcessor|RegFile|R~1738_combout\);

-- Location: LCFF_X20_Y18_N21
\aProcessor|RB|Q[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1738_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(15));

-- Location: LCCOMB_X22_Y15_N14
\aProcessor|MuxB|ShiftRight0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~14_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(21))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(21),
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|RB|Q\(15),
	combout => \aProcessor|MuxB|ShiftRight0~14_combout\);

-- Location: LCCOMB_X23_Y13_N18
\aProcessor|ALU|Add1~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~34_combout\ = (\aProcessor|MuxB|ShiftRight0~15_combout\ & ((\aProcessor|RA|Q\(17) & (\aProcessor|ALU|Add1~33\ & VCC)) # (!\aProcessor|RA|Q\(17) & (!\aProcessor|ALU|Add1~33\)))) # (!\aProcessor|MuxB|ShiftRight0~15_combout\ & 
-- ((\aProcessor|RA|Q\(17) & (!\aProcessor|ALU|Add1~33\)) # (!\aProcessor|RA|Q\(17) & ((\aProcessor|ALU|Add1~33\) # (GND)))))
-- \aProcessor|ALU|Add1~35\ = CARRY((\aProcessor|MuxB|ShiftRight0~15_combout\ & (!\aProcessor|RA|Q\(17) & !\aProcessor|ALU|Add1~33\)) # (!\aProcessor|MuxB|ShiftRight0~15_combout\ & ((!\aProcessor|ALU|Add1~33\) # (!\aProcessor|RA|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~15_combout\,
	datab => \aProcessor|RA|Q\(17),
	datad => VCC,
	cin => \aProcessor|ALU|Add1~33\,
	combout => \aProcessor|ALU|Add1~34_combout\,
	cout => \aProcessor|ALU|Add1~35\);

-- Location: LCCOMB_X22_Y13_N24
\aProcessor|ALU|Selector18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector18~4_combout\ = (\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|RA|Q\(18)) # ((\aProcessor|ALU|Selector26~2_combout\)))) # (!\aProcessor|ALU|Selector26~3_combout\ & (((!\aProcessor|ALU|Selector26~2_combout\ & 
-- \aProcessor|ALU|Add1~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~3_combout\,
	datab => \aProcessor|RA|Q\(18),
	datac => \aProcessor|ALU|Selector26~2_combout\,
	datad => \aProcessor|ALU|Add1~34_combout\,
	combout => \aProcessor|ALU|Selector18~4_combout\);

-- Location: LCCOMB_X21_Y17_N2
\aProcessor|ALU|Add3~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~34_combout\ = (\aProcessor|RA|Q\(17) & ((\aProcessor|ALU|Add3~33\) # (GND))) # (!\aProcessor|RA|Q\(17) & (!\aProcessor|ALU|Add3~33\))
-- \aProcessor|ALU|Add3~35\ = CARRY((\aProcessor|RA|Q\(17)) # (!\aProcessor|ALU|Add3~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(17),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~33\,
	combout => \aProcessor|ALU|Add3~34_combout\,
	cout => \aProcessor|ALU|Add3~35\);

-- Location: LCCOMB_X21_Y13_N22
\aProcessor|ALU|Selector18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector18~0_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|CSG|SelectSignals|ALU_Op\(1))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|RA|Q\(17) & ((!\aProcessor|MuxB|ShiftRight0~15_combout\) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(1)))) # (!\aProcessor|RA|Q\(17) & ((\aProcessor|MuxB|ShiftRight0~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(17),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|MuxB|ShiftRight0~15_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector18~0_combout\);

-- Location: LCCOMB_X21_Y13_N20
\aProcessor|ALU|Selector18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector18~1_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Selector18~0_combout\ & (!\aProcessor|RA|Q\(17))) # (!\aProcessor|ALU|Selector18~0_combout\ & ((\aProcessor|ALU|Add3~34_combout\))))) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|ALU|Selector18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(17),
	datab => \aProcessor|ALU|Add3~34_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|ALU|Selector18~0_combout\,
	combout => \aProcessor|ALU|Selector18~1_combout\);

-- Location: LCCOMB_X18_Y15_N2
\aProcessor|ALU|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~34_combout\ = (\aProcessor|RA|Q\(17) & (!\aProcessor|ALU|Add0~33\)) # (!\aProcessor|RA|Q\(17) & ((\aProcessor|ALU|Add0~33\) # (GND)))
-- \aProcessor|ALU|Add0~35\ = CARRY((!\aProcessor|ALU|Add0~33\) # (!\aProcessor|RA|Q\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(17),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~33\,
	combout => \aProcessor|ALU|Add0~34_combout\,
	cout => \aProcessor|ALU|Add0~35\);

-- Location: LCCOMB_X21_Y15_N2
\aProcessor|ALU|Add2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~34_combout\ = (\aProcessor|RA|Q\(17) & ((\aProcessor|MuxB|ShiftRight0~15_combout\ & (!\aProcessor|ALU|Add2~33\)) # (!\aProcessor|MuxB|ShiftRight0~15_combout\ & (\aProcessor|ALU|Add2~33\ & VCC)))) # (!\aProcessor|RA|Q\(17) & 
-- ((\aProcessor|MuxB|ShiftRight0~15_combout\ & ((\aProcessor|ALU|Add2~33\) # (GND))) # (!\aProcessor|MuxB|ShiftRight0~15_combout\ & (!\aProcessor|ALU|Add2~33\))))
-- \aProcessor|ALU|Add2~35\ = CARRY((\aProcessor|RA|Q\(17) & (\aProcessor|MuxB|ShiftRight0~15_combout\ & !\aProcessor|ALU|Add2~33\)) # (!\aProcessor|RA|Q\(17) & ((\aProcessor|MuxB|ShiftRight0~15_combout\) # (!\aProcessor|ALU|Add2~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(17),
	datab => \aProcessor|MuxB|ShiftRight0~15_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~33\,
	combout => \aProcessor|ALU|Add2~34_combout\,
	cout => \aProcessor|ALU|Add2~35\);

-- Location: LCCOMB_X21_Y13_N18
\aProcessor|ALU|Selector18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector18~2_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & (((\aProcessor|ALU|Selector26~0_combout\) # (\aProcessor|ALU|Add2~34_combout\)))) # (!\aProcessor|ALU|Selector26~1_combout\ & (\aProcessor|ALU|Add0~34_combout\ & 
-- (!\aProcessor|ALU|Selector26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~1_combout\,
	datab => \aProcessor|ALU|Add0~34_combout\,
	datac => \aProcessor|ALU|Selector26~0_combout\,
	datad => \aProcessor|ALU|Add2~34_combout\,
	combout => \aProcessor|ALU|Selector18~2_combout\);

-- Location: LCCOMB_X21_Y13_N26
\aProcessor|ALU|Selector18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector18~3_combout\ = (\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector18~2_combout\ & (\aProcessor|ALU|RZ~17_combout\)) # (!\aProcessor|ALU|Selector18~2_combout\ & ((\aProcessor|ALU|Selector18~1_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~0_combout\ & (((\aProcessor|ALU|Selector18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|RZ~17_combout\,
	datab => \aProcessor|ALU|Selector26~0_combout\,
	datac => \aProcessor|ALU|Selector18~1_combout\,
	datad => \aProcessor|ALU|Selector18~2_combout\,
	combout => \aProcessor|ALU|Selector18~3_combout\);

-- Location: LCCOMB_X21_Y13_N28
\aProcessor|ALU|Selector18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector18~5_combout\ = (\aProcessor|ALU|Selector18~4_combout\ & ((\aProcessor|RA|Q\(17)) # ((!\aProcessor|ALU|Selector26~2_combout\)))) # (!\aProcessor|ALU|Selector18~4_combout\ & (((\aProcessor|ALU|Selector26~2_combout\ & 
-- \aProcessor|ALU|Selector18~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(17),
	datab => \aProcessor|ALU|Selector18~4_combout\,
	datac => \aProcessor|ALU|Selector26~2_combout\,
	datad => \aProcessor|ALU|Selector18~3_combout\,
	combout => \aProcessor|ALU|Selector18~5_combout\);

-- Location: LCCOMB_X21_Y13_N6
\aProcessor|ALU|Selector18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector18~6_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|ALU|Selector26~4_combout\ & (\aProcessor|RA|Q\(16))) # (!\aProcessor|ALU|Selector26~4_combout\ & ((\aProcessor|ALU|Selector18~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(16),
	datab => \aProcessor|ALU|Selector26~4_combout\,
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|ALU|Selector18~5_combout\,
	combout => \aProcessor|ALU|Selector18~6_combout\);

-- Location: LCCOMB_X21_Y13_N14
\aProcessor|ALU|Selector18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector18~7_combout\ = (\aProcessor|ALU|Selector18~6_combout\) # ((\aProcessor|ALU|Selector4~0_combout\ & \aProcessor|MuxB|ShiftRight0~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|ALU|Selector4~0_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~15_combout\,
	datad => \aProcessor|ALU|Selector18~6_combout\,
	combout => \aProcessor|ALU|Selector18~7_combout\);

-- Location: LCFF_X21_Y13_N15
\aProcessor|RZ|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector18~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(17));

-- Location: LCFF_X21_Y13_N1
\aProcessor|RY|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[17]~17_combout\,
	sdata => \aProcessor|RZ|Q\(17),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(17));

-- Location: LCFF_X32_Y16_N29
\aProcessor|RegFile|R~113\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~113_regout\);

-- Location: LCCOMB_X38_Y19_N0
\aProcessor|RegFile|R~81feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~81feeder_combout\ = \aProcessor|RY|Q\(17)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(17),
	combout => \aProcessor|RegFile|R~81feeder_combout\);

-- Location: LCFF_X38_Y19_N1
\aProcessor|RegFile|R~81\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~81feeder_combout\,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~81_regout\);

-- Location: LCCOMB_X38_Y19_N22
\aProcessor|RegFile|R~1837\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1837_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27)) # ((\aProcessor|RegFile|R~81_regout\)))) # (!\aProcessor|IR|Q\(28) & (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~17_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~17_regout\,
	datad => \aProcessor|RegFile|R~81_regout\,
	combout => \aProcessor|RegFile|R~1837_combout\);

-- Location: LCCOMB_X31_Y19_N20
\aProcessor|RegFile|R~1838\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1838_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1837_combout\ & ((\aProcessor|RegFile|R~113_regout\))) # (!\aProcessor|RegFile|R~1837_combout\ & (\aProcessor|RegFile|R~49_regout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1837_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~49_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~113_regout\,
	datad => \aProcessor|RegFile|R~1837_combout\,
	combout => \aProcessor|RegFile|R~1838_combout\);

-- Location: LCFF_X37_Y16_N21
\aProcessor|RegFile|R~369\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~369_regout\);

-- Location: LCFF_X37_Y15_N11
\aProcessor|RegFile|R~337\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~337_regout\);

-- Location: LCCOMB_X37_Y15_N10
\aProcessor|RegFile|R~1835\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1835_combout\ = (\aProcessor|IR|Q\(27) & (\aProcessor|IR|Q\(28))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~337_regout\)) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~273_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~337_regout\,
	datad => \aProcessor|RegFile|R~273_regout\,
	combout => \aProcessor|RegFile|R~1835_combout\);

-- Location: LCCOMB_X37_Y16_N20
\aProcessor|RegFile|R~1836\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1836_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1835_combout\ & ((\aProcessor|RegFile|R~369_regout\))) # (!\aProcessor|RegFile|R~1835_combout\ & (\aProcessor|RegFile|R~305_regout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1835_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~305_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~369_regout\,
	datad => \aProcessor|RegFile|R~1835_combout\,
	combout => \aProcessor|RegFile|R~1836_combout\);

-- Location: LCCOMB_X31_Y19_N22
\aProcessor|RegFile|R~1839\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1839_combout\ = (\aProcessor|IR|Q\(29) & (\aProcessor|IR|Q\(30))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1836_combout\))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~1838_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~1838_combout\,
	datad => \aProcessor|RegFile|R~1836_combout\,
	combout => \aProcessor|RegFile|R~1839_combout\);

-- Location: LCCOMB_X31_Y14_N18
\aProcessor|RegFile|R~1840\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1840_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28)) # ((\aProcessor|RegFile|R~433_regout\)))) # (!\aProcessor|IR|Q\(27) & (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~401_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~401_regout\,
	datad => \aProcessor|RegFile|R~433_regout\,
	combout => \aProcessor|RegFile|R~1840_combout\);

-- Location: LCCOMB_X36_Y17_N26
\aProcessor|RegFile|R~1841\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1841_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1840_combout\ & ((\aProcessor|RegFile|R~497_regout\))) # (!\aProcessor|RegFile|R~1840_combout\ & (\aProcessor|RegFile|R~465_regout\)))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~1840_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~465_regout\,
	datac => \aProcessor|RegFile|R~497_regout\,
	datad => \aProcessor|RegFile|R~1840_combout\,
	combout => \aProcessor|RegFile|R~1841_combout\);

-- Location: LCCOMB_X36_Y15_N6
\aProcessor|RegFile|R~1834\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1834_combout\ = (\aProcessor|RegFile|R~1833_combout\ & (((\aProcessor|RegFile|R~241_regout\)) # (!\aProcessor|IR|Q\(28)))) # (!\aProcessor|RegFile|R~1833_combout\ & (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~209_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1833_combout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~241_regout\,
	datad => \aProcessor|RegFile|R~209_regout\,
	combout => \aProcessor|RegFile|R~1834_combout\);

-- Location: LCCOMB_X25_Y17_N26
\aProcessor|RegFile|R~1842\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1842_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1839_combout\ & (\aProcessor|RegFile|R~1841_combout\)) # (!\aProcessor|RegFile|R~1839_combout\ & ((\aProcessor|RegFile|R~1834_combout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (\aProcessor|RegFile|R~1839_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~1839_combout\,
	datac => \aProcessor|RegFile|R~1841_combout\,
	datad => \aProcessor|RegFile|R~1834_combout\,
	combout => \aProcessor|RegFile|R~1842_combout\);

-- Location: LCFF_X32_Y20_N3
\aProcessor|RegFile|R~817\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~817_regout\);

-- Location: LCCOMB_X32_Y20_N2
\aProcessor|RegFile|R~1823\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1823_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~817_regout\))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~561_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~561_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~817_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1823_combout\);

-- Location: LCCOMB_X34_Y19_N22
\aProcessor|RegFile|R~1824\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1824_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1823_combout\ & (\aProcessor|RegFile|R~945_regout\)) # (!\aProcessor|RegFile|R~1823_combout\ & ((\aProcessor|RegFile|R~689_regout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1823_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~945_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~1823_combout\,
	datad => \aProcessor|RegFile|R~689_regout\,
	combout => \aProcessor|RegFile|R~1824_combout\);

-- Location: LCFF_X38_Y18_N23
\aProcessor|RegFile|R~977\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~977_regout\);

-- Location: LCFF_X38_Y18_N31
\aProcessor|RegFile|R~721\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~721_regout\);

-- Location: LCFF_X37_Y18_N15
\aProcessor|RegFile|R~593\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~593_regout\);

-- Location: LCCOMB_X37_Y18_N14
\aProcessor|RegFile|R~1825\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1825_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~721_regout\) # ((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & (((\aProcessor|RegFile|R~593_regout\ & !\aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~721_regout\,
	datac => \aProcessor|RegFile|R~593_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1825_combout\);

-- Location: LCCOMB_X38_Y18_N28
\aProcessor|RegFile|R~1826\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1826_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1825_combout\ & ((\aProcessor|RegFile|R~977_regout\))) # (!\aProcessor|RegFile|R~1825_combout\ & (\aProcessor|RegFile|R~849_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1825_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~849_regout\,
	datab => \aProcessor|RegFile|R~977_regout\,
	datac => \aProcessor|IR|Q\(30),
	datad => \aProcessor|RegFile|R~1825_combout\,
	combout => \aProcessor|RegFile|R~1826_combout\);

-- Location: LCFF_X34_Y10_N27
\aProcessor|RegFile|R~913\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~913_regout\);

-- Location: LCFF_X34_Y15_N27
\aProcessor|RegFile|R~529\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(17),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~529_regout\);

-- Location: LCCOMB_X34_Y10_N28
\aProcessor|RegFile|R~1827\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1827_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~657_regout\) # ((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & (((!\aProcessor|IR|Q\(30) & \aProcessor|RegFile|R~529_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~657_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|IR|Q\(30),
	datad => \aProcessor|RegFile|R~529_regout\,
	combout => \aProcessor|RegFile|R~1827_combout\);

-- Location: LCCOMB_X34_Y10_N30
\aProcessor|RegFile|R~1828\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1828_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1827_combout\ & ((\aProcessor|RegFile|R~913_regout\))) # (!\aProcessor|RegFile|R~1827_combout\ & (\aProcessor|RegFile|R~785_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1827_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~785_regout\,
	datab => \aProcessor|RegFile|R~913_regout\,
	datac => \aProcessor|IR|Q\(30),
	datad => \aProcessor|RegFile|R~1827_combout\,
	combout => \aProcessor|RegFile|R~1828_combout\);

-- Location: LCCOMB_X38_Y18_N2
\aProcessor|RegFile|R~1829\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1829_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1826_combout\) # ((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & (((!\aProcessor|IR|Q\(27) & \aProcessor|RegFile|R~1828_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~1826_combout\,
	datac => \aProcessor|IR|Q\(27),
	datad => \aProcessor|RegFile|R~1828_combout\,
	combout => \aProcessor|RegFile|R~1829_combout\);

-- Location: LCCOMB_X38_Y18_N12
\aProcessor|RegFile|R~1832\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1832_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1829_combout\ & (\aProcessor|RegFile|R~1831_combout\)) # (!\aProcessor|RegFile|R~1829_combout\ & ((\aProcessor|RegFile|R~1824_combout\))))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1829_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1831_combout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~1824_combout\,
	datad => \aProcessor|RegFile|R~1829_combout\,
	combout => \aProcessor|RegFile|R~1832_combout\);

-- Location: LCCOMB_X24_Y17_N20
\aProcessor|RegFile|R~1843\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1843_combout\ = (\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~1832_combout\))) # (!\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~1842_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(31),
	datac => \aProcessor|RegFile|R~1842_combout\,
	datad => \aProcessor|RegFile|R~1832_combout\,
	combout => \aProcessor|RegFile|R~1843_combout\);

-- Location: LCFF_X24_Y17_N21
\aProcessor|RA|Q[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1843_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(17));

-- Location: LCCOMB_X23_Y17_N20
\aProcessor|MuxB|ShiftRight0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~16_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|IR|Q\(21) & !\aProcessor|CSG|SelectSignals|Extend\(0))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RB|Q\(18),
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|IR|Q\(21),
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|MuxB|ShiftRight0~16_combout\);

-- Location: LCCOMB_X23_Y13_N20
\aProcessor|ALU|Add1~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~36_combout\ = ((\aProcessor|RA|Q\(18) $ (\aProcessor|MuxB|ShiftRight0~16_combout\ $ (!\aProcessor|ALU|Add1~35\)))) # (GND)
-- \aProcessor|ALU|Add1~37\ = CARRY((\aProcessor|RA|Q\(18) & ((\aProcessor|MuxB|ShiftRight0~16_combout\) # (!\aProcessor|ALU|Add1~35\))) # (!\aProcessor|RA|Q\(18) & (\aProcessor|MuxB|ShiftRight0~16_combout\ & !\aProcessor|ALU|Add1~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(18),
	datab => \aProcessor|MuxB|ShiftRight0~16_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~35\,
	combout => \aProcessor|ALU|Add1~36_combout\,
	cout => \aProcessor|ALU|Add1~37\);

-- Location: LCCOMB_X21_Y15_N4
\aProcessor|ALU|Add2~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~36_combout\ = ((\aProcessor|RA|Q\(18) $ (\aProcessor|MuxB|ShiftRight0~16_combout\ $ (\aProcessor|ALU|Add2~35\)))) # (GND)
-- \aProcessor|ALU|Add2~37\ = CARRY((\aProcessor|RA|Q\(18) & ((!\aProcessor|ALU|Add2~35\) # (!\aProcessor|MuxB|ShiftRight0~16_combout\))) # (!\aProcessor|RA|Q\(18) & (!\aProcessor|MuxB|ShiftRight0~16_combout\ & !\aProcessor|ALU|Add2~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(18),
	datab => \aProcessor|MuxB|ShiftRight0~16_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~35\,
	combout => \aProcessor|ALU|Add2~36_combout\,
	cout => \aProcessor|ALU|Add2~37\);

-- Location: LCCOMB_X21_Y17_N4
\aProcessor|ALU|Add3~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~36_combout\ = (\aProcessor|RA|Q\(18) & (!\aProcessor|ALU|Add3~35\ & VCC)) # (!\aProcessor|RA|Q\(18) & (\aProcessor|ALU|Add3~35\ $ (GND)))
-- \aProcessor|ALU|Add3~37\ = CARRY((!\aProcessor|RA|Q\(18) & !\aProcessor|ALU|Add3~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(18),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~35\,
	combout => \aProcessor|ALU|Add3~36_combout\,
	cout => \aProcessor|ALU|Add3~37\);

-- Location: LCCOMB_X23_Y17_N22
\aProcessor|ALU|Selector17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector17~0_combout\ = (\aProcessor|RA|Q\(18) & (((!\aProcessor|MuxB|ShiftRight0~16_combout\ & !\aProcessor|CSG|SelectSignals|ALU_Op\(0))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1)))) # (!\aProcessor|RA|Q\(18) & 
-- (((\aProcessor|MuxB|ShiftRight0~16_combout\) # (\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|RA|Q\(18),
	datac => \aProcessor|MuxB|ShiftRight0~16_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector17~0_combout\);

-- Location: LCCOMB_X23_Y17_N4
\aProcessor|ALU|Selector17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector17~1_combout\ = (\aProcessor|ALU|Selector17~0_combout\ & ((\aProcessor|CSG|SelectSignals|ALU_Op\(1)) # ((\aProcessor|ALU|Add3~36_combout\) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datac => \aProcessor|ALU|Add3~36_combout\,
	datad => \aProcessor|ALU|Selector17~0_combout\,
	combout => \aProcessor|ALU|Selector17~1_combout\);

-- Location: LCCOMB_X19_Y17_N18
\aProcessor|ALU|Selector17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector17~2_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & (((\aProcessor|ALU|Selector26~0_combout\)))) # (!\aProcessor|ALU|Selector26~1_combout\ & ((\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector17~1_combout\))) 
-- # (!\aProcessor|ALU|Selector26~0_combout\ & (\aProcessor|ALU|Add0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add0~36_combout\,
	datab => \aProcessor|ALU|Selector26~1_combout\,
	datac => \aProcessor|ALU|Selector17~1_combout\,
	datad => \aProcessor|ALU|Selector26~0_combout\,
	combout => \aProcessor|ALU|Selector17~2_combout\);

-- Location: LCCOMB_X19_Y17_N30
\aProcessor|ALU|Selector17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector17~3_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & ((\aProcessor|ALU|Selector17~2_combout\ & (\aProcessor|ALU|RZ~18_combout\)) # (!\aProcessor|ALU|Selector17~2_combout\ & ((\aProcessor|ALU|Add2~36_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~1_combout\ & (((\aProcessor|ALU|Selector17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|RZ~18_combout\,
	datab => \aProcessor|ALU|Selector26~1_combout\,
	datac => \aProcessor|ALU|Add2~36_combout\,
	datad => \aProcessor|ALU|Selector17~2_combout\,
	combout => \aProcessor|ALU|Selector17~3_combout\);

-- Location: LCCOMB_X19_Y17_N24
\aProcessor|ALU|Selector17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector17~4_combout\ = (\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector26~3_combout\) # ((\aProcessor|ALU|Selector17~3_combout\)))) # (!\aProcessor|ALU|Selector26~2_combout\ & (!\aProcessor|ALU|Selector26~3_combout\ & 
-- (\aProcessor|ALU|Add1~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~2_combout\,
	datab => \aProcessor|ALU|Selector26~3_combout\,
	datac => \aProcessor|ALU|Add1~36_combout\,
	datad => \aProcessor|ALU|Selector17~3_combout\,
	combout => \aProcessor|ALU|Selector17~4_combout\);

-- Location: LCCOMB_X19_Y17_N6
\aProcessor|ALU|Selector17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector17~5_combout\ = (\aProcessor|ALU|Selector17~4_combout\ & ((\aProcessor|RA|Q\(18)) # ((!\aProcessor|ALU|Selector26~3_combout\)))) # (!\aProcessor|ALU|Selector17~4_combout\ & (((\aProcessor|RA|Q\(19) & 
-- \aProcessor|ALU|Selector26~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(18),
	datab => \aProcessor|RA|Q\(19),
	datac => \aProcessor|ALU|Selector17~4_combout\,
	datad => \aProcessor|ALU|Selector26~3_combout\,
	combout => \aProcessor|ALU|Selector17~5_combout\);

-- Location: LCCOMB_X19_Y17_N8
\aProcessor|ALU|Selector17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector17~6_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|ALU|Selector26~4_combout\ & (\aProcessor|RA|Q\(17))) # (!\aProcessor|ALU|Selector26~4_combout\ & ((\aProcessor|ALU|Selector17~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|RA|Q\(17),
	datac => \aProcessor|ALU|Selector26~4_combout\,
	datad => \aProcessor|ALU|Selector17~5_combout\,
	combout => \aProcessor|ALU|Selector17~6_combout\);

-- Location: LCCOMB_X19_Y17_N4
\aProcessor|ALU|Selector17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector17~7_combout\ = (\aProcessor|ALU|Selector17~6_combout\) # ((\aProcessor|ALU|Selector4~0_combout\ & \aProcessor|MuxB|ShiftRight0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|ALU|Selector4~0_combout\,
	datac => \aProcessor|ALU|Selector17~6_combout\,
	datad => \aProcessor|MuxB|ShiftRight0~16_combout\,
	combout => \aProcessor|ALU|Selector17~7_combout\);

-- Location: LCFF_X19_Y17_N5
\aProcessor|RZ|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector17~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(18));

-- Location: LCFF_X17_Y13_N19
\aProcessor|RY|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[18]~18_combout\,
	sdata => \aProcessor|RZ|Q\(18),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(18));

-- Location: LCFF_X33_Y19_N3
\aProcessor|RegFile|R~818\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~818_regout\);

-- Location: LCCOMB_X32_Y19_N8
\aProcessor|RegFile|R~1867\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1867_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30)) # ((\aProcessor|RegFile|R~690_regout\)))) # (!\aProcessor|IR|Q\(29) & (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~562_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~562_regout\,
	datad => \aProcessor|RegFile|R~690_regout\,
	combout => \aProcessor|RegFile|R~1867_combout\);

-- Location: LCCOMB_X33_Y19_N28
\aProcessor|RegFile|R~1868\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1868_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1867_combout\ & ((\aProcessor|RegFile|R~946_regout\))) # (!\aProcessor|RegFile|R~1867_combout\ & (\aProcessor|RegFile|R~818_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1867_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~818_regout\,
	datac => \aProcessor|RegFile|R~946_regout\,
	datad => \aProcessor|RegFile|R~1867_combout\,
	combout => \aProcessor|RegFile|R~1868_combout\);

-- Location: LCCOMB_X33_Y11_N28
\aProcessor|RegFile|R~1869\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1869_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|RegFile|R~786_regout\) # (\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~530_regout\ & ((!\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~530_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~786_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1869_combout\);

-- Location: LCCOMB_X34_Y11_N24
\aProcessor|RegFile|R~1870\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1870_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1869_combout\ & (\aProcessor|RegFile|R~914_regout\)) # (!\aProcessor|RegFile|R~1869_combout\ & ((\aProcessor|RegFile|R~658_regout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (\aProcessor|RegFile|R~1869_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~1869_combout\,
	datac => \aProcessor|RegFile|R~914_regout\,
	datad => \aProcessor|RegFile|R~658_regout\,
	combout => \aProcessor|RegFile|R~1870_combout\);

-- Location: LCCOMB_X33_Y19_N22
\aProcessor|RegFile|R~1871\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1871_combout\ = (\aProcessor|IR|Q\(28) & (\aProcessor|IR|Q\(27))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~1868_combout\)) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1870_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~1868_combout\,
	datad => \aProcessor|RegFile|R~1870_combout\,
	combout => \aProcessor|RegFile|R~1871_combout\);

-- Location: LCFF_X30_Y12_N9
\aProcessor|RegFile|R~754\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(18),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~754_regout\);

-- Location: LCCOMB_X30_Y12_N8
\aProcessor|RegFile|R~1872\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1872_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30)) # ((\aProcessor|RegFile|R~754_regout\)))) # (!\aProcessor|IR|Q\(29) & (!\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~626_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~754_regout\,
	datad => \aProcessor|RegFile|R~626_regout\,
	combout => \aProcessor|RegFile|R~1872_combout\);

-- Location: LCCOMB_X40_Y12_N10
\aProcessor|RegFile|R~1873\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1873_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1872_combout\ & (\aProcessor|RegFile|R~1010_regout\)) # (!\aProcessor|RegFile|R~1872_combout\ & ((\aProcessor|RegFile|R~882_regout\))))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1872_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1010_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~1872_combout\,
	datad => \aProcessor|RegFile|R~882_regout\,
	combout => \aProcessor|RegFile|R~1873_combout\);

-- Location: LCCOMB_X25_Y17_N8
\aProcessor|RegFile|R~1874\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1874_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1871_combout\ & ((\aProcessor|RegFile|R~1873_combout\))) # (!\aProcessor|RegFile|R~1871_combout\ & (\aProcessor|RegFile|R~1866_combout\)))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~1871_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1866_combout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~1871_combout\,
	datad => \aProcessor|RegFile|R~1873_combout\,
	combout => \aProcessor|RegFile|R~1874_combout\);

-- Location: LCCOMB_X24_Y17_N6
\aProcessor|RegFile|R~1885\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1885_combout\ = (\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~1874_combout\))) # (!\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~1884_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1884_combout\,
	datab => \aProcessor|IR|Q\(31),
	datac => \aProcessor|RegFile|R~1874_combout\,
	combout => \aProcessor|RegFile|R~1885_combout\);

-- Location: LCFF_X24_Y17_N7
\aProcessor|RA|Q[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1885_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(18));

-- Location: LCCOMB_X22_Y15_N6
\aProcessor|MuxB|ShiftRight0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~17_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(21) & ((!\aProcessor|CSG|SelectSignals|Extend\(0))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|RB|Q\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|IR|Q\(21),
	datac => \aProcessor|RB|Q\(19),
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|MuxB|ShiftRight0~17_combout\);

-- Location: LCCOMB_X23_Y13_N22
\aProcessor|ALU|Add1~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~38_combout\ = (\aProcessor|RA|Q\(19) & ((\aProcessor|MuxB|ShiftRight0~17_combout\ & (\aProcessor|ALU|Add1~37\ & VCC)) # (!\aProcessor|MuxB|ShiftRight0~17_combout\ & (!\aProcessor|ALU|Add1~37\)))) # (!\aProcessor|RA|Q\(19) & 
-- ((\aProcessor|MuxB|ShiftRight0~17_combout\ & (!\aProcessor|ALU|Add1~37\)) # (!\aProcessor|MuxB|ShiftRight0~17_combout\ & ((\aProcessor|ALU|Add1~37\) # (GND)))))
-- \aProcessor|ALU|Add1~39\ = CARRY((\aProcessor|RA|Q\(19) & (!\aProcessor|MuxB|ShiftRight0~17_combout\ & !\aProcessor|ALU|Add1~37\)) # (!\aProcessor|RA|Q\(19) & ((!\aProcessor|ALU|Add1~37\) # (!\aProcessor|MuxB|ShiftRight0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(19),
	datab => \aProcessor|MuxB|ShiftRight0~17_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~37\,
	combout => \aProcessor|ALU|Add1~38_combout\,
	cout => \aProcessor|ALU|Add1~39\);

-- Location: LCCOMB_X19_Y17_N14
\aProcessor|ALU|Selector16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector16~4_combout\ = (\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|RA|Q\(20)) # ((\aProcessor|ALU|Selector26~2_combout\)))) # (!\aProcessor|ALU|Selector26~3_combout\ & (((!\aProcessor|ALU|Selector26~2_combout\ & 
-- \aProcessor|ALU|Add1~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~3_combout\,
	datab => \aProcessor|RA|Q\(20),
	datac => \aProcessor|ALU|Selector26~2_combout\,
	datad => \aProcessor|ALU|Add1~38_combout\,
	combout => \aProcessor|ALU|Selector16~4_combout\);

-- Location: LCCOMB_X20_Y17_N16
\aProcessor|ALU|Selector16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector16~0_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|CSG|SelectSignals|ALU_Op\(1))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|MuxB|ShiftRight0~17_combout\ & ((!\aProcessor|RA|Q\(19)) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(1)))) # (!\aProcessor|MuxB|ShiftRight0~17_combout\ & ((\aProcessor|RA|Q\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~17_combout\,
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|RA|Q\(19),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector16~0_combout\);

-- Location: LCCOMB_X20_Y17_N26
\aProcessor|ALU|Selector16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector16~1_combout\ = (\aProcessor|ALU|Selector16~0_combout\ & (((!\aProcessor|CSG|SelectSignals|ALU_Op\(0)) # (!\aProcessor|RA|Q\(19))))) # (!\aProcessor|ALU|Selector16~0_combout\ & (\aProcessor|ALU|Add3~38_combout\ & 
-- ((\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add3~38_combout\,
	datab => \aProcessor|RA|Q\(19),
	datac => \aProcessor|ALU|Selector16~0_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector16~1_combout\);

-- Location: LCCOMB_X20_Y17_N14
\aProcessor|ALU|RZ~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~19_combout\ = (\aProcessor|RA|Q\(19) & \aProcessor|MuxB|ShiftRight0~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(19),
	datad => \aProcessor|MuxB|ShiftRight0~17_combout\,
	combout => \aProcessor|ALU|RZ~19_combout\);

-- Location: LCCOMB_X18_Y15_N6
\aProcessor|ALU|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~38_combout\ = (\aProcessor|RA|Q\(19) & (!\aProcessor|ALU|Add0~37\)) # (!\aProcessor|RA|Q\(19) & ((\aProcessor|ALU|Add0~37\) # (GND)))
-- \aProcessor|ALU|Add0~39\ = CARRY((!\aProcessor|ALU|Add0~37\) # (!\aProcessor|RA|Q\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(19),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~37\,
	combout => \aProcessor|ALU|Add0~38_combout\,
	cout => \aProcessor|ALU|Add0~39\);

-- Location: LCCOMB_X21_Y15_N6
\aProcessor|ALU|Add2~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~38_combout\ = (\aProcessor|MuxB|ShiftRight0~17_combout\ & ((\aProcessor|RA|Q\(19) & (!\aProcessor|ALU|Add2~37\)) # (!\aProcessor|RA|Q\(19) & ((\aProcessor|ALU|Add2~37\) # (GND))))) # (!\aProcessor|MuxB|ShiftRight0~17_combout\ & 
-- ((\aProcessor|RA|Q\(19) & (\aProcessor|ALU|Add2~37\ & VCC)) # (!\aProcessor|RA|Q\(19) & (!\aProcessor|ALU|Add2~37\))))
-- \aProcessor|ALU|Add2~39\ = CARRY((\aProcessor|MuxB|ShiftRight0~17_combout\ & ((!\aProcessor|ALU|Add2~37\) # (!\aProcessor|RA|Q\(19)))) # (!\aProcessor|MuxB|ShiftRight0~17_combout\ & (!\aProcessor|RA|Q\(19) & !\aProcessor|ALU|Add2~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~17_combout\,
	datab => \aProcessor|RA|Q\(19),
	datad => VCC,
	cin => \aProcessor|ALU|Add2~37\,
	combout => \aProcessor|ALU|Add2~38_combout\,
	cout => \aProcessor|ALU|Add2~39\);

-- Location: LCCOMB_X20_Y17_N28
\aProcessor|ALU|Selector16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector16~2_combout\ = (\aProcessor|ALU|Selector26~0_combout\ & (((\aProcessor|ALU|Selector26~1_combout\)))) # (!\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector26~1_combout\ & ((\aProcessor|ALU|Add2~38_combout\))) # 
-- (!\aProcessor|ALU|Selector26~1_combout\ & (\aProcessor|ALU|Add0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~0_combout\,
	datab => \aProcessor|ALU|Add0~38_combout\,
	datac => \aProcessor|ALU|Selector26~1_combout\,
	datad => \aProcessor|ALU|Add2~38_combout\,
	combout => \aProcessor|ALU|Selector16~2_combout\);

-- Location: LCCOMB_X20_Y17_N20
\aProcessor|ALU|Selector16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector16~3_combout\ = (\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector16~2_combout\ & ((\aProcessor|ALU|RZ~19_combout\))) # (!\aProcessor|ALU|Selector16~2_combout\ & (\aProcessor|ALU|Selector16~1_combout\)))) # 
-- (!\aProcessor|ALU|Selector26~0_combout\ & (((\aProcessor|ALU|Selector16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~0_combout\,
	datab => \aProcessor|ALU|Selector16~1_combout\,
	datac => \aProcessor|ALU|RZ~19_combout\,
	datad => \aProcessor|ALU|Selector16~2_combout\,
	combout => \aProcessor|ALU|Selector16~3_combout\);

-- Location: LCCOMB_X19_Y17_N12
\aProcessor|ALU|Selector16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector16~5_combout\ = (\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector16~4_combout\ & (\aProcessor|RA|Q\(19))) # (!\aProcessor|ALU|Selector16~4_combout\ & ((\aProcessor|ALU|Selector16~3_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~2_combout\ & (((\aProcessor|ALU|Selector16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~2_combout\,
	datab => \aProcessor|RA|Q\(19),
	datac => \aProcessor|ALU|Selector16~4_combout\,
	datad => \aProcessor|ALU|Selector16~3_combout\,
	combout => \aProcessor|ALU|Selector16~5_combout\);

-- Location: LCCOMB_X19_Y17_N22
\aProcessor|ALU|Selector16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector16~6_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|ALU|Selector26~4_combout\ & (\aProcessor|RA|Q\(18))) # (!\aProcessor|ALU|Selector26~4_combout\ & ((\aProcessor|ALU|Selector16~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|ALU|Selector26~4_combout\,
	datac => \aProcessor|RA|Q\(18),
	datad => \aProcessor|ALU|Selector16~5_combout\,
	combout => \aProcessor|ALU|Selector16~6_combout\);

-- Location: LCCOMB_X19_Y17_N10
\aProcessor|ALU|Selector16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector16~7_combout\ = (\aProcessor|ALU|Selector16~6_combout\) # ((\aProcessor|MuxB|ShiftRight0~17_combout\ & \aProcessor|ALU|Selector4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~17_combout\,
	datab => \aProcessor|ALU|Selector4~0_combout\,
	datad => \aProcessor|ALU|Selector16~6_combout\,
	combout => \aProcessor|ALU|Selector16~7_combout\);

-- Location: LCFF_X19_Y17_N11
\aProcessor|RZ|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector16~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(19));

-- Location: LCFF_X18_Y19_N25
\aProcessor|RY|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[19]~19_combout\,
	sdata => \aProcessor|RZ|Q\(19),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(19));

-- Location: LCCOMB_X32_Y19_N6
\aProcessor|RegFile|R~691feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~691feeder_combout\ = \aProcessor|RY|Q\(19)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(19),
	combout => \aProcessor|RegFile|R~691feeder_combout\);

-- Location: LCFF_X32_Y19_N7
\aProcessor|RegFile|R~691\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~691feeder_combout\,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~691_regout\);

-- Location: LCFF_X32_Y18_N17
\aProcessor|RegFile|R~563\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~563_regout\);

-- Location: LCFF_X33_Y18_N29
\aProcessor|RegFile|R~819\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~819_regout\);

-- Location: LCCOMB_X32_Y18_N16
\aProcessor|RegFile|R~1907\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1907_combout\ = (\aProcessor|IR|Q\(29) & (\aProcessor|IR|Q\(30))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~819_regout\))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~563_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~563_regout\,
	datad => \aProcessor|RegFile|R~819_regout\,
	combout => \aProcessor|RegFile|R~1907_combout\);

-- Location: LCCOMB_X33_Y18_N0
\aProcessor|RegFile|R~1908\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1908_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1907_combout\ & (\aProcessor|RegFile|R~947_regout\)) # (!\aProcessor|RegFile|R~1907_combout\ & ((\aProcessor|RegFile|R~691_regout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1907_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~947_regout\,
	datab => \aProcessor|RegFile|R~691_regout\,
	datac => \aProcessor|IR|Q\(29),
	datad => \aProcessor|RegFile|R~1907_combout\,
	combout => \aProcessor|RegFile|R~1908_combout\);

-- Location: LCFF_X38_Y16_N7
\aProcessor|RegFile|R~1011\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~1011_regout\);

-- Location: LCCOMB_X38_Y16_N6
\aProcessor|RegFile|R~1915\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1915_combout\ = (\aProcessor|RegFile|R~1914_combout\ & (((\aProcessor|RegFile|R~1011_regout\) # (!\aProcessor|IR|Q\(29))))) # (!\aProcessor|RegFile|R~1914_combout\ & (\aProcessor|RegFile|R~755_regout\ & ((\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1914_combout\,
	datab => \aProcessor|RegFile|R~755_regout\,
	datac => \aProcessor|RegFile|R~1011_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1915_combout\);

-- Location: LCFF_X35_Y11_N25
\aProcessor|RegFile|R~531\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~531_regout\);

-- Location: LCCOMB_X35_Y11_N24
\aProcessor|RegFile|R~1911\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1911_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~659_regout\)) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~531_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~659_regout\,
	datac => \aProcessor|RegFile|R~531_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1911_combout\);

-- Location: LCCOMB_X36_Y11_N18
\aProcessor|RegFile|R~1912\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1912_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1911_combout\ & (\aProcessor|RegFile|R~915_regout\)) # (!\aProcessor|RegFile|R~1911_combout\ & ((\aProcessor|RegFile|R~787_regout\))))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1911_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~915_regout\,
	datab => \aProcessor|RegFile|R~787_regout\,
	datac => \aProcessor|IR|Q\(30),
	datad => \aProcessor|RegFile|R~1911_combout\,
	combout => \aProcessor|RegFile|R~1912_combout\);

-- Location: LCFF_X38_Y17_N15
\aProcessor|RegFile|R~979\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~979_regout\);

-- Location: LCFF_X38_Y15_N15
\aProcessor|RegFile|R~595\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~595_regout\);

-- Location: LCCOMB_X38_Y15_N14
\aProcessor|RegFile|R~1909\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1909_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~723_regout\) # ((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & (((\aProcessor|RegFile|R~595_regout\ & !\aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~723_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~595_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1909_combout\);

-- Location: LCCOMB_X38_Y17_N10
\aProcessor|RegFile|R~1910\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1910_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1909_combout\ & ((\aProcessor|RegFile|R~979_regout\))) # (!\aProcessor|RegFile|R~1909_combout\ & (\aProcessor|RegFile|R~851_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1909_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~851_regout\,
	datab => \aProcessor|RegFile|R~979_regout\,
	datac => \aProcessor|IR|Q\(30),
	datad => \aProcessor|RegFile|R~1909_combout\,
	combout => \aProcessor|RegFile|R~1910_combout\);

-- Location: LCCOMB_X38_Y19_N12
\aProcessor|RegFile|R~1913\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1913_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27)) # ((\aProcessor|RegFile|R~1910_combout\)))) # (!\aProcessor|IR|Q\(28) & (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~1912_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~1912_combout\,
	datad => \aProcessor|RegFile|R~1910_combout\,
	combout => \aProcessor|RegFile|R~1913_combout\);

-- Location: LCCOMB_X38_Y19_N10
\aProcessor|RegFile|R~1916\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1916_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1913_combout\ & ((\aProcessor|RegFile|R~1915_combout\))) # (!\aProcessor|RegFile|R~1913_combout\ & (\aProcessor|RegFile|R~1908_combout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1913_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~1908_combout\,
	datac => \aProcessor|RegFile|R~1915_combout\,
	datad => \aProcessor|RegFile|R~1913_combout\,
	combout => \aProcessor|RegFile|R~1916_combout\);

-- Location: LCFF_X33_Y14_N3
\aProcessor|RegFile|R~435\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~435_regout\);

-- Location: LCCOMB_X33_Y14_N2
\aProcessor|RegFile|R~1924\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1924_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|RegFile|R~435_regout\) # (\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~403_regout\ & ((!\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~403_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~435_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1924_combout\);

-- Location: LCCOMB_X33_Y14_N20
\aProcessor|RegFile|R~1925\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1925_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1924_combout\ & ((\aProcessor|RegFile|R~499_regout\))) # (!\aProcessor|RegFile|R~1924_combout\ & (\aProcessor|RegFile|R~467_regout\)))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~1924_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~467_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~499_regout\,
	datad => \aProcessor|RegFile|R~1924_combout\,
	combout => \aProcessor|RegFile|R~1925_combout\);

-- Location: LCFF_X31_Y12_N19
\aProcessor|RegFile|R~243\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~243_regout\);

-- Location: LCFF_X32_Y13_N15
\aProcessor|RegFile|R~147\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~147_regout\);

-- Location: LCFF_X32_Y13_N17
\aProcessor|RegFile|R~179\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~179_regout\);

-- Location: LCCOMB_X32_Y13_N16
\aProcessor|RegFile|R~1917\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1917_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~179_regout\))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~147_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~147_regout\,
	datac => \aProcessor|RegFile|R~179_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1917_combout\);

-- Location: LCCOMB_X31_Y12_N22
\aProcessor|RegFile|R~1918\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1918_combout\ = (\aProcessor|RegFile|R~1917_combout\ & (((\aProcessor|RegFile|R~243_regout\) # (!\aProcessor|IR|Q\(28))))) # (!\aProcessor|RegFile|R~1917_combout\ & (\aProcessor|RegFile|R~211_regout\ & ((\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~211_regout\,
	datab => \aProcessor|RegFile|R~243_regout\,
	datac => \aProcessor|RegFile|R~1917_combout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1918_combout\);

-- Location: LCFF_X37_Y16_N3
\aProcessor|RegFile|R~307\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~307_regout\);

-- Location: LCFF_X31_Y15_N1
\aProcessor|RegFile|R~275\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~275_regout\);

-- Location: LCFF_X37_Y15_N15
\aProcessor|RegFile|R~339\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(19),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~339_regout\);

-- Location: LCCOMB_X31_Y15_N0
\aProcessor|RegFile|R~1919\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1919_combout\ = (\aProcessor|IR|Q\(27) & (\aProcessor|IR|Q\(28))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~339_regout\))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~275_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~275_regout\,
	datad => \aProcessor|RegFile|R~339_regout\,
	combout => \aProcessor|RegFile|R~1919_combout\);

-- Location: LCCOMB_X37_Y16_N2
\aProcessor|RegFile|R~1920\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1920_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1919_combout\ & (\aProcessor|RegFile|R~371_regout\)) # (!\aProcessor|RegFile|R~1919_combout\ & ((\aProcessor|RegFile|R~307_regout\))))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1919_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~371_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~307_regout\,
	datad => \aProcessor|RegFile|R~1919_combout\,
	combout => \aProcessor|RegFile|R~1920_combout\);

-- Location: LCCOMB_X33_Y11_N2
\aProcessor|RegFile|R~1923\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1923_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|RegFile|R~1920_combout\) # (\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~1922_combout\ & ((!\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1922_combout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~1920_combout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1923_combout\);

-- Location: LCCOMB_X33_Y11_N20
\aProcessor|RegFile|R~1926\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1926_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1923_combout\ & (\aProcessor|RegFile|R~1925_combout\)) # (!\aProcessor|RegFile|R~1923_combout\ & ((\aProcessor|RegFile|R~1918_combout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1923_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~1925_combout\,
	datac => \aProcessor|RegFile|R~1918_combout\,
	datad => \aProcessor|RegFile|R~1923_combout\,
	combout => \aProcessor|RegFile|R~1926_combout\);

-- Location: LCCOMB_X20_Y17_N24
\aProcessor|RegFile|R~1927\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1927_combout\ = (\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~1916_combout\)) # (!\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~1926_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(31),
	datac => \aProcessor|RegFile|R~1916_combout\,
	datad => \aProcessor|RegFile|R~1926_combout\,
	combout => \aProcessor|RegFile|R~1927_combout\);

-- Location: LCFF_X20_Y17_N25
\aProcessor|RA|Q[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1927_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(19));

-- Location: LCCOMB_X22_Y15_N10
\aProcessor|MuxB|ShiftRight0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~28_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|IR|Q\(21) & !\aProcessor|CSG|SelectSignals|Extend\(0))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RB|Q\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|RB|Q\(20),
	datac => \aProcessor|IR|Q\(21),
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|MuxB|ShiftRight0~28_combout\);

-- Location: LCCOMB_X23_Y13_N24
\aProcessor|ALU|Add1~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~40_combout\ = ((\aProcessor|RA|Q\(20) $ (\aProcessor|MuxB|ShiftRight0~28_combout\ $ (!\aProcessor|ALU|Add1~39\)))) # (GND)
-- \aProcessor|ALU|Add1~41\ = CARRY((\aProcessor|RA|Q\(20) & ((\aProcessor|MuxB|ShiftRight0~28_combout\) # (!\aProcessor|ALU|Add1~39\))) # (!\aProcessor|RA|Q\(20) & (\aProcessor|MuxB|ShiftRight0~28_combout\ & !\aProcessor|ALU|Add1~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(20),
	datab => \aProcessor|MuxB|ShiftRight0~28_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~39\,
	combout => \aProcessor|ALU|Add1~40_combout\,
	cout => \aProcessor|ALU|Add1~41\);

-- Location: LCCOMB_X20_Y17_N8
\aProcessor|ALU|RZ~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~20_combout\ = (\aProcessor|MuxB|ShiftRight0~28_combout\ & \aProcessor|RA|Q\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|MuxB|ShiftRight0~28_combout\,
	datad => \aProcessor|RA|Q\(20),
	combout => \aProcessor|ALU|RZ~20_combout\);

-- Location: LCCOMB_X21_Y15_N8
\aProcessor|ALU|Add2~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~40_combout\ = ((\aProcessor|RA|Q\(20) $ (\aProcessor|MuxB|ShiftRight0~28_combout\ $ (\aProcessor|ALU|Add2~39\)))) # (GND)
-- \aProcessor|ALU|Add2~41\ = CARRY((\aProcessor|RA|Q\(20) & ((!\aProcessor|ALU|Add2~39\) # (!\aProcessor|MuxB|ShiftRight0~28_combout\))) # (!\aProcessor|RA|Q\(20) & (!\aProcessor|MuxB|ShiftRight0~28_combout\ & !\aProcessor|ALU|Add2~39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(20),
	datab => \aProcessor|MuxB|ShiftRight0~28_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~39\,
	combout => \aProcessor|ALU|Add2~40_combout\,
	cout => \aProcessor|ALU|Add2~41\);

-- Location: LCCOMB_X18_Y15_N8
\aProcessor|ALU|Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~40_combout\ = (\aProcessor|RA|Q\(20) & (\aProcessor|ALU|Add0~39\ $ (GND))) # (!\aProcessor|RA|Q\(20) & (!\aProcessor|ALU|Add0~39\ & VCC))
-- \aProcessor|ALU|Add0~41\ = CARRY((\aProcessor|RA|Q\(20) & !\aProcessor|ALU|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(20),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~39\,
	combout => \aProcessor|ALU|Add0~40_combout\,
	cout => \aProcessor|ALU|Add0~41\);

-- Location: LCCOMB_X21_Y17_N8
\aProcessor|ALU|Add3~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~40_combout\ = (\aProcessor|RA|Q\(20) & (!\aProcessor|ALU|Add3~39\ & VCC)) # (!\aProcessor|RA|Q\(20) & (\aProcessor|ALU|Add3~39\ $ (GND)))
-- \aProcessor|ALU|Add3~41\ = CARRY((!\aProcessor|RA|Q\(20) & !\aProcessor|ALU|Add3~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(20),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~39\,
	combout => \aProcessor|ALU|Add3~40_combout\,
	cout => \aProcessor|ALU|Add3~41\);

-- Location: LCCOMB_X20_Y17_N18
\aProcessor|ALU|Selector15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector15~0_combout\ = (\aProcessor|RA|Q\(20) & (((!\aProcessor|MuxB|ShiftRight0~28_combout\ & !\aProcessor|CSG|SelectSignals|ALU_Op\(0))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1)))) # (!\aProcessor|RA|Q\(20) & 
-- (((\aProcessor|MuxB|ShiftRight0~28_combout\) # (\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(20),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|MuxB|ShiftRight0~28_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector15~0_combout\);

-- Location: LCCOMB_X20_Y17_N4
\aProcessor|ALU|Selector15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector15~1_combout\ = (\aProcessor|ALU|Selector15~0_combout\ & ((\aProcessor|CSG|SelectSignals|ALU_Op\(1)) # ((\aProcessor|ALU|Add3~40_combout\) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|ALU|Add3~40_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|ALU|Selector15~0_combout\,
	combout => \aProcessor|ALU|Selector15~1_combout\);

-- Location: LCCOMB_X20_Y17_N2
\aProcessor|ALU|Selector15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector15~2_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & (((\aProcessor|ALU|Selector26~0_combout\)))) # (!\aProcessor|ALU|Selector26~1_combout\ & ((\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector15~1_combout\))) 
-- # (!\aProcessor|ALU|Selector26~0_combout\ & (\aProcessor|ALU|Add0~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~1_combout\,
	datab => \aProcessor|ALU|Add0~40_combout\,
	datac => \aProcessor|ALU|Selector15~1_combout\,
	datad => \aProcessor|ALU|Selector26~0_combout\,
	combout => \aProcessor|ALU|Selector15~2_combout\);

-- Location: LCCOMB_X20_Y17_N30
\aProcessor|ALU|Selector15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector15~3_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & ((\aProcessor|ALU|Selector15~2_combout\ & (\aProcessor|ALU|RZ~20_combout\)) # (!\aProcessor|ALU|Selector15~2_combout\ & ((\aProcessor|ALU|Add2~40_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~1_combout\ & (((\aProcessor|ALU|Selector15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~1_combout\,
	datab => \aProcessor|ALU|RZ~20_combout\,
	datac => \aProcessor|ALU|Add2~40_combout\,
	datad => \aProcessor|ALU|Selector15~2_combout\,
	combout => \aProcessor|ALU|Selector15~3_combout\);

-- Location: LCCOMB_X19_Y17_N28
\aProcessor|ALU|Selector15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector15~4_combout\ = (\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector26~3_combout\) # ((\aProcessor|ALU|Selector15~3_combout\)))) # (!\aProcessor|ALU|Selector26~2_combout\ & (!\aProcessor|ALU|Selector26~3_combout\ & 
-- (\aProcessor|ALU|Add1~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~2_combout\,
	datab => \aProcessor|ALU|Selector26~3_combout\,
	datac => \aProcessor|ALU|Add1~40_combout\,
	datad => \aProcessor|ALU|Selector15~3_combout\,
	combout => \aProcessor|ALU|Selector15~4_combout\);

-- Location: LCCOMB_X19_Y17_N26
\aProcessor|ALU|Selector15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector15~5_combout\ = (\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|ALU|Selector15~4_combout\ & ((\aProcessor|RA|Q\(20)))) # (!\aProcessor|ALU|Selector15~4_combout\ & (\aProcessor|RA|Q\(21))))) # 
-- (!\aProcessor|ALU|Selector26~3_combout\ & (((\aProcessor|ALU|Selector15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~3_combout\,
	datab => \aProcessor|RA|Q\(21),
	datac => \aProcessor|RA|Q\(20),
	datad => \aProcessor|ALU|Selector15~4_combout\,
	combout => \aProcessor|ALU|Selector15~5_combout\);

-- Location: LCCOMB_X19_Y17_N0
\aProcessor|ALU|Selector15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector15~6_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|ALU|Selector26~4_combout\ & (\aProcessor|RA|Q\(19))) # (!\aProcessor|ALU|Selector26~4_combout\ & ((\aProcessor|ALU|Selector15~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|RA|Q\(19),
	datac => \aProcessor|ALU|Selector26~4_combout\,
	datad => \aProcessor|ALU|Selector15~5_combout\,
	combout => \aProcessor|ALU|Selector15~6_combout\);

-- Location: LCCOMB_X19_Y17_N16
\aProcessor|ALU|Selector15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector15~7_combout\ = (\aProcessor|ALU|Selector15~6_combout\) # ((\aProcessor|MuxB|ShiftRight0~28_combout\ & \aProcessor|ALU|Selector4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~28_combout\,
	datac => \aProcessor|ALU|Selector4~0_combout\,
	datad => \aProcessor|ALU|Selector15~6_combout\,
	combout => \aProcessor|ALU|Selector15~7_combout\);

-- Location: LCFF_X19_Y17_N17
\aProcessor|RZ|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector15~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(20));

-- Location: LCFF_X20_Y18_N3
\aProcessor|RY|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[20]~20_combout\,
	sdata => \aProcessor|RZ|Q\(20),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(20));

-- Location: LCFF_X31_Y19_N3
\aProcessor|RegFile|R~52\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~52_regout\);

-- Location: LCCOMB_X31_Y19_N2
\aProcessor|RegFile|R~1963\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1963_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|RegFile|R~52_regout\) # (\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~20_regout\ & ((!\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~20_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~52_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1963_combout\);

-- Location: LCFF_X35_Y19_N17
\aProcessor|RegFile|R~84\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~84_regout\);

-- Location: LCCOMB_X31_Y19_N24
\aProcessor|RegFile|R~1964\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1964_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1963_combout\ & (\aProcessor|RegFile|R~116_regout\)) # (!\aProcessor|RegFile|R~1963_combout\ & ((\aProcessor|RegFile|R~84_regout\))))) # (!\aProcessor|IR|Q\(28) & 
-- (\aProcessor|RegFile|R~1963_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~1963_combout\,
	datac => \aProcessor|RegFile|R~116_regout\,
	datad => \aProcessor|RegFile|R~84_regout\,
	combout => \aProcessor|RegFile|R~1964_combout\);

-- Location: LCFF_X34_Y12_N15
\aProcessor|RegFile|R~244\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~244_regout\);

-- Location: LCCOMB_X34_Y13_N30
\aProcessor|RegFile|R~1961\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1961_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~212_regout\) # ((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & (((\aProcessor|RegFile|R~148_regout\ & !\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~212_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~148_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~1961_combout\);

-- Location: LCCOMB_X34_Y12_N14
\aProcessor|RegFile|R~1962\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1962_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1961_combout\ & ((\aProcessor|RegFile|R~244_regout\))) # (!\aProcessor|RegFile|R~1961_combout\ & (\aProcessor|RegFile|R~180_regout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1961_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~180_regout\,
	datac => \aProcessor|RegFile|R~244_regout\,
	datad => \aProcessor|RegFile|R~1961_combout\,
	combout => \aProcessor|RegFile|R~1962_combout\);

-- Location: LCCOMB_X28_Y13_N30
\aProcessor|RegFile|R~1965\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1965_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30)) # (\aProcessor|RegFile|R~1962_combout\)))) # (!\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~1964_combout\ & (!\aProcessor|IR|Q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~1964_combout\,
	datac => \aProcessor|IR|Q\(30),
	datad => \aProcessor|RegFile|R~1962_combout\,
	combout => \aProcessor|RegFile|R~1965_combout\);

-- Location: LCCOMB_X37_Y14_N16
\aProcessor|RegFile|R~340feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~340feeder_combout\ = \aProcessor|RY|Q\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(20),
	combout => \aProcessor|RegFile|R~340feeder_combout\);

-- Location: LCFF_X37_Y14_N17
\aProcessor|RegFile|R~340\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~340feeder_combout\,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~340_regout\);

-- Location: LCCOMB_X37_Y14_N6
\aProcessor|RegFile|R~372feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~372feeder_combout\ = \aProcessor|RY|Q\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(20),
	combout => \aProcessor|RegFile|R~372feeder_combout\);

-- Location: LCFF_X37_Y14_N7
\aProcessor|RegFile|R~372\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~372feeder_combout\,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~372_regout\);

-- Location: LCCOMB_X32_Y10_N8
\aProcessor|RegFile|R~308feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~308feeder_combout\ = \aProcessor|RY|Q\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(20),
	combout => \aProcessor|RegFile|R~308feeder_combout\);

-- Location: LCFF_X32_Y10_N9
\aProcessor|RegFile|R~308\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~308feeder_combout\,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~308_regout\);

-- Location: LCCOMB_X32_Y10_N26
\aProcessor|RegFile|R~1959\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1959_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|RegFile|R~308_regout\) # (\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~276_regout\ & ((!\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~276_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~308_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~1959_combout\);

-- Location: LCCOMB_X29_Y13_N8
\aProcessor|RegFile|R~1960\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1960_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1959_combout\ & ((\aProcessor|RegFile|R~372_regout\))) # (!\aProcessor|RegFile|R~1959_combout\ & (\aProcessor|RegFile|R~340_regout\)))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~1959_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~340_regout\,
	datac => \aProcessor|RegFile|R~372_regout\,
	datad => \aProcessor|RegFile|R~1959_combout\,
	combout => \aProcessor|RegFile|R~1960_combout\);

-- Location: LCCOMB_X36_Y17_N20
\aProcessor|RegFile|R~1966\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1966_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27)) # ((\aProcessor|RegFile|R~468_regout\)))) # (!\aProcessor|IR|Q\(28) & (!\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~404_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~468_regout\,
	datad => \aProcessor|RegFile|R~404_regout\,
	combout => \aProcessor|RegFile|R~1966_combout\);

-- Location: LCCOMB_X35_Y13_N14
\aProcessor|RegFile|R~1967\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1967_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1966_combout\ & ((\aProcessor|RegFile|R~500_regout\))) # (!\aProcessor|RegFile|R~1966_combout\ & (\aProcessor|RegFile|R~436_regout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1966_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~436_regout\,
	datac => \aProcessor|RegFile|R~500_regout\,
	datad => \aProcessor|RegFile|R~1966_combout\,
	combout => \aProcessor|RegFile|R~1967_combout\);

-- Location: LCCOMB_X27_Y13_N6
\aProcessor|RegFile|R~1968\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1968_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1965_combout\ & ((\aProcessor|RegFile|R~1967_combout\))) # (!\aProcessor|RegFile|R~1965_combout\ & (\aProcessor|RegFile|R~1960_combout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (\aProcessor|RegFile|R~1965_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~1965_combout\,
	datac => \aProcessor|RegFile|R~1960_combout\,
	datad => \aProcessor|RegFile|R~1967_combout\,
	combout => \aProcessor|RegFile|R~1968_combout\);

-- Location: LCCOMB_X37_Y18_N30
\aProcessor|RegFile|R~1949\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1949_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~852_regout\)) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~596_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~852_regout\,
	datac => \aProcessor|RegFile|R~596_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1949_combout\);

-- Location: LCCOMB_X38_Y18_N26
\aProcessor|RegFile|R~1950\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1950_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1949_combout\ & ((\aProcessor|RegFile|R~980_regout\))) # (!\aProcessor|RegFile|R~1949_combout\ & (\aProcessor|RegFile|R~724_regout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1949_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~724_regout\,
	datac => \aProcessor|RegFile|R~1949_combout\,
	datad => \aProcessor|RegFile|R~980_regout\,
	combout => \aProcessor|RegFile|R~1950_combout\);

-- Location: LCCOMB_X33_Y11_N8
\aProcessor|RegFile|R~1953\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1953_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~788_regout\)) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~532_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~788_regout\,
	datac => \aProcessor|RegFile|R~532_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1953_combout\);

-- Location: LCCOMB_X34_Y11_N0
\aProcessor|RegFile|R~1954\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1954_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1953_combout\ & ((\aProcessor|RegFile|R~916_regout\))) # (!\aProcessor|RegFile|R~1953_combout\ & (\aProcessor|RegFile|R~660_regout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1953_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~660_regout\,
	datac => \aProcessor|RegFile|R~916_regout\,
	datad => \aProcessor|RegFile|R~1953_combout\,
	combout => \aProcessor|RegFile|R~1954_combout\);

-- Location: LCCOMB_X34_Y20_N28
\aProcessor|RegFile|R~1951\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1951_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~692_regout\) # ((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & (((\aProcessor|RegFile|R~564_regout\ & !\aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~692_regout\,
	datac => \aProcessor|RegFile|R~564_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1951_combout\);

-- Location: LCCOMB_X33_Y18_N8
\aProcessor|RegFile|R~1952\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1952_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1951_combout\ & ((\aProcessor|RegFile|R~948_regout\))) # (!\aProcessor|RegFile|R~1951_combout\ & (\aProcessor|RegFile|R~820_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1951_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~820_regout\,
	datac => \aProcessor|RegFile|R~948_regout\,
	datad => \aProcessor|RegFile|R~1951_combout\,
	combout => \aProcessor|RegFile|R~1952_combout\);

-- Location: LCCOMB_X38_Y18_N8
\aProcessor|RegFile|R~1955\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1955_combout\ = (\aProcessor|IR|Q\(28) & (\aProcessor|IR|Q\(27))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1952_combout\))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~1954_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~1954_combout\,
	datad => \aProcessor|RegFile|R~1952_combout\,
	combout => \aProcessor|RegFile|R~1955_combout\);

-- Location: LCFF_X37_Y20_N5
\aProcessor|RegFile|R~884\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~884_regout\);

-- Location: LCFF_X30_Y12_N27
\aProcessor|RegFile|R~628\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~628_regout\);

-- Location: LCFF_X30_Y12_N17
\aProcessor|RegFile|R~756\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(20),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~756_regout\);

-- Location: LCCOMB_X30_Y12_N16
\aProcessor|RegFile|R~1956\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1956_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|RegFile|R~756_regout\) # (\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~628_regout\ & ((!\aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~628_regout\,
	datac => \aProcessor|RegFile|R~756_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1956_combout\);

-- Location: LCCOMB_X37_Y20_N0
\aProcessor|RegFile|R~1957\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1957_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1956_combout\ & (\aProcessor|RegFile|R~1012_regout\)) # (!\aProcessor|RegFile|R~1956_combout\ & ((\aProcessor|RegFile|R~884_regout\))))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1956_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1012_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~884_regout\,
	datad => \aProcessor|RegFile|R~1956_combout\,
	combout => \aProcessor|RegFile|R~1957_combout\);

-- Location: LCCOMB_X38_Y18_N18
\aProcessor|RegFile|R~1958\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1958_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1955_combout\ & ((\aProcessor|RegFile|R~1957_combout\))) # (!\aProcessor|RegFile|R~1955_combout\ & (\aProcessor|RegFile|R~1950_combout\)))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~1955_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~1950_combout\,
	datac => \aProcessor|RegFile|R~1955_combout\,
	datad => \aProcessor|RegFile|R~1957_combout\,
	combout => \aProcessor|RegFile|R~1958_combout\);

-- Location: LCCOMB_X20_Y17_N12
\aProcessor|RegFile|R~1969\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1969_combout\ = (\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~1958_combout\))) # (!\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~1968_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(31),
	datac => \aProcessor|RegFile|R~1968_combout\,
	datad => \aProcessor|RegFile|R~1958_combout\,
	combout => \aProcessor|RegFile|R~1969_combout\);

-- Location: LCFF_X20_Y17_N13
\aProcessor|RA|Q[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1969_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(20));

-- Location: LCCOMB_X23_Y13_N26
\aProcessor|ALU|Add1~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~42_combout\ = (\aProcessor|MuxB|ShiftRight0~29_combout\ & ((\aProcessor|RA|Q\(21) & (\aProcessor|ALU|Add1~41\ & VCC)) # (!\aProcessor|RA|Q\(21) & (!\aProcessor|ALU|Add1~41\)))) # (!\aProcessor|MuxB|ShiftRight0~29_combout\ & 
-- ((\aProcessor|RA|Q\(21) & (!\aProcessor|ALU|Add1~41\)) # (!\aProcessor|RA|Q\(21) & ((\aProcessor|ALU|Add1~41\) # (GND)))))
-- \aProcessor|ALU|Add1~43\ = CARRY((\aProcessor|MuxB|ShiftRight0~29_combout\ & (!\aProcessor|RA|Q\(21) & !\aProcessor|ALU|Add1~41\)) # (!\aProcessor|MuxB|ShiftRight0~29_combout\ & ((!\aProcessor|ALU|Add1~41\) # (!\aProcessor|RA|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~29_combout\,
	datab => \aProcessor|RA|Q\(21),
	datad => VCC,
	cin => \aProcessor|ALU|Add1~41\,
	combout => \aProcessor|ALU|Add1~42_combout\,
	cout => \aProcessor|ALU|Add1~43\);

-- Location: LCCOMB_X19_Y16_N26
\aProcessor|ALU|Selector14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector14~4_combout\ = (\aProcessor|ALU|Selector26~2_combout\ & (((\aProcessor|ALU|Selector26~3_combout\)))) # (!\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector26~3_combout\ & (\aProcessor|RA|Q\(22))) # 
-- (!\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|ALU|Add1~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~2_combout\,
	datab => \aProcessor|RA|Q\(22),
	datac => \aProcessor|ALU|Selector26~3_combout\,
	datad => \aProcessor|ALU|Add1~42_combout\,
	combout => \aProcessor|ALU|Selector14~4_combout\);

-- Location: LCCOMB_X21_Y17_N10
\aProcessor|ALU|Add3~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~42_combout\ = (\aProcessor|RA|Q\(21) & ((\aProcessor|ALU|Add3~41\) # (GND))) # (!\aProcessor|RA|Q\(21) & (!\aProcessor|ALU|Add3~41\))
-- \aProcessor|ALU|Add3~43\ = CARRY((\aProcessor|RA|Q\(21)) # (!\aProcessor|ALU|Add3~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(21),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~41\,
	combout => \aProcessor|ALU|Add3~42_combout\,
	cout => \aProcessor|ALU|Add3~43\);

-- Location: LCCOMB_X19_Y16_N4
\aProcessor|ALU|Selector14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector14~0_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|CSG|SelectSignals|ALU_Op\(1))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|RA|Q\(21) & ((!\aProcessor|CSG|SelectSignals|ALU_Op\(1)) # 
-- (!\aProcessor|MuxB|ShiftRight0~29_combout\))) # (!\aProcessor|RA|Q\(21) & (\aProcessor|MuxB|ShiftRight0~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(21),
	datab => \aProcessor|MuxB|ShiftRight0~29_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector14~0_combout\);

-- Location: LCCOMB_X19_Y16_N2
\aProcessor|ALU|Selector14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector14~1_combout\ = (\aProcessor|ALU|Selector14~0_combout\ & (((!\aProcessor|CSG|SelectSignals|ALU_Op\(0))) # (!\aProcessor|RA|Q\(21)))) # (!\aProcessor|ALU|Selector14~0_combout\ & (((\aProcessor|ALU|Add3~42_combout\ & 
-- \aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(21),
	datab => \aProcessor|ALU|Add3~42_combout\,
	datac => \aProcessor|ALU|Selector14~0_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector14~1_combout\);

-- Location: LCCOMB_X18_Y15_N10
\aProcessor|ALU|Add0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~42_combout\ = (\aProcessor|RA|Q\(21) & (!\aProcessor|ALU|Add0~41\)) # (!\aProcessor|RA|Q\(21) & ((\aProcessor|ALU|Add0~41\) # (GND)))
-- \aProcessor|ALU|Add0~43\ = CARRY((!\aProcessor|ALU|Add0~41\) # (!\aProcessor|RA|Q\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(21),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~41\,
	combout => \aProcessor|ALU|Add0~42_combout\,
	cout => \aProcessor|ALU|Add0~43\);

-- Location: LCCOMB_X21_Y15_N10
\aProcessor|ALU|Add2~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~42_combout\ = (\aProcessor|RA|Q\(21) & ((\aProcessor|MuxB|ShiftRight0~29_combout\ & (!\aProcessor|ALU|Add2~41\)) # (!\aProcessor|MuxB|ShiftRight0~29_combout\ & (\aProcessor|ALU|Add2~41\ & VCC)))) # (!\aProcessor|RA|Q\(21) & 
-- ((\aProcessor|MuxB|ShiftRight0~29_combout\ & ((\aProcessor|ALU|Add2~41\) # (GND))) # (!\aProcessor|MuxB|ShiftRight0~29_combout\ & (!\aProcessor|ALU|Add2~41\))))
-- \aProcessor|ALU|Add2~43\ = CARRY((\aProcessor|RA|Q\(21) & (\aProcessor|MuxB|ShiftRight0~29_combout\ & !\aProcessor|ALU|Add2~41\)) # (!\aProcessor|RA|Q\(21) & ((\aProcessor|MuxB|ShiftRight0~29_combout\) # (!\aProcessor|ALU|Add2~41\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(21),
	datab => \aProcessor|MuxB|ShiftRight0~29_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~41\,
	combout => \aProcessor|ALU|Add2~42_combout\,
	cout => \aProcessor|ALU|Add2~43\);

-- Location: LCCOMB_X19_Y16_N0
\aProcessor|ALU|Selector14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector14~2_combout\ = (\aProcessor|ALU|Selector26~0_combout\ & (\aProcessor|ALU|Selector26~1_combout\)) # (!\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector26~1_combout\ & ((\aProcessor|ALU|Add2~42_combout\))) # 
-- (!\aProcessor|ALU|Selector26~1_combout\ & (\aProcessor|ALU|Add0~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~0_combout\,
	datab => \aProcessor|ALU|Selector26~1_combout\,
	datac => \aProcessor|ALU|Add0~42_combout\,
	datad => \aProcessor|ALU|Add2~42_combout\,
	combout => \aProcessor|ALU|Selector14~2_combout\);

-- Location: LCCOMB_X19_Y16_N28
\aProcessor|ALU|Selector14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector14~3_combout\ = (\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector14~2_combout\ & (\aProcessor|ALU|RZ~21_combout\)) # (!\aProcessor|ALU|Selector14~2_combout\ & ((\aProcessor|ALU|Selector14~1_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~0_combout\ & (((\aProcessor|ALU|Selector14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|RZ~21_combout\,
	datab => \aProcessor|ALU|Selector14~1_combout\,
	datac => \aProcessor|ALU|Selector26~0_combout\,
	datad => \aProcessor|ALU|Selector14~2_combout\,
	combout => \aProcessor|ALU|Selector14~3_combout\);

-- Location: LCCOMB_X19_Y16_N12
\aProcessor|ALU|Selector14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector14~5_combout\ = (\aProcessor|ALU|Selector14~4_combout\ & ((\aProcessor|RA|Q\(21)) # ((!\aProcessor|ALU|Selector26~2_combout\)))) # (!\aProcessor|ALU|Selector14~4_combout\ & (((\aProcessor|ALU|Selector26~2_combout\ & 
-- \aProcessor|ALU|Selector14~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(21),
	datab => \aProcessor|ALU|Selector14~4_combout\,
	datac => \aProcessor|ALU|Selector26~2_combout\,
	datad => \aProcessor|ALU|Selector14~3_combout\,
	combout => \aProcessor|ALU|Selector14~5_combout\);

-- Location: LCCOMB_X19_Y16_N30
\aProcessor|ALU|Selector14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector14~6_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|ALU|Selector26~4_combout\ & (\aProcessor|RA|Q\(20))) # (!\aProcessor|ALU|Selector26~4_combout\ & ((\aProcessor|ALU|Selector14~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|ALU|Selector26~4_combout\,
	datac => \aProcessor|RA|Q\(20),
	datad => \aProcessor|ALU|Selector14~5_combout\,
	combout => \aProcessor|ALU|Selector14~6_combout\);

-- Location: LCCOMB_X19_Y16_N20
\aProcessor|ALU|Selector14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector14~7_combout\ = (\aProcessor|ALU|Selector14~6_combout\) # ((\aProcessor|ALU|Selector4~0_combout\ & \aProcessor|MuxB|ShiftRight0~29_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector4~0_combout\,
	datab => \aProcessor|MuxB|ShiftRight0~29_combout\,
	datad => \aProcessor|ALU|Selector14~6_combout\,
	combout => \aProcessor|ALU|Selector14~7_combout\);

-- Location: LCFF_X19_Y16_N21
\aProcessor|RZ|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector14~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(21));

-- Location: LCFF_X22_Y19_N25
\aProcessor|RY|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[21]~21_combout\,
	sdata => \aProcessor|RZ|Q\(21),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(21));

-- Location: LCFF_X36_Y15_N31
\aProcessor|RegFile|R~245\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~245_regout\);

-- Location: LCCOMB_X33_Y13_N22
\aProcessor|RegFile|R~2001\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2001_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~181_regout\))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~149_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~149_regout\,
	datac => \aProcessor|RegFile|R~181_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~2001_combout\);

-- Location: LCCOMB_X36_Y15_N30
\aProcessor|RegFile|R~2002\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2002_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~2001_combout\ & ((\aProcessor|RegFile|R~245_regout\))) # (!\aProcessor|RegFile|R~2001_combout\ & (\aProcessor|RegFile|R~213_regout\)))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~2001_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~213_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~245_regout\,
	datad => \aProcessor|RegFile|R~2001_combout\,
	combout => \aProcessor|RegFile|R~2002_combout\);

-- Location: LCCOMB_X33_Y14_N16
\aProcessor|RegFile|R~2009\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2009_combout\ = (\aProcessor|RegFile|R~2008_combout\ & (((\aProcessor|RegFile|R~501_regout\) # (!\aProcessor|IR|Q\(28))))) # (!\aProcessor|RegFile|R~2008_combout\ & (\aProcessor|RegFile|R~469_regout\ & ((\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2008_combout\,
	datab => \aProcessor|RegFile|R~469_regout\,
	datac => \aProcessor|RegFile|R~501_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~2009_combout\);

-- Location: LCFF_X32_Y16_N1
\aProcessor|RegFile|R~117\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~117_regout\);

-- Location: LCFF_X32_Y16_N11
\aProcessor|RegFile|R~53\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~53_regout\);

-- Location: LCCOMB_X32_Y16_N0
\aProcessor|RegFile|R~2006\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2006_combout\ = (\aProcessor|RegFile|R~2005_combout\ & (((\aProcessor|RegFile|R~117_regout\)) # (!\aProcessor|IR|Q\(27)))) # (!\aProcessor|RegFile|R~2005_combout\ & (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~53_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2005_combout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~117_regout\,
	datad => \aProcessor|RegFile|R~53_regout\,
	combout => \aProcessor|RegFile|R~2006_combout\);

-- Location: LCFF_X37_Y16_N17
\aProcessor|RegFile|R~373\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~373_regout\);

-- Location: LCFF_X37_Y16_N23
\aProcessor|RegFile|R~309\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~309_regout\);

-- Location: LCCOMB_X37_Y16_N16
\aProcessor|RegFile|R~2004\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2004_combout\ = (\aProcessor|RegFile|R~2003_combout\ & (((\aProcessor|RegFile|R~373_regout\)) # (!\aProcessor|IR|Q\(27)))) # (!\aProcessor|RegFile|R~2003_combout\ & (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~309_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2003_combout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~373_regout\,
	datad => \aProcessor|RegFile|R~309_regout\,
	combout => \aProcessor|RegFile|R~2004_combout\);

-- Location: LCCOMB_X25_Y14_N30
\aProcessor|RegFile|R~2007\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2007_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~2004_combout\))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~2006_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~2006_combout\,
	datac => \aProcessor|RegFile|R~2004_combout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~2007_combout\);

-- Location: LCCOMB_X25_Y14_N4
\aProcessor|RegFile|R~2010\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2010_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~2007_combout\ & ((\aProcessor|RegFile|R~2009_combout\))) # (!\aProcessor|RegFile|R~2007_combout\ & (\aProcessor|RegFile|R~2002_combout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~2007_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~2002_combout\,
	datac => \aProcessor|RegFile|R~2009_combout\,
	datad => \aProcessor|RegFile|R~2007_combout\,
	combout => \aProcessor|RegFile|R~2010_combout\);

-- Location: LCCOMB_X32_Y18_N8
\aProcessor|RegFile|R~1991\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1991_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~821_regout\)) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~565_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~821_regout\,
	datac => \aProcessor|RegFile|R~565_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1991_combout\);

-- Location: LCCOMB_X33_Y18_N18
\aProcessor|RegFile|R~1992\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1992_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1991_combout\ & ((\aProcessor|RegFile|R~949_regout\))) # (!\aProcessor|RegFile|R~1991_combout\ & (\aProcessor|RegFile|R~693_regout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1991_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~693_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~949_regout\,
	datad => \aProcessor|RegFile|R~1991_combout\,
	combout => \aProcessor|RegFile|R~1992_combout\);

-- Location: LCFF_X34_Y14_N15
\aProcessor|RegFile|R~917\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~917_regout\);

-- Location: LCFF_X30_Y18_N17
\aProcessor|RegFile|R~789\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~789_regout\);

-- Location: LCCOMB_X34_Y14_N14
\aProcessor|RegFile|R~1996\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1996_combout\ = (\aProcessor|RegFile|R~1995_combout\ & (((\aProcessor|RegFile|R~917_regout\)) # (!\aProcessor|IR|Q\(30)))) # (!\aProcessor|RegFile|R~1995_combout\ & (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~789_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1995_combout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~917_regout\,
	datad => \aProcessor|RegFile|R~789_regout\,
	combout => \aProcessor|RegFile|R~1996_combout\);

-- Location: LCCOMB_X38_Y17_N2
\aProcessor|RegFile|R~981feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~981feeder_combout\ = \aProcessor|RY|Q\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(21),
	combout => \aProcessor|RegFile|R~981feeder_combout\);

-- Location: LCFF_X38_Y17_N3
\aProcessor|RegFile|R~981\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~981feeder_combout\,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~981_regout\);

-- Location: LCFF_X37_Y18_N25
\aProcessor|RegFile|R~853\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~853_regout\);

-- Location: LCFF_X37_Y18_N3
\aProcessor|RegFile|R~597\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~597_regout\);

-- Location: LCCOMB_X37_Y18_N2
\aProcessor|RegFile|R~1993\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1993_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~725_regout\) # ((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & (((\aProcessor|RegFile|R~597_regout\ & !\aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~725_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~597_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~1993_combout\);

-- Location: LCCOMB_X38_Y17_N6
\aProcessor|RegFile|R~1994\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1994_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~1993_combout\ & (\aProcessor|RegFile|R~981_regout\)) # (!\aProcessor|RegFile|R~1993_combout\ & ((\aProcessor|RegFile|R~853_regout\))))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~1993_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~981_regout\,
	datac => \aProcessor|RegFile|R~853_regout\,
	datad => \aProcessor|RegFile|R~1993_combout\,
	combout => \aProcessor|RegFile|R~1994_combout\);

-- Location: LCCOMB_X31_Y13_N8
\aProcessor|RegFile|R~1997\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1997_combout\ = (\aProcessor|IR|Q\(27) & (\aProcessor|IR|Q\(28))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~1994_combout\))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~1996_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~1996_combout\,
	datad => \aProcessor|RegFile|R~1994_combout\,
	combout => \aProcessor|RegFile|R~1997_combout\);

-- Location: LCFF_X27_Y16_N13
\aProcessor|RegFile|R~885\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(21),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~885_regout\);

-- Location: LCCOMB_X27_Y16_N12
\aProcessor|RegFile|R~1998\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1998_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|RegFile|R~885_regout\) # (\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~629_regout\ & ((!\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~629_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~885_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~1998_combout\);

-- Location: LCCOMB_X38_Y16_N2
\aProcessor|RegFile|R~1999\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1999_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~1998_combout\ & ((\aProcessor|RegFile|R~1013_regout\))) # (!\aProcessor|RegFile|R~1998_combout\ & (\aProcessor|RegFile|R~757_regout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~1998_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~757_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~1013_regout\,
	datad => \aProcessor|RegFile|R~1998_combout\,
	combout => \aProcessor|RegFile|R~1999_combout\);

-- Location: LCCOMB_X31_Y13_N26
\aProcessor|RegFile|R~2000\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2000_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~1997_combout\ & ((\aProcessor|RegFile|R~1999_combout\))) # (!\aProcessor|RegFile|R~1997_combout\ & (\aProcessor|RegFile|R~1992_combout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~1997_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~1992_combout\,
	datac => \aProcessor|RegFile|R~1997_combout\,
	datad => \aProcessor|RegFile|R~1999_combout\,
	combout => \aProcessor|RegFile|R~2000_combout\);

-- Location: LCCOMB_X22_Y17_N4
\aProcessor|RegFile|R~2011\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2011_combout\ = (\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~2000_combout\))) # (!\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~2010_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(31),
	datac => \aProcessor|RegFile|R~2010_combout\,
	datad => \aProcessor|RegFile|R~2000_combout\,
	combout => \aProcessor|RegFile|R~2011_combout\);

-- Location: LCFF_X22_Y17_N5
\aProcessor|RA|Q[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~2011_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(21));

-- Location: LCCOMB_X23_Y13_N28
\aProcessor|ALU|Add1~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~44_combout\ = ((\aProcessor|MuxB|ShiftRight0~18_combout\ $ (\aProcessor|RA|Q\(22) $ (!\aProcessor|ALU|Add1~43\)))) # (GND)
-- \aProcessor|ALU|Add1~45\ = CARRY((\aProcessor|MuxB|ShiftRight0~18_combout\ & ((\aProcessor|RA|Q\(22)) # (!\aProcessor|ALU|Add1~43\))) # (!\aProcessor|MuxB|ShiftRight0~18_combout\ & (\aProcessor|RA|Q\(22) & !\aProcessor|ALU|Add1~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~18_combout\,
	datab => \aProcessor|RA|Q\(22),
	datad => VCC,
	cin => \aProcessor|ALU|Add1~43\,
	combout => \aProcessor|ALU|Add1~44_combout\,
	cout => \aProcessor|ALU|Add1~45\);

-- Location: LCCOMB_X18_Y13_N14
\aProcessor|ALU|RZ~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~22_combout\ = (\aProcessor|MuxB|ShiftRight0~18_combout\ & \aProcessor|RA|Q\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|MuxB|ShiftRight0~18_combout\,
	datad => \aProcessor|RA|Q\(22),
	combout => \aProcessor|ALU|RZ~22_combout\);

-- Location: LCCOMB_X21_Y15_N12
\aProcessor|ALU|Add2~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~44_combout\ = ((\aProcessor|RA|Q\(22) $ (\aProcessor|MuxB|ShiftRight0~18_combout\ $ (\aProcessor|ALU|Add2~43\)))) # (GND)
-- \aProcessor|ALU|Add2~45\ = CARRY((\aProcessor|RA|Q\(22) & ((!\aProcessor|ALU|Add2~43\) # (!\aProcessor|MuxB|ShiftRight0~18_combout\))) # (!\aProcessor|RA|Q\(22) & (!\aProcessor|MuxB|ShiftRight0~18_combout\ & !\aProcessor|ALU|Add2~43\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(22),
	datab => \aProcessor|MuxB|ShiftRight0~18_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~43\,
	combout => \aProcessor|ALU|Add2~44_combout\,
	cout => \aProcessor|ALU|Add2~45\);

-- Location: LCCOMB_X18_Y15_N12
\aProcessor|ALU|Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~44_combout\ = (\aProcessor|RA|Q\(22) & (\aProcessor|ALU|Add0~43\ $ (GND))) # (!\aProcessor|RA|Q\(22) & (!\aProcessor|ALU|Add0~43\ & VCC))
-- \aProcessor|ALU|Add0~45\ = CARRY((\aProcessor|RA|Q\(22) & !\aProcessor|ALU|Add0~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(22),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~43\,
	combout => \aProcessor|ALU|Add0~44_combout\,
	cout => \aProcessor|ALU|Add0~45\);

-- Location: LCCOMB_X22_Y17_N0
\aProcessor|ALU|Selector13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector13~0_combout\ = (\aProcessor|RA|Q\(22) & (((!\aProcessor|MuxB|ShiftRight0~18_combout\ & !\aProcessor|CSG|SelectSignals|ALU_Op\(0))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1)))) # (!\aProcessor|RA|Q\(22) & 
-- ((\aProcessor|MuxB|ShiftRight0~18_combout\) # ((\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~18_combout\,
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|RA|Q\(22),
	combout => \aProcessor|ALU|Selector13~0_combout\);

-- Location: LCCOMB_X22_Y17_N22
\aProcessor|ALU|Selector13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector13~1_combout\ = (\aProcessor|ALU|Selector13~0_combout\ & ((\aProcessor|ALU|Add3~44_combout\) # ((\aProcessor|CSG|SelectSignals|ALU_Op\(1)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add3~44_combout\,
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|ALU|Selector13~0_combout\,
	combout => \aProcessor|ALU|Selector13~1_combout\);

-- Location: LCCOMB_X18_Y13_N28
\aProcessor|ALU|Selector13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector13~2_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & (\aProcessor|ALU|Selector26~0_combout\)) # (!\aProcessor|ALU|Selector26~1_combout\ & ((\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector13~1_combout\))) # 
-- (!\aProcessor|ALU|Selector26~0_combout\ & (\aProcessor|ALU|Add0~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~1_combout\,
	datab => \aProcessor|ALU|Selector26~0_combout\,
	datac => \aProcessor|ALU|Add0~44_combout\,
	datad => \aProcessor|ALU|Selector13~1_combout\,
	combout => \aProcessor|ALU|Selector13~2_combout\);

-- Location: LCCOMB_X18_Y13_N12
\aProcessor|ALU|Selector13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector13~3_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & ((\aProcessor|ALU|Selector13~2_combout\ & (\aProcessor|ALU|RZ~22_combout\)) # (!\aProcessor|ALU|Selector13~2_combout\ & ((\aProcessor|ALU|Add2~44_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~1_combout\ & (((\aProcessor|ALU|Selector13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~1_combout\,
	datab => \aProcessor|ALU|RZ~22_combout\,
	datac => \aProcessor|ALU|Add2~44_combout\,
	datad => \aProcessor|ALU|Selector13~2_combout\,
	combout => \aProcessor|ALU|Selector13~3_combout\);

-- Location: LCCOMB_X18_Y13_N30
\aProcessor|ALU|Selector13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector13~4_combout\ = (\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector26~3_combout\) # ((\aProcessor|ALU|Selector13~3_combout\)))) # (!\aProcessor|ALU|Selector26~2_combout\ & (!\aProcessor|ALU|Selector26~3_combout\ & 
-- (\aProcessor|ALU|Add1~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~2_combout\,
	datab => \aProcessor|ALU|Selector26~3_combout\,
	datac => \aProcessor|ALU|Add1~44_combout\,
	datad => \aProcessor|ALU|Selector13~3_combout\,
	combout => \aProcessor|ALU|Selector13~4_combout\);

-- Location: LCCOMB_X18_Y13_N0
\aProcessor|ALU|Selector13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector13~5_combout\ = (\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|ALU|Selector13~4_combout\ & (\aProcessor|RA|Q\(22))) # (!\aProcessor|ALU|Selector13~4_combout\ & ((\aProcessor|RA|Q\(23)))))) # 
-- (!\aProcessor|ALU|Selector26~3_combout\ & (((\aProcessor|ALU|Selector13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(22),
	datab => \aProcessor|RA|Q\(23),
	datac => \aProcessor|ALU|Selector26~3_combout\,
	datad => \aProcessor|ALU|Selector13~4_combout\,
	combout => \aProcessor|ALU|Selector13~5_combout\);

-- Location: LCCOMB_X18_Y13_N26
\aProcessor|ALU|Selector13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector13~6_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|ALU|Selector26~4_combout\ & (\aProcessor|RA|Q\(21))) # (!\aProcessor|ALU|Selector26~4_combout\ & ((\aProcessor|ALU|Selector13~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|RA|Q\(21),
	datac => \aProcessor|ALU|Selector26~4_combout\,
	datad => \aProcessor|ALU|Selector13~5_combout\,
	combout => \aProcessor|ALU|Selector13~6_combout\);

-- Location: LCCOMB_X18_Y13_N20
\aProcessor|ALU|Selector13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector13~7_combout\ = (\aProcessor|ALU|Selector13~6_combout\) # ((\aProcessor|MuxB|ShiftRight0~18_combout\ & \aProcessor|ALU|Selector4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|MuxB|ShiftRight0~18_combout\,
	datac => \aProcessor|ALU|Selector4~0_combout\,
	datad => \aProcessor|ALU|Selector13~6_combout\,
	combout => \aProcessor|ALU|Selector13~7_combout\);

-- Location: LCFF_X18_Y13_N21
\aProcessor|RZ|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector13~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(22));

-- Location: LCFF_X20_Y19_N17
\aProcessor|RY|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[22]~22_combout\,
	sdata => \aProcessor|RZ|Q\(22),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(22));

-- Location: LCFF_X31_Y16_N1
\aProcessor|RegFile|R~86\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~86_regout\);

-- Location: LCCOMB_X34_Y18_N14
\aProcessor|RegFile|R~2047\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2047_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~54_regout\))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~22_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~22_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~54_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~2047_combout\);

-- Location: LCCOMB_X31_Y16_N14
\aProcessor|RegFile|R~2048\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2048_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~2047_combout\ & ((\aProcessor|RegFile|R~118_regout\))) # (!\aProcessor|RegFile|R~2047_combout\ & (\aProcessor|RegFile|R~86_regout\)))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~2047_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~86_regout\,
	datac => \aProcessor|RegFile|R~118_regout\,
	datad => \aProcessor|RegFile|R~2047_combout\,
	combout => \aProcessor|RegFile|R~2048_combout\);

-- Location: LCCOMB_X30_Y13_N20
\aProcessor|RegFile|R~2049\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2049_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~2046_combout\) # ((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & (((!\aProcessor|IR|Q\(30) & \aProcessor|RegFile|R~2048_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2046_combout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|IR|Q\(30),
	datad => \aProcessor|RegFile|R~2048_combout\,
	combout => \aProcessor|RegFile|R~2049_combout\);

-- Location: LCFF_X32_Y12_N7
\aProcessor|RegFile|R~310\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~310_regout\);

-- Location: LCFF_X31_Y15_N27
\aProcessor|RegFile|R~278\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~278_regout\);

-- Location: LCCOMB_X32_Y12_N6
\aProcessor|RegFile|R~2043\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2043_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28)) # ((\aProcessor|RegFile|R~310_regout\)))) # (!\aProcessor|IR|Q\(27) & (!\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~278_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~310_regout\,
	datad => \aProcessor|RegFile|R~278_regout\,
	combout => \aProcessor|RegFile|R~2043_combout\);

-- Location: LCCOMB_X37_Y14_N18
\aProcessor|RegFile|R~342feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~342feeder_combout\ = \aProcessor|RY|Q\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(22),
	combout => \aProcessor|RegFile|R~342feeder_combout\);

-- Location: LCFF_X37_Y14_N19
\aProcessor|RegFile|R~342\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~342feeder_combout\,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~342_regout\);

-- Location: LCCOMB_X37_Y14_N28
\aProcessor|RegFile|R~2044\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2044_combout\ = (\aProcessor|RegFile|R~2043_combout\ & ((\aProcessor|RegFile|R~374_regout\) # ((!\aProcessor|IR|Q\(28))))) # (!\aProcessor|RegFile|R~2043_combout\ & (((\aProcessor|IR|Q\(28) & \aProcessor|RegFile|R~342_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~374_regout\,
	datab => \aProcessor|RegFile|R~2043_combout\,
	datac => \aProcessor|IR|Q\(28),
	datad => \aProcessor|RegFile|R~342_regout\,
	combout => \aProcessor|RegFile|R~2044_combout\);

-- Location: LCCOMB_X25_Y14_N26
\aProcessor|RegFile|R~2052\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2052_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~2049_combout\ & (\aProcessor|RegFile|R~2051_combout\)) # (!\aProcessor|RegFile|R~2049_combout\ & ((\aProcessor|RegFile|R~2044_combout\))))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~2049_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2051_combout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~2049_combout\,
	datad => \aProcessor|RegFile|R~2044_combout\,
	combout => \aProcessor|RegFile|R~2052_combout\);

-- Location: LCFF_X37_Y18_N17
\aProcessor|RegFile|R~854\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~854_regout\);

-- Location: LCCOMB_X37_Y18_N16
\aProcessor|RegFile|R~2033\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2033_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~854_regout\))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~598_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~598_regout\,
	datac => \aProcessor|RegFile|R~854_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~2033_combout\);

-- Location: LCCOMB_X30_Y17_N18
\aProcessor|RegFile|R~2034\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2034_combout\ = (\aProcessor|RegFile|R~2033_combout\ & (((\aProcessor|RegFile|R~982_regout\) # (!\aProcessor|IR|Q\(29))))) # (!\aProcessor|RegFile|R~2033_combout\ & (\aProcessor|RegFile|R~726_regout\ & ((\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~726_regout\,
	datab => \aProcessor|RegFile|R~982_regout\,
	datac => \aProcessor|RegFile|R~2033_combout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~2034_combout\);

-- Location: LCFF_X35_Y20_N15
\aProcessor|RegFile|R~1014\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~1014_regout\);

-- Location: LCFF_X31_Y20_N3
\aProcessor|RegFile|R~630\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~630_regout\);

-- Location: LCFF_X31_Y20_N5
\aProcessor|RegFile|R~758\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~758_regout\);

-- Location: LCCOMB_X31_Y20_N4
\aProcessor|RegFile|R~2040\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2040_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~758_regout\))) # (!\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~630_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~630_regout\,
	datac => \aProcessor|RegFile|R~758_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~2040_combout\);

-- Location: LCCOMB_X31_Y20_N30
\aProcessor|RegFile|R~2041\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2041_combout\ = (\aProcessor|RegFile|R~2040_combout\ & (((\aProcessor|RegFile|R~1014_regout\) # (!\aProcessor|IR|Q\(30))))) # (!\aProcessor|RegFile|R~2040_combout\ & (\aProcessor|RegFile|R~886_regout\ & ((\aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~886_regout\,
	datab => \aProcessor|RegFile|R~1014_regout\,
	datac => \aProcessor|RegFile|R~2040_combout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~2041_combout\);

-- Location: LCFF_X30_Y13_N3
\aProcessor|RegFile|R~662\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~662_regout\);

-- Location: LCCOMB_X34_Y14_N12
\aProcessor|RegFile|R~918feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~918feeder_combout\ = \aProcessor|RY|Q\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(22),
	combout => \aProcessor|RegFile|R~918feeder_combout\);

-- Location: LCFF_X34_Y14_N13
\aProcessor|RegFile|R~918\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~918feeder_combout\,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~918_regout\);

-- Location: LCCOMB_X30_Y13_N8
\aProcessor|RegFile|R~2038\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2038_combout\ = (\aProcessor|RegFile|R~2037_combout\ & (((\aProcessor|RegFile|R~918_regout\) # (!\aProcessor|IR|Q\(29))))) # (!\aProcessor|RegFile|R~2037_combout\ & (\aProcessor|RegFile|R~662_regout\ & (\aProcessor|IR|Q\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2037_combout\,
	datab => \aProcessor|RegFile|R~662_regout\,
	datac => \aProcessor|IR|Q\(29),
	datad => \aProcessor|RegFile|R~918_regout\,
	combout => \aProcessor|RegFile|R~2038_combout\);

-- Location: LCFF_X33_Y18_N17
\aProcessor|RegFile|R~822\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(22),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~822_regout\);

-- Location: LCCOMB_X32_Y20_N20
\aProcessor|RegFile|R~2035\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2035_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~694_regout\) # ((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & (((\aProcessor|RegFile|R~566_regout\ & !\aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~694_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~566_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~2035_combout\);

-- Location: LCCOMB_X33_Y18_N16
\aProcessor|RegFile|R~2036\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2036_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~2035_combout\ & (\aProcessor|RegFile|R~950_regout\)) # (!\aProcessor|RegFile|R~2035_combout\ & ((\aProcessor|RegFile|R~822_regout\))))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~2035_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~950_regout\,
	datac => \aProcessor|RegFile|R~822_regout\,
	datad => \aProcessor|RegFile|R~2035_combout\,
	combout => \aProcessor|RegFile|R~2036_combout\);

-- Location: LCCOMB_X30_Y13_N22
\aProcessor|RegFile|R~2039\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2039_combout\ = (\aProcessor|IR|Q\(28) & (\aProcessor|IR|Q\(27))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~2036_combout\))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~2038_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~2038_combout\,
	datad => \aProcessor|RegFile|R~2036_combout\,
	combout => \aProcessor|RegFile|R~2039_combout\);

-- Location: LCCOMB_X29_Y13_N10
\aProcessor|RegFile|R~2042\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2042_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~2039_combout\ & ((\aProcessor|RegFile|R~2041_combout\))) # (!\aProcessor|RegFile|R~2039_combout\ & (\aProcessor|RegFile|R~2034_combout\)))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~2039_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~2034_combout\,
	datac => \aProcessor|RegFile|R~2041_combout\,
	datad => \aProcessor|RegFile|R~2039_combout\,
	combout => \aProcessor|RegFile|R~2042_combout\);

-- Location: LCCOMB_X25_Y14_N28
\aProcessor|RegFile|R~2053\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2053_combout\ = (\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~2042_combout\))) # (!\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~2052_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RegFile|R~2052_combout\,
	datac => \aProcessor|IR|Q\(31),
	datad => \aProcessor|RegFile|R~2042_combout\,
	combout => \aProcessor|RegFile|R~2053_combout\);

-- Location: LCFF_X25_Y14_N29
\aProcessor|RA|Q[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~2053_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(22));

-- Location: LCCOMB_X18_Y15_N14
\aProcessor|ALU|Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~46_combout\ = (\aProcessor|RA|Q\(23) & (!\aProcessor|ALU|Add0~45\)) # (!\aProcessor|RA|Q\(23) & ((\aProcessor|ALU|Add0~45\) # (GND)))
-- \aProcessor|ALU|Add0~47\ = CARRY((!\aProcessor|ALU|Add0~45\) # (!\aProcessor|RA|Q\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(23),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~45\,
	combout => \aProcessor|ALU|Add0~46_combout\,
	cout => \aProcessor|ALU|Add0~47\);

-- Location: LCCOMB_X21_Y15_N14
\aProcessor|ALU|Add2~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~46_combout\ = (\aProcessor|RA|Q\(23) & ((\aProcessor|MuxB|ShiftRight0~19_combout\ & (!\aProcessor|ALU|Add2~45\)) # (!\aProcessor|MuxB|ShiftRight0~19_combout\ & (\aProcessor|ALU|Add2~45\ & VCC)))) # (!\aProcessor|RA|Q\(23) & 
-- ((\aProcessor|MuxB|ShiftRight0~19_combout\ & ((\aProcessor|ALU|Add2~45\) # (GND))) # (!\aProcessor|MuxB|ShiftRight0~19_combout\ & (!\aProcessor|ALU|Add2~45\))))
-- \aProcessor|ALU|Add2~47\ = CARRY((\aProcessor|RA|Q\(23) & (\aProcessor|MuxB|ShiftRight0~19_combout\ & !\aProcessor|ALU|Add2~45\)) # (!\aProcessor|RA|Q\(23) & ((\aProcessor|MuxB|ShiftRight0~19_combout\) # (!\aProcessor|ALU|Add2~45\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(23),
	datab => \aProcessor|MuxB|ShiftRight0~19_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~45\,
	combout => \aProcessor|ALU|Add2~46_combout\,
	cout => \aProcessor|ALU|Add2~47\);

-- Location: LCCOMB_X18_Y13_N16
\aProcessor|ALU|Selector12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector12~2_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & (((\aProcessor|ALU|Selector26~0_combout\) # (\aProcessor|ALU|Add2~46_combout\)))) # (!\aProcessor|ALU|Selector26~1_combout\ & (\aProcessor|ALU|Add0~46_combout\ & 
-- (!\aProcessor|ALU|Selector26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~1_combout\,
	datab => \aProcessor|ALU|Add0~46_combout\,
	datac => \aProcessor|ALU|Selector26~0_combout\,
	datad => \aProcessor|ALU|Add2~46_combout\,
	combout => \aProcessor|ALU|Selector12~2_combout\);

-- Location: LCCOMB_X18_Y13_N8
\aProcessor|ALU|Selector12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector12~0_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (\aProcessor|CSG|SelectSignals|ALU_Op\(1))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|RA|Q\(23) & ((!\aProcessor|MuxB|ShiftRight0~19_combout\) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(1)))) # (!\aProcessor|RA|Q\(23) & ((\aProcessor|MuxB|ShiftRight0~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|RA|Q\(23),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|MuxB|ShiftRight0~19_combout\,
	combout => \aProcessor|ALU|Selector12~0_combout\);

-- Location: LCCOMB_X18_Y13_N18
\aProcessor|ALU|Selector12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector12~1_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Selector12~0_combout\ & ((!\aProcessor|RA|Q\(23)))) # (!\aProcessor|ALU|Selector12~0_combout\ & (\aProcessor|ALU|Add3~46_combout\)))) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|ALU|Selector12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add3~46_combout\,
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datac => \aProcessor|ALU|Selector12~0_combout\,
	datad => \aProcessor|RA|Q\(23),
	combout => \aProcessor|ALU|Selector12~1_combout\);

-- Location: LCCOMB_X18_Y13_N24
\aProcessor|ALU|Selector12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector12~3_combout\ = (\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector12~2_combout\ & (\aProcessor|ALU|RZ~23_combout\)) # (!\aProcessor|ALU|Selector12~2_combout\ & ((\aProcessor|ALU|Selector12~1_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~0_combout\ & (((\aProcessor|ALU|Selector12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|RZ~23_combout\,
	datab => \aProcessor|ALU|Selector26~0_combout\,
	datac => \aProcessor|ALU|Selector12~2_combout\,
	datad => \aProcessor|ALU|Selector12~1_combout\,
	combout => \aProcessor|ALU|Selector12~3_combout\);

-- Location: LCCOMB_X23_Y13_N30
\aProcessor|ALU|Add1~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~46_combout\ = (\aProcessor|RA|Q\(23) & ((\aProcessor|MuxB|ShiftRight0~19_combout\ & (\aProcessor|ALU|Add1~45\ & VCC)) # (!\aProcessor|MuxB|ShiftRight0~19_combout\ & (!\aProcessor|ALU|Add1~45\)))) # (!\aProcessor|RA|Q\(23) & 
-- ((\aProcessor|MuxB|ShiftRight0~19_combout\ & (!\aProcessor|ALU|Add1~45\)) # (!\aProcessor|MuxB|ShiftRight0~19_combout\ & ((\aProcessor|ALU|Add1~45\) # (GND)))))
-- \aProcessor|ALU|Add1~47\ = CARRY((\aProcessor|RA|Q\(23) & (!\aProcessor|MuxB|ShiftRight0~19_combout\ & !\aProcessor|ALU|Add1~45\)) # (!\aProcessor|RA|Q\(23) & ((!\aProcessor|ALU|Add1~45\) # (!\aProcessor|MuxB|ShiftRight0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(23),
	datab => \aProcessor|MuxB|ShiftRight0~19_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~45\,
	combout => \aProcessor|ALU|Add1~46_combout\,
	cout => \aProcessor|ALU|Add1~47\);

-- Location: LCCOMB_X18_Y13_N22
\aProcessor|ALU|Selector12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector12~4_combout\ = (\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|RA|Q\(24)) # ((\aProcessor|ALU|Selector26~2_combout\)))) # (!\aProcessor|ALU|Selector26~3_combout\ & (((!\aProcessor|ALU|Selector26~2_combout\ & 
-- \aProcessor|ALU|Add1~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(24),
	datab => \aProcessor|ALU|Selector26~3_combout\,
	datac => \aProcessor|ALU|Selector26~2_combout\,
	datad => \aProcessor|ALU|Add1~46_combout\,
	combout => \aProcessor|ALU|Selector12~4_combout\);

-- Location: LCCOMB_X18_Y13_N4
\aProcessor|ALU|Selector12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector12~5_combout\ = (\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector12~4_combout\ & (\aProcessor|RA|Q\(23))) # (!\aProcessor|ALU|Selector12~4_combout\ & ((\aProcessor|ALU|Selector12~3_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~2_combout\ & (((\aProcessor|ALU|Selector12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~2_combout\,
	datab => \aProcessor|RA|Q\(23),
	datac => \aProcessor|ALU|Selector12~3_combout\,
	datad => \aProcessor|ALU|Selector12~4_combout\,
	combout => \aProcessor|ALU|Selector12~5_combout\);

-- Location: LCCOMB_X18_Y13_N6
\aProcessor|ALU|Selector12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector12~6_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|ALU|Selector26~4_combout\ & (\aProcessor|RA|Q\(22))) # (!\aProcessor|ALU|Selector26~4_combout\ & ((\aProcessor|ALU|Selector12~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(22),
	datab => \aProcessor|ALU|Selector26~4_combout\,
	datac => \aProcessor|ALU|Selector12~5_combout\,
	datad => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	combout => \aProcessor|ALU|Selector12~6_combout\);

-- Location: LCCOMB_X18_Y13_N10
\aProcessor|ALU|Selector12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector12~7_combout\ = (\aProcessor|ALU|Selector12~6_combout\) # ((\aProcessor|MuxB|ShiftRight0~19_combout\ & \aProcessor|ALU|Selector4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|MuxB|ShiftRight0~19_combout\,
	datac => \aProcessor|ALU|Selector4~0_combout\,
	datad => \aProcessor|ALU|Selector12~6_combout\,
	combout => \aProcessor|ALU|Selector12~7_combout\);

-- Location: LCFF_X18_Y13_N11
\aProcessor|RZ|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector12~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(23));

-- Location: LCFF_X17_Y15_N9
\aProcessor|RY|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[23]~23_combout\,
	sdata => \aProcessor|RZ|Q\(23),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(23));

-- Location: LCFF_X36_Y17_N15
\aProcessor|RegFile|R~503\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~503_regout\);

-- Location: LCFF_X36_Y17_N25
\aProcessor|RegFile|R~471\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~471_regout\);

-- Location: LCCOMB_X30_Y14_N24
\aProcessor|RegFile|R~2071\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2071_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~439_regout\)) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~407_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~439_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~407_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2071_combout\);

-- Location: LCCOMB_X36_Y17_N24
\aProcessor|RegFile|R~2072\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2072_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~2071_combout\ & (\aProcessor|RegFile|R~503_regout\)) # (!\aProcessor|RegFile|R~2071_combout\ & ((\aProcessor|RegFile|R~471_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~2071_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~503_regout\,
	datac => \aProcessor|RegFile|R~471_regout\,
	datad => \aProcessor|RegFile|R~2071_combout\,
	combout => \aProcessor|RegFile|R~2072_combout\);

-- Location: LCCOMB_X34_Y13_N0
\aProcessor|RegFile|R~2064\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2064_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~183_regout\)) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~151_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~183_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~151_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2064_combout\);

-- Location: LCCOMB_X36_Y15_N4
\aProcessor|RegFile|R~2065\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2065_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~2064_combout\ & (\aProcessor|RegFile|R~247_regout\)) # (!\aProcessor|RegFile|R~2064_combout\ & ((\aProcessor|RegFile|R~215_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~2064_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~247_regout\,
	datac => \aProcessor|RegFile|R~215_regout\,
	datad => \aProcessor|RegFile|R~2064_combout\,
	combout => \aProcessor|RegFile|R~2065_combout\);

-- Location: LCFF_X32_Y16_N25
\aProcessor|RegFile|R~119\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~119_regout\);

-- Location: LCCOMB_X35_Y15_N18
\aProcessor|RegFile|R~2068\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2068_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~87_regout\) # ((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~23_regout\ & !\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~87_regout\,
	datac => \aProcessor|RegFile|R~23_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2068_combout\);

-- Location: LCCOMB_X32_Y16_N24
\aProcessor|RegFile|R~2069\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2069_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~2068_combout\ & ((\aProcessor|RegFile|R~119_regout\))) # (!\aProcessor|RegFile|R~2068_combout\ & (\aProcessor|RegFile|R~55_regout\)))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~2068_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~55_regout\,
	datac => \aProcessor|RegFile|R~119_regout\,
	datad => \aProcessor|RegFile|R~2068_combout\,
	combout => \aProcessor|RegFile|R~2069_combout\);

-- Location: LCCOMB_X32_Y12_N20
\aProcessor|RegFile|R~2067\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2067_combout\ = (\aProcessor|RegFile|R~2066_combout\ & ((\aProcessor|RegFile|R~375_regout\) # ((!\aProcessor|IR|Q\(22))))) # (!\aProcessor|RegFile|R~2066_combout\ & (((\aProcessor|RegFile|R~311_regout\ & \aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2066_combout\,
	datab => \aProcessor|RegFile|R~375_regout\,
	datac => \aProcessor|RegFile|R~311_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2067_combout\);

-- Location: LCCOMB_X29_Y19_N30
\aProcessor|RegFile|R~2070\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2070_combout\ = (\aProcessor|IR|Q\(24) & (\aProcessor|IR|Q\(25))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~2067_combout\))) # (!\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~2069_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~2069_combout\,
	datad => \aProcessor|RegFile|R~2067_combout\,
	combout => \aProcessor|RegFile|R~2070_combout\);

-- Location: LCCOMB_X29_Y19_N4
\aProcessor|RegFile|R~2073\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2073_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~2070_combout\ & (\aProcessor|RegFile|R~2072_combout\)) # (!\aProcessor|RegFile|R~2070_combout\ & ((\aProcessor|RegFile|R~2065_combout\))))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~2070_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~2072_combout\,
	datac => \aProcessor|RegFile|R~2065_combout\,
	datad => \aProcessor|RegFile|R~2070_combout\,
	combout => \aProcessor|RegFile|R~2073_combout\);

-- Location: LCFF_X33_Y12_N5
\aProcessor|RegFile|R~919\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~919_regout\);

-- Location: LCFF_X33_Y11_N31
\aProcessor|RegFile|R~791\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~791_regout\);

-- Location: LCFF_X35_Y11_N1
\aProcessor|RegFile|R~535\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~535_regout\);

-- Location: LCFF_X35_Y11_N11
\aProcessor|RegFile|R~663\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~663_regout\);

-- Location: LCCOMB_X35_Y11_N10
\aProcessor|RegFile|R~2058\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2058_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|RegFile|R~663_regout\) # (\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~535_regout\ & ((!\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~535_regout\,
	datac => \aProcessor|RegFile|R~663_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~2058_combout\);

-- Location: LCCOMB_X29_Y12_N30
\aProcessor|RegFile|R~2059\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2059_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~2058_combout\ & (\aProcessor|RegFile|R~919_regout\)) # (!\aProcessor|RegFile|R~2058_combout\ & ((\aProcessor|RegFile|R~791_regout\))))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~2058_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~919_regout\,
	datac => \aProcessor|RegFile|R~791_regout\,
	datad => \aProcessor|RegFile|R~2058_combout\,
	combout => \aProcessor|RegFile|R~2059_combout\);

-- Location: LCCOMB_X36_Y18_N30
\aProcessor|RegFile|R~2056\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2056_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~727_regout\))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~599_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~599_regout\,
	datac => \aProcessor|RegFile|R~727_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~2056_combout\);

-- Location: LCCOMB_X37_Y20_N22
\aProcessor|RegFile|R~2057\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2057_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~2056_combout\ & (\aProcessor|RegFile|R~983_regout\)) # (!\aProcessor|RegFile|R~2056_combout\ & ((\aProcessor|RegFile|R~855_regout\))))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~2056_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~983_regout\,
	datab => \aProcessor|RegFile|R~855_regout\,
	datac => \aProcessor|IR|Q\(25),
	datad => \aProcessor|RegFile|R~2056_combout\,
	combout => \aProcessor|RegFile|R~2057_combout\);

-- Location: LCCOMB_X29_Y19_N26
\aProcessor|RegFile|R~2060\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2060_combout\ = (\aProcessor|IR|Q\(22) & (\aProcessor|IR|Q\(23))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~2057_combout\))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~2059_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~2059_combout\,
	datad => \aProcessor|RegFile|R~2057_combout\,
	combout => \aProcessor|RegFile|R~2060_combout\);

-- Location: LCFF_X38_Y16_N9
\aProcessor|RegFile|R~759\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~759_regout\);

-- Location: LCFF_X38_Y16_N27
\aProcessor|RegFile|R~1015\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(23),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~1015_regout\);

-- Location: LCCOMB_X38_Y16_N8
\aProcessor|RegFile|R~2062\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2062_combout\ = (\aProcessor|RegFile|R~2061_combout\ & (((\aProcessor|RegFile|R~1015_regout\)) # (!\aProcessor|IR|Q\(24)))) # (!\aProcessor|RegFile|R~2061_combout\ & (\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~759_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2061_combout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~759_regout\,
	datad => \aProcessor|RegFile|R~1015_regout\,
	combout => \aProcessor|RegFile|R~2062_combout\);

-- Location: LCCOMB_X29_Y19_N16
\aProcessor|RegFile|R~2063\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2063_combout\ = (\aProcessor|RegFile|R~2060_combout\ & (((\aProcessor|RegFile|R~2062_combout\) # (!\aProcessor|IR|Q\(22))))) # (!\aProcessor|RegFile|R~2060_combout\ & (\aProcessor|RegFile|R~2055_combout\ & ((\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2055_combout\,
	datab => \aProcessor|RegFile|R~2060_combout\,
	datac => \aProcessor|RegFile|R~2062_combout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2063_combout\);

-- Location: LCCOMB_X30_Y15_N14
\aProcessor|RegFile|R~2074\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2074_combout\ = (\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~2063_combout\))) # (!\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~2073_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~2073_combout\,
	datad => \aProcessor|RegFile|R~2063_combout\,
	combout => \aProcessor|RegFile|R~2074_combout\);

-- Location: LCFF_X30_Y15_N15
\aProcessor|RB|Q[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~2074_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(23));

-- Location: LCCOMB_X22_Y15_N26
\aProcessor|MuxB|ShiftRight0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~19_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(21) & ((!\aProcessor|CSG|SelectSignals|Extend\(0))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|RB|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|IR|Q\(21),
	datac => \aProcessor|RB|Q\(23),
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|MuxB|ShiftRight0~19_combout\);

-- Location: LCCOMB_X23_Y12_N0
\aProcessor|ALU|Add1~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~48_combout\ = ((\aProcessor|RA|Q\(24) $ (\aProcessor|MuxB|ShiftRight0~30_combout\ $ (!\aProcessor|ALU|Add1~47\)))) # (GND)
-- \aProcessor|ALU|Add1~49\ = CARRY((\aProcessor|RA|Q\(24) & ((\aProcessor|MuxB|ShiftRight0~30_combout\) # (!\aProcessor|ALU|Add1~47\))) # (!\aProcessor|RA|Q\(24) & (\aProcessor|MuxB|ShiftRight0~30_combout\ & !\aProcessor|ALU|Add1~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(24),
	datab => \aProcessor|MuxB|ShiftRight0~30_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~47\,
	combout => \aProcessor|ALU|Add1~48_combout\,
	cout => \aProcessor|ALU|Add1~49\);

-- Location: LCCOMB_X23_Y12_N2
\aProcessor|ALU|Add1~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~50_combout\ = (\aProcessor|RA|Q\(25) & ((\aProcessor|MuxB|ShiftRight0~20_combout\ & (\aProcessor|ALU|Add1~49\ & VCC)) # (!\aProcessor|MuxB|ShiftRight0~20_combout\ & (!\aProcessor|ALU|Add1~49\)))) # (!\aProcessor|RA|Q\(25) & 
-- ((\aProcessor|MuxB|ShiftRight0~20_combout\ & (!\aProcessor|ALU|Add1~49\)) # (!\aProcessor|MuxB|ShiftRight0~20_combout\ & ((\aProcessor|ALU|Add1~49\) # (GND)))))
-- \aProcessor|ALU|Add1~51\ = CARRY((\aProcessor|RA|Q\(25) & (!\aProcessor|MuxB|ShiftRight0~20_combout\ & !\aProcessor|ALU|Add1~49\)) # (!\aProcessor|RA|Q\(25) & ((!\aProcessor|ALU|Add1~49\) # (!\aProcessor|MuxB|ShiftRight0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(25),
	datab => \aProcessor|MuxB|ShiftRight0~20_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~49\,
	combout => \aProcessor|ALU|Add1~50_combout\,
	cout => \aProcessor|ALU|Add1~51\);

-- Location: LCCOMB_X23_Y12_N4
\aProcessor|ALU|Add1~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~52_combout\ = ((\aProcessor|RA|Q\(26) $ (\aProcessor|MuxB|ShiftRight0~21_combout\ $ (!\aProcessor|ALU|Add1~51\)))) # (GND)
-- \aProcessor|ALU|Add1~53\ = CARRY((\aProcessor|RA|Q\(26) & ((\aProcessor|MuxB|ShiftRight0~21_combout\) # (!\aProcessor|ALU|Add1~51\))) # (!\aProcessor|RA|Q\(26) & (\aProcessor|MuxB|ShiftRight0~21_combout\ & !\aProcessor|ALU|Add1~51\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(26),
	datab => \aProcessor|MuxB|ShiftRight0~21_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~51\,
	combout => \aProcessor|ALU|Add1~52_combout\,
	cout => \aProcessor|ALU|Add1~53\);

-- Location: LCCOMB_X22_Y16_N4
\aProcessor|ALU|RZ~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~26_combout\ = (\aProcessor|RA|Q\(26) & \aProcessor|MuxB|ShiftRight0~21_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(26),
	datac => \aProcessor|MuxB|ShiftRight0~21_combout\,
	combout => \aProcessor|ALU|RZ~26_combout\);

-- Location: LCFF_X35_Y20_N9
\aProcessor|RegFile|R~761\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~761_regout\);

-- Location: LCFF_X35_Y20_N23
\aProcessor|RegFile|R~1017\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~1017_regout\);

-- Location: LCCOMB_X35_Y20_N20
\aProcessor|RegFile|R~2146\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2146_combout\ = (\aProcessor|RegFile|R~2145_combout\ & (((\aProcessor|RegFile|R~1017_regout\) # (!\aProcessor|IR|Q\(24))))) # (!\aProcessor|RegFile|R~2145_combout\ & (\aProcessor|RegFile|R~761_regout\ & (\aProcessor|IR|Q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2145_combout\,
	datab => \aProcessor|RegFile|R~761_regout\,
	datac => \aProcessor|IR|Q\(24),
	datad => \aProcessor|RegFile|R~1017_regout\,
	combout => \aProcessor|RegFile|R~2146_combout\);

-- Location: LCCOMB_X34_Y19_N18
\aProcessor|RegFile|R~953feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~953feeder_combout\ = \aProcessor|RY|Q\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(25),
	combout => \aProcessor|RegFile|R~953feeder_combout\);

-- Location: LCFF_X34_Y19_N19
\aProcessor|RegFile|R~953\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~953feeder_combout\,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~953_regout\);

-- Location: LCCOMB_X30_Y17_N26
\aProcessor|RegFile|R~697feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~697feeder_combout\ = \aProcessor|RY|Q\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(25),
	combout => \aProcessor|RegFile|R~697feeder_combout\);

-- Location: LCFF_X30_Y17_N27
\aProcessor|RegFile|R~697\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~697feeder_combout\,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~697_regout\);

-- Location: LCFF_X32_Y20_N27
\aProcessor|RegFile|R~825\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~825_regout\);

-- Location: LCFF_X32_Y20_N13
\aProcessor|RegFile|R~569\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~569_regout\);

-- Location: LCCOMB_X32_Y20_N12
\aProcessor|RegFile|R~2138\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2138_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~825_regout\) # ((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & (((\aProcessor|RegFile|R~569_regout\ & !\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~825_regout\,
	datac => \aProcessor|RegFile|R~569_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~2138_combout\);

-- Location: LCCOMB_X31_Y19_N4
\aProcessor|RegFile|R~2139\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2139_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~2138_combout\ & (\aProcessor|RegFile|R~953_regout\)) # (!\aProcessor|RegFile|R~2138_combout\ & ((\aProcessor|RegFile|R~697_regout\))))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~2138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~953_regout\,
	datac => \aProcessor|RegFile|R~697_regout\,
	datad => \aProcessor|RegFile|R~2138_combout\,
	combout => \aProcessor|RegFile|R~2139_combout\);

-- Location: LCCOMB_X30_Y14_N22
\aProcessor|RegFile|R~2147\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2147_combout\ = (\aProcessor|RegFile|R~2144_combout\ & (((\aProcessor|RegFile|R~2146_combout\)) # (!\aProcessor|IR|Q\(22)))) # (!\aProcessor|RegFile|R~2144_combout\ & (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~2139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2144_combout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~2146_combout\,
	datad => \aProcessor|RegFile|R~2139_combout\,
	combout => \aProcessor|RegFile|R~2147_combout\);

-- Location: LCFF_X32_Y12_N29
\aProcessor|RegFile|R~377\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~377_regout\);

-- Location: LCFF_X32_Y12_N15
\aProcessor|RegFile|R~313\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~313_regout\);

-- Location: LCFF_X37_Y12_N25
\aProcessor|RegFile|R~345\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~345_regout\);

-- Location: LCCOMB_X37_Y12_N24
\aProcessor|RegFile|R~2150\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2150_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~345_regout\) # (\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~281_regout\ & ((!\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~281_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~345_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2150_combout\);

-- Location: LCCOMB_X32_Y12_N14
\aProcessor|RegFile|R~2151\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2151_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~2150_combout\ & (\aProcessor|RegFile|R~377_regout\)) # (!\aProcessor|RegFile|R~2150_combout\ & ((\aProcessor|RegFile|R~313_regout\))))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~2150_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~377_regout\,
	datac => \aProcessor|RegFile|R~313_regout\,
	datad => \aProcessor|RegFile|R~2150_combout\,
	combout => \aProcessor|RegFile|R~2151_combout\);

-- Location: LCFF_X32_Y16_N5
\aProcessor|RegFile|R~121\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~121_regout\);

-- Location: LCFF_X32_Y16_N23
\aProcessor|RegFile|R~57\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~57_regout\);

-- Location: LCCOMB_X32_Y16_N22
\aProcessor|RegFile|R~2153\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2153_combout\ = (\aProcessor|RegFile|R~2152_combout\ & ((\aProcessor|RegFile|R~121_regout\) # ((!\aProcessor|IR|Q\(22))))) # (!\aProcessor|RegFile|R~2152_combout\ & (((\aProcessor|RegFile|R~57_regout\ & \aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2152_combout\,
	datab => \aProcessor|RegFile|R~121_regout\,
	datac => \aProcessor|RegFile|R~57_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2153_combout\);

-- Location: LCCOMB_X31_Y14_N28
\aProcessor|RegFile|R~2154\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2154_combout\ = (\aProcessor|IR|Q\(24) & (\aProcessor|IR|Q\(25))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~2151_combout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~2153_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~2151_combout\,
	datad => \aProcessor|RegFile|R~2153_combout\,
	combout => \aProcessor|RegFile|R~2154_combout\);

-- Location: LCFF_X36_Y13_N27
\aProcessor|RegFile|R~505\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~505_regout\);

-- Location: LCFF_X36_Y13_N13
\aProcessor|RegFile|R~473\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~473_regout\);

-- Location: LCCOMB_X36_Y13_N12
\aProcessor|RegFile|R~2156\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2156_combout\ = (\aProcessor|RegFile|R~2155_combout\ & ((\aProcessor|RegFile|R~505_regout\) # ((!\aProcessor|IR|Q\(23))))) # (!\aProcessor|RegFile|R~2155_combout\ & (((\aProcessor|RegFile|R~473_regout\ & \aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2155_combout\,
	datab => \aProcessor|RegFile|R~505_regout\,
	datac => \aProcessor|RegFile|R~473_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~2156_combout\);

-- Location: LCFF_X32_Y13_N11
\aProcessor|RegFile|R~153\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~153_regout\);

-- Location: LCCOMB_X32_Y13_N10
\aProcessor|RegFile|R~2148\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2148_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~185_regout\)) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~153_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~185_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~153_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2148_combout\);

-- Location: LCFF_X36_Y15_N9
\aProcessor|RegFile|R~217\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~217_regout\);

-- Location: LCCOMB_X36_Y15_N8
\aProcessor|RegFile|R~2149\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2149_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~2148_combout\ & ((\aProcessor|RegFile|R~249_regout\))) # (!\aProcessor|RegFile|R~2148_combout\ & (\aProcessor|RegFile|R~217_regout\)))) # (!\aProcessor|IR|Q\(23) & 
-- (\aProcessor|RegFile|R~2148_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~2148_combout\,
	datac => \aProcessor|RegFile|R~217_regout\,
	datad => \aProcessor|RegFile|R~249_regout\,
	combout => \aProcessor|RegFile|R~2149_combout\);

-- Location: LCCOMB_X31_Y14_N6
\aProcessor|RegFile|R~2157\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2157_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~2154_combout\ & (\aProcessor|RegFile|R~2156_combout\)) # (!\aProcessor|RegFile|R~2154_combout\ & ((\aProcessor|RegFile|R~2149_combout\))))) # (!\aProcessor|IR|Q\(24) & 
-- (\aProcessor|RegFile|R~2154_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~2154_combout\,
	datac => \aProcessor|RegFile|R~2156_combout\,
	datad => \aProcessor|RegFile|R~2149_combout\,
	combout => \aProcessor|RegFile|R~2157_combout\);

-- Location: LCCOMB_X23_Y15_N6
\aProcessor|RegFile|R~2158\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2158_combout\ = (\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~2147_combout\)) # (!\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~2157_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~2147_combout\,
	datad => \aProcessor|RegFile|R~2157_combout\,
	combout => \aProcessor|RegFile|R~2158_combout\);

-- Location: LCFF_X23_Y15_N7
\aProcessor|RB|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~2158_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(25));

-- Location: LCFF_X18_Y12_N13
\aProcessor|RM|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RB|Q\(25),
	sload => VCC,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(25));

-- Location: LCCOMB_X18_Y12_N16
\Memory|RAM1|mem_bank~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~57_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(25)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|RAM1|mem_bank~57_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(25),
	combout => \Memory|RAM1|mem_bank~57_combout\);

-- Location: LCCOMB_X18_Y12_N22
\Memory|RAM1|mem_bank~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~25_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~25_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~25_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(25),
	combout => \Memory|RAM1|mem_bank~25_combout\);

-- Location: LCCOMB_X19_Y12_N12
\aProcessor|RY|Q[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[25]~25_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~57_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(0),
	datab => \Memory|RAM1|mem_bank~57_combout\,
	datad => \Memory|RAM1|mem_bank~25_combout\,
	combout => \aProcessor|RY|Q[25]~25_combout\);

-- Location: LCFF_X30_Y13_N31
\aProcessor|RegFile|R~664\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~664_regout\);

-- Location: LCFF_X30_Y13_N17
\aProcessor|RegFile|R~536\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~536_regout\);

-- Location: LCFF_X34_Y16_N5
\aProcessor|RegFile|R~792\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~792_regout\);

-- Location: LCCOMB_X30_Y15_N2
\aProcessor|RegFile|R~2100\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2100_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24)) # (\aProcessor|RegFile|R~792_regout\)))) # (!\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~536_regout\ & (!\aProcessor|IR|Q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~536_regout\,
	datac => \aProcessor|IR|Q\(24),
	datad => \aProcessor|RegFile|R~792_regout\,
	combout => \aProcessor|RegFile|R~2100_combout\);

-- Location: LCCOMB_X30_Y15_N16
\aProcessor|RegFile|R~2101\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2101_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~2100_combout\ & (\aProcessor|RegFile|R~920_regout\)) # (!\aProcessor|RegFile|R~2100_combout\ & ((\aProcessor|RegFile|R~664_regout\))))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~2100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~920_regout\,
	datab => \aProcessor|RegFile|R~664_regout\,
	datac => \aProcessor|IR|Q\(24),
	datad => \aProcessor|RegFile|R~2100_combout\,
	combout => \aProcessor|RegFile|R~2101_combout\);

-- Location: LCFF_X34_Y19_N27
\aProcessor|RegFile|R~952\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~952_regout\);

-- Location: LCFF_X34_Y19_N17
\aProcessor|RegFile|R~824\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~824_regout\);

-- Location: LCCOMB_X34_Y19_N16
\aProcessor|RegFile|R~2099\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2099_combout\ = (\aProcessor|RegFile|R~2098_combout\ & ((\aProcessor|RegFile|R~952_regout\) # ((!\aProcessor|IR|Q\(25))))) # (!\aProcessor|RegFile|R~2098_combout\ & (((\aProcessor|RegFile|R~824_regout\ & \aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2098_combout\,
	datab => \aProcessor|RegFile|R~952_regout\,
	datac => \aProcessor|RegFile|R~824_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~2099_combout\);

-- Location: LCCOMB_X30_Y14_N30
\aProcessor|RegFile|R~2102\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2102_combout\ = (\aProcessor|IR|Q\(23) & (\aProcessor|IR|Q\(22))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~2099_combout\))) # (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~2101_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~2101_combout\,
	datad => \aProcessor|RegFile|R~2099_combout\,
	combout => \aProcessor|RegFile|R~2102_combout\);

-- Location: LCFF_X37_Y18_N1
\aProcessor|RegFile|R~856\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~856_regout\);

-- Location: LCFF_X37_Y18_N27
\aProcessor|RegFile|R~600\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~600_regout\);

-- Location: LCCOMB_X37_Y18_N26
\aProcessor|RegFile|R~2096\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2096_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~856_regout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~600_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~856_regout\,
	datac => \aProcessor|RegFile|R~600_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~2096_combout\);

-- Location: LCCOMB_X30_Y17_N22
\aProcessor|RegFile|R~2097\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2097_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~2096_combout\ & (\aProcessor|RegFile|R~984_regout\)) # (!\aProcessor|RegFile|R~2096_combout\ & ((\aProcessor|RegFile|R~728_regout\))))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~2096_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~984_regout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~728_regout\,
	datad => \aProcessor|RegFile|R~2096_combout\,
	combout => \aProcessor|RegFile|R~2097_combout\);

-- Location: LCFF_X31_Y20_N9
\aProcessor|RegFile|R~632\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~632_regout\);

-- Location: LCCOMB_X31_Y20_N8
\aProcessor|RegFile|R~2103\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2103_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~760_regout\) # ((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & (((\aProcessor|RegFile|R~632_regout\ & !\aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~760_regout\,
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~632_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~2103_combout\);

-- Location: LCCOMB_X41_Y16_N10
\aProcessor|RegFile|R~888feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~888feeder_combout\ = \aProcessor|RY|Q\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(24),
	combout => \aProcessor|RegFile|R~888feeder_combout\);

-- Location: LCFF_X41_Y16_N11
\aProcessor|RegFile|R~888\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~888feeder_combout\,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~888_regout\);

-- Location: LCCOMB_X30_Y20_N14
\aProcessor|RegFile|R~2104\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2104_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~2103_combout\ & (\aProcessor|RegFile|R~1016_regout\)) # (!\aProcessor|RegFile|R~2103_combout\ & ((\aProcessor|RegFile|R~888_regout\))))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~2103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1016_regout\,
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~2103_combout\,
	datad => \aProcessor|RegFile|R~888_regout\,
	combout => \aProcessor|RegFile|R~2104_combout\);

-- Location: LCCOMB_X30_Y14_N0
\aProcessor|RegFile|R~2105\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2105_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~2102_combout\ & ((\aProcessor|RegFile|R~2104_combout\))) # (!\aProcessor|RegFile|R~2102_combout\ & (\aProcessor|RegFile|R~2097_combout\)))) # (!\aProcessor|IR|Q\(23) & 
-- (\aProcessor|RegFile|R~2102_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~2102_combout\,
	datac => \aProcessor|RegFile|R~2097_combout\,
	datad => \aProcessor|RegFile|R~2104_combout\,
	combout => \aProcessor|RegFile|R~2105_combout\);

-- Location: LCFF_X32_Y12_N1
\aProcessor|RegFile|R~376\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~376_regout\);

-- Location: LCFF_X32_Y12_N11
\aProcessor|RegFile|R~312\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~312_regout\);

-- Location: LCFF_X34_Y16_N19
\aProcessor|RegFile|R~280\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~280_regout\);

-- Location: LCCOMB_X34_Y16_N18
\aProcessor|RegFile|R~2106\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2106_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~312_regout\)) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~280_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~312_regout\,
	datac => \aProcessor|RegFile|R~280_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2106_combout\);

-- Location: LCCOMB_X28_Y19_N26
\aProcessor|RegFile|R~2107\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2107_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~2106_combout\ & ((\aProcessor|RegFile|R~376_regout\))) # (!\aProcessor|RegFile|R~2106_combout\ & (\aProcessor|RegFile|R~344_regout\)))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~2106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~344_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~376_regout\,
	datad => \aProcessor|RegFile|R~2106_combout\,
	combout => \aProcessor|RegFile|R~2107_combout\);

-- Location: LCFF_X35_Y14_N9
\aProcessor|RegFile|R~472\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~472_regout\);

-- Location: LCFF_X35_Y14_N27
\aProcessor|RegFile|R~408\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~408_regout\);

-- Location: LCCOMB_X35_Y14_N26
\aProcessor|RegFile|R~2113\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2113_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~472_regout\) # ((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~408_regout\ & !\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~472_regout\,
	datac => \aProcessor|RegFile|R~408_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2113_combout\);

-- Location: LCCOMB_X30_Y14_N2
\aProcessor|RegFile|R~440feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~440feeder_combout\ = \aProcessor|RY|Q\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(24),
	combout => \aProcessor|RegFile|R~440feeder_combout\);

-- Location: LCFF_X30_Y14_N3
\aProcessor|RegFile|R~440\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~440feeder_combout\,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~440_regout\);

-- Location: LCCOMB_X28_Y18_N20
\aProcessor|RegFile|R~2114\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2114_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~2113_combout\ & (\aProcessor|RegFile|R~504_regout\)) # (!\aProcessor|RegFile|R~2113_combout\ & ((\aProcessor|RegFile|R~440_regout\))))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~2113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~504_regout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~2113_combout\,
	datad => \aProcessor|RegFile|R~440_regout\,
	combout => \aProcessor|RegFile|R~2114_combout\);

-- Location: LCFF_X34_Y18_N31
\aProcessor|RegFile|R~56\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~56_regout\);

-- Location: LCFF_X34_Y18_N25
\aProcessor|RegFile|R~24\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~24_regout\);

-- Location: LCCOMB_X34_Y18_N24
\aProcessor|RegFile|R~2110\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2110_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~56_regout\)) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~24_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~56_regout\,
	datac => \aProcessor|RegFile|R~24_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2110_combout\);

-- Location: LCFF_X35_Y18_N31
\aProcessor|RegFile|R~88\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~88_regout\);

-- Location: LCFF_X35_Y18_N1
\aProcessor|RegFile|R~120\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~120_regout\);

-- Location: LCCOMB_X35_Y18_N30
\aProcessor|RegFile|R~2111\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2111_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~2110_combout\ & ((\aProcessor|RegFile|R~120_regout\))) # (!\aProcessor|RegFile|R~2110_combout\ & (\aProcessor|RegFile|R~88_regout\)))) # (!\aProcessor|IR|Q\(23) & 
-- (\aProcessor|RegFile|R~2110_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~2110_combout\,
	datac => \aProcessor|RegFile|R~88_regout\,
	datad => \aProcessor|RegFile|R~120_regout\,
	combout => \aProcessor|RegFile|R~2111_combout\);

-- Location: LCFF_X34_Y12_N9
\aProcessor|RegFile|R~184\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~184_regout\);

-- Location: LCFF_X36_Y12_N15
\aProcessor|RegFile|R~216\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~216_regout\);

-- Location: LCCOMB_X36_Y12_N14
\aProcessor|RegFile|R~2108\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2108_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~216_regout\))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~152_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~152_regout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~216_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~2108_combout\);

-- Location: LCCOMB_X34_Y12_N8
\aProcessor|RegFile|R~2109\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2109_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~2108_combout\ & (\aProcessor|RegFile|R~248_regout\)) # (!\aProcessor|RegFile|R~2108_combout\ & ((\aProcessor|RegFile|R~184_regout\))))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~2108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~248_regout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~184_regout\,
	datad => \aProcessor|RegFile|R~2108_combout\,
	combout => \aProcessor|RegFile|R~2109_combout\);

-- Location: LCCOMB_X28_Y19_N12
\aProcessor|RegFile|R~2112\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2112_combout\ = (\aProcessor|IR|Q\(25) & (\aProcessor|IR|Q\(24))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~2109_combout\))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~2111_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|IR|Q\(24),
	datac => \aProcessor|RegFile|R~2111_combout\,
	datad => \aProcessor|RegFile|R~2109_combout\,
	combout => \aProcessor|RegFile|R~2112_combout\);

-- Location: LCCOMB_X28_Y19_N18
\aProcessor|RegFile|R~2115\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2115_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~2112_combout\ & ((\aProcessor|RegFile|R~2114_combout\))) # (!\aProcessor|RegFile|R~2112_combout\ & (\aProcessor|RegFile|R~2107_combout\)))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~2112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~2107_combout\,
	datac => \aProcessor|RegFile|R~2114_combout\,
	datad => \aProcessor|RegFile|R~2112_combout\,
	combout => \aProcessor|RegFile|R~2115_combout\);

-- Location: LCCOMB_X23_Y19_N4
\aProcessor|RegFile|R~2116\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2116_combout\ = (\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~2105_combout\)) # (!\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~2115_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~2105_combout\,
	datad => \aProcessor|RegFile|R~2115_combout\,
	combout => \aProcessor|RegFile|R~2116_combout\);

-- Location: LCFF_X23_Y19_N5
\aProcessor|RB|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~2116_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(24));

-- Location: LCCOMB_X18_Y18_N22
\aProcessor|RM|Q[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RM|Q[24]~feeder_combout\ = \aProcessor|RB|Q\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RB|Q\(24),
	combout => \aProcessor|RM|Q[24]~feeder_combout\);

-- Location: LCFF_X18_Y18_N23
\aProcessor|RM|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RM|Q[24]~feeder_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RM|Q\(24));

-- Location: LCCOMB_X18_Y18_N14
\Memory|RAM1|mem_bank~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~56_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(24)))) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~56_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~56_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(24),
	combout => \Memory|RAM1|mem_bank~56_combout\);

-- Location: LCCOMB_X18_Y18_N28
\Memory|RAM1|mem_bank~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Memory|RAM1|mem_bank~24_combout\ = (GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & (\Memory|RAM1|mem_bank~24_combout\)) # (!GLOBAL(\aProcessor|InstAddGen|PC[0]~clkctrl_outclk\) & ((\aProcessor|RM|Q\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Memory|RAM1|mem_bank~24_combout\,
	datac => \aProcessor|InstAddGen|PC[0]~clkctrl_outclk\,
	datad => \aProcessor|RM|Q\(24),
	combout => \Memory|RAM1|mem_bank~24_combout\);

-- Location: LCCOMB_X18_Y18_N24
\aProcessor|RY|Q[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RY|Q[24]~24_combout\ = (\aProcessor|InstAddGen|PC\(0) & (\Memory|RAM1|mem_bank~56_combout\)) # (!\aProcessor|InstAddGen|PC\(0) & ((\Memory|RAM1|mem_bank~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|InstAddGen|PC\(0),
	datab => \Memory|RAM1|mem_bank~56_combout\,
	datad => \Memory|RAM1|mem_bank~24_combout\,
	combout => \aProcessor|RY|Q[24]~24_combout\);

-- Location: LCCOMB_X17_Y15_N0
\aProcessor|ALU|Selector11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector11~0_combout\ = (\aProcessor|ALU|Selector4~0_combout\ & \aProcessor|MuxB|ShiftRight0~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|ALU|Selector4~0_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~30_combout\,
	combout => \aProcessor|ALU|Selector11~0_combout\);

-- Location: LCCOMB_X19_Y16_N24
\aProcessor|ALU|Selector11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector11~1_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RA|Q\(23) & \aProcessor|ALU|Selector26~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|RA|Q\(23),
	datad => \aProcessor|ALU|Selector26~4_combout\,
	combout => \aProcessor|ALU|Selector11~1_combout\);

-- Location: LCCOMB_X21_Y17_N16
\aProcessor|ALU|Add3~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~48_combout\ = (\aProcessor|RA|Q\(24) & (!\aProcessor|ALU|Add3~47\ & VCC)) # (!\aProcessor|RA|Q\(24) & (\aProcessor|ALU|Add3~47\ $ (GND)))
-- \aProcessor|ALU|Add3~49\ = CARRY((!\aProcessor|RA|Q\(24) & !\aProcessor|ALU|Add3~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(24),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~47\,
	combout => \aProcessor|ALU|Add3~48_combout\,
	cout => \aProcessor|ALU|Add3~49\);

-- Location: LCCOMB_X17_Y16_N22
\aProcessor|ALU|Selector11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector11~2_combout\ = (\aProcessor|RA|Q\(24) & (((!\aProcessor|MuxB|ShiftRight0~30_combout\ & !\aProcessor|CSG|SelectSignals|ALU_Op\(0))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1)))) # (!\aProcessor|RA|Q\(24) & 
-- (((\aProcessor|MuxB|ShiftRight0~30_combout\) # (\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|RA|Q\(24),
	datac => \aProcessor|MuxB|ShiftRight0~30_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector11~2_combout\);

-- Location: LCCOMB_X17_Y16_N24
\aProcessor|ALU|Selector11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector11~3_combout\ = (\aProcessor|ALU|Selector11~2_combout\ & ((\aProcessor|CSG|SelectSignals|ALU_Op\(1)) # ((\aProcessor|ALU|Add3~48_combout\) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datac => \aProcessor|ALU|Add3~48_combout\,
	datad => \aProcessor|ALU|Selector11~2_combout\,
	combout => \aProcessor|ALU|Selector11~3_combout\);

-- Location: LCCOMB_X18_Y15_N16
\aProcessor|ALU|Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~48_combout\ = (\aProcessor|RA|Q\(24) & (\aProcessor|ALU|Add0~47\ $ (GND))) # (!\aProcessor|RA|Q\(24) & (!\aProcessor|ALU|Add0~47\ & VCC))
-- \aProcessor|ALU|Add0~49\ = CARRY((\aProcessor|RA|Q\(24) & !\aProcessor|ALU|Add0~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(24),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~47\,
	combout => \aProcessor|ALU|Add0~48_combout\,
	cout => \aProcessor|ALU|Add0~49\);

-- Location: LCCOMB_X17_Y16_N14
\aProcessor|ALU|Selector11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector11~4_combout\ = (\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector26~1_combout\) # ((\aProcessor|ALU|Selector11~3_combout\)))) # (!\aProcessor|ALU|Selector26~0_combout\ & (!\aProcessor|ALU|Selector26~1_combout\ & 
-- ((\aProcessor|ALU|Add0~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~0_combout\,
	datab => \aProcessor|ALU|Selector26~1_combout\,
	datac => \aProcessor|ALU|Selector11~3_combout\,
	datad => \aProcessor|ALU|Add0~48_combout\,
	combout => \aProcessor|ALU|Selector11~4_combout\);

-- Location: LCCOMB_X21_Y15_N16
\aProcessor|ALU|Add2~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~48_combout\ = ((\aProcessor|RA|Q\(24) $ (\aProcessor|MuxB|ShiftRight0~30_combout\ $ (\aProcessor|ALU|Add2~47\)))) # (GND)
-- \aProcessor|ALU|Add2~49\ = CARRY((\aProcessor|RA|Q\(24) & ((!\aProcessor|ALU|Add2~47\) # (!\aProcessor|MuxB|ShiftRight0~30_combout\))) # (!\aProcessor|RA|Q\(24) & (!\aProcessor|MuxB|ShiftRight0~30_combout\ & !\aProcessor|ALU|Add2~47\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(24),
	datab => \aProcessor|MuxB|ShiftRight0~30_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~47\,
	combout => \aProcessor|ALU|Add2~48_combout\,
	cout => \aProcessor|ALU|Add2~49\);

-- Location: LCCOMB_X17_Y16_N30
\aProcessor|ALU|Selector11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector11~5_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & ((\aProcessor|ALU|Selector11~4_combout\ & (\aProcessor|ALU|RZ~24_combout\)) # (!\aProcessor|ALU|Selector11~4_combout\ & ((\aProcessor|ALU|Add2~48_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~1_combout\ & (((\aProcessor|ALU|Selector11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|RZ~24_combout\,
	datab => \aProcessor|ALU|Selector26~1_combout\,
	datac => \aProcessor|ALU|Selector11~4_combout\,
	datad => \aProcessor|ALU|Add2~48_combout\,
	combout => \aProcessor|ALU|Selector11~5_combout\);

-- Location: LCCOMB_X17_Y16_N0
\aProcessor|ALU|Selector11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector11~6_combout\ = (\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector26~3_combout\) # ((\aProcessor|ALU|Selector11~5_combout\)))) # (!\aProcessor|ALU|Selector26~2_combout\ & (!\aProcessor|ALU|Selector26~3_combout\ & 
-- (\aProcessor|ALU|Add1~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~2_combout\,
	datab => \aProcessor|ALU|Selector26~3_combout\,
	datac => \aProcessor|ALU|Add1~48_combout\,
	datad => \aProcessor|ALU|Selector11~5_combout\,
	combout => \aProcessor|ALU|Selector11~6_combout\);

-- Location: LCCOMB_X17_Y16_N6
\aProcessor|ALU|Selector11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector11~7_combout\ = (\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|ALU|Selector11~6_combout\ & ((\aProcessor|RA|Q\(24)))) # (!\aProcessor|ALU|Selector11~6_combout\ & (\aProcessor|RA|Q\(25))))) # 
-- (!\aProcessor|ALU|Selector26~3_combout\ & (((\aProcessor|ALU|Selector11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(25),
	datab => \aProcessor|RA|Q\(24),
	datac => \aProcessor|ALU|Selector26~3_combout\,
	datad => \aProcessor|ALU|Selector11~6_combout\,
	combout => \aProcessor|ALU|Selector11~7_combout\);

-- Location: LCCOMB_X17_Y16_N26
\aProcessor|ALU|Selector11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector11~8_combout\ = (\aProcessor|ALU|Selector11~0_combout\) # ((\aProcessor|ALU|Selector11~1_combout\) # ((\aProcessor|ALU|Selector34~8_combout\ & \aProcessor|ALU|Selector11~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector34~8_combout\,
	datab => \aProcessor|ALU|Selector11~0_combout\,
	datac => \aProcessor|ALU|Selector11~1_combout\,
	datad => \aProcessor|ALU|Selector11~7_combout\,
	combout => \aProcessor|ALU|Selector11~8_combout\);

-- Location: LCFF_X17_Y16_N27
\aProcessor|RZ|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector11~8_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(24));

-- Location: LCFF_X18_Y18_N25
\aProcessor|RY|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[24]~24_combout\,
	sdata => \aProcessor|RZ|Q\(24),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(24));

-- Location: LCCOMB_X36_Y18_N26
\aProcessor|RegFile|R~728feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~728feeder_combout\ = \aProcessor|RY|Q\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(24),
	combout => \aProcessor|RegFile|R~728feeder_combout\);

-- Location: LCFF_X36_Y18_N27
\aProcessor|RegFile|R~728\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~728feeder_combout\,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~728_regout\);

-- Location: LCCOMB_X37_Y18_N0
\aProcessor|RegFile|R~2117\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2117_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~856_regout\))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~600_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~600_regout\,
	datac => \aProcessor|RegFile|R~856_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~2117_combout\);

-- Location: LCCOMB_X30_Y17_N4
\aProcessor|RegFile|R~2118\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2118_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~2117_combout\ & (\aProcessor|RegFile|R~984_regout\)) # (!\aProcessor|RegFile|R~2117_combout\ & ((\aProcessor|RegFile|R~728_regout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~2117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~984_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~728_regout\,
	datad => \aProcessor|RegFile|R~2117_combout\,
	combout => \aProcessor|RegFile|R~2118_combout\);

-- Location: LCFF_X34_Y20_N5
\aProcessor|RegFile|R~696\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~696_regout\);

-- Location: LCFF_X34_Y20_N11
\aProcessor|RegFile|R~568\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~568_regout\);

-- Location: LCCOMB_X34_Y20_N10
\aProcessor|RegFile|R~2119\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2119_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~696_regout\) # ((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & (((\aProcessor|RegFile|R~568_regout\ & !\aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~696_regout\,
	datac => \aProcessor|RegFile|R~568_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~2119_combout\);

-- Location: LCCOMB_X34_Y19_N8
\aProcessor|RegFile|R~2120\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2120_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~2119_combout\ & ((\aProcessor|RegFile|R~952_regout\))) # (!\aProcessor|RegFile|R~2119_combout\ & (\aProcessor|RegFile|R~824_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~2119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~824_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~2119_combout\,
	datad => \aProcessor|RegFile|R~952_regout\,
	combout => \aProcessor|RegFile|R~2120_combout\);

-- Location: LCCOMB_X30_Y13_N16
\aProcessor|RegFile|R~2121\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2121_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29)) # ((\aProcessor|RegFile|R~792_regout\)))) # (!\aProcessor|IR|Q\(30) & (!\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~536_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~536_regout\,
	datad => \aProcessor|RegFile|R~792_regout\,
	combout => \aProcessor|RegFile|R~2121_combout\);

-- Location: LCCOMB_X30_Y18_N10
\aProcessor|RegFile|R~920feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~920feeder_combout\ = \aProcessor|RY|Q\(24)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(24),
	combout => \aProcessor|RegFile|R~920feeder_combout\);

-- Location: LCFF_X30_Y18_N11
\aProcessor|RegFile|R~920\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~920feeder_combout\,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~920_regout\);

-- Location: LCCOMB_X30_Y15_N18
\aProcessor|RegFile|R~2122\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2122_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~2121_combout\ & ((\aProcessor|RegFile|R~920_regout\))) # (!\aProcessor|RegFile|R~2121_combout\ & (\aProcessor|RegFile|R~664_regout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~2121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~664_regout\,
	datac => \aProcessor|RegFile|R~2121_combout\,
	datad => \aProcessor|RegFile|R~920_regout\,
	combout => \aProcessor|RegFile|R~2122_combout\);

-- Location: LCCOMB_X31_Y19_N6
\aProcessor|RegFile|R~2123\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2123_combout\ = (\aProcessor|IR|Q\(28) & (\aProcessor|IR|Q\(27))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~2120_combout\)) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~2122_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~2120_combout\,
	datad => \aProcessor|RegFile|R~2122_combout\,
	combout => \aProcessor|RegFile|R~2123_combout\);

-- Location: LCCOMB_X31_Y17_N10
\aProcessor|RegFile|R~2126\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2126_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~2123_combout\ & (\aProcessor|RegFile|R~2125_combout\)) # (!\aProcessor|RegFile|R~2123_combout\ & ((\aProcessor|RegFile|R~2118_combout\))))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~2123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2125_combout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~2118_combout\,
	datad => \aProcessor|RegFile|R~2123_combout\,
	combout => \aProcessor|RegFile|R~2126_combout\);

-- Location: LCFF_X37_Y15_N3
\aProcessor|RegFile|R~344\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2494\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~344_regout\);

-- Location: LCCOMB_X32_Y12_N10
\aProcessor|RegFile|R~2127\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2127_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28)) # ((\aProcessor|RegFile|R~312_regout\)))) # (!\aProcessor|IR|Q\(27) & (!\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~280_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~312_regout\,
	datad => \aProcessor|RegFile|R~280_regout\,
	combout => \aProcessor|RegFile|R~2127_combout\);

-- Location: LCCOMB_X37_Y15_N2
\aProcessor|RegFile|R~2128\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2128_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~2127_combout\ & (\aProcessor|RegFile|R~376_regout\)) # (!\aProcessor|RegFile|R~2127_combout\ & ((\aProcessor|RegFile|R~344_regout\))))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~2127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~376_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~344_regout\,
	datad => \aProcessor|RegFile|R~2127_combout\,
	combout => \aProcessor|RegFile|R~2128_combout\);

-- Location: LCFF_X34_Y12_N11
\aProcessor|RegFile|R~248\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(24),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~248_regout\);

-- Location: LCCOMB_X35_Y10_N4
\aProcessor|RegFile|R~2129\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2129_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~216_regout\))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~152_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~152_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|IR|Q\(28),
	datad => \aProcessor|RegFile|R~216_regout\,
	combout => \aProcessor|RegFile|R~2129_combout\);

-- Location: LCCOMB_X34_Y12_N10
\aProcessor|RegFile|R~2130\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2130_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~2129_combout\ & ((\aProcessor|RegFile|R~248_regout\))) # (!\aProcessor|RegFile|R~2129_combout\ & (\aProcessor|RegFile|R~184_regout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~2129_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~184_regout\,
	datac => \aProcessor|RegFile|R~248_regout\,
	datad => \aProcessor|RegFile|R~2129_combout\,
	combout => \aProcessor|RegFile|R~2130_combout\);

-- Location: LCCOMB_X29_Y18_N18
\aProcessor|RegFile|R~2133\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2133_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|RegFile|R~2130_combout\) # (\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~2132_combout\ & ((!\aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2132_combout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~2130_combout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~2133_combout\);

-- Location: LCCOMB_X29_Y18_N12
\aProcessor|RegFile|R~2136\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2136_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~2133_combout\ & (\aProcessor|RegFile|R~2135_combout\)) # (!\aProcessor|RegFile|R~2133_combout\ & ((\aProcessor|RegFile|R~2128_combout\))))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~2133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2135_combout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~2128_combout\,
	datad => \aProcessor|RegFile|R~2133_combout\,
	combout => \aProcessor|RegFile|R~2136_combout\);

-- Location: LCCOMB_X25_Y17_N22
\aProcessor|RegFile|R~2137\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2137_combout\ = (\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~2126_combout\)) # (!\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~2136_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(31),
	datac => \aProcessor|RegFile|R~2126_combout\,
	datad => \aProcessor|RegFile|R~2136_combout\,
	combout => \aProcessor|RegFile|R~2137_combout\);

-- Location: LCFF_X25_Y17_N23
\aProcessor|RA|Q[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~2137_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(24));

-- Location: LCCOMB_X18_Y12_N4
\aProcessor|ALU|Selector10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector10~4_combout\ = (\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|RA|Q\(26)) # ((\aProcessor|ALU|Selector26~2_combout\)))) # (!\aProcessor|ALU|Selector26~3_combout\ & (((!\aProcessor|ALU|Selector26~2_combout\ & 
-- \aProcessor|ALU|Add1~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(26),
	datab => \aProcessor|ALU|Selector26~3_combout\,
	datac => \aProcessor|ALU|Selector26~2_combout\,
	datad => \aProcessor|ALU|Add1~50_combout\,
	combout => \aProcessor|ALU|Selector10~4_combout\);

-- Location: LCCOMB_X21_Y17_N18
\aProcessor|ALU|Add3~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~50_combout\ = (\aProcessor|RA|Q\(25) & ((\aProcessor|ALU|Add3~49\) # (GND))) # (!\aProcessor|RA|Q\(25) & (!\aProcessor|ALU|Add3~49\))
-- \aProcessor|ALU|Add3~51\ = CARRY((\aProcessor|RA|Q\(25)) # (!\aProcessor|ALU|Add3~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(25),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~49\,
	combout => \aProcessor|ALU|Add3~50_combout\,
	cout => \aProcessor|ALU|Add3~51\);

-- Location: LCCOMB_X18_Y12_N18
\aProcessor|ALU|Selector10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector10~0_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|CSG|SelectSignals|ALU_Op\(1))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|RA|Q\(25) & ((!\aProcessor|MuxB|ShiftRight0~20_combout\) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(1)))) # (!\aProcessor|RA|Q\(25) & ((\aProcessor|MuxB|ShiftRight0~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(25),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|MuxB|ShiftRight0~20_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector10~0_combout\);

-- Location: LCCOMB_X18_Y12_N8
\aProcessor|ALU|Selector10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector10~1_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Selector10~0_combout\ & (!\aProcessor|RA|Q\(25))) # (!\aProcessor|ALU|Selector10~0_combout\ & ((\aProcessor|ALU|Add3~50_combout\))))) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|ALU|Selector10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(25),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datac => \aProcessor|ALU|Add3~50_combout\,
	datad => \aProcessor|ALU|Selector10~0_combout\,
	combout => \aProcessor|ALU|Selector10~1_combout\);

-- Location: LCCOMB_X21_Y15_N18
\aProcessor|ALU|Add2~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~50_combout\ = (\aProcessor|MuxB|ShiftRight0~20_combout\ & ((\aProcessor|RA|Q\(25) & (!\aProcessor|ALU|Add2~49\)) # (!\aProcessor|RA|Q\(25) & ((\aProcessor|ALU|Add2~49\) # (GND))))) # (!\aProcessor|MuxB|ShiftRight0~20_combout\ & 
-- ((\aProcessor|RA|Q\(25) & (\aProcessor|ALU|Add2~49\ & VCC)) # (!\aProcessor|RA|Q\(25) & (!\aProcessor|ALU|Add2~49\))))
-- \aProcessor|ALU|Add2~51\ = CARRY((\aProcessor|MuxB|ShiftRight0~20_combout\ & ((!\aProcessor|ALU|Add2~49\) # (!\aProcessor|RA|Q\(25)))) # (!\aProcessor|MuxB|ShiftRight0~20_combout\ & (!\aProcessor|RA|Q\(25) & !\aProcessor|ALU|Add2~49\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~20_combout\,
	datab => \aProcessor|RA|Q\(25),
	datad => VCC,
	cin => \aProcessor|ALU|Add2~49\,
	combout => \aProcessor|ALU|Add2~50_combout\,
	cout => \aProcessor|ALU|Add2~51\);

-- Location: LCCOMB_X18_Y12_N30
\aProcessor|ALU|Selector10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector10~2_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & (((\aProcessor|ALU|Selector26~0_combout\) # (\aProcessor|ALU|Add2~50_combout\)))) # (!\aProcessor|ALU|Selector26~1_combout\ & (\aProcessor|ALU|Add0~50_combout\ & 
-- (!\aProcessor|ALU|Selector26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add0~50_combout\,
	datab => \aProcessor|ALU|Selector26~1_combout\,
	datac => \aProcessor|ALU|Selector26~0_combout\,
	datad => \aProcessor|ALU|Add2~50_combout\,
	combout => \aProcessor|ALU|Selector10~2_combout\);

-- Location: LCCOMB_X18_Y12_N10
\aProcessor|ALU|Selector10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector10~3_combout\ = (\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector10~2_combout\ & (\aProcessor|ALU|RZ~25_combout\)) # (!\aProcessor|ALU|Selector10~2_combout\ & ((\aProcessor|ALU|Selector10~1_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~0_combout\ & (((\aProcessor|ALU|Selector10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|RZ~25_combout\,
	datab => \aProcessor|ALU|Selector26~0_combout\,
	datac => \aProcessor|ALU|Selector10~1_combout\,
	datad => \aProcessor|ALU|Selector10~2_combout\,
	combout => \aProcessor|ALU|Selector10~3_combout\);

-- Location: LCCOMB_X18_Y12_N26
\aProcessor|ALU|Selector10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector10~5_combout\ = (\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector10~4_combout\ & (\aProcessor|RA|Q\(25))) # (!\aProcessor|ALU|Selector10~4_combout\ & ((\aProcessor|ALU|Selector10~3_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~2_combout\ & (((\aProcessor|ALU|Selector10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(25),
	datab => \aProcessor|ALU|Selector26~2_combout\,
	datac => \aProcessor|ALU|Selector10~4_combout\,
	datad => \aProcessor|ALU|Selector10~3_combout\,
	combout => \aProcessor|ALU|Selector10~5_combout\);

-- Location: LCCOMB_X18_Y12_N28
\aProcessor|ALU|Selector10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector10~6_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|ALU|Selector26~4_combout\ & (\aProcessor|RA|Q\(24))) # (!\aProcessor|ALU|Selector26~4_combout\ & ((\aProcessor|ALU|Selector10~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|RA|Q\(24),
	datac => \aProcessor|ALU|Selector26~4_combout\,
	datad => \aProcessor|ALU|Selector10~5_combout\,
	combout => \aProcessor|ALU|Selector10~6_combout\);

-- Location: LCCOMB_X18_Y12_N2
\aProcessor|ALU|Selector10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector10~7_combout\ = (\aProcessor|ALU|Selector10~6_combout\) # ((\aProcessor|MuxB|ShiftRight0~20_combout\ & \aProcessor|ALU|Selector4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|MuxB|ShiftRight0~20_combout\,
	datac => \aProcessor|ALU|Selector4~0_combout\,
	datad => \aProcessor|ALU|Selector10~6_combout\,
	combout => \aProcessor|ALU|Selector10~7_combout\);

-- Location: LCFF_X18_Y12_N3
\aProcessor|RZ|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector10~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(25));

-- Location: LCFF_X19_Y12_N13
\aProcessor|RY|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[25]~25_combout\,
	sdata => \aProcessor|RZ|Q\(25),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(25));

-- Location: LCFF_X36_Y15_N19
\aProcessor|RegFile|R~249\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~249_regout\);

-- Location: LCCOMB_X36_Y15_N18
\aProcessor|RegFile|R~2170\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2170_combout\ = (\aProcessor|RegFile|R~2169_combout\ & (((\aProcessor|RegFile|R~249_regout\)) # (!\aProcessor|IR|Q\(28)))) # (!\aProcessor|RegFile|R~2169_combout\ & (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~217_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2169_combout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~249_regout\,
	datad => \aProcessor|RegFile|R~217_regout\,
	combout => \aProcessor|RegFile|R~2170_combout\);

-- Location: LCFF_X35_Y15_N9
\aProcessor|RegFile|R~89\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~89_regout\);

-- Location: LCCOMB_X35_Y15_N8
\aProcessor|RegFile|R~2173\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2173_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~89_regout\))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~25_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~25_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~89_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~2173_combout\);

-- Location: LCCOMB_X32_Y16_N4
\aProcessor|RegFile|R~2174\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2174_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~2173_combout\ & ((\aProcessor|RegFile|R~121_regout\))) # (!\aProcessor|RegFile|R~2173_combout\ & (\aProcessor|RegFile|R~57_regout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~2173_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~57_regout\,
	datac => \aProcessor|RegFile|R~121_regout\,
	datad => \aProcessor|RegFile|R~2173_combout\,
	combout => \aProcessor|RegFile|R~2174_combout\);

-- Location: LCCOMB_X29_Y18_N2
\aProcessor|RegFile|R~2175\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2175_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~2172_combout\)) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~2174_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2172_combout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~2174_combout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~2175_combout\);

-- Location: LCCOMB_X29_Y18_N28
\aProcessor|RegFile|R~2178\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2178_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~2175_combout\ & (\aProcessor|RegFile|R~2177_combout\)) # (!\aProcessor|RegFile|R~2175_combout\ & ((\aProcessor|RegFile|R~2170_combout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~2175_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2177_combout\,
	datab => \aProcessor|RegFile|R~2170_combout\,
	datac => \aProcessor|IR|Q\(29),
	datad => \aProcessor|RegFile|R~2175_combout\,
	combout => \aProcessor|RegFile|R~2178_combout\);

-- Location: LCCOMB_X31_Y19_N26
\aProcessor|RegFile|R~2160\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2160_combout\ = (\aProcessor|RegFile|R~2159_combout\ & (((\aProcessor|RegFile|R~953_regout\)) # (!\aProcessor|IR|Q\(29)))) # (!\aProcessor|RegFile|R~2159_combout\ & (\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~697_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2159_combout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~697_regout\,
	datad => \aProcessor|RegFile|R~953_regout\,
	combout => \aProcessor|RegFile|R~2160_combout\);

-- Location: LCFF_X37_Y17_N13
\aProcessor|RegFile|R~857\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~857_regout\);

-- Location: LCFF_X38_Y15_N29
\aProcessor|RegFile|R~601\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~601_regout\);

-- Location: LCFF_X38_Y15_N7
\aProcessor|RegFile|R~729\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~729_regout\);

-- Location: LCCOMB_X38_Y15_N28
\aProcessor|RegFile|R~2161\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2161_combout\ = (\aProcessor|IR|Q\(30) & (\aProcessor|IR|Q\(29))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~729_regout\))) # (!\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~601_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~601_regout\,
	datad => \aProcessor|RegFile|R~729_regout\,
	combout => \aProcessor|RegFile|R~2161_combout\);

-- Location: LCCOMB_X30_Y17_N30
\aProcessor|RegFile|R~2162\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2162_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~2161_combout\ & (\aProcessor|RegFile|R~985_regout\)) # (!\aProcessor|RegFile|R~2161_combout\ & ((\aProcessor|RegFile|R~857_regout\))))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~2161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~985_regout\,
	datab => \aProcessor|RegFile|R~857_regout\,
	datac => \aProcessor|IR|Q\(30),
	datad => \aProcessor|RegFile|R~2161_combout\,
	combout => \aProcessor|RegFile|R~2162_combout\);

-- Location: LCFF_X34_Y14_N7
\aProcessor|RegFile|R~921\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~921_regout\);

-- Location: LCFF_X35_Y11_N19
\aProcessor|RegFile|R~665\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~665_regout\);

-- Location: LCFF_X35_Y11_N5
\aProcessor|RegFile|R~537\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(25),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~537_regout\);

-- Location: LCCOMB_X35_Y11_N4
\aProcessor|RegFile|R~2163\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2163_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~665_regout\)) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~537_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~665_regout\,
	datac => \aProcessor|RegFile|R~537_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~2163_combout\);

-- Location: LCCOMB_X34_Y14_N6
\aProcessor|RegFile|R~2164\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2164_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~2163_combout\ & ((\aProcessor|RegFile|R~921_regout\))) # (!\aProcessor|RegFile|R~2163_combout\ & (\aProcessor|RegFile|R~793_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~2163_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~793_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~921_regout\,
	datad => \aProcessor|RegFile|R~2163_combout\,
	combout => \aProcessor|RegFile|R~2164_combout\);

-- Location: LCCOMB_X31_Y19_N0
\aProcessor|RegFile|R~2165\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2165_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27)) # ((\aProcessor|RegFile|R~2162_combout\)))) # (!\aProcessor|IR|Q\(28) & (!\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~2164_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~2162_combout\,
	datad => \aProcessor|RegFile|R~2164_combout\,
	combout => \aProcessor|RegFile|R~2165_combout\);

-- Location: LCCOMB_X31_Y19_N10
\aProcessor|RegFile|R~2168\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2168_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~2165_combout\ & (\aProcessor|RegFile|R~2167_combout\)) # (!\aProcessor|RegFile|R~2165_combout\ & ((\aProcessor|RegFile|R~2160_combout\))))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~2165_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2167_combout\,
	datab => \aProcessor|RegFile|R~2160_combout\,
	datac => \aProcessor|IR|Q\(27),
	datad => \aProcessor|RegFile|R~2165_combout\,
	combout => \aProcessor|RegFile|R~2168_combout\);

-- Location: LCCOMB_X25_Y17_N28
\aProcessor|RegFile|R~2179\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2179_combout\ = (\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~2168_combout\))) # (!\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~2178_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(31),
	datac => \aProcessor|RegFile|R~2178_combout\,
	datad => \aProcessor|RegFile|R~2168_combout\,
	combout => \aProcessor|RegFile|R~2179_combout\);

-- Location: LCFF_X25_Y17_N29
\aProcessor|RA|Q[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~2179_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(25));

-- Location: LCCOMB_X18_Y15_N20
\aProcessor|ALU|Add0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~52_combout\ = (\aProcessor|RA|Q\(26) & (\aProcessor|ALU|Add0~51\ $ (GND))) # (!\aProcessor|RA|Q\(26) & (!\aProcessor|ALU|Add0~51\ & VCC))
-- \aProcessor|ALU|Add0~53\ = CARRY((\aProcessor|RA|Q\(26) & !\aProcessor|ALU|Add0~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(26),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~51\,
	combout => \aProcessor|ALU|Add0~52_combout\,
	cout => \aProcessor|ALU|Add0~53\);

-- Location: LCCOMB_X21_Y17_N20
\aProcessor|ALU|Add3~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~52_combout\ = (\aProcessor|RA|Q\(26) & (!\aProcessor|ALU|Add3~51\ & VCC)) # (!\aProcessor|RA|Q\(26) & (\aProcessor|ALU|Add3~51\ $ (GND)))
-- \aProcessor|ALU|Add3~53\ = CARRY((!\aProcessor|RA|Q\(26) & !\aProcessor|ALU|Add3~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(26),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~51\,
	combout => \aProcessor|ALU|Add3~52_combout\,
	cout => \aProcessor|ALU|Add3~53\);

-- Location: LCCOMB_X22_Y16_N18
\aProcessor|ALU|Selector9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector9~2_combout\ = (\aProcessor|RA|Q\(26) & (((!\aProcessor|MuxB|ShiftRight0~21_combout\ & !\aProcessor|CSG|SelectSignals|ALU_Op\(0))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1)))) # (!\aProcessor|RA|Q\(26) & 
-- (((\aProcessor|MuxB|ShiftRight0~21_combout\) # (\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|RA|Q\(26),
	datac => \aProcessor|MuxB|ShiftRight0~21_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector9~2_combout\);

-- Location: LCCOMB_X22_Y16_N28
\aProcessor|ALU|Selector9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector9~3_combout\ = (\aProcessor|ALU|Selector9~2_combout\ & ((\aProcessor|CSG|SelectSignals|ALU_Op\(1)) # ((\aProcessor|ALU|Add3~52_combout\) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datac => \aProcessor|ALU|Add3~52_combout\,
	datad => \aProcessor|ALU|Selector9~2_combout\,
	combout => \aProcessor|ALU|Selector9~3_combout\);

-- Location: LCCOMB_X22_Y16_N24
\aProcessor|ALU|Selector9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector9~4_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & (\aProcessor|ALU|Selector26~0_combout\)) # (!\aProcessor|ALU|Selector26~1_combout\ & ((\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector9~3_combout\))) # 
-- (!\aProcessor|ALU|Selector26~0_combout\ & (\aProcessor|ALU|Add0~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~1_combout\,
	datab => \aProcessor|ALU|Selector26~0_combout\,
	datac => \aProcessor|ALU|Add0~52_combout\,
	datad => \aProcessor|ALU|Selector9~3_combout\,
	combout => \aProcessor|ALU|Selector9~4_combout\);

-- Location: LCCOMB_X21_Y15_N20
\aProcessor|ALU|Add2~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~52_combout\ = ((\aProcessor|MuxB|ShiftRight0~21_combout\ $ (\aProcessor|RA|Q\(26) $ (\aProcessor|ALU|Add2~51\)))) # (GND)
-- \aProcessor|ALU|Add2~53\ = CARRY((\aProcessor|MuxB|ShiftRight0~21_combout\ & (\aProcessor|RA|Q\(26) & !\aProcessor|ALU|Add2~51\)) # (!\aProcessor|MuxB|ShiftRight0~21_combout\ & ((\aProcessor|RA|Q\(26)) # (!\aProcessor|ALU|Add2~51\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~21_combout\,
	datab => \aProcessor|RA|Q\(26),
	datad => VCC,
	cin => \aProcessor|ALU|Add2~51\,
	combout => \aProcessor|ALU|Add2~52_combout\,
	cout => \aProcessor|ALU|Add2~53\);

-- Location: LCCOMB_X22_Y16_N16
\aProcessor|ALU|Selector9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector9~5_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & ((\aProcessor|ALU|Selector9~4_combout\ & (\aProcessor|ALU|RZ~26_combout\)) # (!\aProcessor|ALU|Selector9~4_combout\ & ((\aProcessor|ALU|Add2~52_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~1_combout\ & (((\aProcessor|ALU|Selector9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~1_combout\,
	datab => \aProcessor|ALU|RZ~26_combout\,
	datac => \aProcessor|ALU|Selector9~4_combout\,
	datad => \aProcessor|ALU|Add2~52_combout\,
	combout => \aProcessor|ALU|Selector9~5_combout\);

-- Location: LCCOMB_X23_Y15_N18
\aProcessor|ALU|Selector9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector9~6_combout\ = (\aProcessor|ALU|Selector26~3_combout\ & (\aProcessor|ALU|Selector26~2_combout\)) # (!\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector9~5_combout\))) # 
-- (!\aProcessor|ALU|Selector26~2_combout\ & (\aProcessor|ALU|Add1~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~3_combout\,
	datab => \aProcessor|ALU|Selector26~2_combout\,
	datac => \aProcessor|ALU|Add1~52_combout\,
	datad => \aProcessor|ALU|Selector9~5_combout\,
	combout => \aProcessor|ALU|Selector9~6_combout\);

-- Location: LCCOMB_X23_Y15_N12
\aProcessor|ALU|Selector9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector9~7_combout\ = (\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|ALU|Selector9~6_combout\ & ((\aProcessor|RA|Q\(26)))) # (!\aProcessor|ALU|Selector9~6_combout\ & (\aProcessor|RA|Q\(27))))) # 
-- (!\aProcessor|ALU|Selector26~3_combout\ & (((\aProcessor|ALU|Selector9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~3_combout\,
	datab => \aProcessor|RA|Q\(27),
	datac => \aProcessor|RA|Q\(26),
	datad => \aProcessor|ALU|Selector9~6_combout\,
	combout => \aProcessor|ALU|Selector9~7_combout\);

-- Location: LCCOMB_X23_Y18_N24
\aProcessor|ALU|Selector9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector9~8_combout\ = (\aProcessor|ALU|Selector9~1_combout\) # ((\aProcessor|ALU|Selector9~0_combout\) # ((\aProcessor|ALU|Selector34~8_combout\ & \aProcessor|ALU|Selector9~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector9~1_combout\,
	datab => \aProcessor|ALU|Selector9~0_combout\,
	datac => \aProcessor|ALU|Selector34~8_combout\,
	datad => \aProcessor|ALU|Selector9~7_combout\,
	combout => \aProcessor|ALU|Selector9~8_combout\);

-- Location: LCFF_X23_Y18_N25
\aProcessor|RZ|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector9~8_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(26));

-- Location: LCFF_X17_Y13_N21
\aProcessor|RY|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[26]~26_combout\,
	sdata => \aProcessor|RZ|Q\(26),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(26));

-- Location: LCFF_X36_Y12_N17
\aProcessor|RegFile|R~218\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~218_regout\);

-- Location: LCCOMB_X35_Y10_N12
\aProcessor|RegFile|R~2213\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2213_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|RegFile|R~218_regout\) # (\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~154_regout\ & ((!\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~154_regout\,
	datab => \aProcessor|RegFile|R~218_regout\,
	datac => \aProcessor|IR|Q\(28),
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~2213_combout\);

-- Location: LCFF_X34_Y12_N21
\aProcessor|RegFile|R~186\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2498\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~186_regout\);

-- Location: LCCOMB_X34_Y12_N20
\aProcessor|RegFile|R~2214\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2214_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~2213_combout\ & ((\aProcessor|RegFile|R~250_regout\))) # (!\aProcessor|RegFile|R~2213_combout\ & (\aProcessor|RegFile|R~186_regout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (\aProcessor|RegFile|R~2213_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~2213_combout\,
	datac => \aProcessor|RegFile|R~186_regout\,
	datad => \aProcessor|RegFile|R~250_regout\,
	combout => \aProcessor|RegFile|R~2214_combout\);

-- Location: LCFF_X28_Y16_N13
\aProcessor|RegFile|R~58\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~58_regout\);

-- Location: LCCOMB_X28_Y16_N12
\aProcessor|RegFile|R~2215\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2215_combout\ = (\aProcessor|IR|Q\(28) & (\aProcessor|IR|Q\(27))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~58_regout\)) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~26_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~58_regout\,
	datad => \aProcessor|RegFile|R~26_regout\,
	combout => \aProcessor|RegFile|R~2215_combout\);

-- Location: LCCOMB_X28_Y16_N6
\aProcessor|RegFile|R~2216\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2216_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~2215_combout\ & ((\aProcessor|RegFile|R~122_regout\))) # (!\aProcessor|RegFile|R~2215_combout\ & (\aProcessor|RegFile|R~90_regout\)))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~2215_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~90_regout\,
	datac => \aProcessor|RegFile|R~122_regout\,
	datad => \aProcessor|RegFile|R~2215_combout\,
	combout => \aProcessor|RegFile|R~2216_combout\);

-- Location: LCCOMB_X28_Y12_N0
\aProcessor|RegFile|R~2217\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2217_combout\ = (\aProcessor|IR|Q\(30) & (\aProcessor|IR|Q\(29))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~2214_combout\)) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~2216_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~2214_combout\,
	datad => \aProcessor|RegFile|R~2216_combout\,
	combout => \aProcessor|RegFile|R~2217_combout\);

-- Location: LCFF_X32_Y12_N13
\aProcessor|RegFile|R~378\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~378_regout\);

-- Location: LCFF_X32_Y12_N23
\aProcessor|RegFile|R~314\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~314_regout\);

-- Location: LCCOMB_X32_Y12_N22
\aProcessor|RegFile|R~2211\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2211_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28)) # ((\aProcessor|RegFile|R~314_regout\)))) # (!\aProcessor|IR|Q\(27) & (!\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~282_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~314_regout\,
	datad => \aProcessor|RegFile|R~282_regout\,
	combout => \aProcessor|RegFile|R~2211_combout\);

-- Location: LCCOMB_X32_Y12_N12
\aProcessor|RegFile|R~2212\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2212_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~2211_combout\ & ((\aProcessor|RegFile|R~378_regout\))) # (!\aProcessor|RegFile|R~2211_combout\ & (\aProcessor|RegFile|R~346_regout\)))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~2211_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~346_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~378_regout\,
	datad => \aProcessor|RegFile|R~2211_combout\,
	combout => \aProcessor|RegFile|R~2212_combout\);

-- Location: LCCOMB_X35_Y14_N0
\aProcessor|RegFile|R~2218\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2218_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~474_regout\))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~410_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~410_regout\,
	datac => \aProcessor|RegFile|R~474_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~2218_combout\);

-- Location: LCCOMB_X35_Y13_N18
\aProcessor|RegFile|R~2219\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2219_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~2218_combout\ & ((\aProcessor|RegFile|R~506_regout\))) # (!\aProcessor|RegFile|R~2218_combout\ & (\aProcessor|RegFile|R~442_regout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~2218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~442_regout\,
	datac => \aProcessor|RegFile|R~506_regout\,
	datad => \aProcessor|RegFile|R~2218_combout\,
	combout => \aProcessor|RegFile|R~2219_combout\);

-- Location: LCCOMB_X28_Y12_N6
\aProcessor|RegFile|R~2220\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2220_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~2217_combout\ & ((\aProcessor|RegFile|R~2219_combout\))) # (!\aProcessor|RegFile|R~2217_combout\ & (\aProcessor|RegFile|R~2212_combout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (\aProcessor|RegFile|R~2217_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~2217_combout\,
	datac => \aProcessor|RegFile|R~2212_combout\,
	datad => \aProcessor|RegFile|R~2219_combout\,
	combout => \aProcessor|RegFile|R~2220_combout\);

-- Location: LCFF_X35_Y16_N3
\aProcessor|RegFile|R~890\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~890_regout\);

-- Location: LCFF_X40_Y16_N13
\aProcessor|RegFile|R~762\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~762_regout\);

-- Location: LCFF_X30_Y16_N17
\aProcessor|RegFile|R~634\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~634_regout\);

-- Location: LCCOMB_X40_Y16_N12
\aProcessor|RegFile|R~2208\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2208_combout\ = (\aProcessor|IR|Q\(30) & (\aProcessor|IR|Q\(29))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~762_regout\)) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~634_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~762_regout\,
	datad => \aProcessor|RegFile|R~634_regout\,
	combout => \aProcessor|RegFile|R~2208_combout\);

-- Location: LCCOMB_X30_Y16_N0
\aProcessor|RegFile|R~2209\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2209_combout\ = (\aProcessor|RegFile|R~2208_combout\ & ((\aProcessor|RegFile|R~1018_regout\) # ((!\aProcessor|IR|Q\(30))))) # (!\aProcessor|RegFile|R~2208_combout\ & (((\aProcessor|RegFile|R~890_regout\ & \aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1018_regout\,
	datab => \aProcessor|RegFile|R~890_regout\,
	datac => \aProcessor|RegFile|R~2208_combout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~2209_combout\);

-- Location: LCFF_X37_Y18_N23
\aProcessor|RegFile|R~602\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~602_regout\);

-- Location: LCFF_X37_Y18_N9
\aProcessor|RegFile|R~858\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~858_regout\);

-- Location: LCCOMB_X37_Y18_N8
\aProcessor|RegFile|R~2201\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2201_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~858_regout\))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~602_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~602_regout\,
	datac => \aProcessor|RegFile|R~858_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~2201_combout\);

-- Location: LCCOMB_X38_Y15_N8
\aProcessor|RegFile|R~2202\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2202_combout\ = (\aProcessor|RegFile|R~2201_combout\ & (((\aProcessor|RegFile|R~986_regout\) # (!\aProcessor|IR|Q\(29))))) # (!\aProcessor|RegFile|R~2201_combout\ & (\aProcessor|RegFile|R~730_regout\ & ((\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~730_regout\,
	datab => \aProcessor|RegFile|R~986_regout\,
	datac => \aProcessor|RegFile|R~2201_combout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~2202_combout\);

-- Location: LCFF_X34_Y20_N15
\aProcessor|RegFile|R~570\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~570_regout\);

-- Location: LCCOMB_X34_Y20_N14
\aProcessor|RegFile|R~2203\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2203_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~698_regout\) # ((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & (((\aProcessor|RegFile|R~570_regout\ & !\aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~698_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~570_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~2203_combout\);

-- Location: LCCOMB_X34_Y19_N14
\aProcessor|RegFile|R~2204\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2204_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~2203_combout\ & ((\aProcessor|RegFile|R~954_regout\))) # (!\aProcessor|RegFile|R~2203_combout\ & (\aProcessor|RegFile|R~826_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~2203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~826_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~954_regout\,
	datad => \aProcessor|RegFile|R~2203_combout\,
	combout => \aProcessor|RegFile|R~2204_combout\);

-- Location: LCFF_X34_Y14_N11
\aProcessor|RegFile|R~922\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(26),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~922_regout\);

-- Location: LCCOMB_X34_Y15_N10
\aProcessor|RegFile|R~2205\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2205_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~794_regout\) # ((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & (((\aProcessor|RegFile|R~538_regout\ & !\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~794_regout\,
	datac => \aProcessor|RegFile|R~538_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~2205_combout\);

-- Location: LCCOMB_X34_Y10_N6
\aProcessor|RegFile|R~2206\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2206_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~2205_combout\ & ((\aProcessor|RegFile|R~922_regout\))) # (!\aProcessor|RegFile|R~2205_combout\ & (\aProcessor|RegFile|R~666_regout\)))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~2205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~666_regout\,
	datab => \aProcessor|RegFile|R~922_regout\,
	datac => \aProcessor|IR|Q\(29),
	datad => \aProcessor|RegFile|R~2205_combout\,
	combout => \aProcessor|RegFile|R~2206_combout\);

-- Location: LCCOMB_X33_Y17_N10
\aProcessor|RegFile|R~2207\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2207_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~2204_combout\)) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~2206_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~2204_combout\,
	datac => \aProcessor|IR|Q\(27),
	datad => \aProcessor|RegFile|R~2206_combout\,
	combout => \aProcessor|RegFile|R~2207_combout\);

-- Location: LCCOMB_X25_Y15_N28
\aProcessor|RegFile|R~2210\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2210_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~2207_combout\ & (\aProcessor|RegFile|R~2209_combout\)) # (!\aProcessor|RegFile|R~2207_combout\ & ((\aProcessor|RegFile|R~2202_combout\))))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~2207_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~2209_combout\,
	datac => \aProcessor|RegFile|R~2202_combout\,
	datad => \aProcessor|RegFile|R~2207_combout\,
	combout => \aProcessor|RegFile|R~2210_combout\);

-- Location: LCCOMB_X25_Y12_N22
\aProcessor|RegFile|R~2221\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2221_combout\ = (\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~2210_combout\))) # (!\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~2220_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(31),
	datac => \aProcessor|RegFile|R~2220_combout\,
	datad => \aProcessor|RegFile|R~2210_combout\,
	combout => \aProcessor|RegFile|R~2221_combout\);

-- Location: LCFF_X25_Y12_N23
\aProcessor|RA|Q[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~2221_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(26));

-- Location: LCCOMB_X21_Y15_N22
\aProcessor|ALU|Add2~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~54_combout\ = (\aProcessor|RA|Q\(27) & ((\aProcessor|MuxB|ShiftRight0~22_combout\ & (!\aProcessor|ALU|Add2~53\)) # (!\aProcessor|MuxB|ShiftRight0~22_combout\ & (\aProcessor|ALU|Add2~53\ & VCC)))) # (!\aProcessor|RA|Q\(27) & 
-- ((\aProcessor|MuxB|ShiftRight0~22_combout\ & ((\aProcessor|ALU|Add2~53\) # (GND))) # (!\aProcessor|MuxB|ShiftRight0~22_combout\ & (!\aProcessor|ALU|Add2~53\))))
-- \aProcessor|ALU|Add2~55\ = CARRY((\aProcessor|RA|Q\(27) & (\aProcessor|MuxB|ShiftRight0~22_combout\ & !\aProcessor|ALU|Add2~53\)) # (!\aProcessor|RA|Q\(27) & ((\aProcessor|MuxB|ShiftRight0~22_combout\) # (!\aProcessor|ALU|Add2~53\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(27),
	datab => \aProcessor|MuxB|ShiftRight0~22_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~53\,
	combout => \aProcessor|ALU|Add2~54_combout\,
	cout => \aProcessor|ALU|Add2~55\);

-- Location: LCCOMB_X22_Y15_N16
\aProcessor|ALU|Selector8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector8~2_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & (((\aProcessor|ALU|Selector26~0_combout\) # (\aProcessor|ALU|Add2~54_combout\)))) # (!\aProcessor|ALU|Selector26~1_combout\ & (\aProcessor|ALU|Add0~54_combout\ & 
-- (!\aProcessor|ALU|Selector26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add0~54_combout\,
	datab => \aProcessor|ALU|Selector26~1_combout\,
	datac => \aProcessor|ALU|Selector26~0_combout\,
	datad => \aProcessor|ALU|Add2~54_combout\,
	combout => \aProcessor|ALU|Selector8~2_combout\);

-- Location: LCCOMB_X23_Y15_N8
\aProcessor|ALU|Selector8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector8~3_combout\ = (\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector8~2_combout\ & (\aProcessor|ALU|RZ~27_combout\)) # (!\aProcessor|ALU|Selector8~2_combout\ & ((\aProcessor|ALU|Selector8~1_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~0_combout\ & (((\aProcessor|ALU|Selector8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~0_combout\,
	datab => \aProcessor|ALU|RZ~27_combout\,
	datac => \aProcessor|ALU|Selector8~1_combout\,
	datad => \aProcessor|ALU|Selector8~2_combout\,
	combout => \aProcessor|ALU|Selector8~3_combout\);

-- Location: LCCOMB_X23_Y12_N6
\aProcessor|ALU|Add1~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~54_combout\ = (\aProcessor|RA|Q\(27) & ((\aProcessor|MuxB|ShiftRight0~22_combout\ & (\aProcessor|ALU|Add1~53\ & VCC)) # (!\aProcessor|MuxB|ShiftRight0~22_combout\ & (!\aProcessor|ALU|Add1~53\)))) # (!\aProcessor|RA|Q\(27) & 
-- ((\aProcessor|MuxB|ShiftRight0~22_combout\ & (!\aProcessor|ALU|Add1~53\)) # (!\aProcessor|MuxB|ShiftRight0~22_combout\ & ((\aProcessor|ALU|Add1~53\) # (GND)))))
-- \aProcessor|ALU|Add1~55\ = CARRY((\aProcessor|RA|Q\(27) & (!\aProcessor|MuxB|ShiftRight0~22_combout\ & !\aProcessor|ALU|Add1~53\)) # (!\aProcessor|RA|Q\(27) & ((!\aProcessor|ALU|Add1~53\) # (!\aProcessor|MuxB|ShiftRight0~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(27),
	datab => \aProcessor|MuxB|ShiftRight0~22_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~53\,
	combout => \aProcessor|ALU|Add1~54_combout\,
	cout => \aProcessor|ALU|Add1~55\);

-- Location: LCCOMB_X23_Y15_N2
\aProcessor|ALU|Selector8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector8~4_combout\ = (\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|RA|Q\(28)) # ((\aProcessor|ALU|Selector26~2_combout\)))) # (!\aProcessor|ALU|Selector26~3_combout\ & (((!\aProcessor|ALU|Selector26~2_combout\ & 
-- \aProcessor|ALU|Add1~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~3_combout\,
	datab => \aProcessor|RA|Q\(28),
	datac => \aProcessor|ALU|Selector26~2_combout\,
	datad => \aProcessor|ALU|Add1~54_combout\,
	combout => \aProcessor|ALU|Selector8~4_combout\);

-- Location: LCCOMB_X23_Y15_N28
\aProcessor|ALU|Selector8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector8~5_combout\ = (\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector8~4_combout\ & (\aProcessor|RA|Q\(27))) # (!\aProcessor|ALU|Selector8~4_combout\ & ((\aProcessor|ALU|Selector8~3_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~2_combout\ & (((\aProcessor|ALU|Selector8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~2_combout\,
	datab => \aProcessor|RA|Q\(27),
	datac => \aProcessor|ALU|Selector8~3_combout\,
	datad => \aProcessor|ALU|Selector8~4_combout\,
	combout => \aProcessor|ALU|Selector8~5_combout\);

-- Location: LCCOMB_X23_Y15_N26
\aProcessor|ALU|Selector8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector8~6_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|ALU|Selector26~4_combout\ & (\aProcessor|RA|Q\(26))) # (!\aProcessor|ALU|Selector26~4_combout\ & ((\aProcessor|ALU|Selector8~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(26),
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|ALU|Selector26~4_combout\,
	datad => \aProcessor|ALU|Selector8~5_combout\,
	combout => \aProcessor|ALU|Selector8~6_combout\);

-- Location: LCCOMB_X23_Y15_N22
\aProcessor|ALU|Selector8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector8~7_combout\ = (\aProcessor|ALU|Selector8~6_combout\) # ((\aProcessor|MuxB|ShiftRight0~22_combout\ & \aProcessor|ALU|Selector4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~22_combout\,
	datac => \aProcessor|ALU|Selector4~0_combout\,
	datad => \aProcessor|ALU|Selector8~6_combout\,
	combout => \aProcessor|ALU|Selector8~7_combout\);

-- Location: LCFF_X23_Y15_N23
\aProcessor|RZ|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector8~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(27));

-- Location: LCFF_X25_Y13_N27
\aProcessor|RY|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[27]~27_combout\,
	sdata => \aProcessor|RZ|Q\(27),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(27));

-- Location: LCCOMB_X35_Y17_N20
\aProcessor|RegFile|R~987feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~987feeder_combout\ = \aProcessor|RY|Q\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(27),
	combout => \aProcessor|RegFile|R~987feeder_combout\);

-- Location: LCFF_X35_Y17_N21
\aProcessor|RegFile|R~987\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~987feeder_combout\,
	ena => \aProcessor|RegFile|R~2481\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~987_regout\);

-- Location: LCCOMB_X37_Y17_N22
\aProcessor|RegFile|R~2225\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2225_combout\ = (\aProcessor|RegFile|R~2224_combout\ & ((\aProcessor|RegFile|R~987_regout\) # ((!\aProcessor|IR|Q\(25))))) # (!\aProcessor|RegFile|R~2224_combout\ & (((\aProcessor|RegFile|R~859_regout\ & \aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2224_combout\,
	datab => \aProcessor|RegFile|R~987_regout\,
	datac => \aProcessor|RegFile|R~859_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~2225_combout\);

-- Location: LCCOMB_X37_Y12_N14
\aProcessor|RegFile|R~2228\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2228_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~2225_combout\) # (\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~2227_combout\ & ((!\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2227_combout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~2225_combout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2228_combout\);

-- Location: LCCOMB_X30_Y16_N4
\aProcessor|RegFile|R~2229\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2229_combout\ = (\aProcessor|IR|Q\(24) & (((\aProcessor|IR|Q\(25))))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~891_regout\)) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~635_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~891_regout\,
	datac => \aProcessor|RegFile|R~635_regout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~2229_combout\);

-- Location: LCCOMB_X40_Y16_N4
\aProcessor|RegFile|R~2230\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2230_combout\ = (\aProcessor|RegFile|R~2229_combout\ & ((\aProcessor|RegFile|R~1019_regout\) # ((!\aProcessor|IR|Q\(24))))) # (!\aProcessor|RegFile|R~2229_combout\ & (((\aProcessor|RegFile|R~763_regout\ & \aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1019_regout\,
	datab => \aProcessor|RegFile|R~763_regout\,
	datac => \aProcessor|RegFile|R~2229_combout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~2230_combout\);

-- Location: LCCOMB_X37_Y12_N16
\aProcessor|RegFile|R~2231\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2231_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~2228_combout\ & ((\aProcessor|RegFile|R~2230_combout\))) # (!\aProcessor|RegFile|R~2228_combout\ & (\aProcessor|RegFile|R~2223_combout\)))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~2228_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2223_combout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~2228_combout\,
	datad => \aProcessor|RegFile|R~2230_combout\,
	combout => \aProcessor|RegFile|R~2231_combout\);

-- Location: LCFF_X35_Y14_N13
\aProcessor|RegFile|R~475\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~475_regout\);

-- Location: LCFF_X35_Y14_N23
\aProcessor|RegFile|R~411\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~411_regout\);

-- Location: LCCOMB_X35_Y14_N22
\aProcessor|RegFile|R~2239\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2239_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~443_regout\) # ((\aProcessor|IR|Q\(23))))) # (!\aProcessor|IR|Q\(22) & (((\aProcessor|RegFile|R~411_regout\ & !\aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~443_regout\,
	datac => \aProcessor|RegFile|R~411_regout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~2239_combout\);

-- Location: LCCOMB_X35_Y14_N12
\aProcessor|RegFile|R~2240\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2240_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~2239_combout\ & (\aProcessor|RegFile|R~507_regout\)) # (!\aProcessor|RegFile|R~2239_combout\ & ((\aProcessor|RegFile|R~475_regout\))))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~2239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~507_regout\,
	datac => \aProcessor|RegFile|R~475_regout\,
	datad => \aProcessor|RegFile|R~2239_combout\,
	combout => \aProcessor|RegFile|R~2240_combout\);

-- Location: LCFF_X28_Y16_N3
\aProcessor|RegFile|R~123\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~123_regout\);

-- Location: LCFF_X28_Y16_N17
\aProcessor|RegFile|R~59\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~59_regout\);

-- Location: LCFF_X35_Y15_N1
\aProcessor|RegFile|R~91\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~91_regout\);

-- Location: LCFF_X35_Y15_N23
\aProcessor|RegFile|R~27\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~27_regout\);

-- Location: LCCOMB_X35_Y15_N22
\aProcessor|RegFile|R~2236\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2236_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~91_regout\) # ((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~27_regout\ & !\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~91_regout\,
	datac => \aProcessor|RegFile|R~27_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2236_combout\);

-- Location: LCCOMB_X28_Y16_N16
\aProcessor|RegFile|R~2237\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2237_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~2236_combout\ & (\aProcessor|RegFile|R~123_regout\)) # (!\aProcessor|RegFile|R~2236_combout\ & ((\aProcessor|RegFile|R~59_regout\))))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~2236_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(22),
	datab => \aProcessor|RegFile|R~123_regout\,
	datac => \aProcessor|RegFile|R~59_regout\,
	datad => \aProcessor|RegFile|R~2236_combout\,
	combout => \aProcessor|RegFile|R~2237_combout\);

-- Location: LCFF_X32_Y12_N19
\aProcessor|RegFile|R~315\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~315_regout\);

-- Location: LCFF_X32_Y12_N17
\aProcessor|RegFile|R~379\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~379_regout\);

-- Location: LCCOMB_X32_Y12_N16
\aProcessor|RegFile|R~2235\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2235_combout\ = (\aProcessor|RegFile|R~2234_combout\ & (((\aProcessor|RegFile|R~379_regout\) # (!\aProcessor|IR|Q\(22))))) # (!\aProcessor|RegFile|R~2234_combout\ & (\aProcessor|RegFile|R~315_regout\ & ((\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2234_combout\,
	datab => \aProcessor|RegFile|R~315_regout\,
	datac => \aProcessor|RegFile|R~379_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2235_combout\);

-- Location: LCCOMB_X35_Y11_N20
\aProcessor|RegFile|R~2238\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2238_combout\ = (\aProcessor|IR|Q\(24) & (\aProcessor|IR|Q\(25))) # (!\aProcessor|IR|Q\(24) & ((\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~2235_combout\))) # (!\aProcessor|IR|Q\(25) & (\aProcessor|RegFile|R~2237_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|IR|Q\(25),
	datac => \aProcessor|RegFile|R~2237_combout\,
	datad => \aProcessor|RegFile|R~2235_combout\,
	combout => \aProcessor|RegFile|R~2238_combout\);

-- Location: LCCOMB_X33_Y13_N14
\aProcessor|RegFile|R~2232\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2232_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~187_regout\)) # (!\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~155_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~187_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~155_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~2232_combout\);

-- Location: LCFF_X36_Y15_N25
\aProcessor|RegFile|R~219\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(27),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~219_regout\);

-- Location: LCCOMB_X36_Y15_N24
\aProcessor|RegFile|R~2233\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2233_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~2232_combout\ & ((\aProcessor|RegFile|R~251_regout\))) # (!\aProcessor|RegFile|R~2232_combout\ & (\aProcessor|RegFile|R~219_regout\)))) # (!\aProcessor|IR|Q\(23) & 
-- (\aProcessor|RegFile|R~2232_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~2232_combout\,
	datac => \aProcessor|RegFile|R~219_regout\,
	datad => \aProcessor|RegFile|R~251_regout\,
	combout => \aProcessor|RegFile|R~2233_combout\);

-- Location: LCCOMB_X35_Y11_N30
\aProcessor|RegFile|R~2241\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2241_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~2238_combout\ & (\aProcessor|RegFile|R~2240_combout\)) # (!\aProcessor|RegFile|R~2238_combout\ & ((\aProcessor|RegFile|R~2233_combout\))))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~2238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~2240_combout\,
	datac => \aProcessor|RegFile|R~2238_combout\,
	datad => \aProcessor|RegFile|R~2233_combout\,
	combout => \aProcessor|RegFile|R~2241_combout\);

-- Location: LCCOMB_X23_Y15_N0
\aProcessor|RegFile|R~2242\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2242_combout\ = (\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~2231_combout\)) # (!\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~2241_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~2231_combout\,
	datad => \aProcessor|RegFile|R~2241_combout\,
	combout => \aProcessor|RegFile|R~2242_combout\);

-- Location: LCFF_X23_Y15_N1
\aProcessor|RB|Q[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~2242_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(27));

-- Location: LCCOMB_X23_Y15_N10
\aProcessor|MuxB|ShiftRight0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~22_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(21) & ((!\aProcessor|CSG|SelectSignals|Extend\(0))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|RB|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(21),
	datab => \aProcessor|RB|Q\(27),
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|MuxB|ShiftRight0~22_combout\);

-- Location: LCCOMB_X21_Y15_N24
\aProcessor|ALU|Add2~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~56_combout\ = ((\aProcessor|MuxB|ShiftRight0~31_combout\ $ (\aProcessor|RA|Q\(28) $ (\aProcessor|ALU|Add2~55\)))) # (GND)
-- \aProcessor|ALU|Add2~57\ = CARRY((\aProcessor|MuxB|ShiftRight0~31_combout\ & (\aProcessor|RA|Q\(28) & !\aProcessor|ALU|Add2~55\)) # (!\aProcessor|MuxB|ShiftRight0~31_combout\ & ((\aProcessor|RA|Q\(28)) # (!\aProcessor|ALU|Add2~55\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~31_combout\,
	datab => \aProcessor|RA|Q\(28),
	datad => VCC,
	cin => \aProcessor|ALU|Add2~55\,
	combout => \aProcessor|ALU|Add2~56_combout\,
	cout => \aProcessor|ALU|Add2~57\);

-- Location: LCCOMB_X18_Y15_N24
\aProcessor|ALU|Add0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~56_combout\ = (\aProcessor|RA|Q\(28) & (\aProcessor|ALU|Add0~55\ $ (GND))) # (!\aProcessor|RA|Q\(28) & (!\aProcessor|ALU|Add0~55\ & VCC))
-- \aProcessor|ALU|Add0~57\ = CARRY((\aProcessor|RA|Q\(28) & !\aProcessor|ALU|Add0~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|RA|Q\(28),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~55\,
	combout => \aProcessor|ALU|Add0~56_combout\,
	cout => \aProcessor|ALU|Add0~57\);

-- Location: LCCOMB_X19_Y15_N14
\aProcessor|MuxB|ShiftRight0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~31_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(21) & ((!\aProcessor|CSG|SelectSignals|Extend\(0))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|RB|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(21),
	datab => \aProcessor|RB|Q\(28),
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|MuxB|ShiftRight0~31_combout\);

-- Location: LCCOMB_X19_Y15_N4
\aProcessor|ALU|Selector7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector7~2_combout\ = (\aProcessor|RA|Q\(28) & (((!\aProcessor|MuxB|ShiftRight0~31_combout\ & !\aProcessor|CSG|SelectSignals|ALU_Op\(0))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1)))) # (!\aProcessor|RA|Q\(28) & 
-- (((\aProcessor|MuxB|ShiftRight0~31_combout\) # (\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(28),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|MuxB|ShiftRight0~31_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector7~2_combout\);

-- Location: LCCOMB_X21_Y17_N24
\aProcessor|ALU|Add3~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add3~56_combout\ = (\aProcessor|RA|Q\(28) & (!\aProcessor|ALU|Add3~55\ & VCC)) # (!\aProcessor|RA|Q\(28) & (\aProcessor|ALU|Add3~55\ $ (GND)))
-- \aProcessor|ALU|Add3~57\ = CARRY((!\aProcessor|RA|Q\(28) & !\aProcessor|ALU|Add3~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(28),
	datad => VCC,
	cin => \aProcessor|ALU|Add3~55\,
	combout => \aProcessor|ALU|Add3~56_combout\,
	cout => \aProcessor|ALU|Add3~57\);

-- Location: LCCOMB_X19_Y15_N26
\aProcessor|ALU|Selector7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector7~3_combout\ = (\aProcessor|ALU|Selector7~2_combout\ & ((\aProcessor|CSG|SelectSignals|ALU_Op\(1)) # ((\aProcessor|ALU|Add3~56_combout\) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datac => \aProcessor|ALU|Selector7~2_combout\,
	datad => \aProcessor|ALU|Add3~56_combout\,
	combout => \aProcessor|ALU|Selector7~3_combout\);

-- Location: LCCOMB_X19_Y15_N0
\aProcessor|ALU|Selector7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector7~4_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & (((\aProcessor|ALU|Selector26~0_combout\)))) # (!\aProcessor|ALU|Selector26~1_combout\ & ((\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector7~3_combout\))) # 
-- (!\aProcessor|ALU|Selector26~0_combout\ & (\aProcessor|ALU|Add0~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~1_combout\,
	datab => \aProcessor|ALU|Add0~56_combout\,
	datac => \aProcessor|ALU|Selector26~0_combout\,
	datad => \aProcessor|ALU|Selector7~3_combout\,
	combout => \aProcessor|ALU|Selector7~4_combout\);

-- Location: LCCOMB_X19_Y15_N16
\aProcessor|ALU|Selector7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector7~5_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & ((\aProcessor|ALU|Selector7~4_combout\ & (\aProcessor|ALU|RZ~28_combout\)) # (!\aProcessor|ALU|Selector7~4_combout\ & ((\aProcessor|ALU|Add2~56_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~1_combout\ & (((\aProcessor|ALU|Selector7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|RZ~28_combout\,
	datab => \aProcessor|ALU|Selector26~1_combout\,
	datac => \aProcessor|ALU|Add2~56_combout\,
	datad => \aProcessor|ALU|Selector7~4_combout\,
	combout => \aProcessor|ALU|Selector7~5_combout\);

-- Location: LCCOMB_X23_Y12_N8
\aProcessor|ALU|Add1~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~56_combout\ = ((\aProcessor|RA|Q\(28) $ (\aProcessor|MuxB|ShiftRight0~31_combout\ $ (!\aProcessor|ALU|Add1~55\)))) # (GND)
-- \aProcessor|ALU|Add1~57\ = CARRY((\aProcessor|RA|Q\(28) & ((\aProcessor|MuxB|ShiftRight0~31_combout\) # (!\aProcessor|ALU|Add1~55\))) # (!\aProcessor|RA|Q\(28) & (\aProcessor|MuxB|ShiftRight0~31_combout\ & !\aProcessor|ALU|Add1~55\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(28),
	datab => \aProcessor|MuxB|ShiftRight0~31_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~55\,
	combout => \aProcessor|ALU|Add1~56_combout\,
	cout => \aProcessor|ALU|Add1~57\);

-- Location: LCCOMB_X19_Y15_N6
\aProcessor|ALU|Selector7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector7~6_combout\ = (\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector26~3_combout\) # ((\aProcessor|ALU|Selector7~5_combout\)))) # (!\aProcessor|ALU|Selector26~2_combout\ & (!\aProcessor|ALU|Selector26~3_combout\ & 
-- ((\aProcessor|ALU|Add1~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~2_combout\,
	datab => \aProcessor|ALU|Selector26~3_combout\,
	datac => \aProcessor|ALU|Selector7~5_combout\,
	datad => \aProcessor|ALU|Add1~56_combout\,
	combout => \aProcessor|ALU|Selector7~6_combout\);

-- Location: LCCOMB_X19_Y15_N28
\aProcessor|ALU|Selector7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector7~7_combout\ = (\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|ALU|Selector7~6_combout\ & (\aProcessor|RA|Q\(28))) # (!\aProcessor|ALU|Selector7~6_combout\ & ((\aProcessor|RA|Q\(29)))))) # 
-- (!\aProcessor|ALU|Selector26~3_combout\ & (((\aProcessor|ALU|Selector7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(28),
	datab => \aProcessor|RA|Q\(29),
	datac => \aProcessor|ALU|Selector26~3_combout\,
	datad => \aProcessor|ALU|Selector7~6_combout\,
	combout => \aProcessor|ALU|Selector7~7_combout\);

-- Location: LCCOMB_X19_Y15_N18
\aProcessor|ALU|Selector7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector7~8_combout\ = (\aProcessor|ALU|Selector7~0_combout\) # ((\aProcessor|ALU|Selector7~1_combout\) # ((\aProcessor|ALU|Selector34~8_combout\ & \aProcessor|ALU|Selector7~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector7~0_combout\,
	datab => \aProcessor|ALU|Selector7~1_combout\,
	datac => \aProcessor|ALU|Selector34~8_combout\,
	datad => \aProcessor|ALU|Selector7~7_combout\,
	combout => \aProcessor|ALU|Selector7~8_combout\);

-- Location: LCFF_X19_Y15_N19
\aProcessor|RZ|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector7~8_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(28));

-- Location: LCFF_X21_Y11_N1
\aProcessor|RY|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[28]~28_combout\,
	sdata => \aProcessor|RZ|Q\(28),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(28));

-- Location: LCFF_X38_Y14_N29
\aProcessor|RegFile|R~508\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2509\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~508_regout\);

-- Location: LCFF_X36_Y14_N31
\aProcessor|RegFile|R~412\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~412_regout\);

-- Location: LCFF_X36_Y14_N13
\aProcessor|RegFile|R~476\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2507\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~476_regout\);

-- Location: LCCOMB_X36_Y14_N30
\aProcessor|RegFile|R~2302\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2302_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27)) # ((\aProcessor|RegFile|R~476_regout\)))) # (!\aProcessor|IR|Q\(28) & (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~412_regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~412_regout\,
	datad => \aProcessor|RegFile|R~476_regout\,
	combout => \aProcessor|RegFile|R~2302_combout\);

-- Location: LCCOMB_X37_Y14_N26
\aProcessor|RegFile|R~2303\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2303_combout\ = (\aProcessor|RegFile|R~2302_combout\ & (((\aProcessor|RegFile|R~508_regout\) # (!\aProcessor|IR|Q\(27))))) # (!\aProcessor|RegFile|R~2302_combout\ & (\aProcessor|RegFile|R~444_regout\ & ((\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~444_regout\,
	datab => \aProcessor|RegFile|R~508_regout\,
	datac => \aProcessor|RegFile|R~2302_combout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~2303_combout\);

-- Location: LCFF_X34_Y12_N23
\aProcessor|RegFile|R~252\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~252_regout\);

-- Location: LCFF_X34_Y13_N27
\aProcessor|RegFile|R~220\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2499\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~220_regout\);

-- Location: LCCOMB_X34_Y13_N26
\aProcessor|RegFile|R~2297\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2297_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|RegFile|R~220_regout\) # (\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~156_regout\ & ((!\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~156_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~220_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~2297_combout\);

-- Location: LCCOMB_X34_Y12_N22
\aProcessor|RegFile|R~2298\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2298_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~2297_combout\ & ((\aProcessor|RegFile|R~252_regout\))) # (!\aProcessor|RegFile|R~2297_combout\ & (\aProcessor|RegFile|R~188_regout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~2297_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~188_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~252_regout\,
	datad => \aProcessor|RegFile|R~2297_combout\,
	combout => \aProcessor|RegFile|R~2298_combout\);

-- Location: LCFF_X35_Y18_N3
\aProcessor|RegFile|R~92\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~92_regout\);

-- Location: LCFF_X35_Y18_N9
\aProcessor|RegFile|R~124\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2505\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~124_regout\);

-- Location: LCFF_X34_Y18_N13
\aProcessor|RegFile|R~60\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~60_regout\);

-- Location: LCFF_X34_Y18_N11
\aProcessor|RegFile|R~28\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~28_regout\);

-- Location: LCCOMB_X34_Y18_N12
\aProcessor|RegFile|R~2299\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2299_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28)) # ((\aProcessor|RegFile|R~60_regout\)))) # (!\aProcessor|IR|Q\(27) & (!\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~28_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~60_regout\,
	datad => \aProcessor|RegFile|R~28_regout\,
	combout => \aProcessor|RegFile|R~2299_combout\);

-- Location: LCCOMB_X35_Y18_N8
\aProcessor|RegFile|R~2300\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2300_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~2299_combout\ & ((\aProcessor|RegFile|R~124_regout\))) # (!\aProcessor|RegFile|R~2299_combout\ & (\aProcessor|RegFile|R~92_regout\)))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~2299_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~92_regout\,
	datac => \aProcessor|RegFile|R~124_regout\,
	datad => \aProcessor|RegFile|R~2299_combout\,
	combout => \aProcessor|RegFile|R~2300_combout\);

-- Location: LCCOMB_X36_Y11_N28
\aProcessor|RegFile|R~2301\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2301_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~2298_combout\)) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~2300_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~2298_combout\,
	datac => \aProcessor|IR|Q\(29),
	datad => \aProcessor|RegFile|R~2300_combout\,
	combout => \aProcessor|RegFile|R~2301_combout\);

-- Location: LCCOMB_X37_Y11_N28
\aProcessor|RegFile|R~2304\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2304_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~2301_combout\ & ((\aProcessor|RegFile|R~2303_combout\))) # (!\aProcessor|RegFile|R~2301_combout\ & (\aProcessor|RegFile|R~2296_combout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~2301_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2296_combout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~2303_combout\,
	datad => \aProcessor|RegFile|R~2301_combout\,
	combout => \aProcessor|RegFile|R~2304_combout\);

-- Location: LCFF_X37_Y18_N29
\aProcessor|RegFile|R~860\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|R~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~860_regout\);

-- Location: LCFF_X37_Y18_N7
\aProcessor|RegFile|R~604\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~604_regout\);

-- Location: LCCOMB_X37_Y18_N28
\aProcessor|RegFile|R~2285\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2285_combout\ = (\aProcessor|IR|Q\(29) & (\aProcessor|IR|Q\(30))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~860_regout\)) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~604_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~860_regout\,
	datad => \aProcessor|RegFile|R~604_regout\,
	combout => \aProcessor|RegFile|R~2285_combout\);

-- Location: LCCOMB_X31_Y17_N8
\aProcessor|RegFile|R~2286\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2286_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~2285_combout\ & (\aProcessor|RegFile|R~988_regout\)) # (!\aProcessor|RegFile|R~2285_combout\ & ((\aProcessor|RegFile|R~732_regout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~2285_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~988_regout\,
	datac => \aProcessor|RegFile|R~732_regout\,
	datad => \aProcessor|RegFile|R~2285_combout\,
	combout => \aProcessor|RegFile|R~2286_combout\);

-- Location: LCFF_X34_Y19_N7
\aProcessor|RegFile|R~956\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2485\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~956_regout\);

-- Location: LCFF_X34_Y20_N7
\aProcessor|RegFile|R~572\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~572_regout\);

-- Location: LCCOMB_X34_Y20_N6
\aProcessor|RegFile|R~2287\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2287_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~700_regout\) # ((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & (((\aProcessor|RegFile|R~572_regout\ & !\aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~700_regout\,
	datac => \aProcessor|RegFile|R~572_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~2287_combout\);

-- Location: LCCOMB_X34_Y19_N6
\aProcessor|RegFile|R~2288\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2288_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~2287_combout\ & ((\aProcessor|RegFile|R~956_regout\))) # (!\aProcessor|RegFile|R~2287_combout\ & (\aProcessor|RegFile|R~828_regout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~2287_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~828_regout\,
	datac => \aProcessor|RegFile|R~956_regout\,
	datad => \aProcessor|RegFile|R~2287_combout\,
	combout => \aProcessor|RegFile|R~2288_combout\);

-- Location: LCCOMB_X33_Y10_N14
\aProcessor|RegFile|R~668feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~668feeder_combout\ = \aProcessor|RY|Q\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(28),
	combout => \aProcessor|RegFile|R~668feeder_combout\);

-- Location: LCFF_X33_Y10_N15
\aProcessor|RegFile|R~668\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~668feeder_combout\,
	ena => \aProcessor|RegFile|R~2486\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~668_regout\);

-- Location: LCCOMB_X30_Y18_N20
\aProcessor|RegFile|R~796feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~796feeder_combout\ = \aProcessor|RY|Q\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(28),
	combout => \aProcessor|RegFile|R~796feeder_combout\);

-- Location: LCFF_X30_Y18_N21
\aProcessor|RegFile|R~796\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~796feeder_combout\,
	ena => \aProcessor|RegFile|R~2487\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~796_regout\);

-- Location: LCFF_X34_Y15_N25
\aProcessor|RegFile|R~540\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(28),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2488\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~540_regout\);

-- Location: LCCOMB_X34_Y15_N24
\aProcessor|RegFile|R~2289\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2289_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~796_regout\) # ((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & (((\aProcessor|RegFile|R~540_regout\ & !\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~796_regout\,
	datac => \aProcessor|RegFile|R~540_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~2289_combout\);

-- Location: LCCOMB_X30_Y18_N2
\aProcessor|RegFile|R~2290\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2290_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~2289_combout\ & (\aProcessor|RegFile|R~924_regout\)) # (!\aProcessor|RegFile|R~2289_combout\ & ((\aProcessor|RegFile|R~668_regout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~2289_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~924_regout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~668_regout\,
	datad => \aProcessor|RegFile|R~2289_combout\,
	combout => \aProcessor|RegFile|R~2290_combout\);

-- Location: LCCOMB_X30_Y18_N0
\aProcessor|RegFile|R~2291\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2291_combout\ = (\aProcessor|IR|Q\(28) & (\aProcessor|IR|Q\(27))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~2288_combout\)) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~2290_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~2288_combout\,
	datad => \aProcessor|RegFile|R~2290_combout\,
	combout => \aProcessor|RegFile|R~2291_combout\);

-- Location: LCCOMB_X30_Y18_N14
\aProcessor|RegFile|R~2294\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2294_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~2291_combout\ & (\aProcessor|RegFile|R~2293_combout\)) # (!\aProcessor|RegFile|R~2291_combout\ & ((\aProcessor|RegFile|R~2286_combout\))))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~2291_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2293_combout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~2286_combout\,
	datad => \aProcessor|RegFile|R~2291_combout\,
	combout => \aProcessor|RegFile|R~2294_combout\);

-- Location: LCCOMB_X19_Y15_N20
\aProcessor|RegFile|R~2305\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2305_combout\ = (\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~2294_combout\))) # (!\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~2304_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(31),
	datac => \aProcessor|RegFile|R~2304_combout\,
	datad => \aProcessor|RegFile|R~2294_combout\,
	combout => \aProcessor|RegFile|R~2305_combout\);

-- Location: LCFF_X19_Y15_N21
\aProcessor|RA|Q[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~2305_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(28));

-- Location: LCCOMB_X23_Y12_N10
\aProcessor|ALU|Add1~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~58_combout\ = (\aProcessor|RA|Q\(29) & ((\aProcessor|MuxB|ShiftRight0~23_combout\ & (\aProcessor|ALU|Add1~57\ & VCC)) # (!\aProcessor|MuxB|ShiftRight0~23_combout\ & (!\aProcessor|ALU|Add1~57\)))) # (!\aProcessor|RA|Q\(29) & 
-- ((\aProcessor|MuxB|ShiftRight0~23_combout\ & (!\aProcessor|ALU|Add1~57\)) # (!\aProcessor|MuxB|ShiftRight0~23_combout\ & ((\aProcessor|ALU|Add1~57\) # (GND)))))
-- \aProcessor|ALU|Add1~59\ = CARRY((\aProcessor|RA|Q\(29) & (!\aProcessor|MuxB|ShiftRight0~23_combout\ & !\aProcessor|ALU|Add1~57\)) # (!\aProcessor|RA|Q\(29) & ((!\aProcessor|ALU|Add1~57\) # (!\aProcessor|MuxB|ShiftRight0~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(29),
	datab => \aProcessor|MuxB|ShiftRight0~23_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~57\,
	combout => \aProcessor|ALU|Add1~58_combout\,
	cout => \aProcessor|ALU|Add1~59\);

-- Location: LCCOMB_X22_Y12_N14
\aProcessor|ALU|Selector6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector6~4_combout\ = (\aProcessor|ALU|Selector26~2_combout\ & (((\aProcessor|ALU|Selector26~3_combout\)))) # (!\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector26~3_combout\ & (\aProcessor|RA|Q\(30))) # 
-- (!\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|ALU|Add1~58_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~2_combout\,
	datab => \aProcessor|RA|Q\(30),
	datac => \aProcessor|ALU|Selector26~3_combout\,
	datad => \aProcessor|ALU|Add1~58_combout\,
	combout => \aProcessor|ALU|Selector6~4_combout\);

-- Location: LCCOMB_X22_Y12_N2
\aProcessor|ALU|Selector6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector6~0_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (\aProcessor|CSG|SelectSignals|ALU_Op\(1))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|MuxB|ShiftRight0~23_combout\ & ((!\aProcessor|RA|Q\(29)) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(1)))) # (!\aProcessor|MuxB|ShiftRight0~23_combout\ & ((\aProcessor|RA|Q\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datac => \aProcessor|MuxB|ShiftRight0~23_combout\,
	datad => \aProcessor|RA|Q\(29),
	combout => \aProcessor|ALU|Selector6~0_combout\);

-- Location: LCCOMB_X22_Y12_N16
\aProcessor|ALU|Selector6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector6~1_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Selector6~0_combout\ & ((!\aProcessor|RA|Q\(29)))) # (!\aProcessor|ALU|Selector6~0_combout\ & (\aProcessor|ALU|Add3~58_combout\)))) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|ALU|Selector6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add3~58_combout\,
	datab => \aProcessor|RA|Q\(29),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|ALU|Selector6~0_combout\,
	combout => \aProcessor|ALU|Selector6~1_combout\);

-- Location: LCCOMB_X21_Y15_N26
\aProcessor|ALU|Add2~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~58_combout\ = (\aProcessor|RA|Q\(29) & ((\aProcessor|MuxB|ShiftRight0~23_combout\ & (!\aProcessor|ALU|Add2~57\)) # (!\aProcessor|MuxB|ShiftRight0~23_combout\ & (\aProcessor|ALU|Add2~57\ & VCC)))) # (!\aProcessor|RA|Q\(29) & 
-- ((\aProcessor|MuxB|ShiftRight0~23_combout\ & ((\aProcessor|ALU|Add2~57\) # (GND))) # (!\aProcessor|MuxB|ShiftRight0~23_combout\ & (!\aProcessor|ALU|Add2~57\))))
-- \aProcessor|ALU|Add2~59\ = CARRY((\aProcessor|RA|Q\(29) & (\aProcessor|MuxB|ShiftRight0~23_combout\ & !\aProcessor|ALU|Add2~57\)) # (!\aProcessor|RA|Q\(29) & ((\aProcessor|MuxB|ShiftRight0~23_combout\) # (!\aProcessor|ALU|Add2~57\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(29),
	datab => \aProcessor|MuxB|ShiftRight0~23_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~57\,
	combout => \aProcessor|ALU|Add2~58_combout\,
	cout => \aProcessor|ALU|Add2~59\);

-- Location: LCCOMB_X18_Y15_N26
\aProcessor|ALU|Add0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add0~58_combout\ = (\aProcessor|RA|Q\(29) & (!\aProcessor|ALU|Add0~57\)) # (!\aProcessor|RA|Q\(29) & ((\aProcessor|ALU|Add0~57\) # (GND)))
-- \aProcessor|ALU|Add0~59\ = CARRY((!\aProcessor|ALU|Add0~57\) # (!\aProcessor|RA|Q\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(29),
	datad => VCC,
	cin => \aProcessor|ALU|Add0~57\,
	combout => \aProcessor|ALU|Add0~58_combout\,
	cout => \aProcessor|ALU|Add0~59\);

-- Location: LCCOMB_X22_Y12_N26
\aProcessor|ALU|Selector6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector6~2_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & ((\aProcessor|ALU|Selector26~0_combout\) # ((\aProcessor|ALU|Add2~58_combout\)))) # (!\aProcessor|ALU|Selector26~1_combout\ & (!\aProcessor|ALU|Selector26~0_combout\ & 
-- ((\aProcessor|ALU|Add0~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~1_combout\,
	datab => \aProcessor|ALU|Selector26~0_combout\,
	datac => \aProcessor|ALU|Add2~58_combout\,
	datad => \aProcessor|ALU|Add0~58_combout\,
	combout => \aProcessor|ALU|Selector6~2_combout\);

-- Location: LCCOMB_X22_Y12_N0
\aProcessor|ALU|Selector6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector6~3_combout\ = (\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector6~2_combout\ & (\aProcessor|ALU|RZ~29_combout\)) # (!\aProcessor|ALU|Selector6~2_combout\ & ((\aProcessor|ALU|Selector6~1_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~0_combout\ & (((\aProcessor|ALU|Selector6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|RZ~29_combout\,
	datab => \aProcessor|ALU|Selector26~0_combout\,
	datac => \aProcessor|ALU|Selector6~1_combout\,
	datad => \aProcessor|ALU|Selector6~2_combout\,
	combout => \aProcessor|ALU|Selector6~3_combout\);

-- Location: LCCOMB_X22_Y12_N12
\aProcessor|ALU|Selector6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector6~5_combout\ = (\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector6~4_combout\ & (\aProcessor|RA|Q\(29))) # (!\aProcessor|ALU|Selector6~4_combout\ & ((\aProcessor|ALU|Selector6~3_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~2_combout\ & (((\aProcessor|ALU|Selector6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~2_combout\,
	datab => \aProcessor|RA|Q\(29),
	datac => \aProcessor|ALU|Selector6~4_combout\,
	datad => \aProcessor|ALU|Selector6~3_combout\,
	combout => \aProcessor|ALU|Selector6~5_combout\);

-- Location: LCCOMB_X22_Y12_N30
\aProcessor|ALU|Selector6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector6~6_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|ALU|Selector26~4_combout\ & (\aProcessor|RA|Q\(28))) # (!\aProcessor|ALU|Selector26~4_combout\ & ((\aProcessor|ALU|Selector6~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|ALU|Selector26~4_combout\,
	datac => \aProcessor|RA|Q\(28),
	datad => \aProcessor|ALU|Selector6~5_combout\,
	combout => \aProcessor|ALU|Selector6~6_combout\);

-- Location: LCCOMB_X22_Y12_N8
\aProcessor|ALU|Selector6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector6~7_combout\ = (\aProcessor|ALU|Selector6~6_combout\) # ((\aProcessor|ALU|Selector4~0_combout\ & \aProcessor|MuxB|ShiftRight0~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|ALU|Selector4~0_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~23_combout\,
	datad => \aProcessor|ALU|Selector6~6_combout\,
	combout => \aProcessor|ALU|Selector6~7_combout\);

-- Location: LCFF_X22_Y12_N9
\aProcessor|RZ|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector6~7_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(29));

-- Location: LCFF_X21_Y12_N29
\aProcessor|RY|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[29]~29_combout\,
	sdata => \aProcessor|RZ|Q\(29),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(29));

-- Location: LCCOMB_X34_Y14_N4
\aProcessor|RegFile|R~925feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~925feeder_combout\ = \aProcessor|RY|Q\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(29),
	combout => \aProcessor|RegFile|R~925feeder_combout\);

-- Location: LCFF_X34_Y14_N5
\aProcessor|RegFile|R~925\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~925feeder_combout\,
	ena => \aProcessor|RegFile|R~2489\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~925_regout\);

-- Location: LCCOMB_X35_Y11_N8
\aProcessor|RegFile|R~2331\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2331_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~669_regout\))) # (!\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~541_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~541_regout\,
	datac => \aProcessor|RegFile|R~669_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~2331_combout\);

-- Location: LCCOMB_X34_Y15_N8
\aProcessor|RegFile|R~2332\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2332_combout\ = (\aProcessor|RegFile|R~2331_combout\ & (((\aProcessor|RegFile|R~925_regout\) # (!\aProcessor|IR|Q\(30))))) # (!\aProcessor|RegFile|R~2331_combout\ & (\aProcessor|RegFile|R~797_regout\ & ((\aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~797_regout\,
	datab => \aProcessor|RegFile|R~925_regout\,
	datac => \aProcessor|RegFile|R~2331_combout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~2332_combout\);

-- Location: LCCOMB_X31_Y17_N22
\aProcessor|RegFile|R~2333\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2333_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~2330_combout\) # ((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & (((!\aProcessor|IR|Q\(27) & \aProcessor|RegFile|R~2332_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2330_combout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|IR|Q\(27),
	datad => \aProcessor|RegFile|R~2332_combout\,
	combout => \aProcessor|RegFile|R~2333_combout\);

-- Location: LCFF_X30_Y16_N29
\aProcessor|RegFile|R~637\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~637_regout\);

-- Location: LCFF_X30_Y16_N19
\aProcessor|RegFile|R~893\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~893_regout\);

-- Location: LCCOMB_X30_Y16_N18
\aProcessor|RegFile|R~2334\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2334_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|RegFile|R~893_regout\) # (\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~637_regout\ & ((!\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~637_regout\,
	datac => \aProcessor|RegFile|R~893_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~2334_combout\);

-- Location: LCCOMB_X40_Y16_N18
\aProcessor|RegFile|R~1021feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1021feeder_combout\ = \aProcessor|RY|Q\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(29),
	combout => \aProcessor|RegFile|R~1021feeder_combout\);

-- Location: LCFF_X40_Y16_N19
\aProcessor|RegFile|R~1021\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1021feeder_combout\,
	ena => \aProcessor|RegFile|R~2493\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~1021_regout\);

-- Location: LCCOMB_X40_Y16_N24
\aProcessor|RegFile|R~765feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~765feeder_combout\ = \aProcessor|RY|Q\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(29),
	combout => \aProcessor|RegFile|R~765feeder_combout\);

-- Location: LCFF_X40_Y16_N25
\aProcessor|RegFile|R~765\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~765feeder_combout\,
	ena => \aProcessor|RegFile|R~2491\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~765_regout\);

-- Location: LCCOMB_X31_Y17_N0
\aProcessor|RegFile|R~2335\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2335_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~2334_combout\ & (\aProcessor|RegFile|R~1021_regout\)) # (!\aProcessor|RegFile|R~2334_combout\ & ((\aProcessor|RegFile|R~765_regout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (\aProcessor|RegFile|R~2334_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~2334_combout\,
	datac => \aProcessor|RegFile|R~1021_regout\,
	datad => \aProcessor|RegFile|R~765_regout\,
	combout => \aProcessor|RegFile|R~2335_combout\);

-- Location: LCFF_X32_Y20_N1
\aProcessor|RegFile|R~829\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2482\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~829_regout\);

-- Location: LCFF_X32_Y20_N31
\aProcessor|RegFile|R~573\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2484\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~573_regout\);

-- Location: LCCOMB_X32_Y20_N0
\aProcessor|RegFile|R~2327\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2327_combout\ = (\aProcessor|IR|Q\(29) & (\aProcessor|IR|Q\(30))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~829_regout\)) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~573_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~829_regout\,
	datad => \aProcessor|RegFile|R~573_regout\,
	combout => \aProcessor|RegFile|R~2327_combout\);

-- Location: LCCOMB_X33_Y20_N26
\aProcessor|RegFile|R~2328\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2328_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~2327_combout\ & (\aProcessor|RegFile|R~957_regout\)) # (!\aProcessor|RegFile|R~2327_combout\ & ((\aProcessor|RegFile|R~701_regout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (\aProcessor|RegFile|R~2327_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|RegFile|R~2327_combout\,
	datac => \aProcessor|RegFile|R~957_regout\,
	datad => \aProcessor|RegFile|R~701_regout\,
	combout => \aProcessor|RegFile|R~2328_combout\);

-- Location: LCCOMB_X30_Y17_N12
\aProcessor|RegFile|R~2336\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2336_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~2333_combout\ & (\aProcessor|RegFile|R~2335_combout\)) # (!\aProcessor|RegFile|R~2333_combout\ & ((\aProcessor|RegFile|R~2328_combout\))))) # (!\aProcessor|IR|Q\(27) & 
-- (\aProcessor|RegFile|R~2333_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~2333_combout\,
	datac => \aProcessor|RegFile|R~2335_combout\,
	datad => \aProcessor|RegFile|R~2328_combout\,
	combout => \aProcessor|RegFile|R~2336_combout\);

-- Location: LCFF_X36_Y15_N3
\aProcessor|RegFile|R~253\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~253_regout\);

-- Location: LCCOMB_X30_Y11_N14
\aProcessor|RegFile|R~157feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~157feeder_combout\ = \aProcessor|RY|Q\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(29),
	combout => \aProcessor|RegFile|R~157feeder_combout\);

-- Location: LCFF_X30_Y11_N15
\aProcessor|RegFile|R~157\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~157feeder_combout\,
	ena => \aProcessor|RegFile|R~2500\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~157_regout\);

-- Location: LCCOMB_X30_Y11_N16
\aProcessor|RegFile|R~2337\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2337_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~189_regout\) # ((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & (((\aProcessor|RegFile|R~157_regout\ & !\aProcessor|IR|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~189_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~157_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~2337_combout\);

-- Location: LCCOMB_X36_Y15_N2
\aProcessor|RegFile|R~2338\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2338_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~2337_combout\ & ((\aProcessor|RegFile|R~253_regout\))) # (!\aProcessor|RegFile|R~2337_combout\ & (\aProcessor|RegFile|R~221_regout\)))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~2337_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~221_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~253_regout\,
	datad => \aProcessor|RegFile|R~2337_combout\,
	combout => \aProcessor|RegFile|R~2338_combout\);

-- Location: LCCOMB_X37_Y15_N30
\aProcessor|RegFile|R~2339\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2339_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|RegFile|R~349_regout\) # (\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~285_regout\ & ((!\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~285_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~349_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~2339_combout\);

-- Location: LCFF_X32_Y12_N27
\aProcessor|RegFile|R~381\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(29),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~381_regout\);

-- Location: LCCOMB_X32_Y12_N26
\aProcessor|RegFile|R~2340\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2340_combout\ = (\aProcessor|RegFile|R~2339_combout\ & (((\aProcessor|RegFile|R~381_regout\) # (!\aProcessor|IR|Q\(27))))) # (!\aProcessor|RegFile|R~2339_combout\ & (\aProcessor|RegFile|R~317_regout\ & ((\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~317_regout\,
	datab => \aProcessor|RegFile|R~2339_combout\,
	datac => \aProcessor|RegFile|R~381_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~2340_combout\);

-- Location: LCCOMB_X29_Y18_N22
\aProcessor|RegFile|R~2343\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2343_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30))))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~2340_combout\))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~2342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2342_combout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~2340_combout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~2343_combout\);

-- Location: LCCOMB_X29_Y18_N16
\aProcessor|RegFile|R~2346\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2346_combout\ = (\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~2343_combout\ & (\aProcessor|RegFile|R~2345_combout\)) # (!\aProcessor|RegFile|R~2343_combout\ & ((\aProcessor|RegFile|R~2338_combout\))))) # (!\aProcessor|IR|Q\(29) & 
-- (((\aProcessor|RegFile|R~2343_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2345_combout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|RegFile|R~2338_combout\,
	datad => \aProcessor|RegFile|R~2343_combout\,
	combout => \aProcessor|RegFile|R~2346_combout\);

-- Location: LCCOMB_X25_Y17_N10
\aProcessor|RegFile|R~2347\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2347_combout\ = (\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~2336_combout\)) # (!\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~2346_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(31),
	datac => \aProcessor|RegFile|R~2336_combout\,
	datad => \aProcessor|RegFile|R~2346_combout\,
	combout => \aProcessor|RegFile|R~2347_combout\);

-- Location: LCFF_X25_Y17_N11
\aProcessor|RA|Q[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~2347_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(29));

-- Location: LCCOMB_X22_Y13_N28
\aProcessor|ALU|Selector5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector5~1_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|RA|Q\(29) & \aProcessor|ALU|Selector26~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|RA|Q\(29),
	datad => \aProcessor|ALU|Selector26~4_combout\,
	combout => \aProcessor|ALU|Selector5~1_combout\);

-- Location: LCCOMB_X22_Y14_N10
\aProcessor|MuxB|ShiftRight0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~24_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(21) & ((!\aProcessor|CSG|SelectSignals|Extend\(0))))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (((\aProcessor|RB|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(21),
	datab => \aProcessor|RB|Q\(30),
	datac => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|MuxB|ShiftRight0~24_combout\);

-- Location: LCCOMB_X22_Y14_N14
\aProcessor|ALU|Selector5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector5~0_combout\ = (\aProcessor|ALU|Selector4~0_combout\ & \aProcessor|MuxB|ShiftRight0~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|ALU|Selector4~0_combout\,
	datad => \aProcessor|MuxB|ShiftRight0~24_combout\,
	combout => \aProcessor|ALU|Selector5~0_combout\);

-- Location: LCCOMB_X23_Y12_N12
\aProcessor|ALU|Add1~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~60_combout\ = ((\aProcessor|RA|Q\(30) $ (\aProcessor|MuxB|ShiftRight0~24_combout\ $ (!\aProcessor|ALU|Add1~59\)))) # (GND)
-- \aProcessor|ALU|Add1~61\ = CARRY((\aProcessor|RA|Q\(30) & ((\aProcessor|MuxB|ShiftRight0~24_combout\) # (!\aProcessor|ALU|Add1~59\))) # (!\aProcessor|RA|Q\(30) & (\aProcessor|MuxB|ShiftRight0~24_combout\ & !\aProcessor|ALU|Add1~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(30),
	datab => \aProcessor|MuxB|ShiftRight0~24_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add1~59\,
	combout => \aProcessor|ALU|Add1~60_combout\,
	cout => \aProcessor|ALU|Add1~61\);

-- Location: LCCOMB_X22_Y14_N12
\aProcessor|ALU|Selector5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector5~2_combout\ = (\aProcessor|RA|Q\(30) & (((!\aProcessor|MuxB|ShiftRight0~24_combout\ & !\aProcessor|CSG|SelectSignals|ALU_Op\(0))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1)))) # (!\aProcessor|RA|Q\(30) & 
-- (((\aProcessor|MuxB|ShiftRight0~24_combout\) # (\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|RA|Q\(30),
	datac => \aProcessor|MuxB|ShiftRight0~24_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector5~2_combout\);

-- Location: LCCOMB_X22_Y14_N22
\aProcessor|ALU|Selector5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector5~3_combout\ = (\aProcessor|ALU|Selector5~2_combout\ & (((\aProcessor|CSG|SelectSignals|ALU_Op\(1)) # (\aProcessor|ALU|Add3~60_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|ALU|Add3~60_combout\,
	datad => \aProcessor|ALU|Selector5~2_combout\,
	combout => \aProcessor|ALU|Selector5~3_combout\);

-- Location: LCCOMB_X22_Y14_N16
\aProcessor|ALU|Selector5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector5~4_combout\ = (\aProcessor|ALU|Selector26~0_combout\ & ((\aProcessor|ALU|Selector26~1_combout\) # ((\aProcessor|ALU|Selector5~3_combout\)))) # (!\aProcessor|ALU|Selector26~0_combout\ & (!\aProcessor|ALU|Selector26~1_combout\ & 
-- (\aProcessor|ALU|Add0~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~0_combout\,
	datab => \aProcessor|ALU|Selector26~1_combout\,
	datac => \aProcessor|ALU|Add0~60_combout\,
	datad => \aProcessor|ALU|Selector5~3_combout\,
	combout => \aProcessor|ALU|Selector5~4_combout\);

-- Location: LCCOMB_X21_Y15_N28
\aProcessor|ALU|Add2~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~60_combout\ = ((\aProcessor|RA|Q\(30) $ (\aProcessor|MuxB|ShiftRight0~24_combout\ $ (\aProcessor|ALU|Add2~59\)))) # (GND)
-- \aProcessor|ALU|Add2~61\ = CARRY((\aProcessor|RA|Q\(30) & ((!\aProcessor|ALU|Add2~59\) # (!\aProcessor|MuxB|ShiftRight0~24_combout\))) # (!\aProcessor|RA|Q\(30) & (!\aProcessor|MuxB|ShiftRight0~24_combout\ & !\aProcessor|ALU|Add2~59\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(30),
	datab => \aProcessor|MuxB|ShiftRight0~24_combout\,
	datad => VCC,
	cin => \aProcessor|ALU|Add2~59\,
	combout => \aProcessor|ALU|Add2~60_combout\,
	cout => \aProcessor|ALU|Add2~61\);

-- Location: LCCOMB_X22_Y14_N0
\aProcessor|ALU|Selector5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector5~5_combout\ = (\aProcessor|ALU|Selector26~1_combout\ & ((\aProcessor|ALU|Selector5~4_combout\ & (\aProcessor|ALU|RZ~30_combout\)) # (!\aProcessor|ALU|Selector5~4_combout\ & ((\aProcessor|ALU|Add2~60_combout\))))) # 
-- (!\aProcessor|ALU|Selector26~1_combout\ & (((\aProcessor|ALU|Selector5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|RZ~30_combout\,
	datab => \aProcessor|ALU|Selector26~1_combout\,
	datac => \aProcessor|ALU|Selector5~4_combout\,
	datad => \aProcessor|ALU|Add2~60_combout\,
	combout => \aProcessor|ALU|Selector5~5_combout\);

-- Location: LCCOMB_X22_Y14_N30
\aProcessor|ALU|Selector5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector5~6_combout\ = (\aProcessor|ALU|Selector26~2_combout\ & ((\aProcessor|ALU|Selector26~3_combout\) # ((\aProcessor|ALU|Selector5~5_combout\)))) # (!\aProcessor|ALU|Selector26~2_combout\ & (!\aProcessor|ALU|Selector26~3_combout\ & 
-- (\aProcessor|ALU|Add1~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector26~2_combout\,
	datab => \aProcessor|ALU|Selector26~3_combout\,
	datac => \aProcessor|ALU|Add1~60_combout\,
	datad => \aProcessor|ALU|Selector5~5_combout\,
	combout => \aProcessor|ALU|Selector5~6_combout\);

-- Location: LCCOMB_X22_Y14_N28
\aProcessor|ALU|Selector5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector5~7_combout\ = (\aProcessor|ALU|Selector26~3_combout\ & ((\aProcessor|ALU|Selector5~6_combout\ & ((\aProcessor|RA|Q\(30)))) # (!\aProcessor|ALU|Selector5~6_combout\ & (\aProcessor|RA|Q\(31))))) # 
-- (!\aProcessor|ALU|Selector26~3_combout\ & (((\aProcessor|ALU|Selector5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(31),
	datab => \aProcessor|RA|Q\(30),
	datac => \aProcessor|ALU|Selector26~3_combout\,
	datad => \aProcessor|ALU|Selector5~6_combout\,
	combout => \aProcessor|ALU|Selector5~7_combout\);

-- Location: LCCOMB_X22_Y14_N24
\aProcessor|ALU|Selector5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector5~8_combout\ = (\aProcessor|ALU|Selector5~1_combout\) # ((\aProcessor|ALU|Selector5~0_combout\) # ((\aProcessor|ALU|Selector34~8_combout\ & \aProcessor|ALU|Selector5~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector34~8_combout\,
	datab => \aProcessor|ALU|Selector5~1_combout\,
	datac => \aProcessor|ALU|Selector5~0_combout\,
	datad => \aProcessor|ALU|Selector5~7_combout\,
	combout => \aProcessor|ALU|Selector5~8_combout\);

-- Location: LCFF_X22_Y14_N25
\aProcessor|RZ|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector5~8_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(30));

-- Location: LCFF_X21_Y11_N27
\aProcessor|RY|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[30]~30_combout\,
	sdata => \aProcessor|RZ|Q\(30),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(30));

-- Location: LCFF_X37_Y13_N15
\aProcessor|RegFile|R~382\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~382_regout\);

-- Location: LCFF_X32_Y14_N3
\aProcessor|RegFile|R~318\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~318_regout\);

-- Location: LCCOMB_X32_Y14_N2
\aProcessor|RegFile|R~2379\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2379_combout\ = (\aProcessor|IR|Q\(28) & (\aProcessor|IR|Q\(27))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~318_regout\)) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~286_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~318_regout\,
	datad => \aProcessor|RegFile|R~286_regout\,
	combout => \aProcessor|RegFile|R~2379_combout\);

-- Location: LCCOMB_X37_Y13_N14
\aProcessor|RegFile|R~2380\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2380_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~2379_combout\ & ((\aProcessor|RegFile|R~382_regout\))) # (!\aProcessor|RegFile|R~2379_combout\ & (\aProcessor|RegFile|R~350_regout\)))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~2379_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~350_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~382_regout\,
	datad => \aProcessor|RegFile|R~2379_combout\,
	combout => \aProcessor|RegFile|R~2380_combout\);

-- Location: LCCOMB_X36_Y12_N26
\aProcessor|RegFile|R~2381\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2381_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|RegFile|R~222_regout\) # (\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~158_regout\ & ((!\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~158_regout\,
	datac => \aProcessor|RegFile|R~222_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~2381_combout\);

-- Location: LCFF_X34_Y12_N7
\aProcessor|RegFile|R~254\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(30),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2501\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~254_regout\);

-- Location: LCCOMB_X34_Y12_N6
\aProcessor|RegFile|R~2382\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2382_combout\ = (\aProcessor|RegFile|R~2381_combout\ & (((\aProcessor|RegFile|R~254_regout\) # (!\aProcessor|IR|Q\(27))))) # (!\aProcessor|RegFile|R~2381_combout\ & (\aProcessor|RegFile|R~190_regout\ & ((\aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~190_regout\,
	datab => \aProcessor|RegFile|R~2381_combout\,
	datac => \aProcessor|RegFile|R~254_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~2382_combout\);

-- Location: LCCOMB_X33_Y18_N24
\aProcessor|RegFile|R~2385\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2385_combout\ = (\aProcessor|IR|Q\(29) & (((\aProcessor|IR|Q\(30)) # (\aProcessor|RegFile|R~2382_combout\)))) # (!\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~2384_combout\ & (!\aProcessor|IR|Q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2384_combout\,
	datab => \aProcessor|IR|Q\(29),
	datac => \aProcessor|IR|Q\(30),
	datad => \aProcessor|RegFile|R~2382_combout\,
	combout => \aProcessor|RegFile|R~2385_combout\);

-- Location: LCCOMB_X33_Y14_N26
\aProcessor|RegFile|R~2387\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2387_combout\ = (\aProcessor|RegFile|R~2386_combout\ & (((\aProcessor|RegFile|R~510_regout\)) # (!\aProcessor|IR|Q\(27)))) # (!\aProcessor|RegFile|R~2386_combout\ & (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~446_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2386_combout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~510_regout\,
	datad => \aProcessor|RegFile|R~446_regout\,
	combout => \aProcessor|RegFile|R~2387_combout\);

-- Location: LCCOMB_X33_Y18_N2
\aProcessor|RegFile|R~2388\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2388_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~2385_combout\ & ((\aProcessor|RegFile|R~2387_combout\))) # (!\aProcessor|RegFile|R~2385_combout\ & (\aProcessor|RegFile|R~2380_combout\)))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~2385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~2380_combout\,
	datac => \aProcessor|RegFile|R~2385_combout\,
	datad => \aProcessor|RegFile|R~2387_combout\,
	combout => \aProcessor|RegFile|R~2388_combout\);

-- Location: LCCOMB_X25_Y17_N16
\aProcessor|RegFile|R~2389\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2389_combout\ = (\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~2378_combout\)) # (!\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~2388_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2378_combout\,
	datac => \aProcessor|IR|Q\(31),
	datad => \aProcessor|RegFile|R~2388_combout\,
	combout => \aProcessor|RegFile|R~2389_combout\);

-- Location: LCFF_X25_Y17_N17
\aProcessor|RA|Q[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~2389_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(30));

-- Location: LCCOMB_X23_Y12_N14
\aProcessor|ALU|Add1~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~62_combout\ = (\aProcessor|MuxB|ShiftRight0~25_combout\ & ((\aProcessor|RA|Q\(31) & (\aProcessor|ALU|Add1~61\ & VCC)) # (!\aProcessor|RA|Q\(31) & (!\aProcessor|ALU|Add1~61\)))) # (!\aProcessor|MuxB|ShiftRight0~25_combout\ & 
-- ((\aProcessor|RA|Q\(31) & (!\aProcessor|ALU|Add1~61\)) # (!\aProcessor|RA|Q\(31) & ((\aProcessor|ALU|Add1~61\) # (GND)))))
-- \aProcessor|ALU|Add1~63\ = CARRY((\aProcessor|MuxB|ShiftRight0~25_combout\ & (!\aProcessor|RA|Q\(31) & !\aProcessor|ALU|Add1~61\)) # (!\aProcessor|MuxB|ShiftRight0~25_combout\ & ((!\aProcessor|ALU|Add1~61\) # (!\aProcessor|RA|Q\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~25_combout\,
	datab => \aProcessor|RA|Q\(31),
	datad => VCC,
	cin => \aProcessor|ALU|Add1~61\,
	combout => \aProcessor|ALU|Add1~62_combout\,
	cout => \aProcessor|ALU|Add1~63\);

-- Location: LCCOMB_X20_Y15_N28
\aProcessor|ALU|Selector32~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector32~13_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(1) & ((\aProcessor|RA|Q\(31)) # ((\aProcessor|CSG|SelectSignals|ALU_Op\(0))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & (((!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & 
-- \aProcessor|ALU|CARRY_FLAG~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|RA|Q\(31),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|ALU|CARRY_FLAG~combout\,
	combout => \aProcessor|ALU|Selector32~13_combout\);

-- Location: LCCOMB_X20_Y15_N14
\aProcessor|ALU|Selector32~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector32~14_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Selector32~13_combout\ & ((\aProcessor|ALU|Add1~62_combout\))) # (!\aProcessor|ALU|Selector32~13_combout\ & (\aProcessor|RA|Q\(30))))) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|ALU|Selector32~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datab => \aProcessor|RA|Q\(30),
	datac => \aProcessor|ALU|Add1~62_combout\,
	datad => \aProcessor|ALU|Selector32~13_combout\,
	combout => \aProcessor|ALU|Selector32~14_combout\);

-- Location: LCCOMB_X20_Y15_N22
\aProcessor|ALU|RZ~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|RZ~31_combout\ = (\aProcessor|RA|Q\(31) & \aProcessor|MuxB|ShiftRight0~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \aProcessor|RA|Q\(31),
	datad => \aProcessor|MuxB|ShiftRight0~25_combout\,
	combout => \aProcessor|ALU|RZ~31_combout\);

-- Location: LCCOMB_X21_Y15_N30
\aProcessor|ALU|Add2~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add2~62_combout\ = \aProcessor|RA|Q\(31) $ (\aProcessor|ALU|Add2~61\ $ (!\aProcessor|MuxB|ShiftRight0~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(31),
	datad => \aProcessor|MuxB|ShiftRight0~25_combout\,
	cin => \aProcessor|ALU|Add2~61\,
	combout => \aProcessor|ALU|Add2~62_combout\);

-- Location: LCCOMB_X20_Y15_N24
\aProcessor|ALU|Selector32~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector32~11_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(1) & (((\aProcessor|CSG|SelectSignals|ALU_Op\(0)) # (\aProcessor|ALU|Add2~62_combout\)))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & (\aProcessor|ALU|Add0~62_combout\ & 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Add0~62_combout\,
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|ALU|Add2~62_combout\,
	combout => \aProcessor|ALU|Selector32~11_combout\);

-- Location: LCCOMB_X20_Y15_N12
\aProcessor|ALU|Selector32~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector32~12_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & ((\aProcessor|ALU|Selector32~11_combout\ & (\aProcessor|ALU|RZ~31_combout\)) # (!\aProcessor|ALU|Selector32~11_combout\ & ((\aProcessor|ALU|Add1~62_combout\))))) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (((\aProcessor|ALU|Selector32~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datab => \aProcessor|ALU|RZ~31_combout\,
	datac => \aProcessor|ALU|Selector32~11_combout\,
	datad => \aProcessor|ALU|Add1~62_combout\,
	combout => \aProcessor|ALU|Selector32~12_combout\);

-- Location: LCCOMB_X20_Y15_N2
\aProcessor|ALU|Selector4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector4~1_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (((\aProcessor|CSG|SelectSignals|ALU_Op\(3))))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(3) & 
-- (\aProcessor|ALU|Selector32~10_combout\)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(3) & ((\aProcessor|ALU|Selector32~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector32~10_combout\,
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datad => \aProcessor|ALU|Selector32~12_combout\,
	combout => \aProcessor|ALU|Selector4~1_combout\);

-- Location: LCCOMB_X20_Y15_N0
\aProcessor|ALU|Selector4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector4~2_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|ALU|Selector4~1_combout\ & ((\aProcessor|ALU|Selector32~14_combout\))) # (!\aProcessor|ALU|Selector4~1_combout\ & (\aProcessor|ALU|Selector32~9_combout\)))) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & (((\aProcessor|ALU|Selector4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector32~9_combout\,
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|ALU|Selector32~14_combout\,
	datad => \aProcessor|ALU|Selector4~1_combout\,
	combout => \aProcessor|ALU|Selector4~2_combout\);

-- Location: LCCOMB_X20_Y15_N8
\aProcessor|ALU|Selector4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector4~3_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|ALU|Selector4~0_combout\ & (\aProcessor|MuxB|ShiftRight0~25_combout\))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & 
-- ((\aProcessor|ALU|Selector4~2_combout\) # ((\aProcessor|ALU|Selector4~0_combout\ & \aProcessor|MuxB|ShiftRight0~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|ALU|Selector4~0_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~25_combout\,
	datad => \aProcessor|ALU|Selector4~2_combout\,
	combout => \aProcessor|ALU|Selector4~3_combout\);

-- Location: LCFF_X20_Y15_N9
\aProcessor|RZ|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector4~3_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(31));

-- Location: LCFF_X17_Y13_N15
\aProcessor|RY|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[31]~31_combout\,
	sdata => \aProcessor|RZ|Q\(31),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(31));

-- Location: LCFF_X32_Y15_N27
\aProcessor|RegFile|R~63\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2503\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~63_regout\);

-- Location: LCFF_X35_Y15_N21
\aProcessor|RegFile|R~95\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2502\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~95_regout\);

-- Location: LCFF_X35_Y15_N7
\aProcessor|RegFile|R~31\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2504\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~31_regout\);

-- Location: LCCOMB_X35_Y15_N20
\aProcessor|RegFile|R~2425\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2425_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27)) # ((\aProcessor|RegFile|R~95_regout\)))) # (!\aProcessor|IR|Q\(28) & (!\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~31_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~95_regout\,
	datad => \aProcessor|RegFile|R~31_regout\,
	combout => \aProcessor|RegFile|R~2425_combout\);

-- Location: LCCOMB_X32_Y16_N18
\aProcessor|RegFile|R~2426\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2426_combout\ = (\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~2425_combout\ & ((\aProcessor|RegFile|R~127_regout\))) # (!\aProcessor|RegFile|R~2425_combout\ & (\aProcessor|RegFile|R~63_regout\)))) # (!\aProcessor|IR|Q\(27) & 
-- (((\aProcessor|RegFile|R~2425_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|RegFile|R~63_regout\,
	datac => \aProcessor|RegFile|R~127_regout\,
	datad => \aProcessor|RegFile|R~2425_combout\,
	combout => \aProcessor|RegFile|R~2426_combout\);

-- Location: LCFF_X37_Y12_N7
\aProcessor|RegFile|R~287\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2496\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~287_regout\);

-- Location: LCCOMB_X37_Y12_N6
\aProcessor|RegFile|R~2423\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2423_combout\ = (\aProcessor|IR|Q\(27) & (((\aProcessor|IR|Q\(28))))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~351_regout\)) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~287_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~351_regout\,
	datab => \aProcessor|IR|Q\(27),
	datac => \aProcessor|RegFile|R~287_regout\,
	datad => \aProcessor|IR|Q\(28),
	combout => \aProcessor|RegFile|R~2423_combout\);

-- Location: LCCOMB_X32_Y10_N4
\aProcessor|RegFile|R~2424\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2424_combout\ = (\aProcessor|RegFile|R~2423_combout\ & ((\aProcessor|RegFile|R~383_regout\) # ((!\aProcessor|IR|Q\(27))))) # (!\aProcessor|RegFile|R~2423_combout\ & (((\aProcessor|RegFile|R~319_regout\ & \aProcessor|IR|Q\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~383_regout\,
	datab => \aProcessor|RegFile|R~319_regout\,
	datac => \aProcessor|RegFile|R~2423_combout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~2424_combout\);

-- Location: LCCOMB_X25_Y14_N18
\aProcessor|RegFile|R~2427\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2427_combout\ = (\aProcessor|IR|Q\(29) & (\aProcessor|IR|Q\(30))) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~2424_combout\))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~2426_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(29),
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~2426_combout\,
	datad => \aProcessor|RegFile|R~2424_combout\,
	combout => \aProcessor|RegFile|R~2427_combout\);

-- Location: LCFF_X30_Y14_N15
\aProcessor|RegFile|R~415\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2508\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~415_regout\);

-- Location: LCFF_X30_Y14_N17
\aProcessor|RegFile|R~447\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2506\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~447_regout\);

-- Location: LCCOMB_X30_Y14_N16
\aProcessor|RegFile|R~2428\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2428_combout\ = (\aProcessor|IR|Q\(28) & (((\aProcessor|IR|Q\(27))))) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|IR|Q\(27) & ((\aProcessor|RegFile|R~447_regout\))) # (!\aProcessor|IR|Q\(27) & (\aProcessor|RegFile|R~415_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(28),
	datab => \aProcessor|RegFile|R~415_regout\,
	datac => \aProcessor|RegFile|R~447_regout\,
	datad => \aProcessor|IR|Q\(27),
	combout => \aProcessor|RegFile|R~2428_combout\);

-- Location: LCCOMB_X36_Y13_N0
\aProcessor|RegFile|R~2429\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2429_combout\ = (\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~2428_combout\ & (\aProcessor|RegFile|R~511_regout\)) # (!\aProcessor|RegFile|R~2428_combout\ & ((\aProcessor|RegFile|R~479_regout\))))) # (!\aProcessor|IR|Q\(28) & 
-- (((\aProcessor|RegFile|R~2428_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~511_regout\,
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~479_regout\,
	datad => \aProcessor|RegFile|R~2428_combout\,
	combout => \aProcessor|RegFile|R~2429_combout\);

-- Location: LCCOMB_X25_Y14_N24
\aProcessor|RegFile|R~2430\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2430_combout\ = (\aProcessor|RegFile|R~2427_combout\ & (((\aProcessor|RegFile|R~2429_combout\) # (!\aProcessor|IR|Q\(29))))) # (!\aProcessor|RegFile|R~2427_combout\ & (\aProcessor|RegFile|R~2422_combout\ & (\aProcessor|IR|Q\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2422_combout\,
	datab => \aProcessor|RegFile|R~2427_combout\,
	datac => \aProcessor|IR|Q\(29),
	datad => \aProcessor|RegFile|R~2429_combout\,
	combout => \aProcessor|RegFile|R~2430_combout\);

-- Location: LCFF_X38_Y15_N5
\aProcessor|RegFile|R~735\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~735_regout\);

-- Location: LCFF_X38_Y15_N23
\aProcessor|RegFile|R~607\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2480\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~607_regout\);

-- Location: LCCOMB_X38_Y15_N22
\aProcessor|RegFile|R~2413\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2413_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & ((\aProcessor|IR|Q\(29) & (\aProcessor|RegFile|R~735_regout\)) # (!\aProcessor|IR|Q\(29) & ((\aProcessor|RegFile|R~607_regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~735_regout\,
	datac => \aProcessor|RegFile|R~607_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~2413_combout\);

-- Location: LCCOMB_X37_Y11_N14
\aProcessor|RegFile|R~2414\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2414_combout\ = (\aProcessor|IR|Q\(30) & ((\aProcessor|RegFile|R~2413_combout\ & (\aProcessor|RegFile|R~991_regout\)) # (!\aProcessor|RegFile|R~2413_combout\ & ((\aProcessor|RegFile|R~863_regout\))))) # (!\aProcessor|IR|Q\(30) & 
-- (((\aProcessor|RegFile|R~2413_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~991_regout\,
	datab => \aProcessor|IR|Q\(30),
	datac => \aProcessor|RegFile|R~863_regout\,
	datad => \aProcessor|RegFile|R~2413_combout\,
	combout => \aProcessor|RegFile|R~2414_combout\);

-- Location: LCCOMB_X33_Y15_N30
\aProcessor|RegFile|R~2416\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2416_combout\ = (\aProcessor|RegFile|R~2415_combout\ & ((\aProcessor|RegFile|R~927_regout\) # ((!\aProcessor|IR|Q\(30))))) # (!\aProcessor|RegFile|R~2415_combout\ & (((\aProcessor|RegFile|R~799_regout\ & \aProcessor|IR|Q\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2415_combout\,
	datab => \aProcessor|RegFile|R~927_regout\,
	datac => \aProcessor|RegFile|R~799_regout\,
	datad => \aProcessor|IR|Q\(30),
	combout => \aProcessor|RegFile|R~2416_combout\);

-- Location: LCCOMB_X37_Y11_N0
\aProcessor|RegFile|R~2417\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2417_combout\ = (\aProcessor|IR|Q\(27) & (\aProcessor|IR|Q\(28))) # (!\aProcessor|IR|Q\(27) & ((\aProcessor|IR|Q\(28) & (\aProcessor|RegFile|R~2414_combout\)) # (!\aProcessor|IR|Q\(28) & ((\aProcessor|RegFile|R~2416_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(27),
	datab => \aProcessor|IR|Q\(28),
	datac => \aProcessor|RegFile|R~2414_combout\,
	datad => \aProcessor|RegFile|R~2416_combout\,
	combout => \aProcessor|RegFile|R~2417_combout\);

-- Location: LCFF_X30_Y16_N31
\aProcessor|RegFile|R~639\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2492\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~639_regout\);

-- Location: LCFF_X30_Y16_N13
\aProcessor|RegFile|R~895\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(31),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2490\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~895_regout\);

-- Location: LCCOMB_X30_Y16_N12
\aProcessor|RegFile|R~2418\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2418_combout\ = (\aProcessor|IR|Q\(30) & (((\aProcessor|RegFile|R~895_regout\) # (\aProcessor|IR|Q\(29))))) # (!\aProcessor|IR|Q\(30) & (\aProcessor|RegFile|R~639_regout\ & ((!\aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(30),
	datab => \aProcessor|RegFile|R~639_regout\,
	datac => \aProcessor|RegFile|R~895_regout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~2418_combout\);

-- Location: LCCOMB_X40_Y16_N26
\aProcessor|RegFile|R~2419\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2419_combout\ = (\aProcessor|RegFile|R~2418_combout\ & ((\aProcessor|RegFile|R~1023_regout\) # ((!\aProcessor|IR|Q\(29))))) # (!\aProcessor|RegFile|R~2418_combout\ & (((\aProcessor|RegFile|R~767_regout\ & \aProcessor|IR|Q\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1023_regout\,
	datab => \aProcessor|RegFile|R~767_regout\,
	datac => \aProcessor|RegFile|R~2418_combout\,
	datad => \aProcessor|IR|Q\(29),
	combout => \aProcessor|RegFile|R~2419_combout\);

-- Location: LCCOMB_X37_Y11_N6
\aProcessor|RegFile|R~2420\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2420_combout\ = (\aProcessor|RegFile|R~2417_combout\ & (((\aProcessor|RegFile|R~2419_combout\) # (!\aProcessor|IR|Q\(27))))) # (!\aProcessor|RegFile|R~2417_combout\ & (\aProcessor|RegFile|R~2412_combout\ & (\aProcessor|IR|Q\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~2412_combout\,
	datab => \aProcessor|RegFile|R~2417_combout\,
	datac => \aProcessor|IR|Q\(27),
	datad => \aProcessor|RegFile|R~2419_combout\,
	combout => \aProcessor|RegFile|R~2420_combout\);

-- Location: LCCOMB_X25_Y14_N8
\aProcessor|RegFile|R~2431\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~2431_combout\ = (\aProcessor|IR|Q\(31) & ((\aProcessor|RegFile|R~2420_combout\))) # (!\aProcessor|IR|Q\(31) & (\aProcessor|RegFile|R~2430_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(31),
	datac => \aProcessor|RegFile|R~2430_combout\,
	datad => \aProcessor|RegFile|R~2420_combout\,
	combout => \aProcessor|RegFile|R~2431_combout\);

-- Location: LCFF_X25_Y14_N9
\aProcessor|RA|Q[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~2431_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RA|Q\(31));

-- Location: LCCOMB_X23_Y12_N16
\aProcessor|ALU|Add1~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Add1~64_combout\ = !\aProcessor|ALU|Add1~63\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \aProcessor|ALU|Add1~63\,
	combout => \aProcessor|ALU|Add1~64_combout\);

-- Location: LCCOMB_X22_Y14_N4
\aProcessor|ALU|Selector1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector1~1_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(1) & (\aProcessor|CSG|SelectSignals|ALU_Op\(3) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(0)) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(2))))) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (\aProcessor|CSG|SelectSignals|ALU_Op\(2) $ (!\aProcessor|CSG|SelectSignals|ALU_Op\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|Selector1~1_combout\);

-- Location: LCCOMB_X23_Y12_N18
\aProcessor|ALU|Selector1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector1~2_combout\ = (\aProcessor|ALU|Selector1~1_combout\ & (((\aProcessor|RA|Q\(31)) # (!\aProcessor|ALU|Selector1~0_combout\)))) # (!\aProcessor|ALU|Selector1~1_combout\ & (\aProcessor|RA|Q\(0) & 
-- ((\aProcessor|ALU|Selector1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(0),
	datab => \aProcessor|RA|Q\(31),
	datac => \aProcessor|ALU|Selector1~1_combout\,
	datad => \aProcessor|ALU|Selector1~0_combout\,
	combout => \aProcessor|ALU|Selector1~2_combout\);

-- Location: LCCOMB_X23_Y12_N28
\aProcessor|ALU|Selector1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector1~3_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|ALU|Selector1~2_combout\ & ((\aProcessor|ALU|Selector1~0_combout\) # (\aProcessor|ALU|Add1~64_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|ALU|Selector1~0_combout\,
	datac => \aProcessor|ALU|Add1~64_combout\,
	datad => \aProcessor|ALU|Selector1~2_combout\,
	combout => \aProcessor|ALU|Selector1~3_combout\);

-- Location: LCCOMB_X23_Y12_N24
\aProcessor|ALU|CARRY_FLAG\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|CARRY_FLAG~combout\ = (\aProcessor|ALU|WideOr5~1_combout\ & (\aProcessor|ALU|CARRY_FLAG~combout\)) # (!\aProcessor|ALU|WideOr5~1_combout\ & ((\aProcessor|ALU|Selector1~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|CARRY_FLAG~combout\,
	datac => \aProcessor|ALU|WideOr5~1_combout\,
	datad => \aProcessor|ALU|Selector1~3_combout\,
	combout => \aProcessor|ALU|CARRY_FLAG~combout\);

-- Location: LCCOMB_X22_Y12_N20
\aProcessor|ALU|Selector35~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector35~7_combout\ = (\aProcessor|ALU|Selector35~6_combout\ & ((\aProcessor|ALU|Add1~0_combout\) # ((!\aProcessor|CSG|SelectSignals|ALU_Op\(0))))) # (!\aProcessor|ALU|Selector35~6_combout\ & (((\aProcessor|CSG|SelectSignals|ALU_Op\(0) & 
-- \aProcessor|ALU|CARRY_FLAG~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector35~6_combout\,
	datab => \aProcessor|ALU|Add1~0_combout\,
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datad => \aProcessor|ALU|CARRY_FLAG~combout\,
	combout => \aProcessor|ALU|Selector35~7_combout\);

-- Location: LCCOMB_X21_Y12_N8
\aProcessor|ALU|Selector35~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector35~8_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(3) & ((\aProcessor|ALU|Selector35~5_combout\ & ((\aProcessor|ALU|Selector35~7_combout\))) # (!\aProcessor|ALU|Selector35~5_combout\ & (\aProcessor|ALU|Selector35~0_combout\)))) 
-- # (!\aProcessor|CSG|SelectSignals|ALU_Op\(3) & (((\aProcessor|ALU|Selector35~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector35~0_combout\,
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datac => \aProcessor|ALU|Selector35~5_combout\,
	datad => \aProcessor|ALU|Selector35~7_combout\,
	combout => \aProcessor|ALU|Selector35~8_combout\);

-- Location: LCCOMB_X20_Y15_N16
\aProcessor|ALU|Selector35~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector35~9_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|ALU|Selector4~0_combout\ & (\aProcessor|IR|Q\(6)))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|ALU|Selector35~8_combout\) # 
-- ((\aProcessor|ALU|Selector4~0_combout\ & \aProcessor|IR|Q\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|ALU|Selector4~0_combout\,
	datac => \aProcessor|IR|Q\(6),
	datad => \aProcessor|ALU|Selector35~8_combout\,
	combout => \aProcessor|ALU|Selector35~9_combout\);

-- Location: LCFF_X20_Y15_N17
\aProcessor|RZ|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|Selector35~9_combout\,
	ena => \aProcessor|CSG|EnableSignals|RZ_Enable~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RZ|Q\(0));

-- Location: LCFF_X24_Y18_N21
\aProcessor|RY|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RY|Q[0]~0_combout\,
	sdata => \aProcessor|RZ|Q\(0),
	sload => \aProcessor|CSG|SelectSignals|ALT_INV_Y_Select\(0),
	ena => \aProcessor|CSG|EnableSignals|RY_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RY|Q\(0));

-- Location: LCCOMB_X33_Y16_N22
\aProcessor|RegFile|R~288feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~288feeder_combout\ = \aProcessor|RY|Q\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|RY|Q\(0),
	combout => \aProcessor|RegFile|R~288feeder_combout\);

-- Location: LCFF_X33_Y16_N23
\aProcessor|RegFile|R~288\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~288feeder_combout\,
	ena => \aProcessor|RegFile|R~2495\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~288_regout\);

-- Location: LCCOMB_X31_Y15_N10
\aProcessor|RegFile|R~1098\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1098_combout\ = (\aProcessor|IR|Q\(22) & (((\aProcessor|IR|Q\(23)) # (\aProcessor|RegFile|R~288_regout\)))) # (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~256_regout\ & (!\aProcessor|IR|Q\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~256_regout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|IR|Q\(23),
	datad => \aProcessor|RegFile|R~288_regout\,
	combout => \aProcessor|RegFile|R~1098_combout\);

-- Location: LCFF_X37_Y16_N5
\aProcessor|RegFile|R~352\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2497\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~352_regout\);

-- Location: LCCOMB_X28_Y15_N26
\aProcessor|RegFile|R~1099\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1099_combout\ = (\aProcessor|IR|Q\(23) & ((\aProcessor|RegFile|R~1098_combout\ & ((\aProcessor|RegFile|R~352_regout\))) # (!\aProcessor|RegFile|R~1098_combout\ & (\aProcessor|RegFile|R~320_regout\)))) # (!\aProcessor|IR|Q\(23) & 
-- (((\aProcessor|RegFile|R~1098_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~320_regout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|RegFile|R~1098_combout\,
	datad => \aProcessor|RegFile|R~352_regout\,
	combout => \aProcessor|RegFile|R~1099_combout\);

-- Location: LCCOMB_X36_Y14_N4
\aProcessor|RegFile|R~1105\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1105_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|RegFile|R~448_regout\) # (\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & (\aProcessor|RegFile|R~384_regout\ & ((!\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~384_regout\,
	datac => \aProcessor|RegFile|R~448_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1105_combout\);

-- Location: LCCOMB_X36_Y16_N26
\aProcessor|RegFile|R~1106\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1106_combout\ = (\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1105_combout\ & ((\aProcessor|RegFile|R~480_regout\))) # (!\aProcessor|RegFile|R~1105_combout\ & (\aProcessor|RegFile|R~416_regout\)))) # (!\aProcessor|IR|Q\(22) & 
-- (((\aProcessor|RegFile|R~1105_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~416_regout\,
	datab => \aProcessor|IR|Q\(22),
	datac => \aProcessor|RegFile|R~480_regout\,
	datad => \aProcessor|RegFile|R~1105_combout\,
	combout => \aProcessor|RegFile|R~1106_combout\);

-- Location: LCCOMB_X31_Y15_N28
\aProcessor|RegFile|R~1102\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1102_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~32_regout\))) # (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~0_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(23),
	datab => \aProcessor|RegFile|R~0_regout\,
	datac => \aProcessor|IR|Q\(22),
	datad => \aProcessor|RegFile|R~32_regout\,
	combout => \aProcessor|RegFile|R~1102_combout\);

-- Location: LCCOMB_X28_Y15_N28
\aProcessor|RegFile|R~1103\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1103_combout\ = (\aProcessor|RegFile|R~1102_combout\ & (((\aProcessor|RegFile|R~96_regout\) # (!\aProcessor|IR|Q\(23))))) # (!\aProcessor|RegFile|R~1102_combout\ & (\aProcessor|RegFile|R~64_regout\ & ((\aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~64_regout\,
	datab => \aProcessor|RegFile|R~96_regout\,
	datac => \aProcessor|RegFile|R~1102_combout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1103_combout\);

-- Location: LCCOMB_X34_Y12_N30
\aProcessor|RegFile|R~1101\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1101_combout\ = (\aProcessor|RegFile|R~1100_combout\ & (((\aProcessor|RegFile|R~224_regout\) # (!\aProcessor|IR|Q\(22))))) # (!\aProcessor|RegFile|R~1100_combout\ & (\aProcessor|RegFile|R~160_regout\ & ((\aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1100_combout\,
	datab => \aProcessor|RegFile|R~160_regout\,
	datac => \aProcessor|RegFile|R~224_regout\,
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|RegFile|R~1101_combout\);

-- Location: LCCOMB_X28_Y15_N22
\aProcessor|RegFile|R~1104\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1104_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1101_combout\))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~1103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~1103_combout\,
	datac => \aProcessor|IR|Q\(24),
	datad => \aProcessor|RegFile|R~1101_combout\,
	combout => \aProcessor|RegFile|R~1104_combout\);

-- Location: LCCOMB_X28_Y15_N0
\aProcessor|RegFile|R~1107\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1107_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~1104_combout\ & ((\aProcessor|RegFile|R~1106_combout\))) # (!\aProcessor|RegFile|R~1104_combout\ & (\aProcessor|RegFile|R~1099_combout\)))) # (!\aProcessor|IR|Q\(25) & 
-- (((\aProcessor|RegFile|R~1104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~1099_combout\,
	datac => \aProcessor|RegFile|R~1106_combout\,
	datad => \aProcessor|RegFile|R~1104_combout\,
	combout => \aProcessor|RegFile|R~1107_combout\);

-- Location: LCFF_X35_Y17_N17
\aProcessor|RegFile|R~704\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2479\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~704_regout\);

-- Location: LCCOMB_X37_Y17_N26
\aProcessor|RegFile|R~1088\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1088_combout\ = (\aProcessor|IR|Q\(25) & ((\aProcessor|RegFile|R~832_regout\) # ((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & (((\aProcessor|RegFile|R~576_regout\ & !\aProcessor|IR|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~832_regout\,
	datac => \aProcessor|RegFile|R~576_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1088_combout\);

-- Location: LCCOMB_X35_Y17_N16
\aProcessor|RegFile|R~1089\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1089_combout\ = (\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~1088_combout\ & (\aProcessor|RegFile|R~960_regout\)) # (!\aProcessor|RegFile|R~1088_combout\ & ((\aProcessor|RegFile|R~704_regout\))))) # (!\aProcessor|IR|Q\(24) & 
-- (((\aProcessor|RegFile|R~1088_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(24),
	datab => \aProcessor|RegFile|R~960_regout\,
	datac => \aProcessor|RegFile|R~704_regout\,
	datad => \aProcessor|RegFile|R~1088_combout\,
	combout => \aProcessor|RegFile|R~1089_combout\);

-- Location: LCFF_X29_Y16_N21
\aProcessor|RegFile|R~672\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	sdata => \aProcessor|RY|Q\(0),
	sload => VCC,
	ena => \aProcessor|RegFile|R~2483\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RegFile|R~672_regout\);

-- Location: LCCOMB_X29_Y16_N20
\aProcessor|RegFile|R~1090\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1090_combout\ = (\aProcessor|IR|Q\(25) & (((\aProcessor|IR|Q\(24))))) # (!\aProcessor|IR|Q\(25) & ((\aProcessor|IR|Q\(24) & ((\aProcessor|RegFile|R~672_regout\))) # (!\aProcessor|IR|Q\(24) & (\aProcessor|RegFile|R~544_regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(25),
	datab => \aProcessor|RegFile|R~544_regout\,
	datac => \aProcessor|RegFile|R~672_regout\,
	datad => \aProcessor|IR|Q\(24),
	combout => \aProcessor|RegFile|R~1090_combout\);

-- Location: LCCOMB_X29_Y18_N20
\aProcessor|RegFile|R~1091\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1091_combout\ = (\aProcessor|RegFile|R~1090_combout\ & ((\aProcessor|RegFile|R~928_regout\) # ((!\aProcessor|IR|Q\(25))))) # (!\aProcessor|RegFile|R~1090_combout\ & (((\aProcessor|RegFile|R~800_regout\ & \aProcessor|IR|Q\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~928_regout\,
	datab => \aProcessor|RegFile|R~800_regout\,
	datac => \aProcessor|RegFile|R~1090_combout\,
	datad => \aProcessor|IR|Q\(25),
	combout => \aProcessor|RegFile|R~1091_combout\);

-- Location: LCCOMB_X28_Y15_N4
\aProcessor|RegFile|R~1094\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1094_combout\ = (\aProcessor|IR|Q\(23) & (((\aProcessor|IR|Q\(22))))) # (!\aProcessor|IR|Q\(23) & ((\aProcessor|IR|Q\(22) & ((\aProcessor|RegFile|R~1091_combout\))) # (!\aProcessor|IR|Q\(22) & (\aProcessor|RegFile|R~1093_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1093_combout\,
	datab => \aProcessor|IR|Q\(23),
	datac => \aProcessor|IR|Q\(22),
	datad => \aProcessor|RegFile|R~1091_combout\,
	combout => \aProcessor|RegFile|R~1094_combout\);

-- Location: LCCOMB_X28_Y15_N10
\aProcessor|RegFile|R~1097\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1097_combout\ = (\aProcessor|RegFile|R~1094_combout\ & ((\aProcessor|RegFile|R~1096_combout\) # ((!\aProcessor|IR|Q\(23))))) # (!\aProcessor|RegFile|R~1094_combout\ & (((\aProcessor|RegFile|R~1089_combout\ & \aProcessor|IR|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RegFile|R~1096_combout\,
	datab => \aProcessor|RegFile|R~1089_combout\,
	datac => \aProcessor|RegFile|R~1094_combout\,
	datad => \aProcessor|IR|Q\(23),
	combout => \aProcessor|RegFile|R~1097_combout\);

-- Location: LCCOMB_X24_Y18_N28
\aProcessor|RegFile|R~1108\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|RegFile|R~1108_combout\ = (\aProcessor|IR|Q\(26) & ((\aProcessor|RegFile|R~1097_combout\))) # (!\aProcessor|IR|Q\(26) & (\aProcessor|RegFile|R~1107_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(26),
	datac => \aProcessor|RegFile|R~1107_combout\,
	datad => \aProcessor|RegFile|R~1097_combout\,
	combout => \aProcessor|RegFile|R~1108_combout\);

-- Location: LCFF_X24_Y18_N29
\aProcessor|RB|Q[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|RegFile|R~1108_combout\,
	ena => \aProcessor|CSG|EnableSignals|RA_Enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|RB|Q\(0));

-- Location: LCCOMB_X23_Y14_N14
\aProcessor|MuxB|ShiftRight0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|MuxB|ShiftRight0~0_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|IR|Q\(6))) # (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & ((\aProcessor|RB|Q\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datac => \aProcessor|IR|Q\(6),
	datad => \aProcessor|RB|Q\(0),
	combout => \aProcessor|MuxB|ShiftRight0~0_combout\);

-- Location: LCCOMB_X23_Y19_N0
\aProcessor|displayAll|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux31~2_combout\ = (\switch~combout\(0) & ((\aProcessor|MuxB|ShiftRight0~0_combout\) # ((!\switch~combout\(2))))) # (!\switch~combout\(0) & (((\switch~combout\(2) & \aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|MuxB|ShiftRight0~0_combout\,
	datac => \switch~combout\(2),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|displayAll|Mux31~2_combout\);

-- Location: LCCOMB_X23_Y19_N22
\aProcessor|displayAll|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux31~3_combout\ = (\aProcessor|displayAll|Mux31~2_combout\ & (((\switch~combout\(1))))) # (!\aProcessor|displayAll|Mux31~2_combout\ & ((\switch~combout\(1) & ((\aProcessor|IR|Q\(6)))) # (!\switch~combout\(1) & 
-- (\aProcessor|CCR|Q\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CCR|Q\(0),
	datab => \aProcessor|displayAll|Mux31~2_combout\,
	datac => \switch~combout\(1),
	datad => \aProcessor|IR|Q\(6),
	combout => \aProcessor|displayAll|Mux31~3_combout\);

-- Location: LCCOMB_X23_Y19_N12
\aProcessor|displayAll|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux31~4_combout\ = (\switch~combout\(2) & (((\aProcessor|displayAll|Mux31~2_combout\ & !\aProcessor|displayAll|Mux31~3_combout\)))) # (!\switch~combout\(2) & (\aProcessor|displayAll|Mux31~3_combout\ & 
-- ((\aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\) # (!\aProcessor|displayAll|Mux31~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|DecodeInst|Instruction_Format[0]~1_combout\,
	datab => \aProcessor|displayAll|Mux31~2_combout\,
	datac => \switch~combout\(2),
	datad => \aProcessor|displayAll|Mux31~3_combout\,
	combout => \aProcessor|displayAll|Mux31~4_combout\);

-- Location: LCCOMB_X23_Y19_N6
\aProcessor|displayAll|Mux31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux31~5_combout\ = (\switch~combout\(4) & (!\switch~combout\(3) & ((\aProcessor|displayAll|Mux31~4_combout\)))) # (!\switch~combout\(4) & (((\aProcessor|displayAll|Mux31~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(4),
	datab => \switch~combout\(3),
	datac => \aProcessor|displayAll|Mux31~1_combout\,
	datad => \aProcessor|displayAll|Mux31~4_combout\,
	combout => \aProcessor|displayAll|Mux31~5_combout\);

-- Location: LCCOMB_X25_Y11_N20
\aProcessor|displayAll|Mux31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux31~6_combout\ = (!\debounceit1|PB_state~regout\ & \aProcessor|displayAll|Mux31~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \debounceit1|PB_state~regout\,
	datac => \aProcessor|displayAll|Mux31~5_combout\,
	combout => \aProcessor|displayAll|Mux31~6_combout\);

-- Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(4),
	combout => \switch~combout\(4));

-- Location: LCCOMB_X22_Y11_N30
\aProcessor|displayAll|Mux29~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux29~7_combout\ = (\aProcessor|displayAll|Mux29~6_combout\ & (\switch~combout\(0))) # (!\aProcessor|displayAll|Mux29~6_combout\ & ((\switch~combout\(0) & (\aProcessor|MuxB|ShiftRight0~2_combout\)) # (!\switch~combout\(0) & 
-- ((\aProcessor|CSG|SelectSignals|ALU_Op\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux29~6_combout\,
	datab => \switch~combout\(0),
	datac => \aProcessor|MuxB|ShiftRight0~2_combout\,
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	combout => \aProcessor|displayAll|Mux29~7_combout\);

-- Location: LCCOMB_X22_Y11_N12
\aProcessor|displayAll|Mux29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux29~8_combout\ = (\switch~combout\(3)) # ((\aProcessor|displayAll|Mux29~7_combout\ & ((\switch~combout\(2)))) # (!\aProcessor|displayAll|Mux29~7_combout\ & (\aProcessor|displayAll|Mux29~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux29~6_combout\,
	datab => \aProcessor|displayAll|Mux29~7_combout\,
	datac => \switch~combout\(2),
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|Mux29~8_combout\);

-- Location: LCCOMB_X25_Y11_N22
\aProcessor|displayAll|Mux29~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux29~9_combout\ = (!\debounceit1|PB_state~regout\ & ((\aProcessor|displayAll|Mux29~5_combout\) # ((\switch~combout\(4) & \aProcessor|displayAll|Mux29~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux29~5_combout\,
	datab => \switch~combout\(4),
	datac => \debounceit1|PB_state~regout\,
	datad => \aProcessor|displayAll|Mux29~8_combout\,
	combout => \aProcessor|displayAll|Mux29~9_combout\);

-- Location: CLKCTRL_G0
\aProcessor|CSG|DecodeInst|Equal0~1clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \aProcessor|CSG|DecodeInst|Equal0~1clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \aProcessor|CSG|DecodeInst|Equal0~1clkctrl_outclk\);

-- Location: LCCOMB_X19_Y17_N2
\aProcessor|ALU|Equal18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Equal18~7_combout\ = (!\aProcessor|ALU|Selector15~7_combout\ & (!\aProcessor|ALU|Selector17~7_combout\ & (!\aProcessor|ALU|Selector18~7_combout\ & !\aProcessor|ALU|Selector16~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector15~7_combout\,
	datab => \aProcessor|ALU|Selector17~7_combout\,
	datac => \aProcessor|ALU|Selector18~7_combout\,
	datad => \aProcessor|ALU|Selector16~7_combout\,
	combout => \aProcessor|ALU|Equal18~7_combout\);

-- Location: LCCOMB_X20_Y15_N4
\aProcessor|ALU|Selector4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector4~4_combout\ = (\aProcessor|ALU|Selector4~0_combout\ & \aProcessor|MuxB|ShiftRight0~25_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|ALU|Selector4~0_combout\,
	datad => \aProcessor|MuxB|ShiftRight0~25_combout\,
	combout => \aProcessor|ALU|Selector4~4_combout\);

-- Location: LCCOMB_X20_Y15_N18
\aProcessor|ALU|Equal18~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Equal18~9_combout\ = (!\aProcessor|ALU|Selector4~4_combout\ & (!\aProcessor|ALU|Selector35~9_combout\ & ((\aProcessor|CSG|SelectSignals|B_Select~combout\) # (!\aProcessor|ALU|Selector4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|ALU|Selector4~4_combout\,
	datac => \aProcessor|ALU|Selector35~9_combout\,
	datad => \aProcessor|ALU|Selector4~2_combout\,
	combout => \aProcessor|ALU|Equal18~9_combout\);

-- Location: LCCOMB_X18_Y14_N28
\aProcessor|ALU|Equal18~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Equal18~10_combout\ = (!\aProcessor|ALU|Selector11~8_combout\ & (!\aProcessor|ALU|Selector14~7_combout\ & (!\aProcessor|ALU|Selector12~7_combout\ & !\aProcessor|ALU|Selector10~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector11~8_combout\,
	datab => \aProcessor|ALU|Selector14~7_combout\,
	datac => \aProcessor|ALU|Selector12~7_combout\,
	datad => \aProcessor|ALU|Selector10~7_combout\,
	combout => \aProcessor|ALU|Equal18~10_combout\);

-- Location: LCCOMB_X19_Y14_N16
\aProcessor|ALU|Equal18~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Equal18~11_combout\ = (!\aProcessor|ALU|Selector13~7_combout\ & (\aProcessor|ALU|Equal18~9_combout\ & (!\aProcessor|ALU|Selector6~7_combout\ & \aProcessor|ALU|Equal18~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector13~7_combout\,
	datab => \aProcessor|ALU|Equal18~9_combout\,
	datac => \aProcessor|ALU|Selector6~7_combout\,
	datad => \aProcessor|ALU|Equal18~10_combout\,
	combout => \aProcessor|ALU|Equal18~11_combout\);

-- Location: LCCOMB_X19_Y14_N6
\aProcessor|ALU|Equal18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Equal18~8_combout\ = (!\aProcessor|ALU|Selector7~8_combout\ & (!\aProcessor|ALU|Selector5~8_combout\ & (!\aProcessor|ALU|Selector8~7_combout\ & !\aProcessor|ALU|Selector9~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Selector7~8_combout\,
	datab => \aProcessor|ALU|Selector5~8_combout\,
	datac => \aProcessor|ALU|Selector8~7_combout\,
	datad => \aProcessor|ALU|Selector9~8_combout\,
	combout => \aProcessor|ALU|Equal18~8_combout\);

-- Location: LCCOMB_X19_Y14_N22
\aProcessor|ALU|Equal18~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Equal18~12_combout\ = (\aProcessor|ALU|Equal18~6_combout\ & (\aProcessor|ALU|Equal18~7_combout\ & (\aProcessor|ALU|Equal18~11_combout\ & \aProcessor|ALU|Equal18~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|Equal18~6_combout\,
	datab => \aProcessor|ALU|Equal18~7_combout\,
	datac => \aProcessor|ALU|Equal18~11_combout\,
	datad => \aProcessor|ALU|Equal18~8_combout\,
	combout => \aProcessor|ALU|Equal18~12_combout\);

-- Location: LCCOMB_X19_Y14_N28
\aProcessor|ALU|ZERO_FLAG\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|ZERO_FLAG~combout\ = (GLOBAL(\aProcessor|CSG|DecodeInst|Equal0~1clkctrl_outclk\) & ((\aProcessor|ALU|Equal18~12_combout\))) # (!GLOBAL(\aProcessor|CSG|DecodeInst|Equal0~1clkctrl_outclk\) & (\aProcessor|ALU|ZERO_FLAG~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|ALU|ZERO_FLAG~combout\,
	datac => \aProcessor|CSG|DecodeInst|Equal0~1clkctrl_outclk\,
	datad => \aProcessor|ALU|Equal18~12_combout\,
	combout => \aProcessor|ALU|ZERO_FLAG~combout\);

-- Location: LCFF_X19_Y14_N29
\aProcessor|CCR|Q[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|ZERO_FLAG~combout\,
	ena => \aProcessor|CSG|DecodeInst|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|CCR|Q\(3));

-- Location: LCCOMB_X23_Y18_N0
\aProcessor|displayAll|Mux28~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~19_combout\ = (\switch~combout\(1) & (((\switch~combout\(0))))) # (!\switch~combout\(1) & ((\switch~combout\(0) & (\aProcessor|RY|Q\(3))) # (!\switch~combout\(0) & ((\aProcessor|RM|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RY|Q\(3),
	datab => \switch~combout\(1),
	datac => \aProcessor|RM|Q\(3),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux28~19_combout\);

-- Location: LCCOMB_X19_Y14_N18
\aProcessor|displayAll|Mux28~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~20_combout\ = (\switch~combout\(1) & ((\aProcessor|displayAll|Mux28~19_combout\ & (\Memory|ROM1|altsyncram_component|auto_generated|q_a\(3))) # (!\aProcessor|displayAll|Mux28~19_combout\ & ((\aProcessor|CCR|Q\(3)))))) # 
-- (!\switch~combout\(1) & (((\aProcessor|displayAll|Mux28~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(3),
	datab => \switch~combout\(1),
	datac => \aProcessor|CCR|Q\(3),
	datad => \aProcessor|displayAll|Mux28~19_combout\,
	combout => \aProcessor|displayAll|Mux28~20_combout\);

-- Location: LCCOMB_X19_Y14_N0
\aProcessor|displayAll|Mux28~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~21_combout\ = (\switch~combout\(3) & ((\switch~combout\(4)) # ((!\switch~combout\(2) & \aProcessor|displayAll|Mux28~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(2),
	datab => \switch~combout\(4),
	datac => \switch~combout\(3),
	datad => \aProcessor|displayAll|Mux28~20_combout\,
	combout => \aProcessor|displayAll|Mux28~21_combout\);

-- Location: LCCOMB_X19_Y14_N4
\aProcessor|displayAll|Mux28~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~27_combout\ = (\switch~combout\(1)) # ((\switch~combout\(0) & ((\aProcessor|MuxB|ShiftRight0~3_combout\))) # (!\switch~combout\(0) & (\aProcessor|CSG|SelectSignals|ALU_Op\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \switch~combout\(1),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datad => \aProcessor|MuxB|ShiftRight0~3_combout\,
	combout => \aProcessor|displayAll|Mux28~27_combout\);

-- Location: LCCOMB_X19_Y14_N14
\aProcessor|displayAll|Mux28~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~22_combout\ = (!\switch~combout\(0) & ((\switch~combout\(1) & (\aProcessor|IR|Q\(9))) # (!\switch~combout\(1) & ((\aProcessor|CCR|Q\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(9),
	datab => \switch~combout\(1),
	datac => \aProcessor|CCR|Q\(3),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux28~22_combout\);

-- Location: LCCOMB_X19_Y14_N2
\aProcessor|displayAll|Mux28~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~28_combout\ = (\aProcessor|displayAll|Mux28~26_combout\ & ((\aProcessor|displayAll|Mux28~27_combout\) # ((!\switch~combout\(4))))) # (!\aProcessor|displayAll|Mux28~26_combout\ & (((\aProcessor|displayAll|Mux28~22_combout\ & 
-- \switch~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~26_combout\,
	datab => \aProcessor|displayAll|Mux28~27_combout\,
	datac => \aProcessor|displayAll|Mux28~22_combout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|Mux28~28_combout\);

-- Location: LCCOMB_X19_Y14_N24
\aProcessor|displayAll|Mux28~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~29_combout\ = (!\debounceit1|PB_state~regout\ & ((\aProcessor|displayAll|Mux28~21_combout\) # ((!\switch~combout\(3) & \aProcessor|displayAll|Mux28~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit1|PB_state~regout\,
	datab => \aProcessor|displayAll|Mux28~21_combout\,
	datac => \switch~combout\(3),
	datad => \aProcessor|displayAll|Mux28~28_combout\,
	combout => \aProcessor|displayAll|Mux28~29_combout\);

-- Location: LCCOMB_X20_Y18_N14
\aProcessor|ALU|NEGATIVE_FLAG\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|NEGATIVE_FLAG~combout\ = (GLOBAL(\aProcessor|CSG|DecodeInst|Equal0~1clkctrl_outclk\) & (\aProcessor|ALU|Selector4~3_combout\)) # (!GLOBAL(\aProcessor|CSG|DecodeInst|Equal0~1clkctrl_outclk\) & ((\aProcessor|ALU|NEGATIVE_FLAG~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|ALU|Selector4~3_combout\,
	datac => \aProcessor|ALU|NEGATIVE_FLAG~combout\,
	datad => \aProcessor|CSG|DecodeInst|Equal0~1clkctrl_outclk\,
	combout => \aProcessor|ALU|NEGATIVE_FLAG~combout\);

-- Location: LCCOMB_X24_Y19_N20
\aProcessor|CCR|Q[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CCR|Q[1]~feeder_combout\ = \aProcessor|ALU|NEGATIVE_FLAG~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \aProcessor|ALU|NEGATIVE_FLAG~combout\,
	combout => \aProcessor|CCR|Q[1]~feeder_combout\);

-- Location: LCFF_X24_Y19_N21
\aProcessor|CCR|Q[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|CCR|Q[1]~feeder_combout\,
	ena => \aProcessor|CSG|DecodeInst|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|CCR|Q\(1));

-- Location: LCCOMB_X27_Y18_N18
\aProcessor|displayAll|Mux28~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~11_combout\ = (!\switch~combout\(0) & ((\switch~combout\(1) & (\aProcessor|IR|Q\(7))) # (!\switch~combout\(1) & ((\aProcessor|CCR|Q\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \aProcessor|IR|Q\(7),
	datac => \aProcessor|CCR|Q\(1),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux28~11_combout\);

-- Location: LCCOMB_X27_Y18_N28
\aProcessor|displayAll|Mux28~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~14_combout\ = (!\switch~combout\(0) & ((\switch~combout\(1) & (\aProcessor|IR|Q\(1))) # (!\switch~combout\(1) & ((\aProcessor|CSG|StageGenerator|ClockCount\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(1),
	datab => \switch~combout\(0),
	datac => \aProcessor|CSG|StageGenerator|ClockCount\(1),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~14_combout\);

-- Location: LCCOMB_X27_Y18_N2
\aProcessor|displayAll|Mux28~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~15_combout\ = (\aProcessor|displayAll|Mux28~14_combout\) # ((!\switch~combout\(1) & (\aProcessor|InstAddGen|PC\(1) & \switch~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \aProcessor|displayAll|Mux28~14_combout\,
	datac => \aProcessor|InstAddGen|PC\(1),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux28~15_combout\);

-- Location: LCCOMB_X27_Y18_N4
\aProcessor|displayAll|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux30~1_combout\ = (\switch~combout\(4) & (((\switch~combout\(2))))) # (!\switch~combout\(4) & ((\switch~combout\(2) & (\aProcessor|displayAll|Mux28~13_combout\)) # (!\switch~combout\(2) & 
-- ((\aProcessor|displayAll|Mux28~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~13_combout\,
	datab => \switch~combout\(4),
	datac => \aProcessor|displayAll|Mux28~15_combout\,
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|Mux30~1_combout\);

-- Location: LCCOMB_X27_Y18_N6
\aProcessor|displayAll|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux30~2_combout\ = (\aProcessor|displayAll|Mux30~1_combout\ & ((\aProcessor|displayAll|Mux28~16_combout\) # ((!\switch~combout\(4))))) # (!\aProcessor|displayAll|Mux30~1_combout\ & (((\aProcessor|displayAll|Mux28~11_combout\ & 
-- \switch~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~16_combout\,
	datab => \aProcessor|displayAll|Mux28~11_combout\,
	datac => \aProcessor|displayAll|Mux30~1_combout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|Mux30~2_combout\);

-- Location: LCCOMB_X27_Y18_N16
\aProcessor|displayAll|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux30~3_combout\ = (!\debounceit1|PB_state~regout\ & ((\aProcessor|displayAll|Mux30~0_combout\) # ((!\switch~combout\(3) & \aProcessor|displayAll|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux30~0_combout\,
	datab => \debounceit1|PB_state~regout\,
	datac => \switch~combout\(3),
	datad => \aProcessor|displayAll|Mux30~2_combout\,
	combout => \aProcessor|displayAll|Mux30~3_combout\);

-- Location: LCCOMB_X27_Y4_N24
\uHEX0|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX0|WideOr6~0_combout\ = (\aProcessor|displayAll|Mux29~9_combout\ & (!\aProcessor|displayAll|Mux30~3_combout\ & (\aProcessor|displayAll|Mux31~6_combout\ $ (!\aProcessor|displayAll|Mux28~29_combout\)))) # (!\aProcessor|displayAll|Mux29~9_combout\ & 
-- (\aProcessor|displayAll|Mux31~6_combout\ & (\aProcessor|displayAll|Mux28~29_combout\ $ (!\aProcessor|displayAll|Mux30~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux31~6_combout\,
	datab => \aProcessor|displayAll|Mux29~9_combout\,
	datac => \aProcessor|displayAll|Mux28~29_combout\,
	datad => \aProcessor|displayAll|Mux30~3_combout\,
	combout => \uHEX0|WideOr6~0_combout\);

-- Location: LCCOMB_X27_Y4_N22
\uHEX0|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX0|WideOr5~0_combout\ = (\aProcessor|displayAll|Mux28~29_combout\ & ((\aProcessor|displayAll|Mux31~6_combout\ & ((\aProcessor|displayAll|Mux30~3_combout\))) # (!\aProcessor|displayAll|Mux31~6_combout\ & (\aProcessor|displayAll|Mux29~9_combout\)))) # 
-- (!\aProcessor|displayAll|Mux28~29_combout\ & (\aProcessor|displayAll|Mux29~9_combout\ & (\aProcessor|displayAll|Mux31~6_combout\ $ (\aProcessor|displayAll|Mux30~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux31~6_combout\,
	datab => \aProcessor|displayAll|Mux29~9_combout\,
	datac => \aProcessor|displayAll|Mux28~29_combout\,
	datad => \aProcessor|displayAll|Mux30~3_combout\,
	combout => \uHEX0|WideOr5~0_combout\);

-- Location: LCCOMB_X27_Y4_N16
\uHEX0|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX0|WideOr4~0_combout\ = (\aProcessor|displayAll|Mux29~9_combout\ & (\aProcessor|displayAll|Mux28~29_combout\ & ((\aProcessor|displayAll|Mux30~3_combout\) # (!\aProcessor|displayAll|Mux31~6_combout\)))) # (!\aProcessor|displayAll|Mux29~9_combout\ & 
-- (!\aProcessor|displayAll|Mux31~6_combout\ & (!\aProcessor|displayAll|Mux28~29_combout\ & \aProcessor|displayAll|Mux30~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux31~6_combout\,
	datab => \aProcessor|displayAll|Mux29~9_combout\,
	datac => \aProcessor|displayAll|Mux28~29_combout\,
	datad => \aProcessor|displayAll|Mux30~3_combout\,
	combout => \uHEX0|WideOr4~0_combout\);

-- Location: LCCOMB_X27_Y4_N10
\uHEX0|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX0|WideOr3~0_combout\ = (\aProcessor|displayAll|Mux31~6_combout\ & (\aProcessor|displayAll|Mux29~9_combout\ $ (((!\aProcessor|displayAll|Mux30~3_combout\))))) # (!\aProcessor|displayAll|Mux31~6_combout\ & ((\aProcessor|displayAll|Mux29~9_combout\ & 
-- (!\aProcessor|displayAll|Mux28~29_combout\ & !\aProcessor|displayAll|Mux30~3_combout\)) # (!\aProcessor|displayAll|Mux29~9_combout\ & (\aProcessor|displayAll|Mux28~29_combout\ & \aProcessor|displayAll|Mux30~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux31~6_combout\,
	datab => \aProcessor|displayAll|Mux29~9_combout\,
	datac => \aProcessor|displayAll|Mux28~29_combout\,
	datad => \aProcessor|displayAll|Mux30~3_combout\,
	combout => \uHEX0|WideOr3~0_combout\);

-- Location: LCCOMB_X27_Y4_N8
\uHEX0|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX0|WideOr2~0_combout\ = (\aProcessor|displayAll|Mux30~3_combout\ & (\aProcessor|displayAll|Mux31~6_combout\ & ((!\aProcessor|displayAll|Mux28~29_combout\)))) # (!\aProcessor|displayAll|Mux30~3_combout\ & ((\aProcessor|displayAll|Mux29~9_combout\ & 
-- ((!\aProcessor|displayAll|Mux28~29_combout\))) # (!\aProcessor|displayAll|Mux29~9_combout\ & (\aProcessor|displayAll|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux31~6_combout\,
	datab => \aProcessor|displayAll|Mux29~9_combout\,
	datac => \aProcessor|displayAll|Mux28~29_combout\,
	datad => \aProcessor|displayAll|Mux30~3_combout\,
	combout => \uHEX0|WideOr2~0_combout\);

-- Location: LCCOMB_X27_Y4_N26
\uHEX0|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX0|WideOr1~0_combout\ = (\aProcessor|displayAll|Mux31~6_combout\ & (\aProcessor|displayAll|Mux28~29_combout\ $ (((\aProcessor|displayAll|Mux30~3_combout\) # (!\aProcessor|displayAll|Mux29~9_combout\))))) # (!\aProcessor|displayAll|Mux31~6_combout\ & 
-- (!\aProcessor|displayAll|Mux29~9_combout\ & (!\aProcessor|displayAll|Mux28~29_combout\ & \aProcessor|displayAll|Mux30~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux31~6_combout\,
	datab => \aProcessor|displayAll|Mux29~9_combout\,
	datac => \aProcessor|displayAll|Mux28~29_combout\,
	datad => \aProcessor|displayAll|Mux30~3_combout\,
	combout => \uHEX0|WideOr1~0_combout\);

-- Location: LCCOMB_X27_Y4_N12
\uHEX0|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX0|WideOr0~0_combout\ = (\aProcessor|displayAll|Mux31~6_combout\ & ((\aProcessor|displayAll|Mux28~29_combout\) # (\aProcessor|displayAll|Mux29~9_combout\ $ (\aProcessor|displayAll|Mux30~3_combout\)))) # (!\aProcessor|displayAll|Mux31~6_combout\ & 
-- ((\aProcessor|displayAll|Mux30~3_combout\) # (\aProcessor|displayAll|Mux29~9_combout\ $ (\aProcessor|displayAll|Mux28~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux31~6_combout\,
	datab => \aProcessor|displayAll|Mux29~9_combout\,
	datac => \aProcessor|displayAll|Mux28~29_combout\,
	datad => \aProcessor|displayAll|Mux30~3_combout\,
	combout => \uHEX0|WideOr0~0_combout\);

-- Location: LCCOMB_X25_Y11_N0
\aProcessor|displayAll|HexDisplay32Bits[8]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[8]~0_combout\ = (!\switch~combout\(0) & (\switch~combout\(1) & !\switch~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \switch~combout\(1),
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|HexDisplay32Bits[8]~0_combout\);

-- Location: LCCOMB_X24_Y11_N0
\aProcessor|displayAll|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux27~0_combout\ = (\switch~combout\(2) & ((\switch~combout\(1)) # ((\aProcessor|MuxB|ShiftRight0~4_combout\ & \switch~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(2),
	datab => \aProcessor|MuxB|ShiftRight0~4_combout\,
	datac => \switch~combout\(0),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux27~0_combout\);

-- Location: LCCOMB_X25_Y11_N14
\aProcessor|displayAll|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux27~1_combout\ = (\aProcessor|displayAll|Mux27~0_combout\) # ((\switch~combout\(3)) # ((\aProcessor|IR|Q\(10) & \aProcessor|displayAll|HexDisplay32Bits[8]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(10),
	datab => \aProcessor|displayAll|HexDisplay32Bits[8]~0_combout\,
	datac => \aProcessor|displayAll|Mux27~0_combout\,
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|Mux27~1_combout\);

-- Location: LCCOMB_X25_Y11_N4
\aProcessor|displayAll|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux27~4_combout\ = (\debounceit1|PB_state~regout\) # ((\switch~combout\(4) & ((\aProcessor|displayAll|Mux27~1_combout\))) # (!\switch~combout\(4) & (\aProcessor|displayAll|Mux27~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux27~3_combout\,
	datab => \aProcessor|displayAll|Mux27~1_combout\,
	datac => \debounceit1|PB_state~regout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|Mux27~4_combout\);

-- Location: LCCOMB_X22_Y19_N22
\aProcessor|displayAll|Mux28~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~31_combout\ = (\switch~combout\(0) & \switch~combout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch~combout\(0),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~31_combout\);

-- Location: LCCOMB_X27_Y19_N8
\aProcessor|displayAll|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux25~0_combout\ = (!\switch~combout\(2) & \switch~combout\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch~combout\(2),
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|Mux25~0_combout\);

-- Location: LCCOMB_X23_Y18_N4
\aProcessor|displayAll|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux25~3_combout\ = (\aProcessor|displayAll|Mux25~0_combout\ & ((\aProcessor|displayAll|Mux25~2_combout\) # ((\aProcessor|displayAll|Mux28~31_combout\ & \Memory|ROM1|altsyncram_component|auto_generated|q_a\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux25~2_combout\,
	datab => \aProcessor|displayAll|Mux28~31_combout\,
	datac => \aProcessor|displayAll|Mux25~0_combout\,
	datad => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(6),
	combout => \aProcessor|displayAll|Mux25~3_combout\);

-- Location: LCCOMB_X24_Y11_N14
\aProcessor|displayAll|Mux25~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux25~9_combout\ = (\switch~combout\(2) & (\switch~combout\(0) & (\aProcessor|MuxB|ShiftRight0~6_combout\ & !\switch~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(2),
	datab => \switch~combout\(0),
	datac => \aProcessor|MuxB|ShiftRight0~6_combout\,
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux25~9_combout\);

-- Location: LCCOMB_X23_Y11_N28
\aProcessor|displayAll|Mux25~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux25~10_combout\ = (\switch~combout\(1) & (\aProcessor|IR|Q\(12) & (!\switch~combout\(2) & !\switch~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \aProcessor|IR|Q\(12),
	datac => \switch~combout\(2),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux25~10_combout\);

-- Location: LCCOMB_X25_Y11_N16
\aProcessor|displayAll|Mux25~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux25~11_combout\ = (\aProcessor|displayAll|Mux29~10_combout\) # ((\aProcessor|displayAll|Mux25~9_combout\) # ((\aProcessor|displayAll|Mux25~10_combout\) # (\switch~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux29~10_combout\,
	datab => \aProcessor|displayAll|Mux25~9_combout\,
	datac => \aProcessor|displayAll|Mux25~10_combout\,
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|Mux25~11_combout\);

-- Location: LCCOMB_X25_Y11_N2
\aProcessor|displayAll|Mux25~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux25~12_combout\ = (\aProcessor|displayAll|Mux25~8_combout\) # ((\aProcessor|displayAll|Mux25~3_combout\) # ((\aProcessor|displayAll|Mux25~11_combout\ & \switch~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux25~8_combout\,
	datab => \aProcessor|displayAll|Mux25~3_combout\,
	datac => \aProcessor|displayAll|Mux25~11_combout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|Mux25~12_combout\);

-- Location: LCCOMB_X25_Y11_N30
\aProcessor|displayAll|HexDisplay32Bits[7]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[7]~15_combout\) # ((\debounceit1|PB_state~regout\) # ((\switch~combout\(4) & \switch~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[7]~15_combout\,
	datab => \debounceit1|PB_state~regout\,
	datac => \switch~combout\(4),
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\);

-- Location: LCCOMB_X25_Y18_N30
\aProcessor|displayAll|Mux26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux26~7_combout\ = (\aProcessor|displayAll|Mux28~39_combout\ & (!\switch~combout\(4) & (\switch~combout\(3) & !\switch~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~39_combout\,
	datab => \switch~combout\(4),
	datac => \switch~combout\(3),
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|Mux26~7_combout\);

-- Location: LCCOMB_X27_Y18_N12
\aProcessor|displayAll|Mux26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux26~5_combout\ = (\aProcessor|displayAll|Mux26~7_combout\) # ((\debounceit1|PB_state~regout\) # ((\aProcessor|displayAll|Mux26~4_combout\ & !\switch~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux26~4_combout\,
	datab => \aProcessor|displayAll|Mux26~7_combout\,
	datac => \switch~combout\(3),
	datad => \debounceit1|PB_state~regout\,
	combout => \aProcessor|displayAll|Mux26~5_combout\);

-- Location: LCCOMB_X61_Y5_N0
\uHEX1|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX1|WideOr6~0_combout\ = (\aProcessor|displayAll|Mux25~12_combout\ & (!\aProcessor|displayAll|Mux26~5_combout\ & (\aProcessor|displayAll|Mux27~4_combout\ $ (!\aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\)))) # 
-- (!\aProcessor|displayAll|Mux25~12_combout\ & (\aProcessor|displayAll|Mux27~4_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\ $ (!\aProcessor|displayAll|Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux27~4_combout\,
	datab => \aProcessor|displayAll|Mux25~12_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\,
	datad => \aProcessor|displayAll|Mux26~5_combout\,
	combout => \uHEX1|WideOr6~0_combout\);

-- Location: LCCOMB_X61_Y5_N6
\uHEX1|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX1|WideOr5~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\ & ((\aProcessor|displayAll|Mux27~4_combout\ & ((\aProcessor|displayAll|Mux26~5_combout\))) # (!\aProcessor|displayAll|Mux27~4_combout\ & 
-- (\aProcessor|displayAll|Mux25~12_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\ & (\aProcessor|displayAll|Mux25~12_combout\ & (\aProcessor|displayAll|Mux27~4_combout\ $ (\aProcessor|displayAll|Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux27~4_combout\,
	datab => \aProcessor|displayAll|Mux25~12_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\,
	datad => \aProcessor|displayAll|Mux26~5_combout\,
	combout => \uHEX1|WideOr5~0_combout\);

-- Location: LCCOMB_X61_Y5_N16
\uHEX1|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX1|WideOr4~0_combout\ = (\aProcessor|displayAll|Mux25~12_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\ & ((\aProcessor|displayAll|Mux26~5_combout\) # (!\aProcessor|displayAll|Mux27~4_combout\)))) # 
-- (!\aProcessor|displayAll|Mux25~12_combout\ & (!\aProcessor|displayAll|Mux27~4_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\ & \aProcessor|displayAll|Mux26~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux27~4_combout\,
	datab => \aProcessor|displayAll|Mux25~12_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\,
	datad => \aProcessor|displayAll|Mux26~5_combout\,
	combout => \uHEX1|WideOr4~0_combout\);

-- Location: LCCOMB_X61_Y5_N22
\uHEX1|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX1|WideOr3~0_combout\ = (\aProcessor|displayAll|Mux27~4_combout\ & (\aProcessor|displayAll|Mux25~12_combout\ $ (((!\aProcessor|displayAll|Mux26~5_combout\))))) # (!\aProcessor|displayAll|Mux27~4_combout\ & ((\aProcessor|displayAll|Mux25~12_combout\ & 
-- (!\aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\ & !\aProcessor|displayAll|Mux26~5_combout\)) # (!\aProcessor|displayAll|Mux25~12_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\ & \aProcessor|displayAll|Mux26~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100000100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux27~4_combout\,
	datab => \aProcessor|displayAll|Mux25~12_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\,
	datad => \aProcessor|displayAll|Mux26~5_combout\,
	combout => \uHEX1|WideOr3~0_combout\);

-- Location: LCCOMB_X61_Y5_N4
\uHEX1|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX1|WideOr2~0_combout\ = (\aProcessor|displayAll|Mux26~5_combout\ & (\aProcessor|displayAll|Mux27~4_combout\ & ((!\aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\)))) # (!\aProcessor|displayAll|Mux26~5_combout\ & 
-- ((\aProcessor|displayAll|Mux25~12_combout\ & ((!\aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\))) # (!\aProcessor|displayAll|Mux25~12_combout\ & (\aProcessor|displayAll|Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux27~4_combout\,
	datab => \aProcessor|displayAll|Mux25~12_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\,
	datad => \aProcessor|displayAll|Mux26~5_combout\,
	combout => \uHEX1|WideOr2~0_combout\);

-- Location: LCCOMB_X61_Y5_N18
\uHEX1|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX1|WideOr1~0_combout\ = (\aProcessor|displayAll|Mux27~4_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\ $ (((\aProcessor|displayAll|Mux26~5_combout\) # (!\aProcessor|displayAll|Mux25~12_combout\))))) # 
-- (!\aProcessor|displayAll|Mux27~4_combout\ & (!\aProcessor|displayAll|Mux25~12_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\ & \aProcessor|displayAll|Mux26~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux27~4_combout\,
	datab => \aProcessor|displayAll|Mux25~12_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\,
	datad => \aProcessor|displayAll|Mux26~5_combout\,
	combout => \uHEX1|WideOr1~0_combout\);

-- Location: LCCOMB_X61_Y5_N12
\uHEX1|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX1|WideOr0~0_combout\ = (\aProcessor|displayAll|Mux27~4_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\) # (\aProcessor|displayAll|Mux25~12_combout\ $ (\aProcessor|displayAll|Mux26~5_combout\)))) # 
-- (!\aProcessor|displayAll|Mux27~4_combout\ & ((\aProcessor|displayAll|Mux26~5_combout\) # (\aProcessor|displayAll|Mux25~12_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux27~4_combout\,
	datab => \aProcessor|displayAll|Mux25~12_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[7]~16_combout\,
	datad => \aProcessor|displayAll|Mux26~5_combout\,
	combout => \uHEX1|WideOr0~0_combout\);

-- Location: LCCOMB_X24_Y11_N12
\aProcessor|displayAll|HexDisplay32Bits[13]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~2_combout\ = (\switch~combout\(4) & ((\switch~combout\(2)) # (\switch~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(4),
	datac => \switch~combout\(2),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~2_combout\);

-- Location: LCCOMB_X27_Y13_N12
\aProcessor|displayAll|HexDisplay32Bits[10]~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~191_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[10]~47_combout\ & (((\switch~combout\(1)) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~2_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[10]~47_combout\ & (\aProcessor|IR|Q\(16) & ((\aProcessor|displayAll|HexDisplay32Bits[13]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[10]~47_combout\,
	datab => \aProcessor|IR|Q\(16),
	datac => \switch~combout\(1),
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~2_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~191_combout\);

-- Location: LCCOMB_X27_Y13_N22
\aProcessor|displayAll|HexDisplay32Bits[10]~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~192_combout\ = (\switch~combout\(0) & (\aProcessor|displayAll|HexDisplay32Bits[10]~47_combout\ & ((\aProcessor|MuxB|ShiftRight0~9_combout\) # (\aProcessor|displayAll|HexDisplay32Bits[10]~191_combout\)))) # 
-- (!\switch~combout\(0) & (((\aProcessor|displayAll|HexDisplay32Bits[10]~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[10]~47_combout\,
	datab => \switch~combout\(0),
	datac => \aProcessor|MuxB|ShiftRight0~9_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[10]~191_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~192_combout\);

-- Location: LCCOMB_X57_Y7_N10
\aProcessor|displayAll|HexDisplay32Bits[10]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[10]~48_combout\ = (\debounceit1|PB_state~regout\) # ((\aProcessor|displayAll|HexDisplay32Bits[10]~192_combout\) # ((\switch~combout\(3) & \switch~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(3),
	datab => \debounceit1|PB_state~regout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[10]~192_combout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|HexDisplay32Bits[10]~48_combout\);

-- Location: LCCOMB_X19_Y14_N30
\aProcessor|displayAll|HexDisplay32Bits[13]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\ = (\switch~combout\(1)) # ((\switch~combout\(2)) # (!\switch~combout\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch~combout\(1),
	datac => \switch~combout\(3),
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\);

-- Location: LCCOMB_X16_Y14_N20
\aProcessor|displayAll|HexDisplay32Bits[13]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ = (\switch~combout\(3) & ((\switch~combout\(2)) # ((\switch~combout\(1)) # (\switch~combout\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(3),
	datab => \switch~combout\(2),
	datac => \switch~combout\(1),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\);

-- Location: LCCOMB_X25_Y11_N24
\aProcessor|displayAll|HexDisplay32Bits[13]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\ = ((\switch~combout\(1) & (!\switch~combout\(2) & \switch~combout\(0)))) # (!\switch~combout\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \switch~combout\(2),
	datac => \switch~combout\(3),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\);

-- Location: LCCOMB_X25_Y12_N30
\aProcessor|displayAll|HexDisplay32Bits[11]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~53_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\ & \Memory|ROM1|altsyncram_component|auto_generated|q_a\(11))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[11]~52_combout\) # ((!\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[11]~52_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\,
	datad => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(11),
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~53_combout\);

-- Location: LCCOMB_X25_Y12_N12
\aProcessor|displayAll|HexDisplay32Bits[11]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~54_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[11]~53_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[11]~53_combout\ & ((\aProcessor|RM|Q\(11)))) # (!\aProcessor|displayAll|HexDisplay32Bits[11]~53_combout\ & (\aProcessor|RY|Q\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RY|Q\(11),
	datab => \aProcessor|RM|Q\(11),
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[11]~53_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~54_combout\);

-- Location: LCCOMB_X27_Y13_N20
\aProcessor|displayAll|Mux28~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~52_combout\ = (!\switch~combout\(0) & \aProcessor|IR|Q\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \switch~combout\(0),
	datad => \aProcessor|IR|Q\(11),
	combout => \aProcessor|displayAll|Mux28~52_combout\);

-- Location: LCCOMB_X27_Y13_N30
\aProcessor|displayAll|HexDisplay32Bits[11]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~55_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\ & (((\aProcessor|displayAll|Mux28~52_combout\) # (\switch~combout\(4))))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\ & 
-- (\aProcessor|displayAll|HexDisplay32Bits[11]~54_combout\ & ((!\switch~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[11]~54_combout\,
	datac => \aProcessor|displayAll|Mux28~52_combout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~55_combout\);

-- Location: LCCOMB_X24_Y13_N12
\aProcessor|displayAll|HexDisplay32Bits[11]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~49_combout\ = (\switch~combout\(1)) # ((\switch~combout\(0) & \aProcessor|MuxB|ShiftRight0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \switch~combout\(0),
	datac => \aProcessor|MuxB|ShiftRight0~10_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~49_combout\);

-- Location: LCCOMB_X27_Y13_N26
\aProcessor|displayAll|Mux28~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~51_combout\ = (!\switch~combout\(0) & \aProcessor|IR|Q\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \switch~combout\(0),
	datad => \aProcessor|IR|Q\(17),
	combout => \aProcessor|displayAll|Mux28~51_combout\);

-- Location: LCCOMB_X27_Y13_N8
\aProcessor|displayAll|HexDisplay32Bits[11]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~56_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~2_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[11]~55_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[11]~49_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[11]~55_combout\ & ((\aProcessor|displayAll|Mux28~51_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~2_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[11]~55_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~2_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[11]~55_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[11]~49_combout\,
	datad => \aProcessor|displayAll|Mux28~51_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~56_combout\);

-- Location: LCCOMB_X57_Y7_N0
\aProcessor|displayAll|HexDisplay32Bits[11]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[11]~57_combout\ = (\debounceit1|PB_state~regout\) # ((\aProcessor|displayAll|HexDisplay32Bits[11]~56_combout\) # ((\switch~combout\(3) & \switch~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(3),
	datab => \debounceit1|PB_state~regout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[11]~56_combout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|HexDisplay32Bits[11]~57_combout\);

-- Location: LCCOMB_X22_Y11_N28
\aProcessor|displayAll|HexDisplay32Bits[12]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[12]~25_combout\ = (\switch~combout\(3)) # ((\switch~combout\(0) & (\switch~combout\(1) & !\switch~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \switch~combout\(1),
	datac => \switch~combout\(2),
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|HexDisplay32Bits[12]~25_combout\);

-- Location: LCCOMB_X22_Y11_N14
\aProcessor|displayAll|HexDisplay32Bits[13]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~26_combout\ = (\switch~combout\(1) & (!\switch~combout\(2) & !\switch~combout\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch~combout\(1),
	datac => \switch~combout\(2),
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~26_combout\);

-- Location: LCCOMB_X25_Y11_N10
\aProcessor|displayAll|Mux29~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux29~10_combout\ = (\switch~combout\(1) & \switch~combout\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch~combout\(1),
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|Mux29~10_combout\);

-- Location: LCCOMB_X23_Y11_N4
\aProcessor|displayAll|HexDisplay32Bits[8]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[8]~29_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[8]~28_combout\ & ((\aProcessor|RB|Q\(8)) # ((!\aProcessor|displayAll|Mux29~10_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[8]~28_combout\ & 
-- (((\aProcessor|RZ|Q\(8) & \aProcessor|displayAll|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[8]~28_combout\,
	datab => \aProcessor|RB|Q\(8),
	datac => \aProcessor|RZ|Q\(8),
	datad => \aProcessor|displayAll|Mux29~10_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[8]~29_combout\);

-- Location: LCCOMB_X22_Y11_N4
\aProcessor|displayAll|HexDisplay32Bits[8]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[8]~30_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[12]~25_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[13]~26_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[12]~25_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[13]~26_combout\ & (\aProcessor|IR|Q\(8))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~26_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[8]~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(8),
	datab => \aProcessor|displayAll|HexDisplay32Bits[12]~25_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~26_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[8]~29_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[8]~30_combout\);

-- Location: LCCOMB_X24_Y13_N14
\aProcessor|displayAll|HexDisplay32Bits[12]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[12]~20_combout\ = (\switch~combout\(1)) # (\switch~combout\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|HexDisplay32Bits[12]~20_combout\);

-- Location: LCCOMB_X24_Y13_N2
\aProcessor|displayAll|HexDisplay32Bits[8]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[8]~24_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[8]~23_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[12]~20_combout\) # ((\aProcessor|RY|Q\(8))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[8]~23_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[12]~20_combout\ & (\aProcessor|RM|Q\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[8]~23_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[12]~20_combout\,
	datac => \aProcessor|RM|Q\(8),
	datad => \aProcessor|RY|Q\(8),
	combout => \aProcessor|displayAll|HexDisplay32Bits[8]~24_combout\);

-- Location: LCCOMB_X22_Y16_N12
\aProcessor|ALU|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|WideOr6~0_combout\ = (\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(3) $ (\aProcessor|CSG|SelectSignals|ALU_Op\(1))) # (!\aProcessor|CSG|SelectSignals|ALU_Op\(0)))) # 
-- (!\aProcessor|CSG|SelectSignals|ALU_Op\(2) & ((\aProcessor|CSG|SelectSignals|ALU_Op\(3)) # (\aProcessor|CSG|SelectSignals|ALU_Op\(1) $ (!\aProcessor|CSG|SelectSignals|ALU_Op\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	combout => \aProcessor|ALU|WideOr6~0_combout\);

-- Location: LCCOMB_X22_Y16_N2
\aProcessor|ALU|WideOr6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|WideOr6~1_combout\ = (\aProcessor|CSG|SelectSignals|B_Select~combout\) # (\aProcessor|ALU|WideOr6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \aProcessor|ALU|WideOr6~0_combout\,
	combout => \aProcessor|ALU|WideOr6~1_combout\);

-- Location: LCCOMB_X21_Y12_N16
\aProcessor|ALU|Selector3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector3~0_combout\ = (!\aProcessor|CSG|SelectSignals|ALU_Op\(1) & (\aProcessor|CSG|SelectSignals|ALU_Op\(0) & (!\aProcessor|CSG|SelectSignals|ALU_Op\(3) & \aProcessor|CSG|SelectSignals|ALU_Op\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|ALU_Op\(1),
	datab => \aProcessor|CSG|SelectSignals|ALU_Op\(0),
	datac => \aProcessor|CSG|SelectSignals|ALU_Op\(3),
	datad => \aProcessor|CSG|SelectSignals|ALU_Op\(2),
	combout => \aProcessor|ALU|Selector3~0_combout\);

-- Location: LCCOMB_X20_Y15_N30
\aProcessor|ALU|Selector3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|Selector3~1_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & (\aProcessor|ALU|Selector3~0_combout\ & (\aProcessor|RA|Q\(31) $ (\aProcessor|ALU|Selector4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datab => \aProcessor|RA|Q\(31),
	datac => \aProcessor|ALU|Selector4~3_combout\,
	datad => \aProcessor|ALU|Selector3~0_combout\,
	combout => \aProcessor|ALU|Selector3~1_combout\);

-- Location: LCCOMB_X20_Y15_N10
\aProcessor|ALU|OVERFLOW_FLAG\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|ALU|OVERFLOW_FLAG~combout\ = (\aProcessor|ALU|WideOr6~1_combout\ & (\aProcessor|ALU|OVERFLOW_FLAG~combout\)) # (!\aProcessor|ALU|WideOr6~1_combout\ & ((\aProcessor|ALU|Selector3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|ALU|OVERFLOW_FLAG~combout\,
	datac => \aProcessor|ALU|WideOr6~1_combout\,
	datad => \aProcessor|ALU|Selector3~1_combout\,
	combout => \aProcessor|ALU|OVERFLOW_FLAG~combout\);

-- Location: LCFF_X20_Y15_N11
\aProcessor|CCR|Q[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|ALU|OVERFLOW_FLAG~combout\,
	ena => \aProcessor|CSG|DecodeInst|Equal0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|CCR|Q\(2));

-- Location: LCCOMB_X22_Y11_N18
\aProcessor|displayAll|HexDisplay32Bits[8]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[8]~31_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[12]~25_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[8]~30_combout\ & ((\aProcessor|CCR|Q\(2)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[8]~30_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[8]~24_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[12]~25_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[8]~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[12]~25_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[8]~30_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[8]~24_combout\,
	datad => \aProcessor|CCR|Q\(2),
	combout => \aProcessor|displayAll|HexDisplay32Bits[8]~31_combout\);

-- Location: LCCOMB_X25_Y11_N6
\aProcessor|displayAll|HexDisplay32Bits[8]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[8]~32_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[8]~19_combout\) # ((\debounceit1|PB_state~regout\) # ((!\switch~combout\(4) & \aProcessor|displayAll|HexDisplay32Bits[8]~31_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[8]~19_combout\,
	datab => \switch~combout\(4),
	datac => \debounceit1|PB_state~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[8]~31_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[8]~32_combout\);

-- Location: LCCOMB_X27_Y17_N12
\aProcessor|displayAll|Mux28~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~48_combout\ = (\aProcessor|IR|Q\(15) & !\switch~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(15),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux28~48_combout\);

-- Location: LCCOMB_X22_Y11_N26
\aProcessor|displayAll|HexDisplay32Bits[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\ = (\switch~combout\(4) & (((\switch~combout\(2))))) # (!\switch~combout\(4) & (\switch~combout\(1) & (!\switch~combout\(2) & !\switch~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(4),
	datab => \switch~combout\(1),
	datac => \switch~combout\(2),
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\);

-- Location: LCCOMB_X27_Y17_N24
\aProcessor|displayAll|Mux28~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~49_combout\ = (\aProcessor|IR|Q\(9) & !\switch~combout\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(9),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux28~49_combout\);

-- Location: LCCOMB_X27_Y17_N26
\aProcessor|displayAll|HexDisplay32Bits[9]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~39_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\ & (((\switch~combout\(4)) # (\aProcessor|displayAll|Mux28~49_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\ & 
-- (\aProcessor|displayAll|HexDisplay32Bits[9]~38_combout\ & (!\switch~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[9]~38_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\,
	datac => \switch~combout\(4),
	datad => \aProcessor|displayAll|Mux28~49_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~39_combout\);

-- Location: LCCOMB_X27_Y17_N0
\aProcessor|displayAll|HexDisplay32Bits[9]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~40_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~2_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[9]~39_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[9]~33_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[9]~39_combout\ & ((\aProcessor|displayAll|Mux28~48_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~2_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[9]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[9]~33_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~2_combout\,
	datac => \aProcessor|displayAll|Mux28~48_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[9]~39_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~40_combout\);

-- Location: LCCOMB_X57_Y7_N12
\aProcessor|displayAll|HexDisplay32Bits[9]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\ = (\debounceit1|PB_state~regout\) # ((\aProcessor|displayAll|HexDisplay32Bits[9]~40_combout\) # ((\switch~combout\(3) & \switch~combout\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(3),
	datab => \debounceit1|PB_state~regout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[9]~40_combout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\);

-- Location: LCCOMB_X57_Y7_N18
\uHEX2|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX2|WideOr6~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[10]~48_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[11]~57_combout\ $ 
-- (!\aProcessor|displayAll|HexDisplay32Bits[8]~32_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[10]~48_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[8]~32_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[11]~57_combout\ $ 
-- (!\aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[10]~48_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[11]~57_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[8]~32_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\,
	combout => \uHEX2|WideOr6~0_combout\);

-- Location: LCCOMB_X57_Y7_N16
\uHEX2|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX2|WideOr5~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[11]~57_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[8]~32_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[8]~32_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[10]~48_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[11]~57_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[10]~48_combout\ & 
-- (\aProcessor|displayAll|HexDisplay32Bits[8]~32_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[10]~48_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[11]~57_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[8]~32_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\,
	combout => \uHEX2|WideOr5~0_combout\);

-- Location: LCCOMB_X57_Y7_N26
\uHEX2|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX2|WideOr4~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[10]~48_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[11]~57_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[8]~32_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[10]~48_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[11]~57_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[8]~32_combout\ & 
-- \aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[10]~48_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[11]~57_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[8]~32_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\,
	combout => \uHEX2|WideOr4~0_combout\);

-- Location: LCCOMB_X57_Y7_N4
\uHEX2|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX2|WideOr3~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[8]~32_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[10]~48_combout\ $ (((!\aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[8]~32_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[10]~48_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[11]~57_combout\ & !\aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[10]~48_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[11]~57_combout\ & \aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[10]~48_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[11]~57_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[8]~32_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\,
	combout => \uHEX2|WideOr3~0_combout\);

-- Location: LCCOMB_X57_Y7_N2
\uHEX2|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX2|WideOr2~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\ & (((!\aProcessor|displayAll|HexDisplay32Bits[11]~57_combout\ & \aProcessor|displayAll|HexDisplay32Bits[8]~32_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[10]~48_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[11]~57_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[10]~48_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[8]~32_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[10]~48_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[11]~57_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[8]~32_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\,
	combout => \uHEX2|WideOr2~0_combout\);

-- Location: LCCOMB_X57_Y7_N20
\uHEX2|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX2|WideOr1~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[10]~48_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[8]~32_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[11]~57_combout\ $ 
-- (\aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[10]~48_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[11]~57_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[8]~32_combout\) # 
-- (\aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[10]~48_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[11]~57_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[8]~32_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\,
	combout => \uHEX2|WideOr1~0_combout\);

-- Location: LCCOMB_X57_Y7_N22
\uHEX2|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX2|WideOr0~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[8]~32_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[11]~57_combout\) # (\aProcessor|displayAll|HexDisplay32Bits[10]~48_combout\ $ 
-- (\aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[8]~32_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\) # (\aProcessor|displayAll|HexDisplay32Bits[10]~48_combout\ $ 
-- (\aProcessor|displayAll|HexDisplay32Bits[11]~57_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[10]~48_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[11]~57_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[8]~32_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[9]~41_combout\,
	combout => \uHEX2|WideOr0~0_combout\);

-- Location: LCCOMB_X27_Y17_N4
\aProcessor|displayAll|HexDisplay32Bits[15]~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~189_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[15]~82_combout\ & (((\switch~combout\(1))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~2_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[15]~82_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[13]~2_combout\ & (\aProcessor|IR|Q\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[15]~82_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~2_combout\,
	datac => \aProcessor|IR|Q\(21),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~189_combout\);

-- Location: LCCOMB_X27_Y17_N8
\aProcessor|displayAll|HexDisplay32Bits[15]~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~190_combout\ = (\switch~combout\(0) & (\aProcessor|displayAll|HexDisplay32Bits[15]~82_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[15]~189_combout\) # (\aProcessor|MuxB|ShiftRight0~14_combout\)))) # 
-- (!\switch~combout\(0) & (((\aProcessor|displayAll|HexDisplay32Bits[15]~189_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[15]~82_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[15]~189_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~14_combout\,
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~190_combout\);

-- Location: LCCOMB_X53_Y8_N24
\aProcessor|displayAll|HexDisplay32Bits[15]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[15]~83_combout\ = (!\debounceit1|PB_state~regout\ & ((\aProcessor|displayAll|HexDisplay32Bits[15]~190_combout\) # ((\switch~combout\(3) & \switch~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit1|PB_state~regout\,
	datab => \switch~combout\(3),
	datac => \aProcessor|displayAll|HexDisplay32Bits[15]~190_combout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|HexDisplay32Bits[15]~83_combout\);

-- Location: LCCOMB_X25_Y11_N8
\aProcessor|displayAll|HexDisplay32Bits[12]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[12]~58_combout\ = (\switch~combout\(2) & ((\switch~combout\(1)) # ((\switch~combout\(0) & \aProcessor|MuxB|ShiftRight0~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \switch~combout\(1),
	datac => \aProcessor|MuxB|ShiftRight0~11_combout\,
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|HexDisplay32Bits[12]~58_combout\);

-- Location: LCCOMB_X25_Y11_N18
\aProcessor|displayAll|HexDisplay32Bits[12]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[12]~59_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[12]~58_combout\) # ((\switch~combout\(3)) # ((\aProcessor|IR|Q\(18) & \aProcessor|displayAll|HexDisplay32Bits[8]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(18),
	datab => \aProcessor|displayAll|HexDisplay32Bits[8]~0_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[12]~58_combout\,
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|HexDisplay32Bits[12]~59_combout\);

-- Location: LCCOMB_X25_Y11_N28
\aProcessor|displayAll|HexDisplay32Bits[12]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[12]~67_combout\ = (!\debounceit1|PB_state~regout\ & ((\switch~combout\(4) & ((\aProcessor|displayAll|HexDisplay32Bits[12]~59_combout\))) # (!\switch~combout\(4) & 
-- (\aProcessor|displayAll|HexDisplay32Bits[12]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[12]~66_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[12]~59_combout\,
	datac => \debounceit1|PB_state~regout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|HexDisplay32Bits[12]~67_combout\);

-- Location: LCCOMB_X24_Y11_N8
\aProcessor|displayAll|Mux28~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~45_combout\ = (!\switch~combout\(0) & \aProcessor|IR|Q\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \switch~combout\(0),
	datad => \aProcessor|IR|Q\(13),
	combout => \aProcessor|displayAll|Mux28~45_combout\);

-- Location: LCCOMB_X24_Y11_N22
\aProcessor|displayAll|HexDisplay32Bits[13]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~74_combout\ = (\switch~combout\(4) & (((\aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\)))) # (!\switch~combout\(4) & ((\aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\ & 
-- ((\aProcessor|displayAll|Mux28~45_combout\))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[13]~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~73_combout\,
	datab => \aProcessor|displayAll|Mux28~45_combout\,
	datac => \switch~combout\(4),
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~74_combout\);

-- Location: LCCOMB_X24_Y17_N10
\aProcessor|displayAll|Mux28~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~53_combout\ = (!\switch~combout\(0) & \aProcessor|IR|Q\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch~combout\(0),
	datad => \aProcessor|IR|Q\(19),
	combout => \aProcessor|displayAll|Mux28~53_combout\);

-- Location: LCCOMB_X24_Y11_N28
\aProcessor|displayAll|HexDisplay32Bits[13]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~75_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~74_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~68_combout\) # ((!\aProcessor|displayAll|HexDisplay32Bits[13]~2_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~74_combout\ & (((\aProcessor|displayAll|Mux28~53_combout\ & \aProcessor|displayAll|HexDisplay32Bits[13]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~68_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~74_combout\,
	datac => \aProcessor|displayAll|Mux28~53_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~2_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~75_combout\);

-- Location: LCCOMB_X25_Y11_N26
\aProcessor|displayAll|HexDisplay32Bits[13]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~76_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~75_combout\ & (!\debounceit1|PB_state~regout\ & ((!\switch~combout\(3)) # (!\switch~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(4),
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~75_combout\,
	datac => \debounceit1|PB_state~regout\,
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~76_combout\);

-- Location: LCCOMB_X19_Y12_N28
\aProcessor|displayAll|Mux17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux17~5_combout\ = (\switch~combout\(0) & (!\switch~combout\(1) & ((\aProcessor|MuxB|ShiftRight0~13_combout\) # (!\switch~combout\(4))))) # (!\switch~combout\(0) & ((\switch~combout\(4) $ (!\switch~combout\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|MuxB|ShiftRight0~13_combout\,
	datac => \switch~combout\(4),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux17~5_combout\);

-- Location: LCCOMB_X20_Y12_N22
\aProcessor|displayAll|Mux17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux17~6_combout\ = (\aProcessor|displayAll|Mux17~3_combout\ & ((\aProcessor|displayAll|Mux17~5_combout\) # ((\switch~combout\(1))))) # (!\aProcessor|displayAll|Mux17~3_combout\ & (\aProcessor|displayAll|Mux17~5_combout\ & 
-- (\aProcessor|IR|Q\(20) & \switch~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux17~3_combout\,
	datab => \aProcessor|displayAll|Mux17~5_combout\,
	datac => \aProcessor|IR|Q\(20),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux17~6_combout\);

-- Location: LCCOMB_X53_Y8_N22
\aProcessor|displayAll|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux17~4_combout\ = (!\debounceit1|PB_state~regout\ & ((\aProcessor|displayAll|Mux17~2_combout\) # ((!\switch~combout\(3) & \aProcessor|displayAll|Mux17~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux17~2_combout\,
	datab => \switch~combout\(3),
	datac => \aProcessor|displayAll|Mux17~6_combout\,
	datad => \debounceit1|PB_state~regout\,
	combout => \aProcessor|displayAll|Mux17~4_combout\);

-- Location: LCCOMB_X53_Y8_N18
\uHEX3|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX3|WideOr6~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[15]~83_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[12]~67_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[13]~76_combout\ $ (\aProcessor|displayAll|Mux17~4_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[15]~83_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[13]~76_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[12]~67_combout\ $ (\aProcessor|displayAll|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[15]~83_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[12]~67_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~76_combout\,
	datad => \aProcessor|displayAll|Mux17~4_combout\,
	combout => \uHEX3|WideOr6~0_combout\);

-- Location: LCCOMB_X53_Y8_N4
\uHEX3|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX3|WideOr5~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[15]~83_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[12]~67_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[13]~76_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[12]~67_combout\ & ((\aProcessor|displayAll|Mux17~4_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[15]~83_combout\ & (\aProcessor|displayAll|Mux17~4_combout\ & 
-- (\aProcessor|displayAll|HexDisplay32Bits[12]~67_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[13]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[15]~83_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[12]~67_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~76_combout\,
	datad => \aProcessor|displayAll|Mux17~4_combout\,
	combout => \uHEX3|WideOr5~0_combout\);

-- Location: LCCOMB_X53_Y8_N26
\uHEX3|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX3|WideOr4~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[15]~83_combout\ & (\aProcessor|displayAll|Mux17~4_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~76_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[12]~67_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[15]~83_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[12]~67_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[13]~76_combout\ & !\aProcessor|displayAll|Mux17~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[15]~83_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[12]~67_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~76_combout\,
	datad => \aProcessor|displayAll|Mux17~4_combout\,
	combout => \uHEX3|WideOr4~0_combout\);

-- Location: LCCOMB_X53_Y8_N0
\uHEX3|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX3|WideOr3~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[12]~67_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~76_combout\ $ (!\aProcessor|displayAll|Mux17~4_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[12]~67_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[15]~83_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[13]~76_combout\ & !\aProcessor|displayAll|Mux17~4_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[15]~83_combout\ & 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~76_combout\ & \aProcessor|displayAll|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[15]~83_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[12]~67_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~76_combout\,
	datad => \aProcessor|displayAll|Mux17~4_combout\,
	combout => \uHEX3|WideOr3~0_combout\);

-- Location: LCCOMB_X53_Y8_N2
\uHEX3|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX3|WideOr2~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~76_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[15]~83_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[12]~67_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~76_combout\ & ((\aProcessor|displayAll|Mux17~4_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[15]~83_combout\)) # (!\aProcessor|displayAll|Mux17~4_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[12]~67_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[15]~83_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[12]~67_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~76_combout\,
	datad => \aProcessor|displayAll|Mux17~4_combout\,
	combout => \uHEX3|WideOr2~0_combout\);

-- Location: LCCOMB_X53_Y8_N16
\uHEX3|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX3|WideOr1~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[12]~67_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[15]~83_combout\ $ (((\aProcessor|displayAll|HexDisplay32Bits[13]~76_combout\) # (!\aProcessor|displayAll|Mux17~4_combout\))))) 
-- # (!\aProcessor|displayAll|HexDisplay32Bits[12]~67_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[15]~83_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[13]~76_combout\ & !\aProcessor|displayAll|Mux17~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[15]~83_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[12]~67_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~76_combout\,
	datad => \aProcessor|displayAll|Mux17~4_combout\,
	combout => \uHEX3|WideOr1~0_combout\);

-- Location: LCCOMB_X53_Y8_N10
\uHEX3|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX3|WideOr0~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[12]~67_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[15]~83_combout\) # (\aProcessor|displayAll|HexDisplay32Bits[13]~76_combout\ $ (\aProcessor|displayAll|Mux17~4_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[12]~67_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~76_combout\) # (\aProcessor|displayAll|HexDisplay32Bits[15]~83_combout\ $ (\aProcessor|displayAll|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[15]~83_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[12]~67_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~76_combout\,
	datad => \aProcessor|displayAll|Mux17~4_combout\,
	combout => \uHEX3|WideOr0~0_combout\);

-- Location: LCCOMB_X16_Y14_N26
\aProcessor|displayAll|HexDisplay32Bits[17]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~85_combout\ = (\switch~combout\(4) & (!\switch~combout\(3) & \switch~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch~combout\(4),
	datac => \switch~combout\(3),
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~85_combout\);

-- Location: LCCOMB_X16_Y14_N28
\aProcessor|displayAll|HexDisplay32Bits[18]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~98_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[17]~85_combout\ & (\switch~combout\(0) & (!\switch~combout\(1) & \aProcessor|MuxB|ShiftRight0~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[17]~85_combout\,
	datab => \switch~combout\(0),
	datac => \switch~combout\(1),
	datad => \aProcessor|MuxB|ShiftRight0~16_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~98_combout\);

-- Location: LCCOMB_X16_Y14_N6
\aProcessor|displayAll|HexDisplay32Bits[18]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[18]~105_combout\ = (!\debounceit1|PB_state~regout\ & ((\aProcessor|displayAll|HexDisplay32Bits[18]~98_combout\) # ((\aProcessor|displayAll|HexDisplay32Bits[18]~104_combout\ & 
-- !\aProcessor|displayAll|HexDisplay32Bits[17]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[18]~104_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~85_combout\,
	datac => \debounceit1|PB_state~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[18]~98_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[18]~105_combout\);

-- Location: LCCOMB_X16_Y14_N4
\aProcessor|displayAll|HexDisplay32Bits[17]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~86_combout\ = (\aProcessor|MuxB|ShiftRight0~15_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[17]~85_combout\ & (!\switch~combout\(1) & \switch~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~15_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~85_combout\,
	datac => \switch~combout\(1),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~86_combout\);

-- Location: LCCOMB_X19_Y14_N26
\aProcessor|displayAll|HexDisplay32Bits[17]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~88_combout\ = (\switch~combout\(2)) # ((\switch~combout\(3)) # (\switch~combout\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch~combout\(2),
	datac => \switch~combout\(3),
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~88_combout\);

-- Location: LCCOMB_X21_Y13_N8
\aProcessor|displayAll|HexDisplay32Bits[17]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~93_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[17]~92_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\) # ((\aProcessor|RM|Q\(17))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[17]~92_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\ & ((\aProcessor|RY|Q\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[17]~92_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\,
	datac => \aProcessor|RM|Q\(17),
	datad => \aProcessor|RY|Q\(17),
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~93_combout\);

-- Location: LCCOMB_X24_Y18_N22
\aProcessor|displayAll|Mux28~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~36_combout\ = (!\switch~combout\(0) & \switch~combout\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch~combout\(0),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux28~36_combout\);

-- Location: LCCOMB_X22_Y14_N20
\aProcessor|displayAll|HexDisplay32Bits[17]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~94_combout\ = (!\aProcessor|CSG|SelectSignals|Extend\(0) & (\aProcessor|displayAll|Mux28~36_combout\ & (\aProcessor|IR|Q\(21) & !\switch~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|Extend\(0),
	datab => \aProcessor|displayAll|Mux28~36_combout\,
	datac => \aProcessor|IR|Q\(21),
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~94_combout\);

-- Location: LCCOMB_X17_Y14_N14
\aProcessor|displayAll|HexDisplay32Bits[17]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~95_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[17]~87_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[17]~94_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[17]~88_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[17]~87_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[17]~88_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[17]~93_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[17]~87_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~88_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[17]~93_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[17]~94_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~95_combout\);

-- Location: LCCOMB_X27_Y15_N14
\aProcessor|InstAddGen|PC[7]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[7]~47_combout\ = (\aProcessor|InstAddGen|PC\(7) & (!\aProcessor|InstAddGen|PC[6]~46\)) # (!\aProcessor|InstAddGen|PC\(7) & ((\aProcessor|InstAddGen|PC[6]~46\) # (GND)))
-- \aProcessor|InstAddGen|PC[7]~48\ = CARRY((!\aProcessor|InstAddGen|PC[6]~46\) # (!\aProcessor|InstAddGen|PC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(7),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[6]~46\,
	combout => \aProcessor|InstAddGen|PC[7]~47_combout\,
	cout => \aProcessor|InstAddGen|PC[7]~48\);

-- Location: LCFF_X27_Y15_N15
\aProcessor|InstAddGen|PC[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[7]~47_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(7));

-- Location: LCCOMB_X27_Y15_N18
\aProcessor|InstAddGen|PC[9]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[9]~51_combout\ = (\aProcessor|InstAddGen|PC\(9) & (!\aProcessor|InstAddGen|PC[8]~50\)) # (!\aProcessor|InstAddGen|PC\(9) & ((\aProcessor|InstAddGen|PC[8]~50\) # (GND)))
-- \aProcessor|InstAddGen|PC[9]~52\ = CARRY((!\aProcessor|InstAddGen|PC[8]~50\) # (!\aProcessor|InstAddGen|PC\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(9),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[8]~50\,
	combout => \aProcessor|InstAddGen|PC[9]~51_combout\,
	cout => \aProcessor|InstAddGen|PC[9]~52\);

-- Location: LCFF_X27_Y15_N19
\aProcessor|InstAddGen|PC[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[9]~51_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(9));

-- Location: LCCOMB_X27_Y15_N22
\aProcessor|InstAddGen|PC[11]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[11]~55_combout\ = (\aProcessor|InstAddGen|PC\(11) & (!\aProcessor|InstAddGen|PC[10]~54\)) # (!\aProcessor|InstAddGen|PC\(11) & ((\aProcessor|InstAddGen|PC[10]~54\) # (GND)))
-- \aProcessor|InstAddGen|PC[11]~56\ = CARRY((!\aProcessor|InstAddGen|PC[10]~54\) # (!\aProcessor|InstAddGen|PC\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(11),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[10]~54\,
	combout => \aProcessor|InstAddGen|PC[11]~55_combout\,
	cout => \aProcessor|InstAddGen|PC[11]~56\);

-- Location: LCFF_X27_Y15_N23
\aProcessor|InstAddGen|PC[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[11]~55_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(11));

-- Location: LCCOMB_X27_Y15_N26
\aProcessor|InstAddGen|PC[13]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[13]~59_combout\ = (\aProcessor|InstAddGen|PC\(13) & (!\aProcessor|InstAddGen|PC[12]~58\)) # (!\aProcessor|InstAddGen|PC\(13) & ((\aProcessor|InstAddGen|PC[12]~58\) # (GND)))
-- \aProcessor|InstAddGen|PC[13]~60\ = CARRY((!\aProcessor|InstAddGen|PC[12]~58\) # (!\aProcessor|InstAddGen|PC\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(13),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[12]~58\,
	combout => \aProcessor|InstAddGen|PC[13]~59_combout\,
	cout => \aProcessor|InstAddGen|PC[13]~60\);

-- Location: LCFF_X27_Y15_N27
\aProcessor|InstAddGen|PC[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[13]~59_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(13));

-- Location: LCCOMB_X27_Y15_N28
\aProcessor|InstAddGen|PC[14]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[14]~61_combout\ = (\aProcessor|InstAddGen|PC\(14) & (\aProcessor|InstAddGen|PC[13]~60\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(14) & (!\aProcessor|InstAddGen|PC[13]~60\ & VCC))
-- \aProcessor|InstAddGen|PC[14]~62\ = CARRY((\aProcessor|InstAddGen|PC\(14) & !\aProcessor|InstAddGen|PC[13]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(14),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[13]~60\,
	combout => \aProcessor|InstAddGen|PC[14]~61_combout\,
	cout => \aProcessor|InstAddGen|PC[14]~62\);

-- Location: LCFF_X27_Y15_N29
\aProcessor|InstAddGen|PC[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[14]~61_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(14));

-- Location: LCCOMB_X27_Y15_N30
\aProcessor|InstAddGen|PC[15]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[15]~63_combout\ = (\aProcessor|InstAddGen|PC\(15) & (!\aProcessor|InstAddGen|PC[14]~62\)) # (!\aProcessor|InstAddGen|PC\(15) & ((\aProcessor|InstAddGen|PC[14]~62\) # (GND)))
-- \aProcessor|InstAddGen|PC[15]~64\ = CARRY((!\aProcessor|InstAddGen|PC[14]~62\) # (!\aProcessor|InstAddGen|PC\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(15),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[14]~62\,
	combout => \aProcessor|InstAddGen|PC[15]~63_combout\,
	cout => \aProcessor|InstAddGen|PC[15]~64\);

-- Location: LCFF_X27_Y15_N31
\aProcessor|InstAddGen|PC[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[15]~63_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(15));

-- Location: LCCOMB_X27_Y14_N0
\aProcessor|InstAddGen|PC[16]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[16]~65_combout\ = (\aProcessor|InstAddGen|PC\(16) & (\aProcessor|InstAddGen|PC[15]~64\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(16) & (!\aProcessor|InstAddGen|PC[15]~64\ & VCC))
-- \aProcessor|InstAddGen|PC[16]~66\ = CARRY((\aProcessor|InstAddGen|PC\(16) & !\aProcessor|InstAddGen|PC[15]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(16),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[15]~64\,
	combout => \aProcessor|InstAddGen|PC[16]~65_combout\,
	cout => \aProcessor|InstAddGen|PC[16]~66\);

-- Location: LCFF_X27_Y14_N1
\aProcessor|InstAddGen|PC[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[16]~65_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(16));

-- Location: LCCOMB_X27_Y14_N2
\aProcessor|InstAddGen|PC[17]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[17]~67_combout\ = (\aProcessor|InstAddGen|PC\(17) & (!\aProcessor|InstAddGen|PC[16]~66\)) # (!\aProcessor|InstAddGen|PC\(17) & ((\aProcessor|InstAddGen|PC[16]~66\) # (GND)))
-- \aProcessor|InstAddGen|PC[17]~68\ = CARRY((!\aProcessor|InstAddGen|PC[16]~66\) # (!\aProcessor|InstAddGen|PC\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(17),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[16]~66\,
	combout => \aProcessor|InstAddGen|PC[17]~67_combout\,
	cout => \aProcessor|InstAddGen|PC[17]~68\);

-- Location: LCFF_X27_Y14_N3
\aProcessor|InstAddGen|PC[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[17]~67_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(17));

-- Location: LCCOMB_X17_Y14_N24
\aProcessor|displayAll|HexDisplay32Bits[17]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~96_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[17]~89_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[17]~95_combout\ & ((\aProcessor|displayAll|Mux28~51_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[17]~95_combout\ & (\aProcessor|InstAddGen|PC\(17))))) # (!\aProcessor|displayAll|HexDisplay32Bits[17]~89_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[17]~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[17]~89_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~95_combout\,
	datac => \aProcessor|InstAddGen|PC\(17),
	datad => \aProcessor|displayAll|Mux28~51_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~96_combout\);

-- Location: LCCOMB_X16_Y14_N30
\aProcessor|displayAll|HexDisplay32Bits[17]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~97_combout\ = (!\debounceit1|PB_state~regout\ & ((\aProcessor|displayAll|HexDisplay32Bits[17]~86_combout\) # ((!\aProcessor|displayAll|HexDisplay32Bits[17]~85_combout\ & 
-- \aProcessor|displayAll|HexDisplay32Bits[17]~96_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \debounceit1|PB_state~regout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~85_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[17]~86_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[17]~96_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~97_combout\);

-- Location: LCCOMB_X16_Y14_N12
\aProcessor|displayAll|HexDisplay32Bits[19]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~106_combout\ = (\aProcessor|MuxB|ShiftRight0~17_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[17]~85_combout\ & (!\switch~combout\(1) & \switch~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~17_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~85_combout\,
	datac => \switch~combout\(1),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~106_combout\);

-- Location: LCCOMB_X16_Y14_N14
\aProcessor|displayAll|HexDisplay32Bits[19]~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[19]~113_combout\ = (!\debounceit1|PB_state~regout\ & ((\aProcessor|displayAll|HexDisplay32Bits[19]~106_combout\) # ((\aProcessor|displayAll|HexDisplay32Bits[19]~112_combout\ & 
-- !\aProcessor|displayAll|HexDisplay32Bits[17]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[19]~112_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~85_combout\,
	datac => \debounceit1|PB_state~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[19]~106_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[19]~113_combout\);

-- Location: LCCOMB_X23_Y18_N22
\aProcessor|displayAll|HexDisplay32Bits[8]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[8]~84_combout\ = (!\aProcessor|CSG|SelectSignals|B_Select~combout\ & \switch~combout\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|B_Select~combout\,
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|HexDisplay32Bits[8]~84_combout\);

-- Location: LCCOMB_X21_Y19_N28
\aProcessor|displayAll|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux15~2_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[8]~84_combout\ & (((\aProcessor|RB|Q\(16))))) # (!\aProcessor|displayAll|HexDisplay32Bits[8]~84_combout\ & (\aProcessor|IR|Q\(21) & 
-- ((!\aProcessor|CSG|SelectSignals|Extend\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(21),
	datab => \aProcessor|RB|Q\(16),
	datac => \aProcessor|CSG|SelectSignals|Extend\(0),
	datad => \aProcessor|displayAll|HexDisplay32Bits[8]~84_combout\,
	combout => \aProcessor|displayAll|Mux15~2_combout\);

-- Location: LCCOMB_X27_Y13_N10
\aProcessor|displayAll|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux15~3_combout\ = (\switch~combout\(1) & (\aProcessor|IR|Q\(16))) # (!\switch~combout\(1) & ((\aProcessor|InstAddGen|PC\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|IR|Q\(16),
	datac => \switch~combout\(1),
	datad => \aProcessor|InstAddGen|PC\(16),
	combout => \aProcessor|displayAll|Mux15~3_combout\);

-- Location: LCCOMB_X20_Y14_N26
\aProcessor|displayAll|Mux28~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~57_combout\ = (\switch~combout\(0) & ((\aProcessor|RA|Q\(16)) # ((\switch~combout\(1))))) # (!\switch~combout\(0) & (((!\switch~combout\(1) & \aProcessor|IR|Q\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|RA|Q\(16),
	datac => \switch~combout\(1),
	datad => \aProcessor|IR|Q\(22),
	combout => \aProcessor|displayAll|Mux28~57_combout\);

-- Location: LCCOMB_X20_Y14_N18
\aProcessor|displayAll|Mux28~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~58_combout\ = (\switch~combout\(1) & ((\aProcessor|displayAll|Mux28~57_combout\ & ((\aProcessor|RZ|Q\(16)))) # (!\aProcessor|displayAll|Mux28~57_combout\ & (\aProcessor|RB|Q\(16))))) # (!\switch~combout\(1) & 
-- (\aProcessor|displayAll|Mux28~57_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \aProcessor|displayAll|Mux28~57_combout\,
	datac => \aProcessor|RB|Q\(16),
	datad => \aProcessor|RZ|Q\(16),
	combout => \aProcessor|displayAll|Mux28~58_combout\);

-- Location: LCCOMB_X22_Y11_N2
\aProcessor|displayAll|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux15~4_combout\ = (\aProcessor|displayAll|Mux10~3_combout\ & ((\aProcessor|displayAll|Mux15~3_combout\) # ((\switch~combout\(2) & \aProcessor|displayAll|Mux28~58_combout\)))) # (!\aProcessor|displayAll|Mux10~3_combout\ & 
-- (((\switch~combout\(2) & \aProcessor|displayAll|Mux28~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux10~3_combout\,
	datab => \aProcessor|displayAll|Mux15~3_combout\,
	datac => \switch~combout\(2),
	datad => \aProcessor|displayAll|Mux28~58_combout\,
	combout => \aProcessor|displayAll|Mux15~4_combout\);

-- Location: LCCOMB_X21_Y19_N26
\aProcessor|displayAll|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux15~5_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[8]~18_combout\ & ((\aProcessor|displayAll|Mux15~2_combout\) # ((!\switch~combout\(4) & \aProcessor|displayAll|Mux15~4_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[8]~18_combout\ & (((!\switch~combout\(4) & \aProcessor|displayAll|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[8]~18_combout\,
	datab => \aProcessor|displayAll|Mux15~2_combout\,
	datac => \switch~combout\(4),
	datad => \aProcessor|displayAll|Mux15~4_combout\,
	combout => \aProcessor|displayAll|Mux15~5_combout\);

-- Location: LCCOMB_X21_Y19_N24
\aProcessor|displayAll|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux15~6_combout\ = (!\debounceit1|PB_state~regout\ & ((\aProcessor|displayAll|Mux15~7_combout\) # ((\aProcessor|displayAll|Mux15~5_combout\ & !\switch~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux15~7_combout\,
	datab => \aProcessor|displayAll|Mux15~5_combout\,
	datac => \switch~combout\(3),
	datad => \debounceit1|PB_state~regout\,
	combout => \aProcessor|displayAll|Mux15~6_combout\);

-- Location: LCCOMB_X16_Y14_N16
\uHEX4|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX4|WideOr6~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[18]~105_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[17]~97_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[19]~113_combout\ $ (!\aProcessor|displayAll|Mux15~6_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[18]~105_combout\ & (\aProcessor|displayAll|Mux15~6_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[17]~97_combout\ $ (!\aProcessor|displayAll|HexDisplay32Bits[19]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[18]~105_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~97_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[19]~113_combout\,
	datad => \aProcessor|displayAll|Mux15~6_combout\,
	combout => \uHEX4|WideOr6~0_combout\);

-- Location: LCCOMB_X16_Y14_N18
\uHEX4|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX4|WideOr5~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[17]~97_combout\ & ((\aProcessor|displayAll|Mux15~6_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[19]~113_combout\))) # (!\aProcessor|displayAll|Mux15~6_combout\ & 
-- (\aProcessor|displayAll|HexDisplay32Bits[18]~105_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[17]~97_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[18]~105_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[19]~113_combout\ $ 
-- (\aProcessor|displayAll|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[18]~105_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~97_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[19]~113_combout\,
	datad => \aProcessor|displayAll|Mux15~6_combout\,
	combout => \uHEX4|WideOr5~0_combout\);

-- Location: LCCOMB_X16_Y14_N8
\uHEX4|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX4|WideOr4~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[18]~105_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[19]~113_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[17]~97_combout\) # (!\aProcessor|displayAll|Mux15~6_combout\)))) 
-- # (!\aProcessor|displayAll|HexDisplay32Bits[18]~105_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[17]~97_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[19]~113_combout\ & !\aProcessor|displayAll|Mux15~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[18]~105_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~97_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[19]~113_combout\,
	datad => \aProcessor|displayAll|Mux15~6_combout\,
	combout => \uHEX4|WideOr4~0_combout\);

-- Location: LCCOMB_X16_Y14_N10
\uHEX4|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX4|WideOr3~0_combout\ = (\aProcessor|displayAll|Mux15~6_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[18]~105_combout\ $ ((!\aProcessor|displayAll|HexDisplay32Bits[17]~97_combout\)))) # (!\aProcessor|displayAll|Mux15~6_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[18]~105_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[17]~97_combout\ & !\aProcessor|displayAll|HexDisplay32Bits[19]~113_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[18]~105_combout\ & 
-- (\aProcessor|displayAll|HexDisplay32Bits[17]~97_combout\ & \aProcessor|displayAll|HexDisplay32Bits[19]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[18]~105_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~97_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[19]~113_combout\,
	datad => \aProcessor|displayAll|Mux15~6_combout\,
	combout => \uHEX4|WideOr3~0_combout\);

-- Location: LCCOMB_X16_Y14_N24
\uHEX4|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX4|WideOr2~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[17]~97_combout\ & (((!\aProcessor|displayAll|HexDisplay32Bits[19]~113_combout\ & \aProcessor|displayAll|Mux15~6_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[17]~97_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[18]~105_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[19]~113_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[18]~105_combout\ & ((\aProcessor|displayAll|Mux15~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[18]~105_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~97_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[19]~113_combout\,
	datad => \aProcessor|displayAll|Mux15~6_combout\,
	combout => \uHEX4|WideOr2~0_combout\);

-- Location: LCCOMB_X16_Y14_N2
\uHEX4|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX4|WideOr1~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[18]~105_combout\ & (\aProcessor|displayAll|Mux15~6_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[17]~97_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[19]~113_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[18]~105_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[19]~113_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[17]~97_combout\) # (\aProcessor|displayAll|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[18]~105_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~97_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[19]~113_combout\,
	datad => \aProcessor|displayAll|Mux15~6_combout\,
	combout => \uHEX4|WideOr1~0_combout\);

-- Location: LCCOMB_X16_Y14_N0
\uHEX4|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX4|WideOr0~0_combout\ = (\aProcessor|displayAll|Mux15~6_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[19]~113_combout\) # (\aProcessor|displayAll|HexDisplay32Bits[18]~105_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[17]~97_combout\)))) # 
-- (!\aProcessor|displayAll|Mux15~6_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[17]~97_combout\) # (\aProcessor|displayAll|HexDisplay32Bits[18]~105_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[19]~113_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[18]~105_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~97_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[19]~113_combout\,
	datad => \aProcessor|displayAll|Mux15~6_combout\,
	combout => \uHEX4|WideOr0~0_combout\);

-- Location: LCCOMB_X19_Y11_N26
\aProcessor|displayAll|HexDisplay32Bits[31]~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~115_combout\ = (\switch~combout\(4) & (((!\switch~combout\(1) & \switch~combout\(0))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \switch~combout\(4),
	datac => \switch~combout\(0),
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~115_combout\);

-- Location: LCCOMB_X19_Y11_N28
\aProcessor|displayAll|HexDisplay32Bits[17]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~114_combout\ = (!\switch~combout\(0) & (\aProcessor|IR|Q\(21) & (!\aProcessor|CSG|SelectSignals|Extend\(0) & \switch~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|IR|Q\(21),
	datac => \aProcessor|CSG|SelectSignals|Extend\(0),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~114_combout\);

-- Location: LCCOMB_X19_Y11_N30
\aProcessor|displayAll|HexDisplay32Bits[22]~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~123_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[22]~122_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[17]~114_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[31]~115_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[22]~122_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[31]~115_combout\ & (\aProcessor|MuxB|ShiftRight0~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[22]~122_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[31]~115_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~18_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[17]~114_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~123_combout\);

-- Location: LCCOMB_X7_Y15_N12
\aProcessor|displayAll|HexDisplay32Bits[22]~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[22]~124_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[22]~123_combout\ & (!\debounceit1|PB_state~regout\ & ((!\switch~combout\(3)) # (!\switch~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(4),
	datab => \switch~combout\(3),
	datac => \aProcessor|displayAll|HexDisplay32Bits[22]~123_combout\,
	datad => \debounceit1|PB_state~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[22]~124_combout\);

-- Location: LCCOMB_X27_Y14_N4
\aProcessor|InstAddGen|PC[18]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[18]~69_combout\ = (\aProcessor|InstAddGen|PC\(18) & (\aProcessor|InstAddGen|PC[17]~68\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(18) & (!\aProcessor|InstAddGen|PC[17]~68\ & VCC))
-- \aProcessor|InstAddGen|PC[18]~70\ = CARRY((\aProcessor|InstAddGen|PC\(18) & !\aProcessor|InstAddGen|PC[17]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(18),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[17]~68\,
	combout => \aProcessor|InstAddGen|PC[18]~69_combout\,
	cout => \aProcessor|InstAddGen|PC[18]~70\);

-- Location: LCFF_X27_Y14_N5
\aProcessor|InstAddGen|PC[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[18]~69_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(18));

-- Location: LCCOMB_X27_Y14_N8
\aProcessor|InstAddGen|PC[20]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|InstAddGen|PC[20]~73_combout\ = (\aProcessor|InstAddGen|PC\(20) & (\aProcessor|InstAddGen|PC[19]~72\ $ (GND))) # (!\aProcessor|InstAddGen|PC\(20) & (!\aProcessor|InstAddGen|PC[19]~72\ & VCC))
-- \aProcessor|InstAddGen|PC[20]~74\ = CARRY((\aProcessor|InstAddGen|PC\(20) & !\aProcessor|InstAddGen|PC[19]~72\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|InstAddGen|PC\(20),
	datad => VCC,
	cin => \aProcessor|InstAddGen|PC[19]~72\,
	combout => \aProcessor|InstAddGen|PC[20]~73_combout\,
	cout => \aProcessor|InstAddGen|PC[20]~74\);

-- Location: LCFF_X27_Y14_N9
\aProcessor|InstAddGen|PC[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[20]~73_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(20));

-- Location: LCFF_X27_Y14_N15
\aProcessor|InstAddGen|PC[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \debounceit0|PB_state~clkctrl_outclk\,
	datain => \aProcessor|InstAddGen|PC[23]~79_combout\,
	sclr => \debounceit3|PB_state~regout\,
	ena => \aProcessor|InstAddGen|PC~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \aProcessor|InstAddGen|PC\(23));

-- Location: LCCOMB_X17_Y15_N24
\aProcessor|displayAll|HexDisplay32Bits[23]~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~126_combout\ = (\switch~combout\(0) & \aProcessor|InstAddGen|PC\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \switch~combout\(0),
	datac => \aProcessor|InstAddGen|PC\(23),
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~126_combout\);

-- Location: LCCOMB_X23_Y11_N18
\aProcessor|displayAll|HexDisplay32Bits[13]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\ = (\switch~combout\(2) & ((\switch~combout\(0)) # (!\switch~combout\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datac => \switch~combout\(2),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\);

-- Location: LCCOMB_X19_Y13_N24
\aProcessor|displayAll|HexDisplay32Bits[13]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\ = ((\switch~combout\(0) & !\switch~combout\(1))) # (!\switch~combout\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \switch~combout\(2),
	datac => \switch~combout\(1),
	combout => \aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\);

-- Location: LCCOMB_X16_Y15_N12
\aProcessor|displayAll|HexDisplay32Bits[23]~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~127_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\ & (\aProcessor|RA|Q\(23) & ((\aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[23]~126_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RA|Q\(23),
	datab => \aProcessor|displayAll|HexDisplay32Bits[23]~126_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~6_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~5_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~127_combout\);

-- Location: LCCOMB_X17_Y15_N22
\aProcessor|displayAll|HexDisplay32Bits[23]~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~128_combout\ = (\aProcessor|displayAll|Mux29~10_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[23]~127_combout\ & (\aProcessor|RB|Q\(23))) # (!\aProcessor|displayAll|HexDisplay32Bits[23]~127_combout\ & 
-- ((\aProcessor|RZ|Q\(23)))))) # (!\aProcessor|displayAll|Mux29~10_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[23]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux29~10_combout\,
	datab => \aProcessor|RB|Q\(23),
	datac => \aProcessor|RZ|Q\(23),
	datad => \aProcessor|displayAll|HexDisplay32Bits[23]~127_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~128_combout\);

-- Location: LCCOMB_X17_Y15_N28
\aProcessor|displayAll|HexDisplay32Bits[23]~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~129_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & (\Memory|ROM1|altsyncram_component|auto_generated|q_a\(23) & (\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[23]~128_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(23),
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[23]~128_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~129_combout\);

-- Location: LCCOMB_X17_Y15_N26
\aProcessor|displayAll|HexDisplay32Bits[23]~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~130_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[23]~129_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[23]~129_combout\ & ((\aProcessor|RM|Q\(23)))) # (!\aProcessor|displayAll|HexDisplay32Bits[23]~129_combout\ & (\aProcessor|RY|Q\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[23]~129_combout\,
	datac => \aProcessor|RY|Q\(23),
	datad => \aProcessor|RM|Q\(23),
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~130_combout\);

-- Location: LCCOMB_X19_Y11_N20
\aProcessor|displayAll|HexDisplay32Bits[23]~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~131_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[23]~125_combout\ & ((!\switch~combout\(4))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[23]~130_combout\) # (\switch~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[23]~125_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[23]~130_combout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~131_combout\);

-- Location: LCCOMB_X19_Y11_N22
\aProcessor|displayAll|HexDisplay32Bits[23]~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~132_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[31]~115_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[23]~131_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[17]~114_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[23]~131_combout\ & (\aProcessor|MuxB|ShiftRight0~19_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[31]~115_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[23]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~19_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[31]~115_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[23]~131_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[17]~114_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~132_combout\);

-- Location: LCCOMB_X7_Y15_N22
\aProcessor|displayAll|HexDisplay32Bits[23]~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[23]~133_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[23]~132_combout\ & (!\debounceit1|PB_state~regout\ & ((!\switch~combout\(3)) # (!\switch~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(4),
	datab => \switch~combout\(3),
	datac => \aProcessor|displayAll|HexDisplay32Bits[23]~132_combout\,
	datad => \debounceit1|PB_state~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[23]~133_combout\);

-- Location: LCCOMB_X22_Y19_N30
\aProcessor|displayAll|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~6_combout\ = (!\switch~combout\(1) & ((\switch~combout\(0) & (\aProcessor|RY|Q\(21))) # (!\switch~combout\(0) & ((\aProcessor|RM|Q\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RY|Q\(21),
	datab => \switch~combout\(0),
	datac => \aProcessor|RM|Q\(21),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux10~6_combout\);

-- Location: LCCOMB_X21_Y19_N4
\aProcessor|displayAll|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux26~2_combout\ = (\switch~combout\(3) & (!\switch~combout\(4) & !\switch~combout\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(3),
	datac => \switch~combout\(4),
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|Mux26~2_combout\);

-- Location: LCCOMB_X22_Y19_N8
\aProcessor|displayAll|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~7_combout\ = (\aProcessor|displayAll|Mux26~2_combout\ & ((\aProcessor|displayAll|Mux10~6_combout\) # ((\Memory|ROM1|altsyncram_component|auto_generated|q_a\(21) & \aProcessor|displayAll|Mux28~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(21),
	datab => \aProcessor|displayAll|Mux10~6_combout\,
	datac => \aProcessor|displayAll|Mux26~2_combout\,
	datad => \aProcessor|displayAll|Mux28~31_combout\,
	combout => \aProcessor|displayAll|Mux10~7_combout\);

-- Location: LCCOMB_X21_Y19_N2
\aProcessor|displayAll|Mux10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~14_combout\ = (!\debounceit1|PB_state~regout\ & ((\aProcessor|displayAll|Mux10~13_combout\) # (\aProcessor|displayAll|Mux10~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux10~13_combout\,
	datac => \aProcessor|displayAll|Mux10~7_combout\,
	datad => \debounceit1|PB_state~regout\,
	combout => \aProcessor|displayAll|Mux10~14_combout\);

-- Location: LCCOMB_X25_Y15_N10
\aProcessor|CSG|EnableSignals|RZ_Enable~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\ = (!\aProcessor|CSG|StageGenerator|ClockCount\(2) & (\aProcessor|CSG|StageGenerator|ClockCount\(1) & \aProcessor|CSG|DecodeInst|Equal0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|CSG|StageGenerator|ClockCount\(2),
	datac => \aProcessor|CSG|StageGenerator|ClockCount\(1),
	datad => \aProcessor|CSG|DecodeInst|Equal0~1_combout\,
	combout => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\);

-- Location: LCCOMB_X25_Y19_N22
\aProcessor|displayAll|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~0_combout\ = (\aProcessor|CSG|StageGenerator|ClockCount\(0) & (\aProcessor|displayAll|Mux28~36_combout\ & (\aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\ & \switch~combout\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|StageGenerator|ClockCount\(0),
	datab => \aProcessor|displayAll|Mux28~36_combout\,
	datac => \aProcessor|CSG|EnableSignals|RZ_Enable~0_combout\,
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|Mux10~0_combout\);

-- Location: LCCOMB_X25_Y19_N0
\aProcessor|displayAll|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux11~0_combout\ = (\switch~combout\(3) & (!\switch~combout\(4) & ((\aProcessor|displayAll|Mux10~5_combout\) # (\aProcessor|displayAll|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux10~5_combout\,
	datab => \switch~combout\(3),
	datac => \switch~combout\(4),
	datad => \aProcessor|displayAll|Mux10~0_combout\,
	combout => \aProcessor|displayAll|Mux11~0_combout\);

-- Location: LCCOMB_X23_Y11_N24
\aProcessor|displayAll|Mux28~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~63_combout\ = (\aProcessor|displayAll|Mux28~62_combout\) # ((\switch~combout\(0) & (!\switch~combout\(1) & \aProcessor|InstAddGen|PC\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~62_combout\,
	datab => \switch~combout\(0),
	datac => \switch~combout\(1),
	datad => \aProcessor|InstAddGen|PC\(20),
	combout => \aProcessor|displayAll|Mux28~63_combout\);

-- Location: LCCOMB_X20_Y17_N22
\aProcessor|displayAll|Mux28~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~61_combout\ = (\aProcessor|displayAll|Mux28~60_combout\ & (((\aProcessor|RZ|Q\(20))) # (!\switch~combout\(1)))) # (!\aProcessor|displayAll|Mux28~60_combout\ & (\switch~combout\(1) & (\aProcessor|RB|Q\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~60_combout\,
	datab => \switch~combout\(1),
	datac => \aProcessor|RB|Q\(20),
	datad => \aProcessor|RZ|Q\(20),
	combout => \aProcessor|displayAll|Mux28~61_combout\);

-- Location: LCCOMB_X22_Y11_N0
\aProcessor|displayAll|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux11~1_combout\ = (!\switch~combout\(4) & ((\switch~combout\(2) & ((\aProcessor|displayAll|Mux28~61_combout\))) # (!\switch~combout\(2) & (\aProcessor|displayAll|Mux28~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(4),
	datab => \aProcessor|displayAll|Mux28~63_combout\,
	datac => \switch~combout\(2),
	datad => \aProcessor|displayAll|Mux28~61_combout\,
	combout => \aProcessor|displayAll|Mux11~1_combout\);

-- Location: LCCOMB_X21_Y19_N10
\aProcessor|displayAll|HexDisplay32Bits[8]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[8]~18_combout\ = (\switch~combout\(4) & ((\switch~combout\(1) & (!\switch~combout\(0) & !\switch~combout\(2))) # (!\switch~combout\(1) & (\switch~combout\(0) & \switch~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(1),
	datab => \switch~combout\(0),
	datac => \switch~combout\(4),
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|HexDisplay32Bits[8]~18_combout\);

-- Location: LCCOMB_X22_Y11_N10
\aProcessor|displayAll|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux11~3_combout\ = (!\switch~combout\(3) & ((\aProcessor|displayAll|Mux11~1_combout\) # ((\aProcessor|displayAll|Mux11~2_combout\ & \aProcessor|displayAll|HexDisplay32Bits[8]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux11~2_combout\,
	datab => \aProcessor|displayAll|Mux11~1_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[8]~18_combout\,
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|Mux11~3_combout\);

-- Location: LCCOMB_X25_Y19_N6
\aProcessor|displayAll|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux11~4_combout\ = (!\debounceit1|PB_state~regout\ & ((\aProcessor|displayAll|Mux11~0_combout\) # (\aProcessor|displayAll|Mux11~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|displayAll|Mux11~0_combout\,
	datac => \debounceit1|PB_state~regout\,
	datad => \aProcessor|displayAll|Mux11~3_combout\,
	combout => \aProcessor|displayAll|Mux11~4_combout\);

-- Location: LCCOMB_X7_Y15_N28
\uHEX5|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX5|WideOr6~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[22]~124_combout\ & (!\aProcessor|displayAll|Mux10~14_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[23]~133_combout\ $ (!\aProcessor|displayAll|Mux11~4_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[22]~124_combout\ & (\aProcessor|displayAll|Mux11~4_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[23]~133_combout\ $ (!\aProcessor|displayAll|Mux10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[22]~124_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[23]~133_combout\,
	datac => \aProcessor|displayAll|Mux10~14_combout\,
	datad => \aProcessor|displayAll|Mux11~4_combout\,
	combout => \uHEX5|WideOr6~0_combout\);

-- Location: LCCOMB_X7_Y15_N26
\uHEX5|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX5|WideOr5~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[23]~133_combout\ & ((\aProcessor|displayAll|Mux11~4_combout\ & ((\aProcessor|displayAll|Mux10~14_combout\))) # (!\aProcessor|displayAll|Mux11~4_combout\ & 
-- (\aProcessor|displayAll|HexDisplay32Bits[22]~124_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[23]~133_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[22]~124_combout\ & (\aProcessor|displayAll|Mux10~14_combout\ $ 
-- (\aProcessor|displayAll|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[22]~124_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[23]~133_combout\,
	datac => \aProcessor|displayAll|Mux10~14_combout\,
	datad => \aProcessor|displayAll|Mux11~4_combout\,
	combout => \uHEX5|WideOr5~0_combout\);

-- Location: LCCOMB_X7_Y15_N8
\uHEX5|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX5|WideOr4~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[22]~124_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[23]~133_combout\ & ((\aProcessor|displayAll|Mux10~14_combout\) # (!\aProcessor|displayAll|Mux11~4_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[22]~124_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[23]~133_combout\ & (\aProcessor|displayAll|Mux10~14_combout\ & !\aProcessor|displayAll|Mux11~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[22]~124_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[23]~133_combout\,
	datac => \aProcessor|displayAll|Mux10~14_combout\,
	datad => \aProcessor|displayAll|Mux11~4_combout\,
	combout => \uHEX5|WideOr4~0_combout\);

-- Location: LCCOMB_X7_Y15_N18
\uHEX5|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX5|WideOr3~0_combout\ = (\aProcessor|displayAll|Mux11~4_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[22]~124_combout\ $ (((!\aProcessor|displayAll|Mux10~14_combout\))))) # (!\aProcessor|displayAll|Mux11~4_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[22]~124_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[23]~133_combout\ & !\aProcessor|displayAll|Mux10~14_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[22]~124_combout\ & 
-- (\aProcessor|displayAll|HexDisplay32Bits[23]~133_combout\ & \aProcessor|displayAll|Mux10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[22]~124_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[23]~133_combout\,
	datac => \aProcessor|displayAll|Mux10~14_combout\,
	datad => \aProcessor|displayAll|Mux11~4_combout\,
	combout => \uHEX5|WideOr3~0_combout\);

-- Location: LCCOMB_X7_Y15_N0
\uHEX5|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX5|WideOr2~0_combout\ = (\aProcessor|displayAll|Mux10~14_combout\ & (((!\aProcessor|displayAll|HexDisplay32Bits[23]~133_combout\ & \aProcessor|displayAll|Mux11~4_combout\)))) # (!\aProcessor|displayAll|Mux10~14_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[22]~124_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[23]~133_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[22]~124_combout\ & ((\aProcessor|displayAll|Mux11~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[22]~124_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[23]~133_combout\,
	datac => \aProcessor|displayAll|Mux10~14_combout\,
	datad => \aProcessor|displayAll|Mux11~4_combout\,
	combout => \uHEX5|WideOr2~0_combout\);

-- Location: LCCOMB_X7_Y15_N2
\uHEX5|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX5|WideOr1~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[22]~124_combout\ & (\aProcessor|displayAll|Mux11~4_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[23]~133_combout\ $ (\aProcessor|displayAll|Mux10~14_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[22]~124_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[23]~133_combout\ & ((\aProcessor|displayAll|Mux10~14_combout\) # (\aProcessor|displayAll|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[22]~124_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[23]~133_combout\,
	datac => \aProcessor|displayAll|Mux10~14_combout\,
	datad => \aProcessor|displayAll|Mux11~4_combout\,
	combout => \uHEX5|WideOr1~0_combout\);

-- Location: LCCOMB_X7_Y15_N24
\uHEX5|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX5|WideOr0~0_combout\ = (\aProcessor|displayAll|Mux11~4_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[23]~133_combout\) # (\aProcessor|displayAll|HexDisplay32Bits[22]~124_combout\ $ (\aProcessor|displayAll|Mux10~14_combout\)))) # 
-- (!\aProcessor|displayAll|Mux11~4_combout\ & ((\aProcessor|displayAll|Mux10~14_combout\) # (\aProcessor|displayAll|HexDisplay32Bits[22]~124_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[23]~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[22]~124_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[23]~133_combout\,
	datac => \aProcessor|displayAll|Mux10~14_combout\,
	datad => \aProcessor|displayAll|Mux11~4_combout\,
	combout => \uHEX5|WideOr0~0_combout\);

-- Location: LCCOMB_X19_Y14_N12
\aProcessor|displayAll|HexDisplay32Bits[17]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[17]~87_combout\ = (\switch~combout\(4)) # ((!\switch~combout\(2) & (\switch~combout\(1) & !\switch~combout\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(2),
	datab => \switch~combout\(1),
	datac => \switch~combout\(3),
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|HexDisplay32Bits[17]~87_combout\);

-- Location: LCCOMB_X18_Y12_N20
\aProcessor|displayAll|HexDisplay32Bits[25]~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~139_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & (((\Memory|ROM1|altsyncram_component|auto_generated|q_a\(25) & \aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[25]~138_combout\) # ((!\aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[25]~138_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~10_combout\,
	datac => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(25),
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~9_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~139_combout\);

-- Location: LCCOMB_X19_Y12_N22
\aProcessor|displayAll|HexDisplay32Bits[25]~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~140_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[25]~139_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[25]~139_combout\ & (\aProcessor|RM|Q\(25))) # (!\aProcessor|displayAll|HexDisplay32Bits[25]~139_combout\ & ((\aProcessor|RY|Q\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RM|Q\(25),
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[25]~139_combout\,
	datad => \aProcessor|RY|Q\(25),
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~140_combout\);

-- Location: LCCOMB_X18_Y14_N12
\aProcessor|displayAll|HexDisplay32Bits[25]~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~141_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[17]~88_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[17]~87_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[17]~94_combout\)) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[17]~87_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[25]~140_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[17]~88_combout\ & (((!\aProcessor|displayAll|HexDisplay32Bits[17]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[17]~94_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~88_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[17]~87_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[25]~140_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~141_combout\);

-- Location: LCCOMB_X17_Y14_N28
\aProcessor|displayAll|HexDisplay32Bits[25]~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~136_combout\ = (!\aProcessor|displayAll|HexDisplay32Bits[17]~88_combout\ & ((!\aProcessor|displayAll|HexDisplay32Bits[17]~87_combout\) # (!\switch~combout\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~88_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[17]~87_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~136_combout\);

-- Location: LCCOMB_X25_Y14_N10
\aProcessor|displayAll|HexDisplay32Bits[25]~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~142_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[25]~141_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[25]~135_combout\) # ((!\aProcessor|displayAll|HexDisplay32Bits[25]~136_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[25]~141_combout\ & (((\aProcessor|IR|Q\(25) & \aProcessor|displayAll|HexDisplay32Bits[25]~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[25]~135_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[25]~141_combout\,
	datac => \aProcessor|IR|Q\(25),
	datad => \aProcessor|displayAll|HexDisplay32Bits[25]~136_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~142_combout\);

-- Location: LCCOMB_X15_Y16_N10
\aProcessor|displayAll|HexDisplay32Bits[25]~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[25]~143_combout\ = (!\debounceit1|PB_state~regout\ & ((\aProcessor|displayAll|HexDisplay32Bits[25]~134_combout\) # ((!\aProcessor|displayAll|HexDisplay32Bits[17]~85_combout\ & 
-- \aProcessor|displayAll|HexDisplay32Bits[25]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[25]~134_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~85_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[25]~142_combout\,
	datad => \debounceit1|PB_state~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[25]~143_combout\);

-- Location: LCCOMB_X15_Y16_N16
\aProcessor|displayAll|HexDisplay32Bits[26]~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~144_combout\ = (\switch~combout\(0) & (\aProcessor|displayAll|HexDisplay32Bits[17]~85_combout\ & (!\switch~combout\(1) & \aProcessor|MuxB|ShiftRight0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~85_combout\,
	datac => \switch~combout\(1),
	datad => \aProcessor|MuxB|ShiftRight0~21_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~144_combout\);

-- Location: LCCOMB_X15_Y16_N30
\aProcessor|displayAll|HexDisplay32Bits[26]~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[26]~152_combout\ = (!\debounceit1|PB_state~regout\ & ((\aProcessor|displayAll|HexDisplay32Bits[26]~144_combout\) # ((\aProcessor|displayAll|HexDisplay32Bits[26]~151_combout\ & 
-- !\aProcessor|displayAll|HexDisplay32Bits[17]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[26]~151_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~85_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[26]~144_combout\,
	datad => \debounceit1|PB_state~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[26]~152_combout\);

-- Location: LCCOMB_X22_Y19_N14
\aProcessor|displayAll|Mux10~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~16_combout\ = (!\switch~combout\(1) & ((\switch~combout\(0) & (\aProcessor|RY|Q\(24))) # (!\switch~combout\(0) & ((\aProcessor|RM|Q\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RY|Q\(24),
	datab => \switch~combout\(0),
	datac => \aProcessor|RM|Q\(24),
	datad => \switch~combout\(1),
	combout => \aProcessor|displayAll|Mux10~16_combout\);

-- Location: LCCOMB_X25_Y19_N26
\aProcessor|displayAll|Mux10~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~17_combout\ = (!\switch~combout\(2) & ((\aProcessor|displayAll|Mux10~16_combout\) # ((\aProcessor|displayAll|Mux28~31_combout\ & \Memory|ROM1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~31_combout\,
	datab => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(24),
	datac => \aProcessor|displayAll|Mux10~16_combout\,
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|Mux10~17_combout\);

-- Location: LCCOMB_X25_Y19_N18
\aProcessor|displayAll|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux7~7_combout\ = (!\switch~combout\(4) & (\switch~combout\(3) & ((\aProcessor|displayAll|Mux10~15_combout\) # (\aProcessor|displayAll|Mux10~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux10~15_combout\,
	datab => \aProcessor|displayAll|Mux10~17_combout\,
	datac => \switch~combout\(4),
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|Mux7~7_combout\);

-- Location: LCCOMB_X21_Y19_N16
\aProcessor|displayAll|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux7~4_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[8]~84_combout\ & (((\aProcessor|RB|Q\(24))))) # (!\aProcessor|displayAll|HexDisplay32Bits[8]~84_combout\ & (!\aProcessor|CSG|SelectSignals|Extend\(0) & 
-- ((\aProcessor|IR|Q\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|CSG|SelectSignals|Extend\(0),
	datab => \aProcessor|RB|Q\(24),
	datac => \aProcessor|IR|Q\(21),
	datad => \aProcessor|displayAll|HexDisplay32Bits[8]~84_combout\,
	combout => \aProcessor|displayAll|Mux7~4_combout\);

-- Location: LCCOMB_X17_Y16_N16
\aProcessor|displayAll|Mux28~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux28~65_combout\ = (\aProcessor|displayAll|Mux28~64_combout\ & ((\aProcessor|RZ|Q\(24)) # ((!\switch~combout\(1))))) # (!\aProcessor|displayAll|Mux28~64_combout\ & (((\switch~combout\(1) & \aProcessor|RB|Q\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux28~64_combout\,
	datab => \aProcessor|RZ|Q\(24),
	datac => \switch~combout\(1),
	datad => \aProcessor|RB|Q\(24),
	combout => \aProcessor|displayAll|Mux28~65_combout\);

-- Location: LCCOMB_X25_Y18_N22
\aProcessor|displayAll|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux7~3_combout\ = (!\switch~combout\(4) & ((\aProcessor|displayAll|Mux7~2_combout\) # ((\aProcessor|displayAll|Mux28~65_combout\ & \switch~combout\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux7~2_combout\,
	datab => \switch~combout\(4),
	datac => \aProcessor|displayAll|Mux28~65_combout\,
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|Mux7~3_combout\);

-- Location: LCCOMB_X25_Y19_N28
\aProcessor|displayAll|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux7~5_combout\ = (!\switch~combout\(3) & ((\aProcessor|displayAll|Mux7~3_combout\) # ((\aProcessor|displayAll|HexDisplay32Bits[8]~18_combout\ & \aProcessor|displayAll|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[8]~18_combout\,
	datab => \aProcessor|displayAll|Mux7~4_combout\,
	datac => \aProcessor|displayAll|Mux7~3_combout\,
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|Mux7~5_combout\);

-- Location: LCCOMB_X25_Y19_N10
\aProcessor|displayAll|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux7~6_combout\ = (!\debounceit1|PB_state~regout\ & ((\aProcessor|displayAll|Mux7~7_combout\) # (\aProcessor|displayAll|Mux7~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \aProcessor|displayAll|Mux7~7_combout\,
	datac => \debounceit1|PB_state~regout\,
	datad => \aProcessor|displayAll|Mux7~5_combout\,
	combout => \aProcessor|displayAll|Mux7~6_combout\);

-- Location: LCCOMB_X15_Y16_N24
\aProcessor|displayAll|HexDisplay32Bits[27]~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~153_combout\ = (\switch~combout\(0) & (\aProcessor|displayAll|HexDisplay32Bits[17]~85_combout\ & (!\switch~combout\(1) & \aProcessor|MuxB|ShiftRight0~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(0),
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~85_combout\,
	datac => \switch~combout\(1),
	datad => \aProcessor|MuxB|ShiftRight0~22_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~153_combout\);

-- Location: LCCOMB_X15_Y16_N2
\aProcessor|displayAll|HexDisplay32Bits[27]~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[27]~161_combout\ = (!\debounceit1|PB_state~regout\ & ((\aProcessor|displayAll|HexDisplay32Bits[27]~153_combout\) # ((\aProcessor|displayAll|HexDisplay32Bits[27]~160_combout\ & 
-- !\aProcessor|displayAll|HexDisplay32Bits[17]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[27]~160_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~85_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[27]~153_combout\,
	datad => \debounceit1|PB_state~regout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[27]~161_combout\);

-- Location: LCCOMB_X15_Y16_N8
\uHEX6|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX6|WideOr6~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[26]~152_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[25]~143_combout\ & (\aProcessor|displayAll|Mux7~6_combout\ $ (!\aProcessor|displayAll|HexDisplay32Bits[27]~161_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[26]~152_combout\ & (\aProcessor|displayAll|Mux7~6_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[25]~143_combout\ $ (!\aProcessor|displayAll|HexDisplay32Bits[27]~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[25]~143_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[26]~152_combout\,
	datac => \aProcessor|displayAll|Mux7~6_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[27]~161_combout\,
	combout => \uHEX6|WideOr6~0_combout\);

-- Location: LCCOMB_X15_Y16_N26
\uHEX6|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX6|WideOr5~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[25]~143_combout\ & ((\aProcessor|displayAll|Mux7~6_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[27]~161_combout\))) # (!\aProcessor|displayAll|Mux7~6_combout\ & 
-- (\aProcessor|displayAll|HexDisplay32Bits[26]~152_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[25]~143_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[26]~152_combout\ & (\aProcessor|displayAll|Mux7~6_combout\ $ 
-- (\aProcessor|displayAll|HexDisplay32Bits[27]~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[25]~143_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[26]~152_combout\,
	datac => \aProcessor|displayAll|Mux7~6_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[27]~161_combout\,
	combout => \uHEX6|WideOr5~0_combout\);

-- Location: LCCOMB_X15_Y16_N0
\uHEX6|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX6|WideOr4~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[26]~152_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[27]~161_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[25]~143_combout\) # (!\aProcessor|displayAll|Mux7~6_combout\)))) 
-- # (!\aProcessor|displayAll|HexDisplay32Bits[26]~152_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[25]~143_combout\ & (!\aProcessor|displayAll|Mux7~6_combout\ & !\aProcessor|displayAll|HexDisplay32Bits[27]~161_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[25]~143_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[26]~152_combout\,
	datac => \aProcessor|displayAll|Mux7~6_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[27]~161_combout\,
	combout => \uHEX6|WideOr4~0_combout\);

-- Location: LCCOMB_X15_Y16_N22
\uHEX6|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX6|WideOr3~0_combout\ = (\aProcessor|displayAll|Mux7~6_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[25]~143_combout\ $ ((!\aProcessor|displayAll|HexDisplay32Bits[26]~152_combout\)))) # (!\aProcessor|displayAll|Mux7~6_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[25]~143_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[26]~152_combout\ & \aProcessor|displayAll|HexDisplay32Bits[27]~161_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[25]~143_combout\ & 
-- (\aProcessor|displayAll|HexDisplay32Bits[26]~152_combout\ & !\aProcessor|displayAll|HexDisplay32Bits[27]~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001010010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[25]~143_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[26]~152_combout\,
	datac => \aProcessor|displayAll|Mux7~6_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[27]~161_combout\,
	combout => \uHEX6|WideOr3~0_combout\);

-- Location: LCCOMB_X15_Y16_N20
\uHEX6|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX6|WideOr2~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[25]~143_combout\ & (((\aProcessor|displayAll|Mux7~6_combout\ & !\aProcessor|displayAll|HexDisplay32Bits[27]~161_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[25]~143_combout\ 
-- & ((\aProcessor|displayAll|HexDisplay32Bits[26]~152_combout\ & ((!\aProcessor|displayAll|HexDisplay32Bits[27]~161_combout\))) # (!\aProcessor|displayAll|HexDisplay32Bits[26]~152_combout\ & (\aProcessor|displayAll|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[25]~143_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[26]~152_combout\,
	datac => \aProcessor|displayAll|Mux7~6_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[27]~161_combout\,
	combout => \uHEX6|WideOr2~0_combout\);

-- Location: LCCOMB_X15_Y16_N18
\uHEX6|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX6|WideOr1~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[25]~143_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[27]~161_combout\ & ((\aProcessor|displayAll|Mux7~6_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[26]~152_combout\)))) 
-- # (!\aProcessor|displayAll|HexDisplay32Bits[25]~143_combout\ & (\aProcessor|displayAll|Mux7~6_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[26]~152_combout\ $ (!\aProcessor|displayAll|HexDisplay32Bits[27]~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[25]~143_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[26]~152_combout\,
	datac => \aProcessor|displayAll|Mux7~6_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[27]~161_combout\,
	combout => \uHEX6|WideOr1~0_combout\);

-- Location: LCCOMB_X15_Y16_N28
\uHEX6|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX6|WideOr0~0_combout\ = (\aProcessor|displayAll|Mux7~6_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[27]~161_combout\) # (\aProcessor|displayAll|HexDisplay32Bits[25]~143_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[26]~152_combout\)))) # 
-- (!\aProcessor|displayAll|Mux7~6_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[25]~143_combout\) # (\aProcessor|displayAll|HexDisplay32Bits[26]~152_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[27]~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[25]~143_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[26]~152_combout\,
	datac => \aProcessor|displayAll|Mux7~6_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[27]~161_combout\,
	combout => \uHEX6|WideOr0~0_combout\);

-- Location: LCCOMB_X17_Y13_N6
\aProcessor|displayAll|HexDisplay32Bits[31]~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~185_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[31]~184_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\) # (\aProcessor|RM|Q\(31))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[31]~184_combout\ & (\aProcessor|RY|Q\(31) & (!\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[31]~184_combout\,
	datab => \aProcessor|RY|Q\(31),
	datac => \aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\,
	datad => \aProcessor|RM|Q\(31),
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~185_combout\);

-- Location: LCCOMB_X19_Y11_N14
\aProcessor|displayAll|HexDisplay32Bits[31]~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~186_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[31]~180_combout\ & ((!\switch~combout\(4))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[31]~185_combout\) # (\switch~combout\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[31]~180_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[31]~185_combout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~186_combout\);

-- Location: LCCOMB_X19_Y11_N8
\aProcessor|displayAll|HexDisplay32Bits[31]~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~187_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[31]~186_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[17]~114_combout\) # (!\aProcessor|displayAll|HexDisplay32Bits[31]~115_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[31]~186_combout\ & (\aProcessor|MuxB|ShiftRight0~25_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[31]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~25_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~114_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[31]~186_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[31]~115_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~187_combout\);

-- Location: LCCOMB_X18_Y14_N20
\aProcessor|displayAll|HexDisplay32Bits[31]~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[31]~188_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[31]~187_combout\ & (!\debounceit1|PB_state~regout\ & ((!\switch~combout\(4)) # (!\switch~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(3),
	datab => \aProcessor|displayAll|HexDisplay32Bits[31]~187_combout\,
	datac => \debounceit1|PB_state~regout\,
	datad => \switch~combout\(4),
	combout => \aProcessor|displayAll|HexDisplay32Bits[31]~188_combout\);

-- Location: LCCOMB_X19_Y15_N8
\aProcessor|displayAll|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux3~2_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[8]~84_combout\ & (((\aProcessor|RB|Q\(28))))) # (!\aProcessor|displayAll|HexDisplay32Bits[8]~84_combout\ & (\aProcessor|IR|Q\(21) & 
-- ((!\aProcessor|CSG|SelectSignals|Extend\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|IR|Q\(21),
	datab => \aProcessor|RB|Q\(28),
	datac => \aProcessor|displayAll|HexDisplay32Bits[8]~84_combout\,
	datad => \aProcessor|CSG|SelectSignals|Extend\(0),
	combout => \aProcessor|displayAll|Mux3~2_combout\);

-- Location: LCCOMB_X22_Y11_N6
\aProcessor|displayAll|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux3~3_combout\ = (!\switch~combout\(3) & ((\aProcessor|displayAll|Mux3~1_combout\) # ((\aProcessor|displayAll|Mux3~2_combout\ & \aProcessor|displayAll|HexDisplay32Bits[8]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux3~1_combout\,
	datab => \aProcessor|displayAll|Mux3~2_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[8]~18_combout\,
	datad => \switch~combout\(3),
	combout => \aProcessor|displayAll|Mux3~3_combout\);

-- Location: LCCOMB_X21_Y11_N22
\aProcessor|displayAll|Mux10~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~18_combout\ = (!\switch~combout\(1) & ((\switch~combout\(0) & ((\aProcessor|RY|Q\(28)))) # (!\switch~combout\(0) & (\aProcessor|RM|Q\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|RM|Q\(28),
	datab => \aProcessor|RY|Q\(28),
	datac => \switch~combout\(1),
	datad => \switch~combout\(0),
	combout => \aProcessor|displayAll|Mux10~18_combout\);

-- Location: LCCOMB_X23_Y18_N10
\aProcessor|displayAll|Mux10~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~19_combout\ = (!\switch~combout\(2) & ((\aProcessor|displayAll|Mux10~18_combout\) # ((\Memory|ROM1|altsyncram_component|auto_generated|q_a\(28) & \aProcessor|displayAll|Mux28~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Memory|ROM1|altsyncram_component|auto_generated|q_a\(28),
	datab => \aProcessor|displayAll|Mux10~18_combout\,
	datac => \aProcessor|displayAll|Mux28~31_combout\,
	datad => \switch~combout\(2),
	combout => \aProcessor|displayAll|Mux10~19_combout\);

-- Location: LCCOMB_X23_Y18_N20
\aProcessor|displayAll|Mux10~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux10~20_combout\ = (\aProcessor|displayAll|Mux10~19_combout\) # ((\aProcessor|Decoder0~1_combout\ & (\switch~combout\(2) & \aProcessor|displayAll|Mux28~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|Decoder0~1_combout\,
	datab => \switch~combout\(2),
	datac => \aProcessor|displayAll|Mux28~36_combout\,
	datad => \aProcessor|displayAll|Mux10~19_combout\,
	combout => \aProcessor|displayAll|Mux10~20_combout\);

-- Location: LCCOMB_X18_Y14_N22
\aProcessor|displayAll|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|Mux3~4_combout\ = (!\debounceit1|PB_state~regout\ & ((\aProcessor|displayAll|Mux3~3_combout\) # ((\aProcessor|displayAll|Mux26~6_combout\ & \aProcessor|displayAll|Mux10~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|Mux26~6_combout\,
	datab => \aProcessor|displayAll|Mux3~3_combout\,
	datac => \debounceit1|PB_state~regout\,
	datad => \aProcessor|displayAll|Mux10~20_combout\,
	combout => \aProcessor|displayAll|Mux3~4_combout\);

-- Location: LCCOMB_X19_Y11_N4
\aProcessor|displayAll|HexDisplay32Bits[29]~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~169_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[29]~168_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[17]~114_combout\) # ((!\aProcessor|displayAll|HexDisplay32Bits[31]~115_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[29]~168_combout\ & (((\aProcessor|MuxB|ShiftRight0~23_combout\ & \aProcessor|displayAll|HexDisplay32Bits[31]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[29]~168_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[17]~114_combout\,
	datac => \aProcessor|MuxB|ShiftRight0~23_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[31]~115_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~169_combout\);

-- Location: LCCOMB_X18_Y14_N16
\aProcessor|displayAll|HexDisplay32Bits[29]~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[29]~170_combout\ = (!\debounceit1|PB_state~regout\ & (\aProcessor|displayAll|HexDisplay32Bits[29]~169_combout\ & ((!\switch~combout\(4)) # (!\switch~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(3),
	datab => \switch~combout\(4),
	datac => \debounceit1|PB_state~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[29]~169_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[29]~170_combout\);

-- Location: LCCOMB_X24_Y11_N26
\aProcessor|displayAll|HexDisplay32Bits[30]~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~176_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[30]~175_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\) # ((\aProcessor|RM|Q\(30))))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[30]~175_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\ & (\aProcessor|RY|Q\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[30]~175_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[13]~3_combout\,
	datac => \aProcessor|RY|Q\(30),
	datad => \aProcessor|RM|Q\(30),
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~176_combout\);

-- Location: LCCOMB_X24_Y11_N4
\aProcessor|displayAll|HexDisplay32Bits[30]~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~177_combout\ = (\switch~combout\(4) & (((!\aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\)))) # (!\switch~combout\(4) & ((\aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\ & 
-- (\aProcessor|displayAll|HexDisplay32Bits[30]~171_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[30]~176_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[30]~171_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[30]~176_combout\,
	datac => \switch~combout\(4),
	datad => \aProcessor|displayAll|HexDisplay32Bits[13]~13_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~177_combout\);

-- Location: LCCOMB_X19_Y11_N6
\aProcessor|displayAll|HexDisplay32Bits[30]~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~178_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[31]~115_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[30]~177_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[17]~114_combout\))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[30]~177_combout\ & (\aProcessor|MuxB|ShiftRight0~24_combout\)))) # (!\aProcessor|displayAll|HexDisplay32Bits[31]~115_combout\ & (((\aProcessor|displayAll|HexDisplay32Bits[30]~177_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|MuxB|ShiftRight0~24_combout\,
	datab => \aProcessor|displayAll|HexDisplay32Bits[31]~115_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[30]~177_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[17]~114_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~178_combout\);

-- Location: LCCOMB_X18_Y14_N10
\aProcessor|displayAll|HexDisplay32Bits[30]~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \aProcessor|displayAll|HexDisplay32Bits[30]~179_combout\ = (!\debounceit1|PB_state~regout\ & (\aProcessor|displayAll|HexDisplay32Bits[30]~178_combout\ & ((!\switch~combout\(4)) # (!\switch~combout\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \switch~combout\(3),
	datab => \switch~combout\(4),
	datac => \debounceit1|PB_state~regout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[30]~178_combout\,
	combout => \aProcessor|displayAll|HexDisplay32Bits[30]~179_combout\);

-- Location: LCCOMB_X18_Y14_N26
\uHEX7|WideOr6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX7|WideOr6~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[31]~188_combout\ & (\aProcessor|displayAll|Mux3~4_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[29]~170_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[30]~179_combout\)))) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[31]~188_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[29]~170_combout\ & (\aProcessor|displayAll|Mux3~4_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[30]~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[31]~188_combout\,
	datab => \aProcessor|displayAll|Mux3~4_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[29]~170_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[30]~179_combout\,
	combout => \uHEX7|WideOr6~0_combout\);

-- Location: LCCOMB_X18_Y14_N8
\uHEX7|WideOr5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX7|WideOr5~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[31]~188_combout\ & ((\aProcessor|displayAll|Mux3~4_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[29]~170_combout\)) # (!\aProcessor|displayAll|Mux3~4_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[30]~179_combout\))))) # (!\aProcessor|displayAll|HexDisplay32Bits[31]~188_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[30]~179_combout\ & (\aProcessor|displayAll|Mux3~4_combout\ $ 
-- (\aProcessor|displayAll|HexDisplay32Bits[29]~170_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[31]~188_combout\,
	datab => \aProcessor|displayAll|Mux3~4_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[29]~170_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[30]~179_combout\,
	combout => \uHEX7|WideOr5~0_combout\);

-- Location: LCCOMB_X18_Y14_N14
\uHEX7|WideOr4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX7|WideOr4~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[31]~188_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[30]~179_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[29]~170_combout\) # (!\aProcessor|displayAll|Mux3~4_combout\)))) 
-- # (!\aProcessor|displayAll|HexDisplay32Bits[31]~188_combout\ & (!\aProcessor|displayAll|Mux3~4_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[29]~170_combout\ & !\aProcessor|displayAll|HexDisplay32Bits[30]~179_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[31]~188_combout\,
	datab => \aProcessor|displayAll|Mux3~4_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[29]~170_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[30]~179_combout\,
	combout => \uHEX7|WideOr4~0_combout\);

-- Location: LCCOMB_X18_Y14_N24
\uHEX7|WideOr3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX7|WideOr3~0_combout\ = (\aProcessor|displayAll|Mux3~4_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[29]~170_combout\ $ (!\aProcessor|displayAll|HexDisplay32Bits[30]~179_combout\)))) # (!\aProcessor|displayAll|Mux3~4_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[31]~188_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[29]~170_combout\ & !\aProcessor|displayAll|HexDisplay32Bits[30]~179_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[31]~188_combout\ & 
-- (!\aProcessor|displayAll|HexDisplay32Bits[29]~170_combout\ & \aProcessor|displayAll|HexDisplay32Bits[30]~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[31]~188_combout\,
	datab => \aProcessor|displayAll|Mux3~4_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[29]~170_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[30]~179_combout\,
	combout => \uHEX7|WideOr3~0_combout\);

-- Location: LCCOMB_X18_Y14_N18
\uHEX7|WideOr2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX7|WideOr2~0_combout\ = (\aProcessor|displayAll|HexDisplay32Bits[29]~170_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[31]~188_combout\ & (\aProcessor|displayAll|Mux3~4_combout\))) # (!\aProcessor|displayAll|HexDisplay32Bits[29]~170_combout\ & 
-- ((\aProcessor|displayAll|HexDisplay32Bits[30]~179_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[31]~188_combout\)) # (!\aProcessor|displayAll|HexDisplay32Bits[30]~179_combout\ & ((\aProcessor|displayAll|Mux3~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010101001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[31]~188_combout\,
	datab => \aProcessor|displayAll|Mux3~4_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[29]~170_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[30]~179_combout\,
	combout => \uHEX7|WideOr2~0_combout\);

-- Location: LCCOMB_X18_Y14_N4
\uHEX7|WideOr1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX7|WideOr1~0_combout\ = (\aProcessor|displayAll|Mux3~4_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[31]~188_combout\ $ (((\aProcessor|displayAll|HexDisplay32Bits[29]~170_combout\) # 
-- (!\aProcessor|displayAll|HexDisplay32Bits[30]~179_combout\))))) # (!\aProcessor|displayAll|Mux3~4_combout\ & (!\aProcessor|displayAll|HexDisplay32Bits[31]~188_combout\ & (\aProcessor|displayAll|HexDisplay32Bits[29]~170_combout\ & 
-- !\aProcessor|displayAll|HexDisplay32Bits[30]~179_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[31]~188_combout\,
	datab => \aProcessor|displayAll|Mux3~4_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[29]~170_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[30]~179_combout\,
	combout => \uHEX7|WideOr1~0_combout\);

-- Location: LCCOMB_X18_Y14_N2
\uHEX7|WideOr0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \uHEX7|WideOr0~0_combout\ = (\aProcessor|displayAll|Mux3~4_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[31]~188_combout\) # (\aProcessor|displayAll|HexDisplay32Bits[29]~170_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[30]~179_combout\)))) # 
-- (!\aProcessor|displayAll|Mux3~4_combout\ & ((\aProcessor|displayAll|HexDisplay32Bits[29]~170_combout\) # (\aProcessor|displayAll|HexDisplay32Bits[31]~188_combout\ $ (\aProcessor|displayAll|HexDisplay32Bits[30]~179_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \aProcessor|displayAll|HexDisplay32Bits[31]~188_combout\,
	datab => \aProcessor|displayAll|Mux3~4_combout\,
	datac => \aProcessor|displayAll|HexDisplay32Bits[29]~170_combout\,
	datad => \aProcessor|displayAll|HexDisplay32Bits[30]~179_combout\,
	combout => \uHEX7|WideOr0~0_combout\);

-- Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk_50~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk_50);

-- Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(5));

-- Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(6));

-- Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(7));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(8));

-- Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(9));

-- Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(10));

-- Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(11));

-- Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(12));

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(13));

-- Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(14));

-- Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(15));

-- Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(16));

-- Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\switch[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_switch(17));

-- Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\green[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \aProcessor|ALT_INV_GreenLEDs~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_green(0));

-- Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\green[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \aProcessor|ALT_INV_Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_green(1));

-- Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\green[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \aProcessor|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_green(2));

-- Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\green[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \aProcessor|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_green(3));

-- Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\green[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \aProcessor|GreenLEDs[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_green(4));

-- Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\green[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \aProcessor|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_green(5));

-- Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\green[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_green(6));

-- Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\green[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_green(7));

-- Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\green[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_green(8));

-- Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(0));

-- Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(1));

-- Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(2));

-- Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(3));

-- Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(4));

-- Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(5));

-- Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(6));

-- Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(7));

-- Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(8));

-- Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(9));

-- Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(10));

-- Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(11));

-- Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(12));

-- Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(13));

-- Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(14));

-- Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(15));

-- Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(16));

-- Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\red[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => GND,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_red(17));

-- Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\pushBut[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_pushBut(2));

-- Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex0[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX0|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex0(0));

-- Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex0[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX0|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex0(1));

-- Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex0[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX0|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex0(2));

-- Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex0[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX0|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex0(3));

-- Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex0[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX0|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex0(4));

-- Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex0[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX0|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex0(5));

-- Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex0[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX0|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex0(6));

-- Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex1[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX1|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex1(0));

-- Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex1[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX1|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex1(1));

-- Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex1[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX1|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex1(2));

-- Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex1[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX1|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex1(3));

-- Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex1[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX1|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex1(4));

-- Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex1[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX1|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex1(5));

-- Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex1[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX1|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex1(6));

-- Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex2[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX2|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex2(0));

-- Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex2[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX2|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex2(1));

-- Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex2[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX2|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex2(2));

-- Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex2[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX2|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex2(3));

-- Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex2[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX2|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex2(4));

-- Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex2[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX2|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex2(5));

-- Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex2[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX2|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex2(6));

-- Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex3[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX3|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex3(0));

-- Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex3[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX3|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex3(1));

-- Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex3[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX3|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex3(2));

-- Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex3[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX3|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex3(3));

-- Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex3[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX3|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex3(4));

-- Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex3[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX3|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex3(5));

-- Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex3[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX3|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex3(6));

-- Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex4[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX4|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex4(0));

-- Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex4[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX4|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex4(1));

-- Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex4[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX4|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex4(2));

-- Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex4[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX4|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex4(3));

-- Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex4[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX4|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex4(4));

-- Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex4[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX4|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex4(5));

-- Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex4[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX4|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex4(6));

-- Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex5[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX5|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex5(0));

-- Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex5[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX5|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex5(1));

-- Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex5[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX5|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex5(2));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex5[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX5|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex5(3));

-- Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex5[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX5|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex5(4));

-- Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex5[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX5|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex5(5));

-- Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex5[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX5|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex5(6));

-- Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex6[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX6|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex6(0));

-- Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex6[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX6|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex6(1));

-- Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex6[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX6|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex6(2));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex6[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX6|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex6(3));

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex6[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX6|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex6(4));

-- Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex6[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX6|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex6(5));

-- Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex6[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX6|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex6(6));

-- Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex7[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX7|WideOr6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex7(0));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex7[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX7|WideOr5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex7(1));

-- Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex7[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX7|WideOr4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex7(2));

-- Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex7[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX7|WideOr3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex7(3));

-- Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex7[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX7|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex7(4));

-- Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex7[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX7|WideOr1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex7(5));

-- Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\Hex7[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \uHEX7|ALT_INV_WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_Hex7(6));
END structure;


