name: COMP
description: Comparator
groupName: COMP
source: STM32H503 SVD v1.5
registers:
  - name: SR
    displayName: SR
    description: Comparator status register
    addressOffset: 0
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: C1VAL
        description: "COMP Channel1 output status bit\nThis bit is read-only. It reflects the current COMP Channel1 output taking into account POLARITY and BLANKING bits effect."
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: C1IF
        description: "COMP Channel1 interrupt flag\nThis bit is set by hardware when the COMP Channel1 output is set \nThis bit is cleared by software writing 1 the CC1IF bit in the COMP_ICFR register."
        bitOffset: 16
        bitWidth: 1
        access: read-only
  - name: ICFR
    displayName: ICFR
    description: Comparator interrupt clear flag register
    addressOffset: 4
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CC1IF
        description: "Clear COMP Channel1 interrupt flag\nWriting 1 clears the C1IF flag in the COMP_SR register."
        bitOffset: 16
        bitWidth: 1
        access: read-write
  - name: CFGR1
    displayName: CFGR1
    description: Comparator configuration register 1
    addressOffset: 12
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: "COMP Channel1 enable\nThis bit is set and cleared by software (only if LOCK not set). It enables the COMP Channel1."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable
            value: 0
          - name: B_0x1
            description: Enable
            value: 1
      - name: BRGEN
        description: "Scaler bridge enable\nThis bit is set and cleared by software (only if LOCK not set). This bit enables the bridge of the scaler. \nIf SCALEN is set and BRGEN is reset, all four scaler outputs provide the same level V REF_COMP  (similar to V REFINT ).\nIf SCALEN and BRGEN are set, the four scaler outputs provide V REF_COMP , 3/4 V REF_COMP , 1/2 V REF_COMP  and 1/4 V REF_COMP  levels, respectively."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Scaler resistor bridge disabled
            value: 0
          - name: B_0x1
            description: Scaler resistor bridge enabled
            value: 1
      - name: SCALEN
        description: "Voltage scaler enable\nThis bit is set and cleared by software (only if LOCK not set). This bit enables the V REFINT  scaler for the COMP channels."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: V REFINT  scaler disabled
            value: 0
          - name: B_0x1
            description: V REFINT  scaler enabled
            value: 1
      - name: POLARITY
        description: "COMP channel1 polarity selection\nThis bit is set and cleared by software (only if LOCK not set). It inverts COMP channel1 polarity."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: COMP channel1 output is not inverted
            value: 0
          - name: B_0x1
            description: COMP Channel1 output is inverted
            value: 1
      - name: ITEN
        description: "COMP channel1 interrupt enable\nThis bit is set and cleared by software (only if LOCK not set). This bit enable the interrupt generation of the COMP channel1."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Interrupt generation disabled for COMP channel1
            value: 0
          - name: B_0x1
            description: Interrupt generation enabled for COMP channel1
            value: 1
      - name: HYST
        description: "COMP channel1 hysteresis selection\nThese bits are set and cleared by software (only if LOCK not set). They select the hysteresis voltage of the COMP channel1."
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No hysteresis
            value: 0
          - name: B_0x1
            description: Low hysteresis
            value: 1
          - name: B_0x2
            description: Medium hysteresis
            value: 2
          - name: B_0x3
            description: High hysteresis
            value: 3
      - name: PWRMODE
        description: "Power mode of the COMP channel1\nThese bits are set and cleared by software (only if LOCK not set). They control the power/speed of the COMP channel1."
        bitOffset: 12
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: High speed/high power
            value: 0
          - name: B_0x1
            description: Medium speed/medium power
            value: 1
          - name: B_0x2
            description: Medium speed/medium power
            value: 2
          - name: B_0x3
            description: Ultra low power/ultra-low-power
            value: 3
      - name: INMSEL
        description: "COMP channel1 inverting input selection\nThese bits are set and cleared by software (only if LOCK not set). They select which input is connected to the input minus of the COMP channel.\nNote: See Table 146: COMP1 inverting input assignment for more details."
        bitOffset: 16
        bitWidth: 4
        access: read-write
      - name: INPSEL1
        description: "COMP noninverting input selection\nThis bit is set and cleared by software (only if LOCK not set). They select which input is connected to the positive input of COMP channel.\nNote: See Table 145: COMP1 noninverting input assignment for more details."
        bitOffset: 20
        bitWidth: 1
        access: read-write
      - name: INPSEL2
        description: "COMP noninverting input selection\nThis bit is set and cleared by software (only if LOCK not set). They select which input is connected to the positive input of the COMP channel.\nSee Table 145: COMP1 noninverting input assignment for more details."
        bitOffset: 22
        bitWidth: 1
        access: read-write
      - name: BLANKING
        description: "COMP Channel1 blanking source selection\nBits of this field are set and cleared by software (only if LOCK not set).\nThe field selects the input source for COMP Channel1 output blanking:\nAll other values: reserved"
        bitOffset: 24
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No blanking
            value: 0
          - name: B_0x1
            description: comp_blk1
            value: 1
          - name: B_0x2
            description: comp_blk2
            value: 2
          - name: B_0x3
            description: comp_blk3
            value: 3
          - name: B_0x4
            description: comp_blk4
            value: 4
          - name: B_0x5
            description: comp_blk5
            value: 5
          - name: B_0x6
            description: comp_blk6
            value: 6
      - name: LOCK
        description: "Lock \nThis bit is set by software and cleared by a hardware system reset. It locks the whole content of the COMP Channel1 configuration register COMP_CFGR1[31:0]"
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: COMP_CFGR1[31:0] register is read/write
            value: 0
          - name: B_0x1
            description: COMP_CFGR1[31:0] is read-only
            value: 1
  - name: CFGR2
    displayName: CFGR2
    description: Comparator configuration register 2
    addressOffset: 16
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: INPSEL0
        description: "COMP non-inverting input selection\nThis bit is set and cleared by software (only if LOCK not set). They select which input is connected to the positive input of COMP channel.\nSee Table 145: COMP1 noninverting input assignment for more details."
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: LOCK
        description: "Lock\nThis bit is set by software and cleared by a hardware system reset. It locks the whole content\nof the COMP Channel1 configuration register COMP_CFGR2[31:0]"
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: COMP_CFGR2[31:0] register is read/write
            value: 0
          - name: B_0x1
            description: COMP_CFGR2[31:0] is read-only
            value: 1
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
interrupts:
  - name: INTR
    description: COMP global interrupt
