#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jul  9 13:27:14 2021
# Process ID: 8816
# Current directory: C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test
# Command line: vivado.exe C:\Lily_Zhang\GBS20V1\Elijah\git_repo\Xilinx_serdes_test_xpr\serdes_test\serdes_test.xpr
# Log file: C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/vivado.log
# Journal file: C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.runs/impl_1/rqs_report.rqs'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
reset_run synth_1
launch_runs synth_1 -jobs 16
[Fri Jul  9 13:29:55 2021] Launched synth_1...
Run output will be captured here: C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.runs/synth_1/runme.log
open_example_project -force -dir C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr [get_ips  gtwizard_0]
INFO: [IP_Flow 19-1686] Generating 'Examples' target for IP 'gtwizard_0'...
open_example_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:31 . Memory (MB): peak = 1009.645 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.runs/synth_1

launch_runs synth_1 -jobs 16
[Fri Jul  9 13:43:15 2021] Launched synth_1...
Run output will be captured here: C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Fri Jul  9 13:50:32 2021] Launched synth_1...
Run output will be captured here: C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 16
[Fri Jul  9 13:52:14 2021] Launched synth_1...
Run output will be captured here: C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg900-2
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1243.766 ; gain = 5.453
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xdc] for cell 'gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst'
Finished Parsing XDC File [c:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.srcs/sources_1/ip/gtwizard_0/gtwizard_0.xdc] for cell 'gtwizard_0_exdes_i/gtwizard_0_support_i/gtwizard_0_init_i/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file c:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file c:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.srcs/sources_1/ip/ila_0_1/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.srcs/constrs_1/new/top.xdc]
Parsing XDC File [C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.srcs/constrs_1/new/debug.xdc]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.srcs/constrs_1/new/debug.xdc:3]
WARNING: [Vivado 12-507] No nets matched 'gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/gt0_txusrclk_i'. [C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.srcs/constrs_1/new/debug.xdc:77]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.srcs/constrs_1/new/debug.xdc:77]
WARNING: [Vivado 12-507] No nets matched 'gt0_txusrclk_i'. [C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.srcs/constrs_1/new/debug.xdc:108]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.srcs/constrs_1/new/debug.xdc:108]
Finished Parsing XDC File [C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.srcs/constrs_1/new/debug.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1358.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 1565.387 ; gain = 555.742
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
connect_debug_port u_ila_0/clk [get_nets [list gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/rxoutclk_mmcm1_i/gt0_rxusrclk2_i ]]
connect_debug_port u_ila_1/clk [get_nets [list gtwizard_0_exdes_i/gtwizard_0_support_i/gt_usrclk_source/txoutclk_mmcm0_i/gt0_txusrclk2_i ]]
set_property port_width 64 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {prbs_from_check[0]} {prbs_from_check[1]} {prbs_from_check[2]} {prbs_from_check[3]} {prbs_from_check[4]} {prbs_from_check[5]} {prbs_from_check[6]} {prbs_from_check[7]} {prbs_from_check[8]} {prbs_from_check[9]} {prbs_from_check[10]} {prbs_from_check[11]} {prbs_from_check[12]} {prbs_from_check[13]} {prbs_from_check[14]} {prbs_from_check[15]} {prbs_from_check[16]} {prbs_from_check[17]} {prbs_from_check[18]} {prbs_from_check[19]} {prbs_from_check[20]} {prbs_from_check[21]} {prbs_from_check[22]} {prbs_from_check[23]} {prbs_from_check[24]} {prbs_from_check[25]} {prbs_from_check[26]} {prbs_from_check[27]} {prbs_from_check[28]} {prbs_from_check[29]} {prbs_from_check[30]} {prbs_from_check[31]} {prbs_from_check[32]} {prbs_from_check[33]} {prbs_from_check[34]} {prbs_from_check[35]} {prbs_from_check[36]} {prbs_from_check[37]} {prbs_from_check[38]} {prbs_from_check[39]} {prbs_from_check[40]} {prbs_from_check[41]} {prbs_from_check[42]} {prbs_from_check[43]} {prbs_from_check[44]} {prbs_from_check[45]} {prbs_from_check[46]} {prbs_from_check[47]} {prbs_from_check[48]} {prbs_from_check[49]} {prbs_from_check[50]} {prbs_from_check[51]} {prbs_from_check[52]} {prbs_from_check[53]} {prbs_from_check[54]} {prbs_from_check[55]} {prbs_from_check[56]} {prbs_from_check[57]} {prbs_from_check[58]} {prbs_from_check[59]} {prbs_from_check[60]} {prbs_from_check[61]} {prbs_from_check[62]} {prbs_from_check[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {foundFrames[0]} {foundFrames[1]} {foundFrames[2]} {foundFrames[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 6 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {alignAddr[0]} {alignAddr[1]} {alignAddr[2]} {alignAddr[3]} {alignAddr[4]} {alignAddr[5]} ]]
create_debug_port u_ila_0 probe
set_property port_width 25 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {tot_err_count[0]} {tot_err_count[1]} {tot_err_count[2]} {tot_err_count[3]} {tot_err_count[4]} {tot_err_count[5]} {tot_err_count[6]} {tot_err_count[7]} {tot_err_count[8]} {tot_err_count[9]} {tot_err_count[10]} {tot_err_count[11]} {tot_err_count[12]} {tot_err_count[13]} {tot_err_count[14]} {tot_err_count[15]} {tot_err_count[16]} {tot_err_count[17]} {tot_err_count[18]} {tot_err_count[19]} {tot_err_count[20]} {tot_err_count[21]} {tot_err_count[22]} {tot_err_count[23]} {tot_err_count[24]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {gt0_rxdata_i[0]} {gt0_rxdata_i[1]} {gt0_rxdata_i[2]} {gt0_rxdata_i[3]} {gt0_rxdata_i[4]} {gt0_rxdata_i[5]} {gt0_rxdata_i[6]} {gt0_rxdata_i[7]} {gt0_rxdata_i[8]} {gt0_rxdata_i[9]} {gt0_rxdata_i[10]} {gt0_rxdata_i[11]} {gt0_rxdata_i[12]} {gt0_rxdata_i[13]} {gt0_rxdata_i[14]} {gt0_rxdata_i[15]} {gt0_rxdata_i[16]} {gt0_rxdata_i[17]} {gt0_rxdata_i[18]} {gt0_rxdata_i[19]} {gt0_rxdata_i[20]} {gt0_rxdata_i[21]} {gt0_rxdata_i[22]} {gt0_rxdata_i[23]} {gt0_rxdata_i[24]} {gt0_rxdata_i[25]} {gt0_rxdata_i[26]} {gt0_rxdata_i[27]} {gt0_rxdata_i[28]} {gt0_rxdata_i[29]} {gt0_rxdata_i[30]} {gt0_rxdata_i[31]} {gt0_rxdata_i[32]} {gt0_rxdata_i[33]} {gt0_rxdata_i[34]} {gt0_rxdata_i[35]} {gt0_rxdata_i[36]} {gt0_rxdata_i[37]} {gt0_rxdata_i[38]} {gt0_rxdata_i[39]} {gt0_rxdata_i[40]} {gt0_rxdata_i[41]} {gt0_rxdata_i[42]} {gt0_rxdata_i[43]} {gt0_rxdata_i[44]} {gt0_rxdata_i[45]} {gt0_rxdata_i[46]} {gt0_rxdata_i[47]} {gt0_rxdata_i[48]} {gt0_rxdata_i[49]} {gt0_rxdata_i[50]} {gt0_rxdata_i[51]} {gt0_rxdata_i[52]} {gt0_rxdata_i[53]} {gt0_rxdata_i[54]} {gt0_rxdata_i[55]} {gt0_rxdata_i[56]} {gt0_rxdata_i[57]} {gt0_rxdata_i[58]} {gt0_rxdata_i[59]} {gt0_rxdata_i[60]} {gt0_rxdata_i[61]} {gt0_rxdata_i[62]} {gt0_rxdata_i[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {dout[0]} {dout[1]} {dout[2]} {dout[3]} {dout[4]} {dout[5]} {dout[6]} {dout[7]} {dout[8]} {dout[9]} {dout[10]} {dout[11]} {dout[12]} {dout[13]} {dout[14]} {dout[15]} {dout[16]} {dout[17]} {dout[18]} {dout[19]} {dout[20]} {dout[21]} {dout[22]} {dout[23]} {dout[24]} {dout[25]} {dout[26]} {dout[27]} {dout[28]} {dout[29]} {dout[30]} {dout[31]} {dout[32]} {dout[33]} {dout[34]} {dout[35]} {dout[36]} {dout[37]} {dout[38]} {dout[39]} {dout[40]} {dout[41]} {dout[42]} {dout[43]} {dout[44]} {dout[45]} {dout[46]} {dout[47]} {dout[48]} {dout[49]} {dout[50]} {dout[51]} {dout[52]} {dout[53]} {dout[54]} {dout[55]} {dout[56]} {dout[57]} {dout[58]} {dout[59]} {dout[60]} {dout[61]} {dout[62]} {dout[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 9 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {searchedFrames[0]} {searchedFrames[1]} {searchedFrames[2]} {searchedFrames[3]} {searchedFrames[4]} {searchedFrames[5]} {searchedFrames[6]} {searchedFrames[7]} {searchedFrames[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 64 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {errorBits[0]} {errorBits[1]} {errorBits[2]} {errorBits[3]} {errorBits[4]} {errorBits[5]} {errorBits[6]} {errorBits[7]} {errorBits[8]} {errorBits[9]} {errorBits[10]} {errorBits[11]} {errorBits[12]} {errorBits[13]} {errorBits[14]} {errorBits[15]} {errorBits[16]} {errorBits[17]} {errorBits[18]} {errorBits[19]} {errorBits[20]} {errorBits[21]} {errorBits[22]} {errorBits[23]} {errorBits[24]} {errorBits[25]} {errorBits[26]} {errorBits[27]} {errorBits[28]} {errorBits[29]} {errorBits[30]} {errorBits[31]} {errorBits[32]} {errorBits[33]} {errorBits[34]} {errorBits[35]} {errorBits[36]} {errorBits[37]} {errorBits[38]} {errorBits[39]} {errorBits[40]} {errorBits[41]} {errorBits[42]} {errorBits[43]} {errorBits[44]} {errorBits[45]} {errorBits[46]} {errorBits[47]} {errorBits[48]} {errorBits[49]} {errorBits[50]} {errorBits[51]} {errorBits[52]} {errorBits[53]} {errorBits[54]} {errorBits[55]} {errorBits[56]} {errorBits[57]} {errorBits[58]} {errorBits[59]} {errorBits[60]} {errorBits[61]} {errorBits[62]} {errorBits[63]} ]]
create_debug_port u_ila_0 probe
set_property port_width 7 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {errorCounter[0]} {errorCounter[1]} {errorCounter[2]} {errorCounter[3]} {errorCounter[4]} {errorCounter[5]} {errorCounter[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list aligned ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list bypass ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list errorFlag ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list gt0_rxusrclk2_i ]]
set_property port_width 64 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {gt0_txdata_i[0]} {gt0_txdata_i[1]} {gt0_txdata_i[2]} {gt0_txdata_i[3]} {gt0_txdata_i[4]} {gt0_txdata_i[5]} {gt0_txdata_i[6]} {gt0_txdata_i[7]} {gt0_txdata_i[8]} {gt0_txdata_i[9]} {gt0_txdata_i[10]} {gt0_txdata_i[11]} {gt0_txdata_i[12]} {gt0_txdata_i[13]} {gt0_txdata_i[14]} {gt0_txdata_i[15]} {gt0_txdata_i[16]} {gt0_txdata_i[17]} {gt0_txdata_i[18]} {gt0_txdata_i[19]} {gt0_txdata_i[20]} {gt0_txdata_i[21]} {gt0_txdata_i[22]} {gt0_txdata_i[23]} {gt0_txdata_i[24]} {gt0_txdata_i[25]} {gt0_txdata_i[26]} {gt0_txdata_i[27]} {gt0_txdata_i[28]} {gt0_txdata_i[29]} {gt0_txdata_i[30]} {gt0_txdata_i[31]} {gt0_txdata_i[32]} {gt0_txdata_i[33]} {gt0_txdata_i[34]} {gt0_txdata_i[35]} {gt0_txdata_i[36]} {gt0_txdata_i[37]} {gt0_txdata_i[38]} {gt0_txdata_i[39]} {gt0_txdata_i[40]} {gt0_txdata_i[41]} {gt0_txdata_i[42]} {gt0_txdata_i[43]} {gt0_txdata_i[44]} {gt0_txdata_i[45]} {gt0_txdata_i[46]} {gt0_txdata_i[47]} {gt0_txdata_i[48]} {gt0_txdata_i[49]} {gt0_txdata_i[50]} {gt0_txdata_i[51]} {gt0_txdata_i[52]} {gt0_txdata_i[53]} {gt0_txdata_i[54]} {gt0_txdata_i[55]} {gt0_txdata_i[56]} {gt0_txdata_i[57]} {gt0_txdata_i[58]} {gt0_txdata_i[59]} {gt0_txdata_i[60]} {gt0_txdata_i[61]} {gt0_txdata_i[62]} {gt0_txdata_i[63]} ]]
create_debug_port u_ila_1 probe
set_property port_width 7 [get_debug_ports u_ila_1/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {errorCount_to_check_source[0]} {errorCount_to_check_source[1]} {errorCount_to_check_source[2]} {errorCount_to_check_source[3]} {errorCount_to_check_source[4]} {errorCount_to_check_source[5]} {errorCount_to_check_source[6]} ]]
create_debug_port u_ila_1 probe
set_property port_width 64 [get_debug_ports u_ila_1/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {map_dout[0]} {map_dout[1]} {map_dout[2]} {map_dout[3]} {map_dout[4]} {map_dout[5]} {map_dout[6]} {map_dout[7]} {map_dout[8]} {map_dout[9]} {map_dout[10]} {map_dout[11]} {map_dout[12]} {map_dout[13]} {map_dout[14]} {map_dout[15]} {map_dout[16]} {map_dout[17]} {map_dout[18]} {map_dout[19]} {map_dout[20]} {map_dout[21]} {map_dout[22]} {map_dout[23]} {map_dout[24]} {map_dout[25]} {map_dout[26]} {map_dout[27]} {map_dout[28]} {map_dout[29]} {map_dout[30]} {map_dout[31]} {map_dout[32]} {map_dout[33]} {map_dout[34]} {map_dout[35]} {map_dout[36]} {map_dout[37]} {map_dout[38]} {map_dout[39]} {map_dout[40]} {map_dout[41]} {map_dout[42]} {map_dout[43]} {map_dout[44]} {map_dout[45]} {map_dout[46]} {map_dout[47]} {map_dout[48]} {map_dout[49]} {map_dout[50]} {map_dout[51]} {map_dout[52]} {map_dout[53]} {map_dout[54]} {map_dout[55]} {map_dout[56]} {map_dout[57]} {map_dout[58]} {map_dout[59]} {map_dout[60]} {map_dout[61]} {map_dout[62]} {map_dout[63]} ]]
create_debug_port u_ila_1 probe
set_property port_width 64 [get_debug_ports u_ila_1/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {prbs_from_check_to_check_source[0]} {prbs_from_check_to_check_source[1]} {prbs_from_check_to_check_source[2]} {prbs_from_check_to_check_source[3]} {prbs_from_check_to_check_source[4]} {prbs_from_check_to_check_source[5]} {prbs_from_check_to_check_source[6]} {prbs_from_check_to_check_source[7]} {prbs_from_check_to_check_source[8]} {prbs_from_check_to_check_source[9]} {prbs_from_check_to_check_source[10]} {prbs_from_check_to_check_source[11]} {prbs_from_check_to_check_source[12]} {prbs_from_check_to_check_source[13]} {prbs_from_check_to_check_source[14]} {prbs_from_check_to_check_source[15]} {prbs_from_check_to_check_source[16]} {prbs_from_check_to_check_source[17]} {prbs_from_check_to_check_source[18]} {prbs_from_check_to_check_source[19]} {prbs_from_check_to_check_source[20]} {prbs_from_check_to_check_source[21]} {prbs_from_check_to_check_source[22]} {prbs_from_check_to_check_source[23]} {prbs_from_check_to_check_source[24]} {prbs_from_check_to_check_source[25]} {prbs_from_check_to_check_source[26]} {prbs_from_check_to_check_source[27]} {prbs_from_check_to_check_source[28]} {prbs_from_check_to_check_source[29]} {prbs_from_check_to_check_source[30]} {prbs_from_check_to_check_source[31]} {prbs_from_check_to_check_source[32]} {prbs_from_check_to_check_source[33]} {prbs_from_check_to_check_source[34]} {prbs_from_check_to_check_source[35]} {prbs_from_check_to_check_source[36]} {prbs_from_check_to_check_source[37]} {prbs_from_check_to_check_source[38]} {prbs_from_check_to_check_source[39]} {prbs_from_check_to_check_source[40]} {prbs_from_check_to_check_source[41]} {prbs_from_check_to_check_source[42]} {prbs_from_check_to_check_source[43]} {prbs_from_check_to_check_source[44]} {prbs_from_check_to_check_source[45]} {prbs_from_check_to_check_source[46]} {prbs_from_check_to_check_source[47]} {prbs_from_check_to_check_source[48]} {prbs_from_check_to_check_source[49]} {prbs_from_check_to_check_source[50]} {prbs_from_check_to_check_source[51]} {prbs_from_check_to_check_source[52]} {prbs_from_check_to_check_source[53]} {prbs_from_check_to_check_source[54]} {prbs_from_check_to_check_source[55]} {prbs_from_check_to_check_source[56]} {prbs_from_check_to_check_source[57]} {prbs_from_check_to_check_source[58]} {prbs_from_check_to_check_source[59]} {prbs_from_check_to_check_source[60]} {prbs_from_check_to_check_source[61]} {prbs_from_check_to_check_source[62]} {prbs_from_check_to_check_source[63]} ]]
create_debug_port u_ila_1 probe
set_property port_width 64 [get_debug_ports u_ila_1/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list {shifter_dout[0]} {shifter_dout[1]} {shifter_dout[2]} {shifter_dout[3]} {shifter_dout[4]} {shifter_dout[5]} {shifter_dout[6]} {shifter_dout[7]} {shifter_dout[8]} {shifter_dout[9]} {shifter_dout[10]} {shifter_dout[11]} {shifter_dout[12]} {shifter_dout[13]} {shifter_dout[14]} {shifter_dout[15]} {shifter_dout[16]} {shifter_dout[17]} {shifter_dout[18]} {shifter_dout[19]} {shifter_dout[20]} {shifter_dout[21]} {shifter_dout[22]} {shifter_dout[23]} {shifter_dout[24]} {shifter_dout[25]} {shifter_dout[26]} {shifter_dout[27]} {shifter_dout[28]} {shifter_dout[29]} {shifter_dout[30]} {shifter_dout[31]} {shifter_dout[32]} {shifter_dout[33]} {shifter_dout[34]} {shifter_dout[35]} {shifter_dout[36]} {shifter_dout[37]} {shifter_dout[38]} {shifter_dout[39]} {shifter_dout[40]} {shifter_dout[41]} {shifter_dout[42]} {shifter_dout[43]} {shifter_dout[44]} {shifter_dout[45]} {shifter_dout[46]} {shifter_dout[47]} {shifter_dout[48]} {shifter_dout[49]} {shifter_dout[50]} {shifter_dout[51]} {shifter_dout[52]} {shifter_dout[53]} {shifter_dout[54]} {shifter_dout[55]} {shifter_dout[56]} {shifter_dout[57]} {shifter_dout[58]} {shifter_dout[59]} {shifter_dout[60]} {shifter_dout[61]} {shifter_dout[62]} {shifter_dout[63]} ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list gtwizard_0_exdes_i/rxresetdone_vio_i ]]
create_debug_port u_ila_1 probe
set_property port_width 1 [get_debug_ports u_ila_1/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list gtwizard_0_exdes_i/soft_reset_vio_i ]]
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1592.594 ; gain = 0.000
[Fri Jul  9 13:55:15 2021] Launched impl_1...
Run output will be captured here: C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-15:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1610.406 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203A0FD8AA
set_property PROGRAM.FILE {C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.runs/impl_1/PRBS7_top.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.runs/impl_1/PRBS7_top.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.runs/impl_1/PRBS7_top.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 VIO core(s).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_0' at location 'uuid_23E7D65A79BC59F7BC47406C1714DFAE' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'u_ila_1' at location 'uuid_3B505A030738513C98471D25F5B1F848' from probes file, since it cannot be found on the programmed device.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7k325t_0 and the probes file(s) C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.runs/impl_1/PRBS7_top.ltx.
The device design has 1 ILA core(s) and 1 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
set_property PROBES.FILE {C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.runs/impl_1/PRBS7_top.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.runs/impl_1/PRBS7_top.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.runs/impl_1/PRBS7_top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3144.230 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 2 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_2 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_1"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Jul-09 14:00:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Jul-09 14:00:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Jul-09 14:03:15
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Jul-09 14:03:15
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Jul-09 14:03:20
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Jul-09 14:03:20
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Jul-09 14:03:28
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Jul-09 14:03:28
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_1"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_2' trigger was armed at 2021-Jul-09 14:06:33
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_1"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"u_ila_1"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_2' triggered at 2021-Jul-09 14:06:33
INFO: [Labtools 27-3304] ILA Waveform data saved to file C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.hw/backup/hw_ila_data_2.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
save_wave_config {C:/Lily_Zhang/GBS20V1/Elijah/git_repo/Xilinx_serdes_test_xpr/serdes_test/serdes_test.hw/hw_1/wave/hw_ila_data_2/hw_ila_data_2.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jul  9 15:23:24 2021...
