{
  "module_name": "cyber2000fb.h",
  "hash_id": "1c6951c92a362608e8ebdbbc0e9a3db1c5be248b8088771874f7a0546d404ba4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/video/fbdev/cyber2000fb.h",
  "human_readable_source": " \n \n\n \n#define MMIO_OFFSET\t0x00800000\n#define MMIO_SIZE\t0x000c0000\n\n#define NR_PALETTE\t256\n\n#if defined(DEBUG) && defined(CONFIG_DEBUG_LL)\nstatic void debug_printf(char *fmt, ...)\n{\n\textern void printascii(const char *);\n\tchar buffer[128];\n\tva_list ap;\n\n\tva_start(ap, fmt);\n\tvsprintf(buffer, fmt, ap);\n\tva_end(ap);\n\n\tprintascii(buffer);\n}\n#else\n#define debug_printf(x...) do { } while (0)\n#endif\n\n#define RAMDAC_RAMPWRDN\t\t0x01\n#define RAMDAC_DAC8BIT\t\t0x02\n#define RAMDAC_VREFEN\t\t0x04\n#define RAMDAC_BYPASS\t\t0x10\n#define RAMDAC_DACPWRDN\t\t0x40\n\n#define EXT_CRT_VRTOFL\t\t0x11\n#define EXT_CRT_VRTOFL_LINECOMP10\t0x10\n#define EXT_CRT_VRTOFL_INTERLACE\t0x20\n\n#define EXT_CRT_IRQ\t\t0x12\n#define EXT_CRT_IRQ_ENABLE\t\t0x01\n#define EXT_CRT_IRQ_ACT_HIGH\t\t0x04\n\n#define EXT_CRT_TEST\t\t0x13\n\n#define EXT_SYNC_CTL\t\t0x16\n#define EXT_SYNC_CTL_HS_NORMAL\t\t0x00\n#define EXT_SYNC_CTL_HS_0\t\t0x01\n#define EXT_SYNC_CTL_HS_1\t\t0x02\n#define EXT_SYNC_CTL_HS_HSVS\t\t0x03\n#define EXT_SYNC_CTL_VS_NORMAL\t\t0x00\n#define EXT_SYNC_CTL_VS_0\t\t0x04\n#define EXT_SYNC_CTL_VS_1\t\t0x08\n#define EXT_SYNC_CTL_VS_COMP\t\t0x0c\n\n#define EXT_BUS_CTL\t\t0x30\n#define EXT_BUS_CTL_LIN_1MB\t\t0x00\n#define EXT_BUS_CTL_LIN_2MB\t\t0x01\n#define EXT_BUS_CTL_LIN_4MB\t\t0x02\n#define EXT_BUS_CTL_ZEROWAIT\t\t0x04\n#define EXT_BUS_CTL_PCIBURST_WRITE\t0x20\n#define EXT_BUS_CTL_PCIBURST_READ\t0x80\t \n\n#define EXT_SEG_WRITE_PTR\t0x31\n#define EXT_SEG_READ_PTR\t0x32\n#define EXT_BIU_MISC\t\t0x33\n#define EXT_BIU_MISC_LIN_ENABLE\t\t0x01\n#define EXT_BIU_MISC_COP_ENABLE\t\t0x04\n#define EXT_BIU_MISC_COP_BFC\t\t0x08\n\n#define EXT_FUNC_CTL\t\t0x3c\n#define EXT_FUNC_CTL_EXTREGENBL\t\t0x80\t \n\n#define PCI_BM_CTL\t\t0x3e\n#define PCI_BM_CTL_ENABLE\t\t0x01\t \n#define PCI_BM_CTL_BURST\t\t0x02\t \n#define PCI_BM_CTL_BACK2BACK\t\t0x04\t \n#define PCI_BM_CTL_DUMMY\t\t0x08\t \n\n#define X_V2_VID_MEM_START\t0x40\n#define X_V2_VID_SRC_WIDTH\t0x43\n#define X_V2_X_START\t\t0x45\n#define X_V2_X_END\t\t0x47\n#define X_V2_Y_START\t\t0x49\n#define X_V2_Y_END\t\t0x4b\n#define X_V2_VID_SRC_WIN_WIDTH\t0x4d\n\n#define Y_V2_DDA_X_INC\t\t0x43\n#define Y_V2_DDA_Y_INC\t\t0x47\n#define Y_V2_VID_FIFO_CTL\t0x49\n#define Y_V2_VID_FMT\t\t0x4b\n#define Y_V2_VID_DISP_CTL1\t0x4c\n#define Y_V2_VID_FIFO_CTL1\t0x4d\n\n#define J_X2_VID_MEM_START\t0x40\n#define J_X2_VID_SRC_WIDTH\t0x43\n#define J_X2_X_START\t\t0x47\n#define J_X2_X_END\t\t0x49\n#define J_X2_Y_START\t\t0x4b\n#define J_X2_Y_END\t\t0x4d\n#define J_X2_VID_SRC_WIN_WIDTH\t0x4f\n\n#define K_X2_DDA_X_INIT\t\t0x40\n#define K_X2_DDA_X_INC\t\t0x42\n#define K_X2_DDA_Y_INIT\t\t0x44\n#define K_X2_DDA_Y_INC\t\t0x46\n#define K_X2_VID_FMT\t\t0x48\n#define K_X2_VID_DISP_CTL1\t0x49\n\n#define K_CAP_X2_CTL1\t\t0x49\n\n#define CURS_H_START\t\t0x50\n#define CURS_H_PRESET\t\t0x52\n#define CURS_V_START\t\t0x53\n#define CURS_V_PRESET\t\t0x55\n#define CURS_CTL\t\t0x56\n\n#define EXT_ATTRIB_CTL\t\t0x57\n#define EXT_ATTRIB_CTL_EXT\t\t0x01\n\n#define EXT_OVERSCAN_RED\t0x58\n#define EXT_OVERSCAN_GREEN\t0x59\n#define EXT_OVERSCAN_BLUE\t0x5a\n\n#define CAP_X_START\t\t0x60\n#define CAP_X_END\t\t0x62\n#define CAP_Y_START\t\t0x64\n#define CAP_Y_END\t\t0x66\n#define CAP_DDA_X_INIT\t\t0x68\n#define CAP_DDA_X_INC\t\t0x6a\n#define CAP_DDA_Y_INIT\t\t0x6c\n#define CAP_DDA_Y_INC\t\t0x6e\n\n#define EXT_MEM_CTL0\t\t0x70\n#define EXT_MEM_CTL0_7CLK\t\t0x01\n#define EXT_MEM_CTL0_RAS_1\t\t0x02\n#define EXT_MEM_CTL0_RAS2CAS_1\t\t0x04\n#define EXT_MEM_CTL0_MULTCAS\t\t0x08\n#define EXT_MEM_CTL0_ASYM\t\t0x10\n#define EXT_MEM_CTL0_CAS1ON\t\t0x20\n#define EXT_MEM_CTL0_FIFOFLUSH\t\t0x40\n#define EXT_MEM_CTL0_SEQRESET\t\t0x80\n\n#define EXT_MEM_CTL1\t\t0x71\n#define EXT_MEM_CTL1_PAR\t\t0x00\n#define EXT_MEM_CTL1_SERPAR\t\t0x01\n#define EXT_MEM_CTL1_SER\t\t0x03\n#define EXT_MEM_CTL1_SYNC\t\t0x04\n#define EXT_MEM_CTL1_VRAM\t\t0x08\n#define EXT_MEM_CTL1_4K_REFRESH\t\t0x10\n#define EXT_MEM_CTL1_256Kx4\t\t0x00\n#define EXT_MEM_CTL1_512Kx8\t\t0x40\n#define EXT_MEM_CTL1_1Mx16\t\t0x60\n\n#define EXT_MEM_CTL2\t\t0x72\n#define MEM_CTL2_SIZE_1MB\t\t0x00\n#define MEM_CTL2_SIZE_2MB\t\t0x01\n#define MEM_CTL2_SIZE_4MB\t\t0x02\n#define MEM_CTL2_SIZE_MASK\t\t0x03\n#define MEM_CTL2_64BIT\t\t\t0x04\n\n#define EXT_HIDDEN_CTL1\t\t0x73\n\n#define EXT_FIFO_CTL\t\t0x74\n\n#define EXT_SEQ_MISC\t\t0x77\n#define EXT_SEQ_MISC_8\t\t\t0x01\n#define EXT_SEQ_MISC_16_RGB565\t\t0x02\n#define EXT_SEQ_MISC_32\t\t\t0x03\n#define EXT_SEQ_MISC_24_RGB888\t\t0x04\n#define EXT_SEQ_MISC_16_RGB555\t\t0x06\n#define EXT_SEQ_MISC_8_RGB332\t\t0x09\n#define EXT_SEQ_MISC_16_RGB444\t\t0x0a\n\n#define EXT_HIDDEN_CTL4\t\t0x7a\n\n#define CURS_MEM_START\t\t0x7e\t\t \n\n#define CAP_PIP_X_START\t\t0x80\n#define CAP_PIP_X_END\t\t0x82\n#define CAP_PIP_Y_START\t\t0x84\n#define CAP_PIP_Y_END\t\t0x86\n\n#define EXT_CAP_CTL1\t\t0x88\n\n#define EXT_CAP_CTL2\t\t0x89\n#define EXT_CAP_CTL2_ODDFRAMEIRQ\t0x01\n#define EXT_CAP_CTL2_ANYFRAMEIRQ\t0x02\n\n#define BM_CTRL0\t\t0x9c\n#define BM_CTRL1\t\t0x9d\n\n#define EXT_CAP_MODE1\t\t0xa4\n#define EXT_CAP_MODE1_8BIT\t\t0x01\t \n#define EXT_CAP_MODE1_CCIR656\t\t0x02\t \n#define EXT_CAP_MODE1_IGNOREVGT\t\t0x04\t \n#define EXT_CAP_MODE1_ALTFIFO\t\t0x10\t \n#define EXT_CAP_MODE1_SWAPUV\t\t0x20\t \n#define EXT_CAP_MODE1_MIRRORY\t\t0x40\t \n#define EXT_CAP_MODE1_MIRRORX\t\t0x80\t \n\n#define EXT_CAP_MODE2\t\t0xa5\n#define EXT_CAP_MODE2_CCIRINVOE\t\t0x01\n#define EXT_CAP_MODE2_CCIRINVVGT\t0x02\n#define EXT_CAP_MODE2_CCIRINVHGT\t0x04\n#define EXT_CAP_MODE2_CCIRINVDG\t\t0x08\n#define EXT_CAP_MODE2_DATEND\t\t0x10\n#define EXT_CAP_MODE2_CCIRDGH\t\t0x20\n#define EXT_CAP_MODE2_FIXSONY\t\t0x40\n#define EXT_CAP_MODE2_SYNCFREEZE\t0x80\n\n#define EXT_TV_CTL\t\t0xae\n\n#define EXT_DCLK_MULT\t\t0xb0\n#define EXT_DCLK_DIV\t\t0xb1\n#define EXT_DCLK_DIV_VFSEL\t\t0x20\n#define EXT_MCLK_MULT\t\t0xb2\n#define EXT_MCLK_DIV\t\t0xb3\n\n#define EXT_LATCH1\t\t0xb5\n#define EXT_LATCH1_VAFC_EN\t\t0x01\t \n\n#define EXT_FEATURE\t\t0xb7\n#define EXT_FEATURE_BUS_MASK\t\t0x07\t \n#define EXT_FEATURE_BUS_PCI\t\t0x00\n#define EXT_FEATURE_BUS_VL_STD\t\t0x04\n#define EXT_FEATURE_BUS_VL_LINEAR\t0x05\n#define EXT_FEATURE_1682\t\t0x20\t \n\n#define EXT_LATCH2\t\t0xb6\n#define EXT_LATCH2_I2C_CLKEN\t\t0x10\n#define EXT_LATCH2_I2C_CLK\t\t0x20\n#define EXT_LATCH2_I2C_DATEN\t\t0x40\n#define EXT_LATCH2_I2C_DAT\t\t0x80\n\n#define EXT_XT_CTL\t\t0xbe\n#define EXT_XT_CAP16\t\t\t0x04\n#define EXT_XT_LINEARFB\t\t\t0x08\n#define EXT_XT_PAL\t\t\t0x10\n\n#define EXT_MEM_START\t\t0xc0\t\t \n#define HOR_PHASE_SHIFT\t\t0xc2\t\t \n#define EXT_SRC_WIDTH\t\t0xc3\t\t \n#define EXT_SRC_HEIGHT\t\t0xc4\t\t \n#define EXT_X_START\t\t0xc5\t\t \n#define EXT_X_END\t\t0xc7\t\t \n#define EXT_Y_START\t\t0xc9\t\t \n#define EXT_Y_END\t\t0xcb\t\t \n#define EXT_SRC_WIN_WIDTH\t0xcd\t\t \n#define EXT_COLOUR_COMPARE\t0xce\t\t \n#define EXT_DDA_X_INIT\t\t0xd1\t\t \n#define EXT_DDA_X_INC\t\t0xd3\t\t \n#define EXT_DDA_Y_INIT\t\t0xd5\t\t \n#define EXT_DDA_Y_INC\t\t0xd7\t\t \n\n#define EXT_VID_FIFO_CTL\t0xd9\n\n#define EXT_VID_FMT\t\t0xdb\n#define EXT_VID_FMT_YUV422\t\t0x00\t \n#define EXT_VID_FMT_RGB555\t\t0x01\n#define EXT_VID_FMT_RGB565\t\t0x02\n#define EXT_VID_FMT_RGB888_24\t\t0x03\n#define EXT_VID_FMT_RGB888_32\t\t0x04\n#define EXT_VID_FMT_RGB8\t\t0x05\n#define EXT_VID_FMT_RGB4444\t\t0x06\n#define EXT_VID_FMT_RGB8T\t\t0x07\n#define EXT_VID_FMT_DUP_PIX_ZOON\t0x08\t \n#define EXT_VID_FMT_MOD_3RD_PIX\t\t0x20\t \n#define EXT_VID_FMT_DBL_H_PIX\t\t0x40\t \n#define EXT_VID_FMT_YUV128\t\t0x80\t \n\n#define EXT_VID_DISP_CTL1\t0xdc\n#define EXT_VID_DISP_CTL1_INTRAM\t0x01\t \n#define EXT_VID_DISP_CTL1_IGNORE_CCOMP\t0x02\t \n#define EXT_VID_DISP_CTL1_NOCLIP\t0x04\t \n#define EXT_VID_DISP_CTL1_UV_AVG\t0x08\t \n#define EXT_VID_DISP_CTL1_Y128\t\t0x10\t \n#define EXT_VID_DISP_CTL1_VINTERPOL_OFF\t0x20\t \n#define EXT_VID_DISP_CTL1_FULL_WIN\t0x40\t \n#define EXT_VID_DISP_CTL1_ENABLE_WINDOW\t0x80\t \n\n#define EXT_VID_FIFO_CTL1\t0xdd\n#define EXT_VID_FIFO_CTL1_OE_HIGH\t0x02\n#define EXT_VID_FIFO_CTL1_INTERLEAVE\t0x04\t \n\n#define EXT_ROM_UCB4GH\t\t0xe5\n#define EXT_ROM_UCB4GH_FREEZE\t\t0x02\t \n#define EXT_ROM_UCB4GH_ODDFRAME\t\t0x04\t \n#define EXT_ROM_UCB4GH_1HL\t\t0x08\t \n#define EXT_ROM_UCB4GH_ODD\t\t0x10\t \n#define EXT_ROM_UCB4GH_INTSTAT\t\t0x20\t \n\n#define VFAC_CTL1\t\t0xe8\n#define VFAC_CTL1_CAPTURE\t\t0x01\t \n#define VFAC_CTL1_VFAC_ENABLE\t\t0x02\t \n#define VFAC_CTL1_FREEZE_CAPTURE\t0x04\t \n#define VFAC_CTL1_FREEZE_CAPTURE_SYNC\t0x08\t \n#define VFAC_CTL1_VALIDFRAME_SRC\t0x10\t \n#define VFAC_CTL1_PHILIPS\t\t0x40\t \n#define VFAC_CTL1_MODVINTERPOLCLK\t0x80\t \n\n#define VFAC_CTL2\t\t0xe9\n#define VFAC_CTL2_INVERT_VIDDATAVALID\t0x01\t \n#define VFAC_CTL2_INVERT_GRAPHREADY\t0x02\t \n#define VFAC_CTL2_INVERT_DATACLK\t0x04\t \n#define VFAC_CTL2_INVERT_HSYNC\t\t0x08\t \n#define VFAC_CTL2_INVERT_VSYNC\t\t0x10\t \n#define VFAC_CTL2_INVERT_FRAME\t\t0x20\t \n#define VFAC_CTL2_INVERT_BLANK\t\t0x40\t \n#define VFAC_CTL2_INVERT_OVSYNC\t\t0x80\t \n\n#define VFAC_CTL3\t\t0xea\n#define VFAC_CTL3_CAP_LARGE_FIFO\t0x01\t \n#define VFAC_CTL3_CAP_INTERLACE\t\t0x02\t \n#define VFAC_CTL3_CAP_HOLD_4NS\t\t0x00\t \n#define VFAC_CTL3_CAP_HOLD_2NS\t\t0x04\t \n#define VFAC_CTL3_CAP_HOLD_6NS\t\t0x08\t \n#define VFAC_CTL3_CAP_HOLD_0NS\t\t0x0c\t \n#define VFAC_CTL3_CHROMAKEY\t\t0x20\t \n#define VFAC_CTL3_CAP_IRQ\t\t0x40\t \n\n#define CAP_MEM_START\t\t0xeb\t\t \n#define CAP_MAP_WIDTH\t\t0xed\t\t \n#define CAP_PITCH\t\t0xee\t\t \n\n#define CAP_CTL_MISC\t\t0xef\n#define CAP_CTL_MISC_HDIV\t\t0x01\n#define CAP_CTL_MISC_HDIV4\t\t0x02\n#define CAP_CTL_MISC_ODDEVEN\t\t0x04\n#define CAP_CTL_MISC_HSYNCDIV2\t\t0x08\n#define CAP_CTL_MISC_SYNCTZHIGH\t\t0x10\n#define CAP_CTL_MISC_SYNCTZOR\t\t0x20\n#define CAP_CTL_MISC_DISPUSED\t\t0x80\n\n#define REG_BANK\t\t0xfa\n#define REG_BANK_X\t\t\t0x00\n#define REG_BANK_Y\t\t\t0x01\n#define REG_BANK_W\t\t\t0x02\n#define REG_BANK_T\t\t\t0x03\n#define REG_BANK_J\t\t\t0x04\n#define REG_BANK_K\t\t\t0x05\n\n \n#define BM_VID_ADDR_LOW\t\t0xbc040\n#define BM_VID_ADDR_HIGH\t0xbc044\n#define BM_ADDRESS_LOW\t\t0xbc080\n#define BM_ADDRESS_HIGH\t\t0xbc084\n#define BM_LENGTH\t\t0xbc088\n#define BM_CONTROL\t\t0xbc08c\n#define BM_CONTROL_ENABLE\t\t0x01\t \n#define BM_CONTROL_IRQEN\t\t0x02\t \n#define BM_CONTROL_INIT\t\t\t0x04\t \n#define BM_COUNT\t\t0xbc090\t\t \n\n \n#define TV_VBLANK_EVEN_START\t0xbe43c\n#define TV_VBLANK_EVEN_END\t0xbe440\n#define TV_VBLANK_ODD_START\t0xbe444\n#define TV_VBLANK_ODD_END\t0xbe448\n#define TV_SYNC_YGAIN\t\t0xbe44c\n#define TV_UV_GAIN\t\t0xbe450\n#define TV_PED_UVDET\t\t0xbe454\n#define TV_UV_BURST_AMP\t\t0xbe458\n#define TV_HSYNC_START\t\t0xbe45c\n#define TV_HSYNC_END\t\t0xbe460\n#define TV_Y_DELAY1\t\t0xbe464\n#define TV_Y_DELAY2\t\t0xbe468\n#define TV_UV_DELAY1\t\t0xbe46c\n#define TV_BURST_START\t\t0xbe470\n#define TV_BURST_END\t\t0xbe474\n#define TV_HBLANK_START\t\t0xbe478\n#define TV_HBLANK_END\t\t0xbe47c\n#define TV_PED_EVEN_START\t0xbe480\n#define TV_PED_EVEN_END\t\t0xbe484\n#define TV_PED_ODD_START\t0xbe488\n#define TV_PED_ODD_END\t\t0xbe48c\n#define TV_VSYNC_EVEN_START\t0xbe490\n#define TV_VSYNC_EVEN_END\t0xbe494\n#define TV_VSYNC_ODD_START\t0xbe498\n#define TV_VSYNC_ODD_END\t0xbe49c\n#define TV_SCFL\t\t\t0xbe4a0\n#define TV_SCFH\t\t\t0xbe4a4\n#define TV_SCP\t\t\t0xbe4a8\n#define TV_DELAYBYPASS\t\t0xbe4b4\n#define TV_EQL_END\t\t0xbe4bc\n#define TV_SERR_START\t\t0xbe4c0\n#define TV_SERR_END\t\t0xbe4c4\n#define TV_CTL\t\t\t0xbe4dc\t \n#define TV_VSYNC_VGA_HS\t\t0xbe4e8\n#define TV_FLICK_XMIN\t\t0xbe514\n#define TV_FLICK_XMAX\t\t0xbe518\n#define TV_FLICK_YMIN\t\t0xbe51c\n#define TV_FLICK_YMAX\t\t0xbe520\n\n \n#define CO_REG_CONTROL\t\t0xbf011\n#define CO_CTRL_BUSY\t\t\t0x80\n#define CO_CTRL_CMDFULL\t\t\t0x04\n#define CO_CTRL_FIFOEMPTY\t\t0x02\n#define CO_CTRL_READY\t\t\t0x01\n\n#define CO_REG_SRC_WIDTH\t0xbf018\n#define CO_REG_PIXFMT\t\t0xbf01c\n#define CO_PIXFMT_32BPP\t\t\t0x03\n#define CO_PIXFMT_24BPP\t\t\t0x02\n#define CO_PIXFMT_16BPP\t\t\t0x01\n#define CO_PIXFMT_8BPP\t\t\t0x00\n\n#define CO_REG_FGMIX\t\t0xbf048\n#define CO_FG_MIX_ZERO\t\t\t0x00\n#define CO_FG_MIX_SRC_AND_DST\t\t0x01\n#define CO_FG_MIX_SRC_AND_NDST\t\t0x02\n#define CO_FG_MIX_SRC\t\t\t0x03\n#define CO_FG_MIX_NSRC_AND_DST\t\t0x04\n#define CO_FG_MIX_DST\t\t\t0x05\n#define CO_FG_MIX_SRC_XOR_DST\t\t0x06\n#define CO_FG_MIX_SRC_OR_DST\t\t0x07\n#define CO_FG_MIX_NSRC_AND_NDST\t\t0x08\n#define CO_FG_MIX_SRC_XOR_NDST\t\t0x09\n#define CO_FG_MIX_NDST\t\t\t0x0a\n#define CO_FG_MIX_SRC_OR_NDST\t\t0x0b\n#define CO_FG_MIX_NSRC\t\t\t0x0c\n#define CO_FG_MIX_NSRC_OR_DST\t\t0x0d\n#define CO_FG_MIX_NSRC_OR_NDST\t\t0x0e\n#define CO_FG_MIX_ONES\t\t\t0x0f\n\n#define CO_REG_FGCOLOUR\t\t0xbf058\n#define CO_REG_BGCOLOUR\t\t0xbf05c\n#define CO_REG_PIXWIDTH\t\t0xbf060\n#define CO_REG_PIXHEIGHT\t0xbf062\n#define CO_REG_X_PHASE\t\t0xbf078\n#define CO_REG_CMD_L\t\t0xbf07c\n#define CO_CMD_L_PATTERN_FGCOL\t\t0x8000\n#define CO_CMD_L_INC_LEFT\t\t0x0004\n#define CO_CMD_L_INC_UP\t\t\t0x0002\n\n#define CO_REG_CMD_H\t\t0xbf07e\n#define CO_CMD_H_BGSRCMAP\t\t0x8000\t \n#define CO_CMD_H_FGSRCMAP\t\t0x2000\t \n#define CO_CMD_H_BLITTER\t\t0x0800\n\n#define CO_REG_SRC1_PTR\t\t0xbf170\n#define CO_REG_SRC2_PTR\t\t0xbf174\n#define CO_REG_DEST_PTR\t\t0xbf178\n#define CO_REG_DEST_WIDTH\t0xbf218\n\n \nstruct cfb_info;\n\nstruct cyberpro_info {\n\tstruct device\t*dev;\n\tstruct i2c_adapter *i2c;\n\tunsigned char\t__iomem *regs;\n\tchar\t\t__iomem *fb;\n\tchar\t\tdev_name[32];\n\tunsigned int\tfb_size;\n\tunsigned int\tchip_id;\n\tunsigned int\tirq;\n\n\t \n\tstruct cfb_info *info;\n};\n\n#define ID_IGA_1682\t\t0\n#define ID_CYBERPRO_2000\t1\n#define ID_CYBERPRO_2010\t2\n#define ID_CYBERPRO_5000\t3\n\n \nint cyber2000fb_attach(struct cyberpro_info *info, int idx);\nvoid cyber2000fb_detach(int idx);\nvoid cyber2000fb_enable_extregs(struct cfb_info *cfb);\nvoid cyber2000fb_disable_extregs(struct cfb_info *cfb);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}