/** \file dnx_data_max_pll.h
 * 
 * MODULE DATA MAX - 
 * Maintain max value (of all devices) per define
 * 
 * Device Data
 * SW component that maintains per device data
 * For additional details about Device Data Component goto 'dnxc_data_mgmt.h'
 *        
 *     
 * 
 * AUTO-GENERATED BY AUTOCODER!
 * DO NOT EDIT THIS FILE!
 */
/* *INDENT-OFF* */
/*
 * $Copyright: (c) 2021 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 */
#ifndef _DNX_DATA_MAX_PLL_H_
/*{*/
#define _DNX_DATA_MAX_PLL_H_
/*
 * INCLUDE FILES:
 * {
 */
/*
 * }
 */

/*!
* \brief This file is only used by DNX (JR2 family). Including it by
* software that is not specific to DNX is an error.
*/
#ifndef BCM_DNX_SUPPORT
#error "This file is for use by DNX (JR2) family only!"
#endif

/*
 * MAX DEFINES:
 * {
 */
/**
 * \brief
 * Number of PLL1
 */
#define DNX_DATA_MAX_PLL_PLL1_NOF_PLL1  (4)

/**
 * \brief
 * Number of PLL3
 */
#define DNX_DATA_MAX_PLL_PLL3_NOF_PLL3  (4)

/**
 * \brief
 * Frequency of the Voltage Control Oscilator of PLL3. Used to calculate Pdiv, Ndiv, Mdiv and the Effective Ferquency
 */
#define DNX_DATA_MAX_PLL_PLL3_VCO_CLOCK (6250)

/**
 * \brief
 * KP parameter for PLL3 configuration
 */
#define DNX_DATA_MAX_PLL_PLL3_KP        (5)

/**
 * \brief
 * Ki parameter for PLL3 configuration
 */
#define DNX_DATA_MAX_PLL_PLL3_KI        (3)

/**
 * \brief
 * Enable control
 */
#define DNX_DATA_MAX_PLL_PLL3_EN_CTRL   (29)

/**
 * \brief
 * Enable control for bypass mode
 */
#define DNX_DATA_MAX_PLL_PLL3_EN_CTRL_BYP (93)

/**
 * \brief
 * Value of route control field when using bypass
 */
#define DNX_DATA_MAX_PLL_PLL3_ROUTE_CTR_BYP (252)

/**
 * \brief
 * Value for 125MHz reference clock
 */
#define DNX_DATA_MAX_PLL_PLL3_REF_CLOCK_125 (125)

/**
 * \brief
 * Value for 156.25MHz reference clock.
 */
#define DNX_DATA_MAX_PLL_PLL3_REF_CLOCK_156_25 (156)

/**
 * \brief
 * Value for 312.5MHz reference clock.
 */
#define DNX_DATA_MAX_PLL_PLL3_REF_CLOCK_312_5 (312)

/**
 * \brief
 * Number of PLL4
 */
#define DNX_DATA_MAX_PLL_PLL4_NOF_PLL4  (7)

/*
 * }
 */

/*}*/
#endif /*_DNX_DATA_MAX_PLL_H_*/
/* *INDENT-ON* */
