 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LBP
Version: Q-2019.12
Date   : Sat Jul 15 14:10:19 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: pt_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gray_addr_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LBP                tsmc18_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  pt_reg[0]/CK (DFFRHQX1)                  0.00       0.50 r
  pt_reg[0]/Q (DFFRHQX1)                   0.46       0.96 r
  U616/Y (INVX1)                           0.41       1.36 f
  U590/Y (INVX1)                           2.06       3.42 r
  U779/Y (AND2X1)                          0.49       3.92 r
  U777/Y (AND2X1)                          0.40       4.32 r
  U775/Y (AND2X1)                          0.40       4.71 r
  U773/Y (AND2X1)                          0.40       5.11 r
  U771/Y (AND2X1)                          0.40       5.51 r
  U769/Y (AND2X1)                          0.40       5.91 r
  U767/Y (OR2X1)                           0.37       6.28 r
  U765/Y (AND2X1)                          0.40       6.67 r
  U763/Y (AND2X1)                          0.40       7.07 r
  U761/Y (AND2X1)                          0.40       7.47 r
  U759/Y (AND2X1)                          0.40       7.87 r
  U757/Y (AND2X1)                          0.32       8.18 r
  U756/Y (XOR2X1)                          0.40       8.59 f
  U1009/Y (AOI222X1)                       0.42       9.01 r
  U1008/Y (NAND4X1)                        0.22       9.22 f
  U565/Y (AOI222XL)                        0.65       9.88 r
  U1007/Y (NAND2X1)                        0.17      10.04 f
  gray_addr_reg[13]/D (DFFRHQXL)           0.00      10.04 f
  data arrival time                                  10.04

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  gray_addr_reg[13]/CK (DFFRHQXL)          0.00      10.40 r
  library setup time                      -0.29      10.11
  data required time                                 10.11
  -----------------------------------------------------------
  data required time                                 10.11
  data arrival time                                 -10.04
  -----------------------------------------------------------
  slack (MET)                                         0.07


1
