% !TeX root = ..\Thesis.tex
\section{Problem specification and analysis}\label{sec:03}
As mentioned in \cref{sec:02} this project aims to implement a testing framework for SystemVerilog designs, using core ideas of Assertion Based Verification, written in Java. This poses the following challenges:
\begin{itemize}
    \item 
\end{itemize}