<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat Mar  8 17:25:14 2025" VIVADOVERSION="2024.2">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="design_4" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="IO" LEFT="14" NAME="DDR_0_addr" RIGHT="0" SIGIS="undef" SIGNAME="cg_fpga_0_DDR_addr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cg_fpga_0" PORT="DDR_addr"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="2" NAME="DDR_0_ba" RIGHT="0" SIGIS="undef" SIGNAME="cg_fpga_0_DDR_ba">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cg_fpga_0" PORT="DDR_ba"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_0_cas_n" SIGIS="undef" SIGNAME="cg_fpga_0_DDR_cas_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cg_fpga_0" PORT="DDR_cas_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_0_ck_n" SIGIS="clk" SIGNAME="cg_fpga_0_DDR_ck_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cg_fpga_0" PORT="DDR_ck_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_0_ck_p" SIGIS="clk" SIGNAME="cg_fpga_0_DDR_ck_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cg_fpga_0" PORT="DDR_ck_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_0_cke" SIGIS="undef" SIGNAME="cg_fpga_0_DDR_cke">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cg_fpga_0" PORT="DDR_cke"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_0_cs_n" SIGIS="undef" SIGNAME="cg_fpga_0_DDR_cs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cg_fpga_0" PORT="DDR_cs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="3" NAME="DDR_0_dm" RIGHT="0" SIGIS="undef" SIGNAME="cg_fpga_0_DDR_dm">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cg_fpga_0" PORT="DDR_dm"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="31" NAME="DDR_0_dq" RIGHT="0" SIGIS="undef" SIGNAME="cg_fpga_0_DDR_dq">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cg_fpga_0" PORT="DDR_dq"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="3" NAME="DDR_0_dqs_n" RIGHT="0" SIGIS="undef" SIGNAME="cg_fpga_0_DDR_dqs_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cg_fpga_0" PORT="DDR_dqs_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="3" NAME="DDR_0_dqs_p" RIGHT="0" SIGIS="undef" SIGNAME="cg_fpga_0_DDR_dqs_p">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cg_fpga_0" PORT="DDR_dqs_p"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_0_odt" SIGIS="undef" SIGNAME="cg_fpga_0_DDR_odt">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cg_fpga_0" PORT="DDR_odt"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_0_ras_n" SIGIS="undef" SIGNAME="cg_fpga_0_DDR_ras_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cg_fpga_0" PORT="DDR_ras_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_0_reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="cg_fpga_0_DDR_reset_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cg_fpga_0" PORT="DDR_reset_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="DDR_0_we_n" SIGIS="undef" SIGNAME="cg_fpga_0_DDR_we_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cg_fpga_0" PORT="DDR_we_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_0_ddr_vrn" SIGIS="undef" SIGNAME="cg_fpga_0_FIXED_IO_ddr_vrn">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cg_fpga_0" PORT="FIXED_IO_ddr_vrn"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_0_ddr_vrp" SIGIS="undef" SIGNAME="cg_fpga_0_FIXED_IO_ddr_vrp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cg_fpga_0" PORT="FIXED_IO_ddr_vrp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" LEFT="53" NAME="FIXED_IO_0_mio" RIGHT="0" SIGIS="undef" SIGNAME="cg_fpga_0_FIXED_IO_mio">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cg_fpga_0" PORT="FIXED_IO_mio"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_0_ps_clk" SIGIS="undef" SIGNAME="cg_fpga_0_FIXED_IO_ps_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cg_fpga_0" PORT="FIXED_IO_ps_clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_0_ps_porb" SIGIS="undef" SIGNAME="cg_fpga_0_FIXED_IO_ps_porb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cg_fpga_0" PORT="FIXED_IO_ps_porb"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="IO" NAME="FIXED_IO_0_ps_srstb" SIGIS="undef" SIGNAME="cg_fpga_0_FIXED_IO_ps_srstb">
      <CONNECTIONS>
        <CONNECTION INSTANCE="cg_fpga_0" PORT="FIXED_IO_ps_srstb"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="cg_fpga_0_FIXED_IO" NAME="FIXED_IO_0" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="DDR_VRN" PHYSICAL="FIXED_IO_0_ddr_vrn"/>
        <PORTMAP LOGICAL="DDR_VRP" PHYSICAL="FIXED_IO_0_ddr_vrp"/>
        <PORTMAP LOGICAL="MIO" PHYSICAL="FIXED_IO_0_mio"/>
        <PORTMAP LOGICAL="PS_CLK" PHYSICAL="FIXED_IO_0_ps_clk"/>
        <PORTMAP LOGICAL="PS_PORB" PHYSICAL="FIXED_IO_0_ps_porb"/>
        <PORTMAP LOGICAL="PS_SRSTB" PHYSICAL="FIXED_IO_0_ps_srstb"/>
      </PORTMAPS>
    </BUSINTERFACE>
    <BUSINTERFACE BUSNAME="cg_fpga_0_DDR" DATAWIDTH="8" NAME="DDR_0" TYPE="INITIATOR">
      <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
      <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
      <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
      <PARAMETER NAME="CUSTOM_PARTS"/>
      <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
      <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
      <PARAMETER NAME="MEMORY_PART"/>
      <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
      <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
      <PARAMETER NAME="SLOT" VALUE="Single"/>
      <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
      <PORTMAPS>
        <PORTMAP LOGICAL="ADDR" PHYSICAL="DDR_0_addr"/>
        <PORTMAP LOGICAL="BA" PHYSICAL="DDR_0_ba"/>
        <PORTMAP LOGICAL="CAS_N" PHYSICAL="DDR_0_cas_n"/>
        <PORTMAP LOGICAL="CKE" PHYSICAL="DDR_0_cke"/>
        <PORTMAP LOGICAL="CK_N" PHYSICAL="DDR_0_ck_n"/>
        <PORTMAP LOGICAL="CK_P" PHYSICAL="DDR_0_ck_p"/>
        <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR_0_cs_n"/>
        <PORTMAP LOGICAL="DM" PHYSICAL="DDR_0_dm"/>
        <PORTMAP LOGICAL="DQ" PHYSICAL="DDR_0_dq"/>
        <PORTMAP LOGICAL="DQS_N" PHYSICAL="DDR_0_dqs_n"/>
        <PORTMAP LOGICAL="DQS_P" PHYSICAL="DDR_0_dqs_p"/>
        <PORTMAP LOGICAL="ODT" PHYSICAL="DDR_0_odt"/>
        <PORTMAP LOGICAL="RAS_N" PHYSICAL="DDR_0_ras_n"/>
        <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR_0_reset_n"/>
        <PORTMAP LOGICAL="WE_N" PHYSICAL="DDR_0_we_n"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/adpt_in_0" HWVERSION="1.0" INSTANCE="adpt_in_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="adpt_in" VLNV="xilinx.com:module_ref:adpt_in:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_4_adpt_in_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="DM" SIGIS="undef" SIGNAME="adpt_in_0_DM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="and2_1" PORT="b"/>
            <CONNECTION INSTANCE="and2_4" PORT="b"/>
            <CONNECTION INSTANCE="and2_11" PORT="b"/>
            <CONNECTION INSTANCE="and2_8" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="LM" SIGIS="undef" SIGNAME="adpt_in_0_LM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="and2_0" PORT="b"/>
            <CONNECTION INSTANCE="and2_3" PORT="b"/>
            <CONNECTION INSTANCE="and2_7" PORT="b"/>
            <CONNECTION INSTANCE="and2_9" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RM" SIGIS="undef" SIGNAME="adpt_in_0_RM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="and2_2" PORT="b"/>
            <CONNECTION INSTANCE="and2_6" PORT="b"/>
            <CONNECTION INSTANCE="and2_10" PORT="b"/>
            <CONNECTION INSTANCE="and2_5" PORT="b"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a0" SIGIS="undef" SIGNAME="adpt_in_0_a0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="and2_7" PORT="a"/>
            <CONNECTION INSTANCE="and2_8" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a1" SIGIS="undef" SIGNAME="adpt_in_0_a1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="and2_3" PORT="a"/>
            <CONNECTION INSTANCE="and2_11" PORT="a"/>
            <CONNECTION INSTANCE="and2_5" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a2" SIGIS="undef" SIGNAME="adpt_in_0_a2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="and2_0" PORT="a"/>
            <CONNECTION INSTANCE="and2_4" PORT="a"/>
            <CONNECTION INSTANCE="and2_10" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="a3" SIGIS="undef" SIGNAME="adpt_in_0_a3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="and2_1" PORT="a"/>
            <CONNECTION INSTANCE="and2_6" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="sw_a" RIGHT="0" SIGIS="undef" SIGNAME="cg_fpga_0_gpio_sw_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cg_fpga_0" PORT="gpio_sw_2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/adpt_out_0" HWVERSION="1.0" INSTANCE="adpt_out_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="adpt_out" VLNV="xilinx.com:module_ref:adpt_out:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_4_adpt_out_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="31" NAME="led" RIGHT="0" SIGIS="undef" SIGNAME="adpt_out_0_led">
          <CONNECTIONS>
            <CONNECTION INSTANCE="cg_fpga_0" PORT="gpio_led"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="q0" SIGIS="undef" SIGNAME="or3_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="or3_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="q1" SIGIS="undef" SIGNAME="or3_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="or3_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="q2" SIGIS="undef" SIGNAME="or3_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="or3_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="q3" SIGIS="undef" SIGNAME="or3_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="or3_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/and2_0" HWVERSION="1.0" INSTANCE="and2_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="and2" VLNV="xilinx.com:module_ref:and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_4_and2_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="adpt_in_0_a2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="a2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="adpt_in_0_LM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="LM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="and2_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="or3_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/and2_1" HWVERSION="1.0" INSTANCE="and2_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="and2" VLNV="xilinx.com:module_ref:and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_4_and2_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="adpt_in_0_a3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="a3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="adpt_in_0_DM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="DM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="and2_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="or3_0" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/and2_10" HWVERSION="1.0" INSTANCE="and2_10" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="and2" VLNV="xilinx.com:module_ref:and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_4_and2_2_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="adpt_in_0_a2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="a2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="adpt_in_0_RM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="RM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="and2_10_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="or3_2" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/and2_11" HWVERSION="1.0" INSTANCE="and2_11" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="and2" VLNV="xilinx.com:module_ref:and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_4_and2_3_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="adpt_in_0_a1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="a1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="adpt_in_0_DM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="DM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="and2_11_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="or3_2" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/and2_2" HWVERSION="1.0" INSTANCE="and2_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="and2" VLNV="xilinx.com:module_ref:and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_4_and2_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="adpt_in_0_RM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="RM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="and2_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="or3_0" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/and2_3" HWVERSION="1.0" INSTANCE="and2_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="and2" VLNV="xilinx.com:module_ref:and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_4_and2_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="adpt_in_0_a1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="a1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="adpt_in_0_LM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="LM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="and2_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="or3_1" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/and2_4" HWVERSION="1.0" INSTANCE="and2_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="and2" VLNV="xilinx.com:module_ref:and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_4_and2_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="adpt_in_0_a2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="a2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="adpt_in_0_DM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="DM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="and2_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="or3_1" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/and2_5" HWVERSION="1.0" INSTANCE="and2_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="and2" VLNV="xilinx.com:module_ref:and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_4_and2_1_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="adpt_in_0_a1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="a1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="adpt_in_0_RM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="RM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="and2_5_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="or3_3" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/and2_6" HWVERSION="1.0" INSTANCE="and2_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="and2" VLNV="xilinx.com:module_ref:and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_4_and2_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="adpt_in_0_a3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="a3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="adpt_in_0_RM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="RM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="and2_6_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="or3_1" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/and2_7" HWVERSION="1.0" INSTANCE="and2_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="and2" VLNV="xilinx.com:module_ref:and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_4_and2_3_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="adpt_in_0_a0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="a0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="adpt_in_0_LM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="LM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="and2_7_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="or3_2" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/and2_8" HWVERSION="1.0" INSTANCE="and2_8" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="and2" VLNV="xilinx.com:module_ref:and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_4_and2_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="adpt_in_0_a0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="a0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="adpt_in_0_DM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="DM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="and2_8_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="or3_3" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/and2_9" HWVERSION="1.0" INSTANCE="and2_9" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="and2" VLNV="xilinx.com:module_ref:and2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_4_and2_1_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="adpt_in_0_LM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="LM"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="and2_9_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="or3_3" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/cg_fpga_0" HWVERSION="1.4" INSTANCE="cg_fpga_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cg_fpga" VLNV="educg.net:user:cg_fpga:1.4">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_4_cg_fpga_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="IO" LEFT="14" NAME="DDR_addr" RIGHT="0" SIGIS="undef" SIGNAME="cg_fpga_0_DDR_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_4_imp" PORT="DDR_0_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="2" NAME="DDR_ba" RIGHT="0" SIGIS="undef" SIGNAME="cg_fpga_0_DDR_ba">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_4_imp" PORT="DDR_0_ba"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_cas_n" SIGIS="undef" SIGNAME="cg_fpga_0_DDR_cas_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_4_imp" PORT="DDR_0_cas_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_ck_n" SIGIS="clk" SIGNAME="cg_fpga_0_DDR_ck_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_4_imp" PORT="DDR_0_ck_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_ck_p" SIGIS="clk" SIGNAME="cg_fpga_0_DDR_ck_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_4_imp" PORT="DDR_0_ck_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_cke" SIGIS="undef" SIGNAME="cg_fpga_0_DDR_cke">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_4_imp" PORT="DDR_0_cke"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_cs_n" SIGIS="undef" SIGNAME="cg_fpga_0_DDR_cs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_4_imp" PORT="DDR_0_cs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="3" NAME="DDR_dm" RIGHT="0" SIGIS="undef" SIGNAME="cg_fpga_0_DDR_dm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_4_imp" PORT="DDR_0_dm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="31" NAME="DDR_dq" RIGHT="0" SIGIS="undef" SIGNAME="cg_fpga_0_DDR_dq">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_4_imp" PORT="DDR_0_dq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_n" RIGHT="0" SIGIS="undef" SIGNAME="cg_fpga_0_DDR_dqs_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_4_imp" PORT="DDR_0_dqs_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="3" NAME="DDR_dqs_p" RIGHT="0" SIGIS="undef" SIGNAME="cg_fpga_0_DDR_dqs_p">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_4_imp" PORT="DDR_0_dqs_p"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_odt" SIGIS="undef" SIGNAME="cg_fpga_0_DDR_odt">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_4_imp" PORT="DDR_0_odt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_ras_n" SIGIS="undef" SIGNAME="cg_fpga_0_DDR_ras_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_4_imp" PORT="DDR_0_ras_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_reset_n" SIGIS="rst" SIGNAME="cg_fpga_0_DDR_reset_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_4_imp" PORT="DDR_0_reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="DDR_we_n" SIGIS="undef" SIGNAME="cg_fpga_0_DDR_we_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_4_imp" PORT="DDR_0_we_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="FIXED_IO_ddr_vrn" SIGIS="undef" SIGNAME="cg_fpga_0_FIXED_IO_ddr_vrn">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_4_imp" PORT="FIXED_IO_0_ddr_vrn"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="FIXED_IO_ddr_vrp" SIGIS="undef" SIGNAME="cg_fpga_0_FIXED_IO_ddr_vrp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_4_imp" PORT="FIXED_IO_0_ddr_vrp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" LEFT="53" NAME="FIXED_IO_mio" RIGHT="0" SIGIS="undef" SIGNAME="cg_fpga_0_FIXED_IO_mio">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_4_imp" PORT="FIXED_IO_0_mio"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="FIXED_IO_ps_clk" SIGIS="undef" SIGNAME="cg_fpga_0_FIXED_IO_ps_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_4_imp" PORT="FIXED_IO_0_ps_clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="FIXED_IO_ps_porb" SIGIS="undef" SIGNAME="cg_fpga_0_FIXED_IO_ps_porb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_4_imp" PORT="FIXED_IO_0_ps_porb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="IO" NAME="FIXED_IO_ps_srstb" SIGIS="undef" SIGNAME="cg_fpga_0_FIXED_IO_ps_srstb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="design_4_imp" PORT="FIXED_IO_0_ps_srstb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="audio" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="7" NAME="btn" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="btn_clk" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="0" NAME="btn_rst" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="clk_100M" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="gpio_led" RIGHT="0" SIGIS="undef" SIGNAME="adpt_out_0_led">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_out_0" PORT="led"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gpio_sw_1" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="31" NAME="gpio_sw_2" RIGHT="0" SIGIS="undef" SIGNAME="cg_fpga_0_gpio_sw_2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_in_0" PORT="sw_a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="ledm_cs" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="15" NAME="ledm_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rx_0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="seg_cs" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="7" NAME="seg_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_0" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_active" SIGIS="undef"/>
        <PORT DIR="I" LEFT="23" NAME="vid_data" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_hblank" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_hsync" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_io_in_clk" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_vblank" SIGIS="undef"/>
        <PORT DIR="I" NAME="vid_vsync" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="cg_fpga_0_FIXED_IO" NAME="FIXED_IO" TYPE="INITIATOR" VLNV="xilinx.com:display_processing_system7:fixedio:1.0">
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="DDR_VRN" PHYSICAL="FIXED_IO_ddr_vrn"/>
            <PORTMAP LOGICAL="DDR_VRP" PHYSICAL="FIXED_IO_ddr_vrp"/>
            <PORTMAP LOGICAL="MIO" PHYSICAL="FIXED_IO_mio"/>
            <PORTMAP LOGICAL="PS_CLK" PHYSICAL="FIXED_IO_ps_clk"/>
            <PORTMAP LOGICAL="PS_PORB" PHYSICAL="FIXED_IO_ps_porb"/>
            <PORTMAP LOGICAL="PS_SRSTB" PHYSICAL="FIXED_IO_ps_srstb"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="cg_fpga_0_DDR" DATAWIDTH="8" NAME="DDR" TYPE="INITIATOR" VLNV="xilinx.com:interface:ddrx:1.0">
          <PARAMETER NAME="AXI_ARBITRATION_SCHEME" VALUE="TDM"/>
          <PARAMETER NAME="BURST_LENGTH" VALUE="8"/>
          <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
          <PARAMETER NAME="CAS_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CAS_WRITE_LATENCY" VALUE="11"/>
          <PARAMETER NAME="CS_ENABLED" VALUE="true"/>
          <PARAMETER NAME="CUSTOM_PARTS"/>
          <PARAMETER NAME="DATA_MASK_ENABLED" VALUE="true"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="8"/>
          <PARAMETER NAME="MEMORY_PART"/>
          <PARAMETER NAME="MEMORY_TYPE" VALUE="COMPONENTS"/>
          <PARAMETER NAME="MEM_ADDR_MAP" VALUE="ROW_COLUMN_BANK"/>
          <PARAMETER NAME="SLOT" VALUE="Single"/>
          <PARAMETER NAME="TIMEPERIOD_PS" VALUE="1250"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ADDR" PHYSICAL="DDR_addr"/>
            <PORTMAP LOGICAL="BA" PHYSICAL="DDR_ba"/>
            <PORTMAP LOGICAL="CAS_N" PHYSICAL="DDR_cas_n"/>
            <PORTMAP LOGICAL="CKE" PHYSICAL="DDR_cke"/>
            <PORTMAP LOGICAL="CK_N" PHYSICAL="DDR_ck_n"/>
            <PORTMAP LOGICAL="CK_P" PHYSICAL="DDR_ck_p"/>
            <PORTMAP LOGICAL="CS_N" PHYSICAL="DDR_cs_n"/>
            <PORTMAP LOGICAL="DM" PHYSICAL="DDR_dm"/>
            <PORTMAP LOGICAL="DQ" PHYSICAL="DDR_dq"/>
            <PORTMAP LOGICAL="DQS_N" PHYSICAL="DDR_dqs_n"/>
            <PORTMAP LOGICAL="DQS_P" PHYSICAL="DDR_dqs_p"/>
            <PORTMAP LOGICAL="ODT" PHYSICAL="DDR_odt"/>
            <PORTMAP LOGICAL="RAS_N" PHYSICAL="DDR_ras_n"/>
            <PORTMAP LOGICAL="RESET_N" PHYSICAL="DDR_reset_n"/>
            <PORTMAP LOGICAL="WE_N" PHYSICAL="DDR_we_n"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/or3_0" HWVERSION="1.0" INSTANCE="or3_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="or3" VLNV="xilinx.com:module_ref:or3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_4_or3_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="and2_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="and2_0" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="and2_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="and2_1" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="and2_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="and2_2" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="or3_0_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_out_0" PORT="q3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/or3_1" HWVERSION="1.0" INSTANCE="or3_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="or3" VLNV="xilinx.com:module_ref:or3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_4_or3_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="and2_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="and2_3" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="and2_4_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="and2_4" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="and2_6_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="and2_6" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="or3_1_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_out_0" PORT="q2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/or3_2" HWVERSION="1.0" INSTANCE="or3_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="or3" VLNV="xilinx.com:module_ref:or3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_4_or3_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="and2_10_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="and2_10" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="and2_7_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="and2_7" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="and2_11_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="and2_11" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="or3_2_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_out_0" PORT="q1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/or3_3" HWVERSION="1.0" INSTANCE="or3_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="or3" VLNV="xilinx.com:module_ref:or3:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_4_or3_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="and2_5_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="and2_5" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="and2_9_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="and2_9" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="and2_8_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="and2_8" PORT="y"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="y" SIGIS="undef" SIGNAME="or3_3_y">
          <CONNECTIONS>
            <CONNECTION INSTANCE="adpt_out_0" PORT="q0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/xlconstant_0" HWVERSION="1.1" INSTANCE="xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_4_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="0" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="and2_2" PORT="a"/>
            <CONNECTION INSTANCE="and2_9" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
