[2025-09-17 20:27:43] START suite=gap trace=605.mcf_s-665B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-665B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 2902756 heartbeat IPC: 3.445 cumulative IPC: 3.445 (Simulation time: 00 hr 00 min 37 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5724050 cumulative IPC: 3.494 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5724050 cumulative IPC: 3.494 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5724051 heartbeat IPC: 3.544 cumulative IPC: 5 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 26826711 heartbeat IPC: 0.4739 cumulative IPC: 0.4739 (Simulation time: 00 hr 02 min 52 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 48443276 heartbeat IPC: 0.4626 cumulative IPC: 0.4682 (Simulation time: 00 hr 04 min 33 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 69465748 heartbeat IPC: 0.4757 cumulative IPC: 0.4706 (Simulation time: 00 hr 06 min 11 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 91042985 heartbeat IPC: 0.4635 cumulative IPC: 0.4688 (Simulation time: 00 hr 07 min 51 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 112350289 heartbeat IPC: 0.4693 cumulative IPC: 0.4689 (Simulation time: 00 hr 09 min 31 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 133843383 heartbeat IPC: 0.4653 cumulative IPC: 0.4683 (Simulation time: 00 hr 10 min 38 sec)
Heartbeat CPU 0 instructions: 90000020 cycles: 155563716 heartbeat IPC: 0.4604 cumulative IPC: 0.4672 (Simulation time: 00 hr 11 min 43 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 174257062 heartbeat IPC: 0.5349 cumulative IPC: 0.4747 (Simulation time: 00 hr 12 min 39 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 192963025 heartbeat IPC: 0.5346 cumulative IPC: 0.4807 (Simulation time: 00 hr 13 min 33 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 205791425 cumulative IPC: 0.4859 (Simulation time: 00 hr 14 min 26 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 205791425 cumulative IPC: 0.4859 (Simulation time: 00 hr 14 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-665B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.4859 instructions: 100000002 cycles: 205791425
CPU 0 Branch Prediction Accuracy: 86.77% MPKI: 32.9 Average ROB Occupancy at Mispredict: 14.54
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.2473
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 32.65
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00287
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 192021
LQ_STALL: 241310
SQ_STALL: 117820


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 123.34711
REPLAY_LOAD: 54.857986
NON_REPLAY_LOAD: 23.544472

== Total ==
ADDR_TRANS: 14925
REPLAY_LOAD: 9271
NON_REPLAY_LOAD: 167825

== Counts ==
ADDR_TRANS: 121
REPLAY_LOAD: 169
NON_REPLAY_LOAD: 7128

cpu0->cpu0_STLB TOTAL        ACCESS:    1677484 HIT:    1652310 MISS:      25174 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1677484 HIT:    1652310 MISS:      25174 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 379 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5623450 HIT:    2813719 MISS:    2809731 MSHR_MERGE:     277813
cpu0->cpu0_L2C LOAD         ACCESS:    2652292 HIT:    1125744 MISS:    1526548 MSHR_MERGE:       3507
cpu0->cpu0_L2C RFO          ACCESS:     368807 HIT:     196306 MISS:     172501 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    2044094 HIT:     970713 MISS:    1073381 MSHR_MERGE:     274306
cpu0->cpu0_L2C WRITE        ACCESS:     520809 HIT:     520430 MISS:        379 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      37448 HIT:        526 MISS:      36922 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1299911 ISSUED:    1299911 USEFUL:     481774 USELESS:      35863
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 52.71 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1105534 HIT:    1105534 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    1105534 HIT:    1105534 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   42441195 HIT:   37395327 MISS:    5045868 MSHR_MERGE:    1243101
cpu0->cpu0_L1D LOAD         ACCESS:   28243715 HIT:   25310800 MISS:    2932915 MSHR_MERGE:     280622
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    2542535 HIT:    1484286 MISS:    1058249 MSHR_MERGE:     314035
cpu0->cpu0_L1D WRITE        ACCESS:   11604415 HIT:   10587174 MISS:    1017241 MSHR_MERGE:     648429
cpu0->cpu0_L1D TRANSLATION  ACCESS:      50530 HIT:      13067 MISS:      37463 MSHR_MERGE:         15
cpu0->cpu0_L1D PREFETCH REQUESTED:    2557953 ISSUED:    2542530 USEFUL:     721660 USELESS:      13099
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 39.84 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:     916982 HIT:     916982 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:     916982 HIT:     916982 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   38174159 HIT:   35936421 MISS:    2237738 MSHR_MERGE:     560255
cpu0->cpu0_DTLB LOAD         ACCESS:   38174159 HIT:   35936421 MISS:    2237738 MSHR_MERGE:     560255
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 10.65 cycles
cpu0->LLC TOTAL        ACCESS:    2802772 HIT:    1591734 MISS:    1211038 MSHR_MERGE:         15
cpu0->LLC LOAD         ACCESS:    1523040 HIT:    1104808 MISS:     418232 MSHR_MERGE:          2
cpu0->LLC RFO          ACCESS:     172501 HIT:     170242 MISS:       2259 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     799075 HIT:      37600 MISS:     761475 MSHR_MERGE:         13
cpu0->LLC WRITE        ACCESS:     271234 HIT:     266841 MISS:       4393 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      36922 HIT:      12243 MISS:      24679 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     191514
  ROW_BUFFER_MISS:    1015114
  AVG DBUS CONGESTED CYCLE: 3.491
Channel 0 WQ ROW_BUFFER_HIT:       3268
  ROW_BUFFER_MISS:      15137
  FULL:          0
Channel 0 REFRESHES ISSUED:      17149

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       148725       263143       830099       325942
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           97           89         2132        22368
  STLB miss resolved @ L2C                0           16           40          451          256
  STLB miss resolved @ LLC                0         1075          340         8926         3181
  STLB miss resolved @ MEM                0           67          385         8473        19898

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2            0            0            0
  STLB miss resolved @ L2C                0            1            0            0            0
  STLB miss resolved @ LLC                0            1            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 20:42:10] END   suite=gap trace=605.mcf_s-665B (rc=0)
