Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fe16e0c6528d42d4b6f6bfc10da97e72 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_two_bit_multiplier_behav xil_defaultlib.tb_two_bit_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.half_adder
Compiling module xil_defaultlib.two_bit_multiplier
Compiling module xil_defaultlib.tb_two_bit_multiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_two_bit_multiplier_behav
