
kursLCD4bit.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006394  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000458  080064a8  080064a8  000074a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006900  08006900  000081d4  2**0
                  CONTENTS
  4 .ARM          00000008  08006900  08006900  00007900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006908  08006908  000081d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006908  08006908  00007908  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800690c  0800690c  0000790c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08006910  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000200  200001d4  08006ae4  000081d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003d4  08006ae4  000083d4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000081d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000601d  00000000  00000000  000081fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b23  00000000  00000000  0000e21a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006d0  00000000  00000000  0000fd40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000004f7  00000000  00000000  00010410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018289  00000000  00000000  00010907  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008e1b  00000000  00000000  00028b90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086ace  00000000  00000000  000319ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b8479  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002bc8  00000000  00000000  000b84bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000045  00000000  00000000  000bb084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800648c 	.word	0x0800648c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	0800648c 	.word	0x0800648c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__gesf2>:
 8000d44:	f04f 3cff 	mov.w	ip, #4294967295
 8000d48:	e006      	b.n	8000d58 <__cmpsf2+0x4>
 8000d4a:	bf00      	nop

08000d4c <__lesf2>:
 8000d4c:	f04f 0c01 	mov.w	ip, #1
 8000d50:	e002      	b.n	8000d58 <__cmpsf2+0x4>
 8000d52:	bf00      	nop

08000d54 <__cmpsf2>:
 8000d54:	f04f 0c01 	mov.w	ip, #1
 8000d58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000d5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000d60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d68:	bf18      	it	ne
 8000d6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d6e:	d011      	beq.n	8000d94 <__cmpsf2+0x40>
 8000d70:	b001      	add	sp, #4
 8000d72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000d76:	bf18      	it	ne
 8000d78:	ea90 0f01 	teqne	r0, r1
 8000d7c:	bf58      	it	pl
 8000d7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000d82:	bf88      	it	hi
 8000d84:	17c8      	asrhi	r0, r1, #31
 8000d86:	bf38      	it	cc
 8000d88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000d8c:	bf18      	it	ne
 8000d8e:	f040 0001 	orrne.w	r0, r0, #1
 8000d92:	4770      	bx	lr
 8000d94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d98:	d102      	bne.n	8000da0 <__cmpsf2+0x4c>
 8000d9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000d9e:	d105      	bne.n	8000dac <__cmpsf2+0x58>
 8000da0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000da4:	d1e4      	bne.n	8000d70 <__cmpsf2+0x1c>
 8000da6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000daa:	d0e1      	beq.n	8000d70 <__cmpsf2+0x1c>
 8000dac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000db0:	4770      	bx	lr
 8000db2:	bf00      	nop

08000db4 <__aeabi_cfrcmple>:
 8000db4:	4684      	mov	ip, r0
 8000db6:	4608      	mov	r0, r1
 8000db8:	4661      	mov	r1, ip
 8000dba:	e7ff      	b.n	8000dbc <__aeabi_cfcmpeq>

08000dbc <__aeabi_cfcmpeq>:
 8000dbc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000dbe:	f7ff ffc9 	bl	8000d54 <__cmpsf2>
 8000dc2:	2800      	cmp	r0, #0
 8000dc4:	bf48      	it	mi
 8000dc6:	f110 0f00 	cmnmi.w	r0, #0
 8000dca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000dcc <__aeabi_fcmpeq>:
 8000dcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000dd0:	f7ff fff4 	bl	8000dbc <__aeabi_cfcmpeq>
 8000dd4:	bf0c      	ite	eq
 8000dd6:	2001      	moveq	r0, #1
 8000dd8:	2000      	movne	r0, #0
 8000dda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000dde:	bf00      	nop

08000de0 <__aeabi_fcmplt>:
 8000de0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000de4:	f7ff ffea 	bl	8000dbc <__aeabi_cfcmpeq>
 8000de8:	bf34      	ite	cc
 8000dea:	2001      	movcc	r0, #1
 8000dec:	2000      	movcs	r0, #0
 8000dee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000df2:	bf00      	nop

08000df4 <__aeabi_fcmple>:
 8000df4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000df8:	f7ff ffe0 	bl	8000dbc <__aeabi_cfcmpeq>
 8000dfc:	bf94      	ite	ls
 8000dfe:	2001      	movls	r0, #1
 8000e00:	2000      	movhi	r0, #0
 8000e02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e06:	bf00      	nop

08000e08 <__aeabi_fcmpge>:
 8000e08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e0c:	f7ff ffd2 	bl	8000db4 <__aeabi_cfrcmple>
 8000e10:	bf94      	ite	ls
 8000e12:	2001      	movls	r0, #1
 8000e14:	2000      	movhi	r0, #0
 8000e16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e1a:	bf00      	nop

08000e1c <__aeabi_fcmpgt>:
 8000e1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e20:	f7ff ffc8 	bl	8000db4 <__aeabi_cfrcmple>
 8000e24:	bf34      	ite	cc
 8000e26:	2001      	movcc	r0, #1
 8000e28:	2000      	movcs	r0, #0
 8000e2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e2e:	bf00      	nop

08000e30 <Lcd_create>:
 *++++++++++++++++++++++++++++++++++++++++++++++++++++++++*/
Lcd_HandleTypeDef Lcd_create(
		Lcd_PortType port[], Lcd_PinType pin[],
		Lcd_PortType rs_port, Lcd_PinType rs_pin,
		Lcd_PortType en_port, Lcd_PinType en_pin, Lcd_ModeTypeDef mode)
{
 8000e30:	b5b0      	push	{r4, r5, r7, lr}
 8000e32:	b08a      	sub	sp, #40	@ 0x28
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	60f8      	str	r0, [r7, #12]
 8000e38:	60b9      	str	r1, [r7, #8]
 8000e3a:	607a      	str	r2, [r7, #4]
 8000e3c:	603b      	str	r3, [r7, #0]
	Lcd_HandleTypeDef lcd;

	lcd.mode = mode;
 8000e3e:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8000e42:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

	lcd.en_pin = en_pin;
 8000e46:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8000e4a:	84bb      	strh	r3, [r7, #36]	@ 0x24
	lcd.en_port = en_port;
 8000e4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000e4e:	623b      	str	r3, [r7, #32]

	lcd.rs_pin = rs_pin;
 8000e50:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8000e52:	83bb      	strh	r3, [r7, #28]
	lcd.rs_port = rs_port;
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	61bb      	str	r3, [r7, #24]

	lcd.data_pin = pin;
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	617b      	str	r3, [r7, #20]
	lcd.data_port = port;
 8000e5c:	68bb      	ldr	r3, [r7, #8]
 8000e5e:	613b      	str	r3, [r7, #16]

	Lcd_init(&lcd);
 8000e60:	f107 0310 	add.w	r3, r7, #16
 8000e64:	4618      	mov	r0, r3
 8000e66:	f000 f80e 	bl	8000e86 <Lcd_init>

	return lcd;
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	461d      	mov	r5, r3
 8000e6e:	f107 0410 	add.w	r4, r7, #16
 8000e72:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000e74:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000e76:	e894 0003 	ldmia.w	r4, {r0, r1}
 8000e7a:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8000e7e:	68f8      	ldr	r0, [r7, #12]
 8000e80:	3728      	adds	r7, #40	@ 0x28
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bdb0      	pop	{r4, r5, r7, pc}

08000e86 <Lcd_init>:

/**++++++++++++++++++++++++++++++++++++
 * Initialize 20x4-lcd without cursor
 *++++++++++++++++++++++++++++++++++++*/
void Lcd_init(Lcd_HandleTypeDef * lcd)
{
 8000e86:	b580      	push	{r7, lr}
 8000e88:	b082      	sub	sp, #8
 8000e8a:	af00      	add	r7, sp, #0
 8000e8c:	6078      	str	r0, [r7, #4]
	if(lcd->mode == LCD_4_BIT_MODE)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	7d9b      	ldrb	r3, [r3, #22]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d10c      	bne.n	8000eb0 <Lcd_init+0x2a>
	{
			lcd_write_command(lcd, 0x33);
 8000e96:	2133      	movs	r1, #51	@ 0x33
 8000e98:	6878      	ldr	r0, [r7, #4]
 8000e9a:	f000 f863 	bl	8000f64 <lcd_write_command>
			lcd_write_command(lcd, 0x32);
 8000e9e:	2132      	movs	r1, #50	@ 0x32
 8000ea0:	6878      	ldr	r0, [r7, #4]
 8000ea2:	f000 f85f 	bl	8000f64 <lcd_write_command>
			lcd_write_command(lcd, FUNCTION_SET | OPT_N); // Set LCD in 4-bit mode
 8000ea6:	2128      	movs	r1, #40	@ 0x28
 8000ea8:	6878      	ldr	r0, [r7, #4]
 8000eaa:	f000 f85b 	bl	8000f64 <lcd_write_command>
 8000eae:	e003      	b.n	8000eb8 <Lcd_init+0x32>
	}
	else
		lcd_write_command(lcd, FUNCTION_SET | OPT_DL | OPT_N);
 8000eb0:	2138      	movs	r1, #56	@ 0x38
 8000eb2:	6878      	ldr	r0, [r7, #4]
 8000eb4:	f000 f856 	bl	8000f64 <lcd_write_command>


	lcd_write_command(lcd, CLEAR_DISPLAY);			       // Clear screen
 8000eb8:	2101      	movs	r1, #1
 8000eba:	6878      	ldr	r0, [r7, #4]
 8000ebc:	f000 f852 	bl	8000f64 <lcd_write_command>
	lcd_write_command(lcd, DISPLAY_ON_OFF_CONTROL | OPT_D);		// Lcd-on, cursor-off, no-blink
 8000ec0:	210c      	movs	r1, #12
 8000ec2:	6878      	ldr	r0, [r7, #4]
 8000ec4:	f000 f84e 	bl	8000f64 <lcd_write_command>
	lcd_write_command(lcd, ENTRY_MODE_SET | OPT_INC);		// Increment cursor
 8000ec8:	2106      	movs	r1, #6
 8000eca:	6878      	ldr	r0, [r7, #4]
 8000ecc:	f000 f84a 	bl	8000f64 <lcd_write_command>
}
 8000ed0:	bf00      	nop
 8000ed2:	3708      	adds	r7, #8
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}

08000ed8 <Lcd_string>:

/**+++++++++++++++++++++++++++++++++++++++
 * Write a string on the current position
 *++++++++++++++++++++++++++++++++++++++++*/
void Lcd_string(Lcd_HandleTypeDef * lcd, char * string)
{
 8000ed8:	b590      	push	{r4, r7, lr}
 8000eda:	b085      	sub	sp, #20
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
 8000ee0:	6039      	str	r1, [r7, #0]
	for(uint8_t i = 0; i < strlen(string); i++)
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	73fb      	strb	r3, [r7, #15]
 8000ee6:	e00a      	b.n	8000efe <Lcd_string+0x26>
	{
		lcd_write_data(lcd, string[i]);
 8000ee8:	7bfb      	ldrb	r3, [r7, #15]
 8000eea:	683a      	ldr	r2, [r7, #0]
 8000eec:	4413      	add	r3, r2
 8000eee:	781b      	ldrb	r3, [r3, #0]
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	6878      	ldr	r0, [r7, #4]
 8000ef4:	f000 f864 	bl	8000fc0 <lcd_write_data>
	for(uint8_t i = 0; i < strlen(string); i++)
 8000ef8:	7bfb      	ldrb	r3, [r7, #15]
 8000efa:	3301      	adds	r3, #1
 8000efc:	73fb      	strb	r3, [r7, #15]
 8000efe:	7bfc      	ldrb	r4, [r7, #15]
 8000f00:	6838      	ldr	r0, [r7, #0]
 8000f02:	f7ff f925 	bl	8000150 <strlen>
 8000f06:	4603      	mov	r3, r0
 8000f08:	429c      	cmp	r4, r3
 8000f0a:	d3ed      	bcc.n	8000ee8 <Lcd_string+0x10>
	}
}
 8000f0c:	bf00      	nop
 8000f0e:	bf00      	nop
 8000f10:	3714      	adds	r7, #20
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd90      	pop	{r4, r7, pc}
	...

08000f18 <Lcd_cursor>:

/**++++++++++++++++++++++++++++++++++++++++++*
 * Set the cursor position
 *+++++++++++++++++++++++++++++++++++++++++++*/
void Lcd_cursor(Lcd_HandleTypeDef * lcd, uint8_t row, uint8_t col)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
 8000f20:	460b      	mov	r3, r1
 8000f22:	70fb      	strb	r3, [r7, #3]
 8000f24:	4613      	mov	r3, r2
 8000f26:	70bb      	strb	r3, [r7, #2]
	#ifdef LCD20xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_20[row] + col);
 8000f28:	78fb      	ldrb	r3, [r7, #3]
 8000f2a:	4a07      	ldr	r2, [pc, #28]	@ (8000f48 <Lcd_cursor+0x30>)
 8000f2c:	5cd2      	ldrb	r2, [r2, r3]
 8000f2e:	78bb      	ldrb	r3, [r7, #2]
 8000f30:	4413      	add	r3, r2
 8000f32:	b2db      	uxtb	r3, r3
 8000f34:	3b80      	subs	r3, #128	@ 0x80
 8000f36:	b2db      	uxtb	r3, r3
 8000f38:	4619      	mov	r1, r3
 8000f3a:	6878      	ldr	r0, [r7, #4]
 8000f3c:	f000 f812 	bl	8000f64 <lcd_write_command>
	#endif

	#ifdef LCD16xN
	lcd_write_command(lcd, SET_DDRAM_ADDR + ROW_16[row] + col);
	#endif
}
 8000f40:	bf00      	nop
 8000f42:	3708      	adds	r7, #8
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	08006568 	.word	0x08006568

08000f4c <Lcd_clear>:

/**++++++++++++++++++*
 * Clear the screen
 *++++++++++++++++++++*/
void Lcd_clear(Lcd_HandleTypeDef * lcd) {
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
	lcd_write_command(lcd, CLEAR_DISPLAY);
 8000f54:	2101      	movs	r1, #1
 8000f56:	6878      	ldr	r0, [r7, #4]
 8000f58:	f000 f804 	bl	8000f64 <lcd_write_command>
}
 8000f5c:	bf00      	nop
 8000f5e:	3708      	adds	r7, #8
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}

08000f64 <lcd_write_command>:

/**+++++++++++++++++++++++++++++++++++++++*
 * Write a byte to the command register
 *+++++++++++++++++++++++++++++++++++++++*/
void lcd_write_command(Lcd_HandleTypeDef * lcd, uint8_t command)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
 8000f6c:	460b      	mov	r3, r1
 8000f6e:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_COMMAND_REG);	 // Write to command register
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	6898      	ldr	r0, [r3, #8]
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	899b      	ldrh	r3, [r3, #12]
 8000f78:	2200      	movs	r2, #0
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	f001 ff73 	bl	8002e66 <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	7d9b      	ldrb	r3, [r3, #22]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d111      	bne.n	8000fac <lcd_write_command+0x48>
	{
		lcd_write(lcd, (command >> 4), LCD_NIB);
 8000f88:	78fb      	ldrb	r3, [r7, #3]
 8000f8a:	091b      	lsrs	r3, r3, #4
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	2204      	movs	r2, #4
 8000f90:	4619      	mov	r1, r3
 8000f92:	6878      	ldr	r0, [r7, #4]
 8000f94:	f000 f842 	bl	800101c <lcd_write>
		lcd_write(lcd, command & 0x0F, LCD_NIB);
 8000f98:	78fb      	ldrb	r3, [r7, #3]
 8000f9a:	f003 030f 	and.w	r3, r3, #15
 8000f9e:	b2db      	uxtb	r3, r3
 8000fa0:	2204      	movs	r2, #4
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	6878      	ldr	r0, [r7, #4]
 8000fa6:	f000 f839 	bl	800101c <lcd_write>
	else
	{
		lcd_write(lcd, command, LCD_BYTE);
	}

}
 8000faa:	e005      	b.n	8000fb8 <lcd_write_command+0x54>
		lcd_write(lcd, command, LCD_BYTE);
 8000fac:	78fb      	ldrb	r3, [r7, #3]
 8000fae:	2208      	movs	r2, #8
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	6878      	ldr	r0, [r7, #4]
 8000fb4:	f000 f832 	bl	800101c <lcd_write>
}
 8000fb8:	bf00      	nop
 8000fba:	3708      	adds	r7, #8
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}

08000fc0 <lcd_write_data>:

/**+++++++++++++++++++++++++++++++++++*
 * Write a byte to the data register
 *++++++++++++++++++++++++++++++++++++*/
void lcd_write_data(Lcd_HandleTypeDef * lcd, uint8_t data)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
 8000fc8:	460b      	mov	r3, r1
 8000fca:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(lcd->rs_port, lcd->rs_pin, LCD_DATA_REG);  // Write to data register
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	6898      	ldr	r0, [r3, #8]
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	899b      	ldrh	r3, [r3, #12]
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	f001 ff45 	bl	8002e66 <HAL_GPIO_WritePin>

	if(lcd->mode == LCD_4_BIT_MODE)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	7d9b      	ldrb	r3, [r3, #22]
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d111      	bne.n	8001008 <lcd_write_data+0x48>
	{
		lcd_write(lcd, data >> 4, LCD_NIB);
 8000fe4:	78fb      	ldrb	r3, [r7, #3]
 8000fe6:	091b      	lsrs	r3, r3, #4
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	2204      	movs	r2, #4
 8000fec:	4619      	mov	r1, r3
 8000fee:	6878      	ldr	r0, [r7, #4]
 8000ff0:	f000 f814 	bl	800101c <lcd_write>
		lcd_write(lcd, data & 0x0F, LCD_NIB);
 8000ff4:	78fb      	ldrb	r3, [r7, #3]
 8000ff6:	f003 030f 	and.w	r3, r3, #15
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	2204      	movs	r2, #4
 8000ffe:	4619      	mov	r1, r3
 8001000:	6878      	ldr	r0, [r7, #4]
 8001002:	f000 f80b 	bl	800101c <lcd_write>
	else
	{
		lcd_write(lcd, data, LCD_BYTE);
	}

}
 8001006:	e005      	b.n	8001014 <lcd_write_data+0x54>
		lcd_write(lcd, data, LCD_BYTE);
 8001008:	78fb      	ldrb	r3, [r7, #3]
 800100a:	2208      	movs	r2, #8
 800100c:	4619      	mov	r1, r3
 800100e:	6878      	ldr	r0, [r7, #4]
 8001010:	f000 f804 	bl	800101c <lcd_write>
}
 8001014:	bf00      	nop
 8001016:	3708      	adds	r7, #8
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}

0800101c <lcd_write>:

/**+++++++++++++++++++++++++++++++++++++++++++++++++++*
 * Set len bits on the bus and toggle the enable line
 *++++++++++++++++++++++++++++++++++++++++++++++++++++*/
void lcd_write(Lcd_HandleTypeDef * lcd, uint8_t data, uint8_t len)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b084      	sub	sp, #16
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
 8001024:	460b      	mov	r3, r1
 8001026:	70fb      	strb	r3, [r7, #3]
 8001028:	4613      	mov	r3, r2
 800102a:	70bb      	strb	r3, [r7, #2]
	for(uint8_t i = 0; i < len; i++)
 800102c:	2300      	movs	r3, #0
 800102e:	73fb      	strb	r3, [r7, #15]
 8001030:	e019      	b.n	8001066 <lcd_write+0x4a>
	{
		HAL_GPIO_WritePin(lcd->data_port[i], lcd->data_pin[i], (data >> i) & 0x01);
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681a      	ldr	r2, [r3, #0]
 8001036:	7bfb      	ldrb	r3, [r7, #15]
 8001038:	009b      	lsls	r3, r3, #2
 800103a:	4413      	add	r3, r2
 800103c:	6818      	ldr	r0, [r3, #0]
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	685a      	ldr	r2, [r3, #4]
 8001042:	7bfb      	ldrb	r3, [r7, #15]
 8001044:	005b      	lsls	r3, r3, #1
 8001046:	4413      	add	r3, r2
 8001048:	8819      	ldrh	r1, [r3, #0]
 800104a:	78fa      	ldrb	r2, [r7, #3]
 800104c:	7bfb      	ldrb	r3, [r7, #15]
 800104e:	fa42 f303 	asr.w	r3, r2, r3
 8001052:	b2db      	uxtb	r3, r3
 8001054:	f003 0301 	and.w	r3, r3, #1
 8001058:	b2db      	uxtb	r3, r3
 800105a:	461a      	mov	r2, r3
 800105c:	f001 ff03 	bl	8002e66 <HAL_GPIO_WritePin>
	for(uint8_t i = 0; i < len; i++)
 8001060:	7bfb      	ldrb	r3, [r7, #15]
 8001062:	3301      	adds	r3, #1
 8001064:	73fb      	strb	r3, [r7, #15]
 8001066:	7bfa      	ldrb	r2, [r7, #15]
 8001068:	78bb      	ldrb	r3, [r7, #2]
 800106a:	429a      	cmp	r2, r3
 800106c:	d3e1      	bcc.n	8001032 <lcd_write+0x16>
	}

	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 1);
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6918      	ldr	r0, [r3, #16]
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	8a9b      	ldrh	r3, [r3, #20]
 8001076:	2201      	movs	r2, #1
 8001078:	4619      	mov	r1, r3
 800107a:	f001 fef4 	bl	8002e66 <HAL_GPIO_WritePin>
	DELAY(1);
 800107e:	2001      	movs	r0, #1
 8001080:	f000 fe74 	bl	8001d6c <HAL_Delay>
	HAL_GPIO_WritePin(lcd->en_port, lcd->en_pin, 0); 	 // Data receive on falling edge
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	6918      	ldr	r0, [r3, #16]
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	8a9b      	ldrh	r3, [r3, #20]
 800108c:	2200      	movs	r2, #0
 800108e:	4619      	mov	r1, r3
 8001090:	f001 fee9 	bl	8002e66 <HAL_GPIO_WritePin>
}
 8001094:	bf00      	nop
 8001096:	3710      	adds	r7, #16
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}

0800109c <HAL_ADC_ConvCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc) //      ADC
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
    if(hadc->Instance == ADC1) //    ADC1
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a05      	ldr	r2, [pc, #20]	@ (80010c0 <HAL_ADC_ConvCpltCallback+0x24>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d102      	bne.n	80010b4 <HAL_ADC_ConvCpltCallback+0x18>
    {
    	 flag = 1;
 80010ae:	4b05      	ldr	r3, [pc, #20]	@ (80010c4 <HAL_ADC_ConvCpltCallback+0x28>)
 80010b0:	2201      	movs	r2, #1
 80010b2:	701a      	strb	r2, [r3, #0]
    }
}
 80010b4:	bf00      	nop
 80010b6:	370c      	adds	r7, #12
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bc80      	pop	{r7}
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	40012400 	.word	0x40012400
 80010c4:	20000270 	.word	0x20000270

080010c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010c8:	b5b0      	push	{r4, r5, r7, lr}
 80010ca:	b096      	sub	sp, #88	@ 0x58
 80010cc:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010ce:	f000 fdeb 	bl	8001ca8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010d2:	f000 fb0f 	bl	80016f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010d6:	f000 fbc9 	bl	800186c <MX_GPIO_Init>
  MX_DMA_Init();
 80010da:	f000 fba9 	bl	8001830 <MX_DMA_Init>
  MX_ADC1_Init();
 80010de:	f000 fb59 	bl	8001794 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  Lcd_PortType ports[]={GPIOB,GPIOB,GPIOB,GPIOB};
 80010e2:	4b5b      	ldr	r3, [pc, #364]	@ (8001250 <main+0x188>)
 80010e4:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 80010e8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80010ea:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  Lcd_PinType pins[]={GPIO_PIN_3,GPIO_PIN_4,GPIO_PIN_5,GPIO_PIN_6};
 80010ee:	4a59      	ldr	r2, [pc, #356]	@ (8001254 <main+0x18c>)
 80010f0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80010f4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010f8:	e883 0003 	stmia.w	r3, {r0, r1}
  Lcd_HandleTypeDef lcd;
  lcd=Lcd_create(ports,pins,GPIOB,GPIO_PIN_7,GPIOB,GPIO_PIN_8, LCD_4_BIT_MODE); // 
 80010fc:	4638      	mov	r0, r7
 80010fe:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8001102:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8001106:	2300      	movs	r3, #0
 8001108:	9303      	str	r3, [sp, #12]
 800110a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800110e:	9302      	str	r3, [sp, #8]
 8001110:	4b51      	ldr	r3, [pc, #324]	@ (8001258 <main+0x190>)
 8001112:	9301      	str	r3, [sp, #4]
 8001114:	2380      	movs	r3, #128	@ 0x80
 8001116:	9300      	str	r3, [sp, #0]
 8001118:	4b4f      	ldr	r3, [pc, #316]	@ (8001258 <main+0x190>)
 800111a:	f7ff fe89 	bl	8000e30 <Lcd_create>
 800111e:	f107 0418 	add.w	r4, r7, #24
 8001122:	463d      	mov	r5, r7
 8001124:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001126:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001128:	e895 0003 	ldmia.w	r5, {r0, r1}
 800112c:	e884 0003 	stmia.w	r4, {r0, r1}

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc, 2); //          
 8001130:	2202      	movs	r2, #2
 8001132:	494a      	ldr	r1, [pc, #296]	@ (800125c <main+0x194>)
 8001134:	484a      	ldr	r0, [pc, #296]	@ (8001260 <main+0x198>)
 8001136:	f000 ff15 	bl	8001f64 <HAL_ADC_Start_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if(flag)
 800113a:	4b4a      	ldr	r3, [pc, #296]	@ (8001264 <main+0x19c>)
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	b2db      	uxtb	r3, r3
 8001140:	2b00      	cmp	r3, #0
 8001142:	d0fa      	beq.n	800113a <main+0x72>
	  {
		  flag = 0; //
 8001144:	4b47      	ldr	r3, [pc, #284]	@ (8001264 <main+0x19c>)
 8001146:	2200      	movs	r2, #0
 8001148:	701a      	strb	r2, [r3, #0]
		  voltage[0]=adc[0]/4096.0*500.0; //    -  (2^12)    .  ,  
 800114a:	4b44      	ldr	r3, [pc, #272]	@ (800125c <main+0x194>)
 800114c:	881b      	ldrh	r3, [r3, #0]
 800114e:	b29b      	uxth	r3, r3
 8001150:	4618      	mov	r0, r3
 8001152:	f7ff f957 	bl	8000404 <__aeabi_i2d>
 8001156:	f04f 0200 	mov.w	r2, #0
 800115a:	4b43      	ldr	r3, [pc, #268]	@ (8001268 <main+0x1a0>)
 800115c:	f7ff fae6 	bl	800072c <__aeabi_ddiv>
 8001160:	4602      	mov	r2, r0
 8001162:	460b      	mov	r3, r1
 8001164:	4610      	mov	r0, r2
 8001166:	4619      	mov	r1, r3
 8001168:	f04f 0200 	mov.w	r2, #0
 800116c:	4b3f      	ldr	r3, [pc, #252]	@ (800126c <main+0x1a4>)
 800116e:	f7ff f9b3 	bl	80004d8 <__aeabi_dmul>
 8001172:	4602      	mov	r2, r0
 8001174:	460b      	mov	r3, r1
 8001176:	4610      	mov	r0, r2
 8001178:	4619      	mov	r1, r3
 800117a:	f7ff fc85 	bl	8000a88 <__aeabi_d2f>
 800117e:	4603      	mov	r3, r0
 8001180:	4a3b      	ldr	r2, [pc, #236]	@ (8001270 <main+0x1a8>)
 8001182:	6013      	str	r3, [r2, #0]
		  voltage[1] = adc[1]/4096.0*500.0; //      (      )
 8001184:	4b35      	ldr	r3, [pc, #212]	@ (800125c <main+0x194>)
 8001186:	885b      	ldrh	r3, [r3, #2]
 8001188:	b29b      	uxth	r3, r3
 800118a:	4618      	mov	r0, r3
 800118c:	f7ff f93a 	bl	8000404 <__aeabi_i2d>
 8001190:	f04f 0200 	mov.w	r2, #0
 8001194:	4b34      	ldr	r3, [pc, #208]	@ (8001268 <main+0x1a0>)
 8001196:	f7ff fac9 	bl	800072c <__aeabi_ddiv>
 800119a:	4602      	mov	r2, r0
 800119c:	460b      	mov	r3, r1
 800119e:	4610      	mov	r0, r2
 80011a0:	4619      	mov	r1, r3
 80011a2:	f04f 0200 	mov.w	r2, #0
 80011a6:	4b31      	ldr	r3, [pc, #196]	@ (800126c <main+0x1a4>)
 80011a8:	f7ff f996 	bl	80004d8 <__aeabi_dmul>
 80011ac:	4602      	mov	r2, r0
 80011ae:	460b      	mov	r3, r1
 80011b0:	4610      	mov	r0, r2
 80011b2:	4619      	mov	r1, r3
 80011b4:	f7ff fc68 	bl	8000a88 <__aeabi_d2f>
 80011b8:	4603      	mov	r3, r0
 80011ba:	4a2d      	ldr	r2, [pc, #180]	@ (8001270 <main+0x1a8>)
 80011bc:	6053      	str	r3, [r2, #4]


	  if (HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_0)==GPIO_PIN_SET){ //     
 80011be:	2101      	movs	r1, #1
 80011c0:	4825      	ldr	r0, [pc, #148]	@ (8001258 <main+0x190>)
 80011c2:	f001 fe39 	bl	8002e38 <HAL_GPIO_ReadPin>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b01      	cmp	r3, #1
 80011ca:	d118      	bne.n	80011fe <main+0x136>
		  Lcd_cursor(&lcd,0,0);
 80011cc:	f107 0318 	add.w	r3, r7, #24
 80011d0:	2200      	movs	r2, #0
 80011d2:	2100      	movs	r1, #0
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff fe9f 	bl	8000f18 <Lcd_cursor>
		  Lcd_string(&lcd, "Mode: Vdrop"); //  lcd
 80011da:	f107 0318 	add.w	r3, r7, #24
 80011de:	4925      	ldr	r1, [pc, #148]	@ (8001274 <main+0x1ac>)
 80011e0:	4618      	mov	r0, r3
 80011e2:	f7ff fe79 	bl	8000ed8 <Lcd_string>
		  voltage[1]=voltage[1]-voltage[0]; //  
 80011e6:	4b22      	ldr	r3, [pc, #136]	@ (8001270 <main+0x1a8>)
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	4a21      	ldr	r2, [pc, #132]	@ (8001270 <main+0x1a8>)
 80011ec:	6812      	ldr	r2, [r2, #0]
 80011ee:	4611      	mov	r1, r2
 80011f0:	4618      	mov	r0, r3
 80011f2:	f7ff fc9d 	bl	8000b30 <__aeabi_fsub>
 80011f6:	4603      	mov	r3, r0
 80011f8:	461a      	mov	r2, r3
 80011fa:	4b1d      	ldr	r3, [pc, #116]	@ (8001270 <main+0x1a8>)
 80011fc:	605a      	str	r2, [r3, #4]

	  }
	  if (HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_1)==GPIO_PIN_SET){ //     
 80011fe:	2102      	movs	r1, #2
 8001200:	4815      	ldr	r0, [pc, #84]	@ (8001258 <main+0x190>)
 8001202:	f001 fe19 	bl	8002e38 <HAL_GPIO_ReadPin>
 8001206:	4603      	mov	r3, r0
 8001208:	2b01      	cmp	r3, #1
 800120a:	d10c      	bne.n	8001226 <main+0x15e>
		  Lcd_cursor(&lcd,0,0);
 800120c:	f107 0318 	add.w	r3, r7, #24
 8001210:	2200      	movs	r2, #0
 8001212:	2100      	movs	r1, #0
 8001214:	4618      	mov	r0, r3
 8001216:	f7ff fe7f 	bl	8000f18 <Lcd_cursor>
		  Lcd_string(&lcd, "Mode: V    ");//  lcd
 800121a:	f107 0318 	add.w	r3, r7, #24
 800121e:	4916      	ldr	r1, [pc, #88]	@ (8001278 <main+0x1b0>)
 8001220:	4618      	mov	r0, r3
 8001222:	f7ff fe59 	bl	8000ed8 <Lcd_string>

	  }

	  if (HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_2)==GPIO_PIN_SET){ //    100-500
 8001226:	2104      	movs	r1, #4
 8001228:	4814      	ldr	r0, [pc, #80]	@ (800127c <main+0x1b4>)
 800122a:	f001 fe05 	bl	8002e38 <HAL_GPIO_ReadPin>
 800122e:	4603      	mov	r3, r0
 8001230:	2b01      	cmp	r3, #1
 8001232:	f040 80ef 	bne.w	8001414 <main+0x34c>
		  if (HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2)==GPIO_PIN_SET){ //      
 8001236:	2104      	movs	r1, #4
 8001238:	4807      	ldr	r0, [pc, #28]	@ (8001258 <main+0x190>)
 800123a:	f001 fdfd 	bl	8002e38 <HAL_GPIO_ReadPin>
 800123e:	4603      	mov	r3, r0
 8001240:	2b01      	cmp	r3, #1
 8001242:	d11d      	bne.n	8001280 <main+0x1b8>
			  Lcd_clear(&lcd); //    
 8001244:	f107 0318 	add.w	r3, r7, #24
 8001248:	4618      	mov	r0, r3
 800124a:	f7ff fe7f 	bl	8000f4c <Lcd_clear>
 800124e:	e0e1      	b.n	8001414 <main+0x34c>
 8001250:	08006550 	.word	0x08006550
 8001254:	08006560 	.word	0x08006560
 8001258:	40010c00 	.word	0x40010c00
 800125c:	20000264 	.word	0x20000264
 8001260:	200001f0 	.word	0x200001f0
 8001264:	20000270 	.word	0x20000270
 8001268:	40b00000 	.word	0x40b00000
 800126c:	407f4000 	.word	0x407f4000
 8001270:	20000268 	.word	0x20000268
 8001274:	080064a8 	.word	0x080064a8
 8001278:	080064b4 	.word	0x080064b4
 800127c:	40010800 	.word	0x40010800
		  }
		  else{
			  Lcd_cursor(&lcd,0,11);
 8001280:	f107 0318 	add.w	r3, r7, #24
 8001284:	220b      	movs	r2, #11
 8001286:	2100      	movs	r1, #0
 8001288:	4618      	mov	r0, r3
 800128a:	f7ff fe45 	bl	8000f18 <Lcd_cursor>
			  Lcd_string(&lcd, "500 V   "); //   
 800128e:	f107 0318 	add.w	r3, r7, #24
 8001292:	496d      	ldr	r1, [pc, #436]	@ (8001448 <main+0x380>)
 8001294:	4618      	mov	r0, r3
 8001296:	f7ff fe1f 	bl	8000ed8 <Lcd_string>
			  if (voltage[1]>=499.8){ //     
 800129a:	4b6c      	ldr	r3, [pc, #432]	@ (800144c <main+0x384>)
 800129c:	685b      	ldr	r3, [r3, #4]
 800129e:	4618      	mov	r0, r3
 80012a0:	f7ff f8c2 	bl	8000428 <__aeabi_f2d>
 80012a4:	a366      	add	r3, pc, #408	@ (adr r3, 8001440 <main+0x378>)
 80012a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012aa:	f7ff fb9b 	bl	80009e4 <__aeabi_dcmpge>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d005      	beq.n	80012c0 <main+0x1f8>
				  Lcd_string(&lcd, "Voltage limit"); // ,    
 80012b4:	f107 0318 	add.w	r3, r7, #24
 80012b8:	4965      	ldr	r1, [pc, #404]	@ (8001450 <main+0x388>)
 80012ba:	4618      	mov	r0, r3
 80012bc:	f7ff fe0c 	bl	8000ed8 <Lcd_string>
			  }
			  if (voltage[1]>10.0 & voltage[1]<100.0){ //     
 80012c0:	4b62      	ldr	r3, [pc, #392]	@ (800144c <main+0x384>)
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	2201      	movs	r2, #1
 80012c6:	4614      	mov	r4, r2
 80012c8:	4962      	ldr	r1, [pc, #392]	@ (8001454 <main+0x38c>)
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff fda6 	bl	8000e1c <__aeabi_fcmpgt>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d101      	bne.n	80012da <main+0x212>
 80012d6:	2300      	movs	r3, #0
 80012d8:	461c      	mov	r4, r3
 80012da:	b2e4      	uxtb	r4, r4
 80012dc:	4b5b      	ldr	r3, [pc, #364]	@ (800144c <main+0x384>)
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	2201      	movs	r2, #1
 80012e2:	4615      	mov	r5, r2
 80012e4:	495c      	ldr	r1, [pc, #368]	@ (8001458 <main+0x390>)
 80012e6:	4618      	mov	r0, r3
 80012e8:	f7ff fd7a 	bl	8000de0 <__aeabi_fcmplt>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d101      	bne.n	80012f6 <main+0x22e>
 80012f2:	2300      	movs	r3, #0
 80012f4:	461d      	mov	r5, r3
 80012f6:	b2eb      	uxtb	r3, r5
 80012f8:	4023      	ands	r3, r4
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d027      	beq.n	8001350 <main+0x288>
				  Lcd_cursor(&lcd,1,0);
 8001300:	f107 0318 	add.w	r3, r7, #24
 8001304:	2200      	movs	r2, #0
 8001306:	2101      	movs	r1, #1
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff fe05 	bl	8000f18 <Lcd_cursor>
				  snprintf(buffer, sizeof(buffer), "%.1f", voltage[1]); // float  string
 800130e:	4b4f      	ldr	r3, [pc, #316]	@ (800144c <main+0x384>)
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	4618      	mov	r0, r3
 8001314:	f7ff f888 	bl	8000428 <__aeabi_f2d>
 8001318:	4602      	mov	r2, r0
 800131a:	460b      	mov	r3, r1
 800131c:	e9cd 2300 	strd	r2, r3, [sp]
 8001320:	4a4e      	ldr	r2, [pc, #312]	@ (800145c <main+0x394>)
 8001322:	210c      	movs	r1, #12
 8001324:	484e      	ldr	r0, [pc, #312]	@ (8001460 <main+0x398>)
 8001326:	f002 ff69 	bl	80041fc <sniprintf>
				  Lcd_string(&lcd, buffer); //  
 800132a:	f107 0318 	add.w	r3, r7, #24
 800132e:	494c      	ldr	r1, [pc, #304]	@ (8001460 <main+0x398>)
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff fdd1 	bl	8000ed8 <Lcd_string>
				  Lcd_cursor(&lcd,1,4);
 8001336:	f107 0318 	add.w	r3, r7, #24
 800133a:	2204      	movs	r2, #4
 800133c:	2101      	movs	r1, #1
 800133e:	4618      	mov	r0, r3
 8001340:	f7ff fdea 	bl	8000f18 <Lcd_cursor>
				  Lcd_string(&lcd, " V             "); //  +       
 8001344:	f107 0318 	add.w	r3, r7, #24
 8001348:	4946      	ldr	r1, [pc, #280]	@ (8001464 <main+0x39c>)
 800134a:	4618      	mov	r0, r3
 800134c:	f7ff fdc4 	bl	8000ed8 <Lcd_string>
			  }
			  if (voltage[1]<10.0){ //     
 8001350:	4b3e      	ldr	r3, [pc, #248]	@ (800144c <main+0x384>)
 8001352:	685b      	ldr	r3, [r3, #4]
 8001354:	493f      	ldr	r1, [pc, #252]	@ (8001454 <main+0x38c>)
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff fd42 	bl	8000de0 <__aeabi_fcmplt>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d027      	beq.n	80013b2 <main+0x2ea>
				  Lcd_cursor(&lcd,1,0);
 8001362:	f107 0318 	add.w	r3, r7, #24
 8001366:	2200      	movs	r2, #0
 8001368:	2101      	movs	r1, #1
 800136a:	4618      	mov	r0, r3
 800136c:	f7ff fdd4 	bl	8000f18 <Lcd_cursor>
				  snprintf(buffer, sizeof(buffer), "%.1f", voltage[1]); // float  string
 8001370:	4b36      	ldr	r3, [pc, #216]	@ (800144c <main+0x384>)
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	4618      	mov	r0, r3
 8001376:	f7ff f857 	bl	8000428 <__aeabi_f2d>
 800137a:	4602      	mov	r2, r0
 800137c:	460b      	mov	r3, r1
 800137e:	e9cd 2300 	strd	r2, r3, [sp]
 8001382:	4a36      	ldr	r2, [pc, #216]	@ (800145c <main+0x394>)
 8001384:	210c      	movs	r1, #12
 8001386:	4836      	ldr	r0, [pc, #216]	@ (8001460 <main+0x398>)
 8001388:	f002 ff38 	bl	80041fc <sniprintf>
				  Lcd_string(&lcd, buffer); //  
 800138c:	f107 0318 	add.w	r3, r7, #24
 8001390:	4933      	ldr	r1, [pc, #204]	@ (8001460 <main+0x398>)
 8001392:	4618      	mov	r0, r3
 8001394:	f7ff fda0 	bl	8000ed8 <Lcd_string>
				  Lcd_cursor(&lcd,1,3);
 8001398:	f107 0318 	add.w	r3, r7, #24
 800139c:	2203      	movs	r2, #3
 800139e:	2101      	movs	r1, #1
 80013a0:	4618      	mov	r0, r3
 80013a2:	f7ff fdb9 	bl	8000f18 <Lcd_cursor>
				  Lcd_string(&lcd, " V              "); //  +       
 80013a6:	f107 0318 	add.w	r3, r7, #24
 80013aa:	492f      	ldr	r1, [pc, #188]	@ (8001468 <main+0x3a0>)
 80013ac:	4618      	mov	r0, r3
 80013ae:	f7ff fd93 	bl	8000ed8 <Lcd_string>
			  }
			  if (voltage[1]>=100.0){
 80013b2:	4b26      	ldr	r3, [pc, #152]	@ (800144c <main+0x384>)
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	4928      	ldr	r1, [pc, #160]	@ (8001458 <main+0x390>)
 80013b8:	4618      	mov	r0, r3
 80013ba:	f7ff fd25 	bl	8000e08 <__aeabi_fcmpge>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d027      	beq.n	8001414 <main+0x34c>
				  snprintf(buffer, sizeof(buffer), "%.1f", voltage[1]); // float  string
 80013c4:	4b21      	ldr	r3, [pc, #132]	@ (800144c <main+0x384>)
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	4618      	mov	r0, r3
 80013ca:	f7ff f82d 	bl	8000428 <__aeabi_f2d>
 80013ce:	4602      	mov	r2, r0
 80013d0:	460b      	mov	r3, r1
 80013d2:	e9cd 2300 	strd	r2, r3, [sp]
 80013d6:	4a21      	ldr	r2, [pc, #132]	@ (800145c <main+0x394>)
 80013d8:	210c      	movs	r1, #12
 80013da:	4821      	ldr	r0, [pc, #132]	@ (8001460 <main+0x398>)
 80013dc:	f002 ff0e 	bl	80041fc <sniprintf>
				  Lcd_cursor(&lcd,1,0);
 80013e0:	f107 0318 	add.w	r3, r7, #24
 80013e4:	2200      	movs	r2, #0
 80013e6:	2101      	movs	r1, #1
 80013e8:	4618      	mov	r0, r3
 80013ea:	f7ff fd95 	bl	8000f18 <Lcd_cursor>
				  Lcd_string(&lcd, buffer); //  
 80013ee:	f107 0318 	add.w	r3, r7, #24
 80013f2:	491b      	ldr	r1, [pc, #108]	@ (8001460 <main+0x398>)
 80013f4:	4618      	mov	r0, r3
 80013f6:	f7ff fd6f 	bl	8000ed8 <Lcd_string>
				  Lcd_cursor(&lcd,1,5);
 80013fa:	f107 0318 	add.w	r3, r7, #24
 80013fe:	2205      	movs	r2, #5
 8001400:	2101      	movs	r1, #1
 8001402:	4618      	mov	r0, r3
 8001404:	f7ff fd88 	bl	8000f18 <Lcd_cursor>
				  Lcd_string(&lcd, " V            "); //  +       
 8001408:	f107 0318 	add.w	r3, r7, #24
 800140c:	4917      	ldr	r1, [pc, #92]	@ (800146c <main+0x3a4>)
 800140e:	4618      	mov	r0, r3
 8001410:	f7ff fd62 	bl	8000ed8 <Lcd_string>
			  }
		  }
	  }
	  if (HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_3)==GPIO_PIN_SET){ //    10-100
 8001414:	2108      	movs	r1, #8
 8001416:	4816      	ldr	r0, [pc, #88]	@ (8001470 <main+0x3a8>)
 8001418:	f001 fd0e 	bl	8002e38 <HAL_GPIO_ReadPin>
 800141c:	4603      	mov	r3, r0
 800141e:	2b01      	cmp	r3, #1
 8001420:	f040 80cd 	bne.w	80015be <main+0x4f6>
		  if (HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2)==GPIO_PIN_SET){ //      
 8001424:	2104      	movs	r1, #4
 8001426:	4813      	ldr	r0, [pc, #76]	@ (8001474 <main+0x3ac>)
 8001428:	f001 fd06 	bl	8002e38 <HAL_GPIO_ReadPin>
 800142c:	4603      	mov	r3, r0
 800142e:	2b01      	cmp	r3, #1
 8001430:	d122      	bne.n	8001478 <main+0x3b0>
			  Lcd_clear(&lcd); //    
 8001432:	f107 0318 	add.w	r3, r7, #24
 8001436:	4618      	mov	r0, r3
 8001438:	f7ff fd88 	bl	8000f4c <Lcd_clear>
 800143c:	e0bf      	b.n	80015be <main+0x4f6>
 800143e:	bf00      	nop
 8001440:	cccccccd 	.word	0xcccccccd
 8001444:	407f3ccc 	.word	0x407f3ccc
 8001448:	080064c0 	.word	0x080064c0
 800144c:	20000268 	.word	0x20000268
 8001450:	080064cc 	.word	0x080064cc
 8001454:	41200000 	.word	0x41200000
 8001458:	42c80000 	.word	0x42c80000
 800145c:	080064dc 	.word	0x080064dc
 8001460:	20000274 	.word	0x20000274
 8001464:	080064e4 	.word	0x080064e4
 8001468:	080064f4 	.word	0x080064f4
 800146c:	08006508 	.word	0x08006508
 8001470:	40010800 	.word	0x40010800
 8001474:	40010c00 	.word	0x40010c00
		  }
		  else{
			  Lcd_cursor(&lcd,0,11);
 8001478:	f107 0318 	add.w	r3, r7, #24
 800147c:	220b      	movs	r2, #11
 800147e:	2100      	movs	r1, #0
 8001480:	4618      	mov	r0, r3
 8001482:	f7ff fd49 	bl	8000f18 <Lcd_cursor>
			  Lcd_string(&lcd, "100 V   "); //   
 8001486:	f107 0318 	add.w	r3, r7, #24
 800148a:	4989      	ldr	r1, [pc, #548]	@ (80016b0 <main+0x5e8>)
 800148c:	4618      	mov	r0, r3
 800148e:	f7ff fd23 	bl	8000ed8 <Lcd_string>
			  if (voltage[1]>=100.0){ //     
 8001492:	4b88      	ldr	r3, [pc, #544]	@ (80016b4 <main+0x5ec>)
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	4988      	ldr	r1, [pc, #544]	@ (80016b8 <main+0x5f0>)
 8001498:	4618      	mov	r0, r3
 800149a:	f7ff fcb5 	bl	8000e08 <__aeabi_fcmpge>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d00c      	beq.n	80014be <main+0x3f6>
				  Lcd_cursor(&lcd,1,0);
 80014a4:	f107 0318 	add.w	r3, r7, #24
 80014a8:	2200      	movs	r2, #0
 80014aa:	2101      	movs	r1, #1
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7ff fd33 	bl	8000f18 <Lcd_cursor>
				  Lcd_string(&lcd, "Voltage limit"); // ,    
 80014b2:	f107 0318 	add.w	r3, r7, #24
 80014b6:	4981      	ldr	r1, [pc, #516]	@ (80016bc <main+0x5f4>)
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7ff fd0d 	bl	8000ed8 <Lcd_string>
		  	  }
			  if (voltage[1]<10.0){ //     
 80014be:	4b7d      	ldr	r3, [pc, #500]	@ (80016b4 <main+0x5ec>)
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	497f      	ldr	r1, [pc, #508]	@ (80016c0 <main+0x5f8>)
 80014c4:	4618      	mov	r0, r3
 80014c6:	f7ff fc8b 	bl	8000de0 <__aeabi_fcmplt>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d02e      	beq.n	800152e <main+0x466>
				  Lcd_cursor(&lcd,1,0);
 80014d0:	f107 0318 	add.w	r3, r7, #24
 80014d4:	2200      	movs	r2, #0
 80014d6:	2101      	movs	r1, #1
 80014d8:	4618      	mov	r0, r3
 80014da:	f7ff fd1d 	bl	8000f18 <Lcd_cursor>
				  snprintf(buffer, sizeof(buffer), "%.2f", voltage[1]); // float  string
 80014de:	4b75      	ldr	r3, [pc, #468]	@ (80016b4 <main+0x5ec>)
 80014e0:	685b      	ldr	r3, [r3, #4]
 80014e2:	4618      	mov	r0, r3
 80014e4:	f7fe ffa0 	bl	8000428 <__aeabi_f2d>
 80014e8:	4602      	mov	r2, r0
 80014ea:	460b      	mov	r3, r1
 80014ec:	e9cd 2300 	strd	r2, r3, [sp]
 80014f0:	4a74      	ldr	r2, [pc, #464]	@ (80016c4 <main+0x5fc>)
 80014f2:	210c      	movs	r1, #12
 80014f4:	4874      	ldr	r0, [pc, #464]	@ (80016c8 <main+0x600>)
 80014f6:	f002 fe81 	bl	80041fc <sniprintf>
				  Lcd_cursor(&lcd,1,0);
 80014fa:	f107 0318 	add.w	r3, r7, #24
 80014fe:	2200      	movs	r2, #0
 8001500:	2101      	movs	r1, #1
 8001502:	4618      	mov	r0, r3
 8001504:	f7ff fd08 	bl	8000f18 <Lcd_cursor>
				  Lcd_string(&lcd, buffer); //  
 8001508:	f107 0318 	add.w	r3, r7, #24
 800150c:	496e      	ldr	r1, [pc, #440]	@ (80016c8 <main+0x600>)
 800150e:	4618      	mov	r0, r3
 8001510:	f7ff fce2 	bl	8000ed8 <Lcd_string>
				  Lcd_cursor(&lcd,1,4);
 8001514:	f107 0318 	add.w	r3, r7, #24
 8001518:	2204      	movs	r2, #4
 800151a:	2101      	movs	r1, #1
 800151c:	4618      	mov	r0, r3
 800151e:	f7ff fcfb 	bl	8000f18 <Lcd_cursor>
				  Lcd_string(&lcd, " V              "); //  +       
 8001522:	f107 0318 	add.w	r3, r7, #24
 8001526:	4969      	ldr	r1, [pc, #420]	@ (80016cc <main+0x604>)
 8001528:	4618      	mov	r0, r3
 800152a:	f7ff fcd5 	bl	8000ed8 <Lcd_string>
			  }
			  if (voltage[1]>10.0 & voltage[1]<100.0){ //      
 800152e:	4b61      	ldr	r3, [pc, #388]	@ (80016b4 <main+0x5ec>)
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	2201      	movs	r2, #1
 8001534:	4614      	mov	r4, r2
 8001536:	4962      	ldr	r1, [pc, #392]	@ (80016c0 <main+0x5f8>)
 8001538:	4618      	mov	r0, r3
 800153a:	f7ff fc6f 	bl	8000e1c <__aeabi_fcmpgt>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d101      	bne.n	8001548 <main+0x480>
 8001544:	2300      	movs	r3, #0
 8001546:	461c      	mov	r4, r3
 8001548:	b2e4      	uxtb	r4, r4
 800154a:	4b5a      	ldr	r3, [pc, #360]	@ (80016b4 <main+0x5ec>)
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	2201      	movs	r2, #1
 8001550:	4615      	mov	r5, r2
 8001552:	4959      	ldr	r1, [pc, #356]	@ (80016b8 <main+0x5f0>)
 8001554:	4618      	mov	r0, r3
 8001556:	f7ff fc43 	bl	8000de0 <__aeabi_fcmplt>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d101      	bne.n	8001564 <main+0x49c>
 8001560:	2300      	movs	r3, #0
 8001562:	461d      	mov	r5, r3
 8001564:	b2eb      	uxtb	r3, r5
 8001566:	4023      	ands	r3, r4
 8001568:	b2db      	uxtb	r3, r3
 800156a:	2b00      	cmp	r3, #0
 800156c:	d027      	beq.n	80015be <main+0x4f6>
				  snprintf(buffer, sizeof(buffer), "%.2f", voltage[1]); // float  string
 800156e:	4b51      	ldr	r3, [pc, #324]	@ (80016b4 <main+0x5ec>)
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	4618      	mov	r0, r3
 8001574:	f7fe ff58 	bl	8000428 <__aeabi_f2d>
 8001578:	4602      	mov	r2, r0
 800157a:	460b      	mov	r3, r1
 800157c:	e9cd 2300 	strd	r2, r3, [sp]
 8001580:	4a50      	ldr	r2, [pc, #320]	@ (80016c4 <main+0x5fc>)
 8001582:	210c      	movs	r1, #12
 8001584:	4850      	ldr	r0, [pc, #320]	@ (80016c8 <main+0x600>)
 8001586:	f002 fe39 	bl	80041fc <sniprintf>
				  Lcd_cursor(&lcd,1,0);
 800158a:	f107 0318 	add.w	r3, r7, #24
 800158e:	2200      	movs	r2, #0
 8001590:	2101      	movs	r1, #1
 8001592:	4618      	mov	r0, r3
 8001594:	f7ff fcc0 	bl	8000f18 <Lcd_cursor>
				  Lcd_string(&lcd, buffer); //  
 8001598:	f107 0318 	add.w	r3, r7, #24
 800159c:	494a      	ldr	r1, [pc, #296]	@ (80016c8 <main+0x600>)
 800159e:	4618      	mov	r0, r3
 80015a0:	f7ff fc9a 	bl	8000ed8 <Lcd_string>
				  Lcd_cursor(&lcd,1,5);
 80015a4:	f107 0318 	add.w	r3, r7, #24
 80015a8:	2205      	movs	r2, #5
 80015aa:	2101      	movs	r1, #1
 80015ac:	4618      	mov	r0, r3
 80015ae:	f7ff fcb3 	bl	8000f18 <Lcd_cursor>
				  Lcd_string(&lcd, " V             "); //  +       
 80015b2:	f107 0318 	add.w	r3, r7, #24
 80015b6:	4946      	ldr	r1, [pc, #280]	@ (80016d0 <main+0x608>)
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7ff fc8d 	bl	8000ed8 <Lcd_string>
		  	  }
		  }
	  }
	  if (HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_4)==GPIO_PIN_SET){ //    0-10
 80015be:	2110      	movs	r1, #16
 80015c0:	4844      	ldr	r0, [pc, #272]	@ (80016d4 <main+0x60c>)
 80015c2:	f001 fc39 	bl	8002e38 <HAL_GPIO_ReadPin>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b01      	cmp	r3, #1
 80015ca:	d16b      	bne.n	80016a4 <main+0x5dc>
		  if (HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_2)==GPIO_PIN_SET){ //      
 80015cc:	2104      	movs	r1, #4
 80015ce:	4842      	ldr	r0, [pc, #264]	@ (80016d8 <main+0x610>)
 80015d0:	f001 fc32 	bl	8002e38 <HAL_GPIO_ReadPin>
 80015d4:	4603      	mov	r3, r0
 80015d6:	2b01      	cmp	r3, #1
 80015d8:	d105      	bne.n	80015e6 <main+0x51e>
			  Lcd_clear(&lcd); //    
 80015da:	f107 0318 	add.w	r3, r7, #24
 80015de:	4618      	mov	r0, r3
 80015e0:	f7ff fcb4 	bl	8000f4c <Lcd_clear>
 80015e4:	e05e      	b.n	80016a4 <main+0x5dc>
		  }
		  else{
			  Lcd_cursor(&lcd,0,11);
 80015e6:	f107 0318 	add.w	r3, r7, #24
 80015ea:	220b      	movs	r2, #11
 80015ec:	2100      	movs	r1, #0
 80015ee:	4618      	mov	r0, r3
 80015f0:	f7ff fc92 	bl	8000f18 <Lcd_cursor>
			  Lcd_string(&lcd, "10000 mV"); //   
 80015f4:	f107 0318 	add.w	r3, r7, #24
 80015f8:	4938      	ldr	r1, [pc, #224]	@ (80016dc <main+0x614>)
 80015fa:	4618      	mov	r0, r3
 80015fc:	f7ff fc6c 	bl	8000ed8 <Lcd_string>
			  if (voltage[1]>=10.0){ //     
 8001600:	4b2c      	ldr	r3, [pc, #176]	@ (80016b4 <main+0x5ec>)
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	492e      	ldr	r1, [pc, #184]	@ (80016c0 <main+0x5f8>)
 8001606:	4618      	mov	r0, r3
 8001608:	f7ff fbfe 	bl	8000e08 <__aeabi_fcmpge>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d00d      	beq.n	800162e <main+0x566>
				  Lcd_cursor(&lcd,1,0);
 8001612:	f107 0318 	add.w	r3, r7, #24
 8001616:	2200      	movs	r2, #0
 8001618:	2101      	movs	r1, #1
 800161a:	4618      	mov	r0, r3
 800161c:	f7ff fc7c 	bl	8000f18 <Lcd_cursor>
				  Lcd_string(&lcd, "Voltage limit"); // ,    
 8001620:	f107 0318 	add.w	r3, r7, #24
 8001624:	4925      	ldr	r1, [pc, #148]	@ (80016bc <main+0x5f4>)
 8001626:	4618      	mov	r0, r3
 8001628:	f7ff fc56 	bl	8000ed8 <Lcd_string>
 800162c:	e03a      	b.n	80016a4 <main+0x5dc>
	  		  }
	  		  else{
	  			  voltage[1]=voltage[1]*1000.0; //  
 800162e:	4b21      	ldr	r3, [pc, #132]	@ (80016b4 <main+0x5ec>)
 8001630:	685b      	ldr	r3, [r3, #4]
 8001632:	4618      	mov	r0, r3
 8001634:	f7fe fef8 	bl	8000428 <__aeabi_f2d>
 8001638:	f04f 0200 	mov.w	r2, #0
 800163c:	4b28      	ldr	r3, [pc, #160]	@ (80016e0 <main+0x618>)
 800163e:	f7fe ff4b 	bl	80004d8 <__aeabi_dmul>
 8001642:	4602      	mov	r2, r0
 8001644:	460b      	mov	r3, r1
 8001646:	4610      	mov	r0, r2
 8001648:	4619      	mov	r1, r3
 800164a:	f7ff fa1d 	bl	8000a88 <__aeabi_d2f>
 800164e:	4603      	mov	r3, r0
 8001650:	4a18      	ldr	r2, [pc, #96]	@ (80016b4 <main+0x5ec>)
 8001652:	6053      	str	r3, [r2, #4]
	  	  		  snprintf(buffer, sizeof(buffer), "%4.0f", voltage[1]); // float  string
 8001654:	4b17      	ldr	r3, [pc, #92]	@ (80016b4 <main+0x5ec>)
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	4618      	mov	r0, r3
 800165a:	f7fe fee5 	bl	8000428 <__aeabi_f2d>
 800165e:	4602      	mov	r2, r0
 8001660:	460b      	mov	r3, r1
 8001662:	e9cd 2300 	strd	r2, r3, [sp]
 8001666:	4a1f      	ldr	r2, [pc, #124]	@ (80016e4 <main+0x61c>)
 8001668:	210c      	movs	r1, #12
 800166a:	4817      	ldr	r0, [pc, #92]	@ (80016c8 <main+0x600>)
 800166c:	f002 fdc6 	bl	80041fc <sniprintf>
	  	  		  Lcd_cursor(&lcd,1,0);
 8001670:	f107 0318 	add.w	r3, r7, #24
 8001674:	2200      	movs	r2, #0
 8001676:	2101      	movs	r1, #1
 8001678:	4618      	mov	r0, r3
 800167a:	f7ff fc4d 	bl	8000f18 <Lcd_cursor>
	  	  		  Lcd_string(&lcd, buffer);//  
 800167e:	f107 0318 	add.w	r3, r7, #24
 8001682:	4911      	ldr	r1, [pc, #68]	@ (80016c8 <main+0x600>)
 8001684:	4618      	mov	r0, r3
 8001686:	f7ff fc27 	bl	8000ed8 <Lcd_string>
	  	  		  Lcd_cursor(&lcd,1,4);
 800168a:	f107 0318 	add.w	r3, r7, #24
 800168e:	2204      	movs	r2, #4
 8001690:	2101      	movs	r1, #1
 8001692:	4618      	mov	r0, r3
 8001694:	f7ff fc40 	bl	8000f18 <Lcd_cursor>
	  	  		  Lcd_string(&lcd, " mV           "); //  +       
 8001698:	f107 0318 	add.w	r3, r7, #24
 800169c:	4912      	ldr	r1, [pc, #72]	@ (80016e8 <main+0x620>)
 800169e:	4618      	mov	r0, r3
 80016a0:	f7ff fc1a 	bl	8000ed8 <Lcd_string>
	  		  }
		  }
	  }
	  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc, 2); //    
 80016a4:	2202      	movs	r2, #2
 80016a6:	4911      	ldr	r1, [pc, #68]	@ (80016ec <main+0x624>)
 80016a8:	4811      	ldr	r0, [pc, #68]	@ (80016f0 <main+0x628>)
 80016aa:	f000 fc5b 	bl	8001f64 <HAL_ADC_Start_DMA>
	  if(flag)
 80016ae:	e544      	b.n	800113a <main+0x72>
 80016b0:	08006518 	.word	0x08006518
 80016b4:	20000268 	.word	0x20000268
 80016b8:	42c80000 	.word	0x42c80000
 80016bc:	080064cc 	.word	0x080064cc
 80016c0:	41200000 	.word	0x41200000
 80016c4:	08006524 	.word	0x08006524
 80016c8:	20000274 	.word	0x20000274
 80016cc:	080064f4 	.word	0x080064f4
 80016d0:	080064e4 	.word	0x080064e4
 80016d4:	40010800 	.word	0x40010800
 80016d8:	40010c00 	.word	0x40010c00
 80016dc:	0800652c 	.word	0x0800652c
 80016e0:	408f4000 	.word	0x408f4000
 80016e4:	08006538 	.word	0x08006538
 80016e8:	08006540 	.word	0x08006540
 80016ec:	20000264 	.word	0x20000264
 80016f0:	200001f0 	.word	0x200001f0

080016f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b094      	sub	sp, #80	@ 0x50
 80016f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80016fe:	2228      	movs	r2, #40	@ 0x28
 8001700:	2100      	movs	r1, #0
 8001702:	4618      	mov	r0, r3
 8001704:	f002 fdf1 	bl	80042ea <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001708:	f107 0314 	add.w	r3, r7, #20
 800170c:	2200      	movs	r2, #0
 800170e:	601a      	str	r2, [r3, #0]
 8001710:	605a      	str	r2, [r3, #4]
 8001712:	609a      	str	r2, [r3, #8]
 8001714:	60da      	str	r2, [r3, #12]
 8001716:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001718:	1d3b      	adds	r3, r7, #4
 800171a:	2200      	movs	r2, #0
 800171c:	601a      	str	r2, [r3, #0]
 800171e:	605a      	str	r2, [r3, #4]
 8001720:	609a      	str	r2, [r3, #8]
 8001722:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001724:	2302      	movs	r3, #2
 8001726:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001728:	2301      	movs	r3, #1
 800172a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800172c:	2310      	movs	r3, #16
 800172e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001730:	2300      	movs	r3, #0
 8001732:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001734:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001738:	4618      	mov	r0, r3
 800173a:	f001 fbad 	bl	8002e98 <HAL_RCC_OscConfig>
 800173e:	4603      	mov	r3, r0
 8001740:	2b00      	cmp	r3, #0
 8001742:	d001      	beq.n	8001748 <SystemClock_Config+0x54>
  {
    Error_Handler();
 8001744:	f000 f8ec 	bl	8001920 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001748:	230f      	movs	r3, #15
 800174a:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800174c:	2300      	movs	r3, #0
 800174e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001750:	2300      	movs	r3, #0
 8001752:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001754:	2300      	movs	r3, #0
 8001756:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001758:	2300      	movs	r3, #0
 800175a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800175c:	f107 0314 	add.w	r3, r7, #20
 8001760:	2100      	movs	r1, #0
 8001762:	4618      	mov	r0, r3
 8001764:	f001 fe1a 	bl	800339c <HAL_RCC_ClockConfig>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 800176e:	f000 f8d7 	bl	8001920 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001772:	2302      	movs	r3, #2
 8001774:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8001776:	2300      	movs	r3, #0
 8001778:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800177a:	1d3b      	adds	r3, r7, #4
 800177c:	4618      	mov	r0, r3
 800177e:	f001 ff69 	bl	8003654 <HAL_RCCEx_PeriphCLKConfig>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001788:	f000 f8ca 	bl	8001920 <Error_Handler>
  }
}
 800178c:	bf00      	nop
 800178e:	3750      	adds	r7, #80	@ 0x50
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}

08001794 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b084      	sub	sp, #16
 8001798:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800179a:	1d3b      	adds	r3, r7, #4
 800179c:	2200      	movs	r2, #0
 800179e:	601a      	str	r2, [r3, #0]
 80017a0:	605a      	str	r2, [r3, #4]
 80017a2:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80017a4:	4b20      	ldr	r3, [pc, #128]	@ (8001828 <MX_ADC1_Init+0x94>)
 80017a6:	4a21      	ldr	r2, [pc, #132]	@ (800182c <MX_ADC1_Init+0x98>)
 80017a8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80017aa:	4b1f      	ldr	r3, [pc, #124]	@ (8001828 <MX_ADC1_Init+0x94>)
 80017ac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80017b0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80017b2:	4b1d      	ldr	r3, [pc, #116]	@ (8001828 <MX_ADC1_Init+0x94>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80017b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001828 <MX_ADC1_Init+0x94>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017be:	4b1a      	ldr	r3, [pc, #104]	@ (8001828 <MX_ADC1_Init+0x94>)
 80017c0:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80017c4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017c6:	4b18      	ldr	r3, [pc, #96]	@ (8001828 <MX_ADC1_Init+0x94>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 2;
 80017cc:	4b16      	ldr	r3, [pc, #88]	@ (8001828 <MX_ADC1_Init+0x94>)
 80017ce:	2202      	movs	r2, #2
 80017d0:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80017d2:	4815      	ldr	r0, [pc, #84]	@ (8001828 <MX_ADC1_Init+0x94>)
 80017d4:	f000 faee 	bl	8001db4 <HAL_ADC_Init>
 80017d8:	4603      	mov	r3, r0
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d001      	beq.n	80017e2 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80017de:	f000 f89f 	bl	8001920 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80017e2:	2300      	movs	r3, #0
 80017e4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80017e6:	2301      	movs	r3, #1
 80017e8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80017ea:	2300      	movs	r3, #0
 80017ec:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80017ee:	1d3b      	adds	r3, r7, #4
 80017f0:	4619      	mov	r1, r3
 80017f2:	480d      	ldr	r0, [pc, #52]	@ (8001828 <MX_ADC1_Init+0x94>)
 80017f4:	f000 fca6 	bl	8002144 <HAL_ADC_ConfigChannel>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80017fe:	f000 f88f 	bl	8001920 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001802:	2301      	movs	r3, #1
 8001804:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001806:	2302      	movs	r3, #2
 8001808:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800180a:	1d3b      	adds	r3, r7, #4
 800180c:	4619      	mov	r1, r3
 800180e:	4806      	ldr	r0, [pc, #24]	@ (8001828 <MX_ADC1_Init+0x94>)
 8001810:	f000 fc98 	bl	8002144 <HAL_ADC_ConfigChannel>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d001      	beq.n	800181e <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800181a:	f000 f881 	bl	8001920 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800181e:	bf00      	nop
 8001820:	3710      	adds	r7, #16
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	200001f0 	.word	0x200001f0
 800182c:	40012400 	.word	0x40012400

08001830 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001836:	4b0c      	ldr	r3, [pc, #48]	@ (8001868 <MX_DMA_Init+0x38>)
 8001838:	695b      	ldr	r3, [r3, #20]
 800183a:	4a0b      	ldr	r2, [pc, #44]	@ (8001868 <MX_DMA_Init+0x38>)
 800183c:	f043 0301 	orr.w	r3, r3, #1
 8001840:	6153      	str	r3, [r2, #20]
 8001842:	4b09      	ldr	r3, [pc, #36]	@ (8001868 <MX_DMA_Init+0x38>)
 8001844:	695b      	ldr	r3, [r3, #20]
 8001846:	f003 0301 	and.w	r3, r3, #1
 800184a:	607b      	str	r3, [r7, #4]
 800184c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800184e:	2200      	movs	r2, #0
 8001850:	2100      	movs	r1, #0
 8001852:	200b      	movs	r0, #11
 8001854:	f000 ff47 	bl	80026e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001858:	200b      	movs	r0, #11
 800185a:	f000 ff60 	bl	800271e <HAL_NVIC_EnableIRQ>

}
 800185e:	bf00      	nop
 8001860:	3708      	adds	r7, #8
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	40021000 	.word	0x40021000

0800186c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b088      	sub	sp, #32
 8001870:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001872:	f107 0310 	add.w	r3, r7, #16
 8001876:	2200      	movs	r2, #0
 8001878:	601a      	str	r2, [r3, #0]
 800187a:	605a      	str	r2, [r3, #4]
 800187c:	609a      	str	r2, [r3, #8]
 800187e:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001880:	4b24      	ldr	r3, [pc, #144]	@ (8001914 <MX_GPIO_Init+0xa8>)
 8001882:	699b      	ldr	r3, [r3, #24]
 8001884:	4a23      	ldr	r2, [pc, #140]	@ (8001914 <MX_GPIO_Init+0xa8>)
 8001886:	f043 0320 	orr.w	r3, r3, #32
 800188a:	6193      	str	r3, [r2, #24]
 800188c:	4b21      	ldr	r3, [pc, #132]	@ (8001914 <MX_GPIO_Init+0xa8>)
 800188e:	699b      	ldr	r3, [r3, #24]
 8001890:	f003 0320 	and.w	r3, r3, #32
 8001894:	60fb      	str	r3, [r7, #12]
 8001896:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001898:	4b1e      	ldr	r3, [pc, #120]	@ (8001914 <MX_GPIO_Init+0xa8>)
 800189a:	699b      	ldr	r3, [r3, #24]
 800189c:	4a1d      	ldr	r2, [pc, #116]	@ (8001914 <MX_GPIO_Init+0xa8>)
 800189e:	f043 0304 	orr.w	r3, r3, #4
 80018a2:	6193      	str	r3, [r2, #24]
 80018a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001914 <MX_GPIO_Init+0xa8>)
 80018a6:	699b      	ldr	r3, [r3, #24]
 80018a8:	f003 0304 	and.w	r3, r3, #4
 80018ac:	60bb      	str	r3, [r7, #8]
 80018ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018b0:	4b18      	ldr	r3, [pc, #96]	@ (8001914 <MX_GPIO_Init+0xa8>)
 80018b2:	699b      	ldr	r3, [r3, #24]
 80018b4:	4a17      	ldr	r2, [pc, #92]	@ (8001914 <MX_GPIO_Init+0xa8>)
 80018b6:	f043 0308 	orr.w	r3, r3, #8
 80018ba:	6193      	str	r3, [r2, #24]
 80018bc:	4b15      	ldr	r3, [pc, #84]	@ (8001914 <MX_GPIO_Init+0xa8>)
 80018be:	699b      	ldr	r3, [r3, #24]
 80018c0:	f003 0308 	and.w	r3, r3, #8
 80018c4:	607b      	str	r3, [r7, #4]
 80018c6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 80018c8:	2200      	movs	r2, #0
 80018ca:	f44f 71fc 	mov.w	r1, #504	@ 0x1f8
 80018ce:	4812      	ldr	r0, [pc, #72]	@ (8001918 <MX_GPIO_Init+0xac>)
 80018d0:	f001 fac9 	bl	8002e66 <HAL_GPIO_WritePin>
                          |GPIO_PIN_7|GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA2 PA3 PA4 PA5
                           PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80018d4:	237c      	movs	r3, #124	@ 0x7c
 80018d6:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018d8:	2300      	movs	r3, #0
 80018da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018dc:	2300      	movs	r3, #0
 80018de:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018e0:	f107 0310 	add.w	r3, r7, #16
 80018e4:	4619      	mov	r1, r3
 80018e6:	480d      	ldr	r0, [pc, #52]	@ (800191c <MX_GPIO_Init+0xb0>)
 80018e8:	f001 f922 	bl	8002b30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 PB6
                           PB7 PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 80018ec:	f44f 73fc 	mov.w	r3, #504	@ 0x1f8
 80018f0:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_7|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018f2:	2301      	movs	r3, #1
 80018f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f6:	2300      	movs	r3, #0
 80018f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018fa:	2302      	movs	r3, #2
 80018fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018fe:	f107 0310 	add.w	r3, r7, #16
 8001902:	4619      	mov	r1, r3
 8001904:	4804      	ldr	r0, [pc, #16]	@ (8001918 <MX_GPIO_Init+0xac>)
 8001906:	f001 f913 	bl	8002b30 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800190a:	bf00      	nop
 800190c:	3720      	adds	r7, #32
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	40021000 	.word	0x40021000
 8001918:	40010c00 	.word	0x40010c00
 800191c:	40010800 	.word	0x40010800

08001920 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001924:	b672      	cpsid	i
}
 8001926:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001928:	bf00      	nop
 800192a:	e7fd      	b.n	8001928 <Error_Handler+0x8>

0800192c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800192c:	b480      	push	{r7}
 800192e:	b085      	sub	sp, #20
 8001930:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001932:	4b15      	ldr	r3, [pc, #84]	@ (8001988 <HAL_MspInit+0x5c>)
 8001934:	699b      	ldr	r3, [r3, #24]
 8001936:	4a14      	ldr	r2, [pc, #80]	@ (8001988 <HAL_MspInit+0x5c>)
 8001938:	f043 0301 	orr.w	r3, r3, #1
 800193c:	6193      	str	r3, [r2, #24]
 800193e:	4b12      	ldr	r3, [pc, #72]	@ (8001988 <HAL_MspInit+0x5c>)
 8001940:	699b      	ldr	r3, [r3, #24]
 8001942:	f003 0301 	and.w	r3, r3, #1
 8001946:	60bb      	str	r3, [r7, #8]
 8001948:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800194a:	4b0f      	ldr	r3, [pc, #60]	@ (8001988 <HAL_MspInit+0x5c>)
 800194c:	69db      	ldr	r3, [r3, #28]
 800194e:	4a0e      	ldr	r2, [pc, #56]	@ (8001988 <HAL_MspInit+0x5c>)
 8001950:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001954:	61d3      	str	r3, [r2, #28]
 8001956:	4b0c      	ldr	r3, [pc, #48]	@ (8001988 <HAL_MspInit+0x5c>)
 8001958:	69db      	ldr	r3, [r3, #28]
 800195a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800195e:	607b      	str	r3, [r7, #4]
 8001960:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001962:	4b0a      	ldr	r3, [pc, #40]	@ (800198c <HAL_MspInit+0x60>)
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	60fb      	str	r3, [r7, #12]
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800196e:	60fb      	str	r3, [r7, #12]
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001976:	60fb      	str	r3, [r7, #12]
 8001978:	4a04      	ldr	r2, [pc, #16]	@ (800198c <HAL_MspInit+0x60>)
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800197e:	bf00      	nop
 8001980:	3714      	adds	r7, #20
 8001982:	46bd      	mov	sp, r7
 8001984:	bc80      	pop	{r7}
 8001986:	4770      	bx	lr
 8001988:	40021000 	.word	0x40021000
 800198c:	40010000 	.word	0x40010000

08001990 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b088      	sub	sp, #32
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001998:	f107 0310 	add.w	r3, r7, #16
 800199c:	2200      	movs	r2, #0
 800199e:	601a      	str	r2, [r3, #0]
 80019a0:	605a      	str	r2, [r3, #4]
 80019a2:	609a      	str	r2, [r3, #8]
 80019a4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4a28      	ldr	r2, [pc, #160]	@ (8001a4c <HAL_ADC_MspInit+0xbc>)
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d149      	bne.n	8001a44 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80019b0:	4b27      	ldr	r3, [pc, #156]	@ (8001a50 <HAL_ADC_MspInit+0xc0>)
 80019b2:	699b      	ldr	r3, [r3, #24]
 80019b4:	4a26      	ldr	r2, [pc, #152]	@ (8001a50 <HAL_ADC_MspInit+0xc0>)
 80019b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80019ba:	6193      	str	r3, [r2, #24]
 80019bc:	4b24      	ldr	r3, [pc, #144]	@ (8001a50 <HAL_ADC_MspInit+0xc0>)
 80019be:	699b      	ldr	r3, [r3, #24]
 80019c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80019c4:	60fb      	str	r3, [r7, #12]
 80019c6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019c8:	4b21      	ldr	r3, [pc, #132]	@ (8001a50 <HAL_ADC_MspInit+0xc0>)
 80019ca:	699b      	ldr	r3, [r3, #24]
 80019cc:	4a20      	ldr	r2, [pc, #128]	@ (8001a50 <HAL_ADC_MspInit+0xc0>)
 80019ce:	f043 0304 	orr.w	r3, r3, #4
 80019d2:	6193      	str	r3, [r2, #24]
 80019d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001a50 <HAL_ADC_MspInit+0xc0>)
 80019d6:	699b      	ldr	r3, [r3, #24]
 80019d8:	f003 0304 	and.w	r3, r3, #4
 80019dc:	60bb      	str	r3, [r7, #8]
 80019de:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80019e0:	2303      	movs	r3, #3
 80019e2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019e4:	2303      	movs	r3, #3
 80019e6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019e8:	f107 0310 	add.w	r3, r7, #16
 80019ec:	4619      	mov	r1, r3
 80019ee:	4819      	ldr	r0, [pc, #100]	@ (8001a54 <HAL_ADC_MspInit+0xc4>)
 80019f0:	f001 f89e 	bl	8002b30 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80019f4:	4b18      	ldr	r3, [pc, #96]	@ (8001a58 <HAL_ADC_MspInit+0xc8>)
 80019f6:	4a19      	ldr	r2, [pc, #100]	@ (8001a5c <HAL_ADC_MspInit+0xcc>)
 80019f8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019fa:	4b17      	ldr	r3, [pc, #92]	@ (8001a58 <HAL_ADC_MspInit+0xc8>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a00:	4b15      	ldr	r3, [pc, #84]	@ (8001a58 <HAL_ADC_MspInit+0xc8>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001a06:	4b14      	ldr	r3, [pc, #80]	@ (8001a58 <HAL_ADC_MspInit+0xc8>)
 8001a08:	2280      	movs	r2, #128	@ 0x80
 8001a0a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a0c:	4b12      	ldr	r3, [pc, #72]	@ (8001a58 <HAL_ADC_MspInit+0xc8>)
 8001a0e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001a12:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001a14:	4b10      	ldr	r3, [pc, #64]	@ (8001a58 <HAL_ADC_MspInit+0xc8>)
 8001a16:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a1a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001a1c:	4b0e      	ldr	r3, [pc, #56]	@ (8001a58 <HAL_ADC_MspInit+0xc8>)
 8001a1e:	2200      	movs	r2, #0
 8001a20:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001a22:	4b0d      	ldr	r3, [pc, #52]	@ (8001a58 <HAL_ADC_MspInit+0xc8>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001a28:	480b      	ldr	r0, [pc, #44]	@ (8001a58 <HAL_ADC_MspInit+0xc8>)
 8001a2a:	f000 fe93 	bl	8002754 <HAL_DMA_Init>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d001      	beq.n	8001a38 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8001a34:	f7ff ff74 	bl	8001920 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	4a07      	ldr	r2, [pc, #28]	@ (8001a58 <HAL_ADC_MspInit+0xc8>)
 8001a3c:	621a      	str	r2, [r3, #32]
 8001a3e:	4a06      	ldr	r2, [pc, #24]	@ (8001a58 <HAL_ADC_MspInit+0xc8>)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001a44:	bf00      	nop
 8001a46:	3720      	adds	r7, #32
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	40012400 	.word	0x40012400
 8001a50:	40021000 	.word	0x40021000
 8001a54:	40010800 	.word	0x40010800
 8001a58:	20000220 	.word	0x20000220
 8001a5c:	40020008 	.word	0x40020008

08001a60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a64:	bf00      	nop
 8001a66:	e7fd      	b.n	8001a64 <NMI_Handler+0x4>

08001a68 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a6c:	bf00      	nop
 8001a6e:	e7fd      	b.n	8001a6c <HardFault_Handler+0x4>

08001a70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a74:	bf00      	nop
 8001a76:	e7fd      	b.n	8001a74 <MemManage_Handler+0x4>

08001a78 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a7c:	bf00      	nop
 8001a7e:	e7fd      	b.n	8001a7c <BusFault_Handler+0x4>

08001a80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a84:	bf00      	nop
 8001a86:	e7fd      	b.n	8001a84 <UsageFault_Handler+0x4>

08001a88 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a8c:	bf00      	nop
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bc80      	pop	{r7}
 8001a92:	4770      	bx	lr

08001a94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a94:	b480      	push	{r7}
 8001a96:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a98:	bf00      	nop
 8001a9a:	46bd      	mov	sp, r7
 8001a9c:	bc80      	pop	{r7}
 8001a9e:	4770      	bx	lr

08001aa0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001aa4:	bf00      	nop
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bc80      	pop	{r7}
 8001aaa:	4770      	bx	lr

08001aac <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ab0:	f000 f940 	bl	8001d34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ab4:	bf00      	nop
 8001ab6:	bd80      	pop	{r7, pc}

08001ab8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001abc:	4802      	ldr	r0, [pc, #8]	@ (8001ac8 <DMA1_Channel1_IRQHandler+0x10>)
 8001abe:	f000 ff03 	bl	80028c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001ac2:	bf00      	nop
 8001ac4:	bd80      	pop	{r7, pc}
 8001ac6:	bf00      	nop
 8001ac8:	20000220 	.word	0x20000220

08001acc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  return 1;
 8001ad0:	2301      	movs	r3, #1
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bc80      	pop	{r7}
 8001ad8:	4770      	bx	lr

08001ada <_kill>:

int _kill(int pid, int sig)
{
 8001ada:	b580      	push	{r7, lr}
 8001adc:	b082      	sub	sp, #8
 8001ade:	af00      	add	r7, sp, #0
 8001ae0:	6078      	str	r0, [r7, #4]
 8001ae2:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ae4:	f002 fc54 	bl	8004390 <__errno>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2216      	movs	r2, #22
 8001aec:	601a      	str	r2, [r3, #0]
  return -1;
 8001aee:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001af2:	4618      	mov	r0, r3
 8001af4:	3708      	adds	r7, #8
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bd80      	pop	{r7, pc}

08001afa <_exit>:

void _exit (int status)
{
 8001afa:	b580      	push	{r7, lr}
 8001afc:	b082      	sub	sp, #8
 8001afe:	af00      	add	r7, sp, #0
 8001b00:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b02:	f04f 31ff 	mov.w	r1, #4294967295
 8001b06:	6878      	ldr	r0, [r7, #4]
 8001b08:	f7ff ffe7 	bl	8001ada <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b0c:	bf00      	nop
 8001b0e:	e7fd      	b.n	8001b0c <_exit+0x12>

08001b10 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b086      	sub	sp, #24
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	60f8      	str	r0, [r7, #12]
 8001b18:	60b9      	str	r1, [r7, #8]
 8001b1a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	617b      	str	r3, [r7, #20]
 8001b20:	e00a      	b.n	8001b38 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b22:	f3af 8000 	nop.w
 8001b26:	4601      	mov	r1, r0
 8001b28:	68bb      	ldr	r3, [r7, #8]
 8001b2a:	1c5a      	adds	r2, r3, #1
 8001b2c:	60ba      	str	r2, [r7, #8]
 8001b2e:	b2ca      	uxtb	r2, r1
 8001b30:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	3301      	adds	r3, #1
 8001b36:	617b      	str	r3, [r7, #20]
 8001b38:	697a      	ldr	r2, [r7, #20]
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	dbf0      	blt.n	8001b22 <_read+0x12>
  }

  return len;
 8001b40:	687b      	ldr	r3, [r7, #4]
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3718      	adds	r7, #24
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}

08001b4a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b4a:	b580      	push	{r7, lr}
 8001b4c:	b086      	sub	sp, #24
 8001b4e:	af00      	add	r7, sp, #0
 8001b50:	60f8      	str	r0, [r7, #12]
 8001b52:	60b9      	str	r1, [r7, #8]
 8001b54:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b56:	2300      	movs	r3, #0
 8001b58:	617b      	str	r3, [r7, #20]
 8001b5a:	e009      	b.n	8001b70 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	1c5a      	adds	r2, r3, #1
 8001b60:	60ba      	str	r2, [r7, #8]
 8001b62:	781b      	ldrb	r3, [r3, #0]
 8001b64:	4618      	mov	r0, r3
 8001b66:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b6a:	697b      	ldr	r3, [r7, #20]
 8001b6c:	3301      	adds	r3, #1
 8001b6e:	617b      	str	r3, [r7, #20]
 8001b70:	697a      	ldr	r2, [r7, #20]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	429a      	cmp	r2, r3
 8001b76:	dbf1      	blt.n	8001b5c <_write+0x12>
  }
  return len;
 8001b78:	687b      	ldr	r3, [r7, #4]
}
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	3718      	adds	r7, #24
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}

08001b82 <_close>:

int _close(int file)
{
 8001b82:	b480      	push	{r7}
 8001b84:	b083      	sub	sp, #12
 8001b86:	af00      	add	r7, sp, #0
 8001b88:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b8a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	370c      	adds	r7, #12
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bc80      	pop	{r7}
 8001b96:	4770      	bx	lr

08001b98 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
 8001ba0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ba8:	605a      	str	r2, [r3, #4]
  return 0;
 8001baa:	2300      	movs	r3, #0
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	370c      	adds	r7, #12
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bc80      	pop	{r7}
 8001bb4:	4770      	bx	lr

08001bb6 <_isatty>:

int _isatty(int file)
{
 8001bb6:	b480      	push	{r7}
 8001bb8:	b083      	sub	sp, #12
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001bbe:	2301      	movs	r3, #1
}
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	370c      	adds	r7, #12
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	bc80      	pop	{r7}
 8001bc8:	4770      	bx	lr

08001bca <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bca:	b480      	push	{r7}
 8001bcc:	b085      	sub	sp, #20
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	60f8      	str	r0, [r7, #12]
 8001bd2:	60b9      	str	r1, [r7, #8]
 8001bd4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bd6:	2300      	movs	r3, #0
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	3714      	adds	r7, #20
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	bc80      	pop	{r7}
 8001be0:	4770      	bx	lr
	...

08001be4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b086      	sub	sp, #24
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bec:	4a14      	ldr	r2, [pc, #80]	@ (8001c40 <_sbrk+0x5c>)
 8001bee:	4b15      	ldr	r3, [pc, #84]	@ (8001c44 <_sbrk+0x60>)
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bf8:	4b13      	ldr	r3, [pc, #76]	@ (8001c48 <_sbrk+0x64>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d102      	bne.n	8001c06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c00:	4b11      	ldr	r3, [pc, #68]	@ (8001c48 <_sbrk+0x64>)
 8001c02:	4a12      	ldr	r2, [pc, #72]	@ (8001c4c <_sbrk+0x68>)
 8001c04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c06:	4b10      	ldr	r3, [pc, #64]	@ (8001c48 <_sbrk+0x64>)
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	4413      	add	r3, r2
 8001c0e:	693a      	ldr	r2, [r7, #16]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d207      	bcs.n	8001c24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c14:	f002 fbbc 	bl	8004390 <__errno>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	220c      	movs	r2, #12
 8001c1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c22:	e009      	b.n	8001c38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c24:	4b08      	ldr	r3, [pc, #32]	@ (8001c48 <_sbrk+0x64>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c2a:	4b07      	ldr	r3, [pc, #28]	@ (8001c48 <_sbrk+0x64>)
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4413      	add	r3, r2
 8001c32:	4a05      	ldr	r2, [pc, #20]	@ (8001c48 <_sbrk+0x64>)
 8001c34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c36:	68fb      	ldr	r3, [r7, #12]
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3718      	adds	r7, #24
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	20005000 	.word	0x20005000
 8001c44:	00000400 	.word	0x00000400
 8001c48:	20000280 	.word	0x20000280
 8001c4c:	200003d8 	.word	0x200003d8

08001c50 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c54:	bf00      	nop
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bc80      	pop	{r7}
 8001c5a:	4770      	bx	lr

08001c5c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c5c:	f7ff fff8 	bl	8001c50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c60:	480b      	ldr	r0, [pc, #44]	@ (8001c90 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001c62:	490c      	ldr	r1, [pc, #48]	@ (8001c94 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001c64:	4a0c      	ldr	r2, [pc, #48]	@ (8001c98 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001c66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c68:	e002      	b.n	8001c70 <LoopCopyDataInit>

08001c6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c6e:	3304      	adds	r3, #4

08001c70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c74:	d3f9      	bcc.n	8001c6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c76:	4a09      	ldr	r2, [pc, #36]	@ (8001c9c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001c78:	4c09      	ldr	r4, [pc, #36]	@ (8001ca0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001c7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c7c:	e001      	b.n	8001c82 <LoopFillZerobss>

08001c7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c80:	3204      	adds	r2, #4

08001c82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c84:	d3fb      	bcc.n	8001c7e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c86:	f002 fb89 	bl	800439c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001c8a:	f7ff fa1d 	bl	80010c8 <main>
  bx lr
 8001c8e:	4770      	bx	lr
  ldr r0, =_sdata
 8001c90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c94:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001c98:	08006910 	.word	0x08006910
  ldr r2, =_sbss
 8001c9c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001ca0:	200003d4 	.word	0x200003d4

08001ca4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ca4:	e7fe      	b.n	8001ca4 <ADC1_2_IRQHandler>
	...

08001ca8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001cac:	4b08      	ldr	r3, [pc, #32]	@ (8001cd0 <HAL_Init+0x28>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a07      	ldr	r2, [pc, #28]	@ (8001cd0 <HAL_Init+0x28>)
 8001cb2:	f043 0310 	orr.w	r3, r3, #16
 8001cb6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001cb8:	2003      	movs	r0, #3
 8001cba:	f000 fd09 	bl	80026d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001cbe:	200f      	movs	r0, #15
 8001cc0:	f000 f808 	bl	8001cd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001cc4:	f7ff fe32 	bl	800192c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001cc8:	2300      	movs	r3, #0
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	40022000 	.word	0x40022000

08001cd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001cdc:	4b12      	ldr	r3, [pc, #72]	@ (8001d28 <HAL_InitTick+0x54>)
 8001cde:	681a      	ldr	r2, [r3, #0]
 8001ce0:	4b12      	ldr	r3, [pc, #72]	@ (8001d2c <HAL_InitTick+0x58>)
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001cea:	fbb3 f3f1 	udiv	r3, r3, r1
 8001cee:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f000 fd21 	bl	800273a <HAL_SYSTICK_Config>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e00e      	b.n	8001d20 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2b0f      	cmp	r3, #15
 8001d06:	d80a      	bhi.n	8001d1e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d08:	2200      	movs	r2, #0
 8001d0a:	6879      	ldr	r1, [r7, #4]
 8001d0c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d10:	f000 fce9 	bl	80026e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d14:	4a06      	ldr	r2, [pc, #24]	@ (8001d30 <HAL_InitTick+0x5c>)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	e000      	b.n	8001d20 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
}
 8001d20:	4618      	mov	r0, r3
 8001d22:	3708      	adds	r7, #8
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	20000000 	.word	0x20000000
 8001d2c:	20000008 	.word	0x20000008
 8001d30:	20000004 	.word	0x20000004

08001d34 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d38:	4b05      	ldr	r3, [pc, #20]	@ (8001d50 <HAL_IncTick+0x1c>)
 8001d3a:	781b      	ldrb	r3, [r3, #0]
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	4b05      	ldr	r3, [pc, #20]	@ (8001d54 <HAL_IncTick+0x20>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4413      	add	r3, r2
 8001d44:	4a03      	ldr	r2, [pc, #12]	@ (8001d54 <HAL_IncTick+0x20>)
 8001d46:	6013      	str	r3, [r2, #0]
}
 8001d48:	bf00      	nop
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bc80      	pop	{r7}
 8001d4e:	4770      	bx	lr
 8001d50:	20000008 	.word	0x20000008
 8001d54:	20000284 	.word	0x20000284

08001d58 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d5c:	4b02      	ldr	r3, [pc, #8]	@ (8001d68 <HAL_GetTick+0x10>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bc80      	pop	{r7}
 8001d66:	4770      	bx	lr
 8001d68:	20000284 	.word	0x20000284

08001d6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b084      	sub	sp, #16
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d74:	f7ff fff0 	bl	8001d58 <HAL_GetTick>
 8001d78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d84:	d005      	beq.n	8001d92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d86:	4b0a      	ldr	r3, [pc, #40]	@ (8001db0 <HAL_Delay+0x44>)
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	4413      	add	r3, r2
 8001d90:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d92:	bf00      	nop
 8001d94:	f7ff ffe0 	bl	8001d58 <HAL_GetTick>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	68bb      	ldr	r3, [r7, #8]
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	68fa      	ldr	r2, [r7, #12]
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d8f7      	bhi.n	8001d94 <HAL_Delay+0x28>
  {
  }
}
 8001da4:	bf00      	nop
 8001da6:	bf00      	nop
 8001da8:	3710      	adds	r7, #16
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	20000008 	.word	0x20000008

08001db4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b086      	sub	sp, #24
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d101      	bne.n	8001dd6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	e0be      	b.n	8001f54 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	689b      	ldr	r3, [r3, #8]
 8001dda:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d109      	bne.n	8001df8 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2200      	movs	r2, #0
 8001de8:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2200      	movs	r2, #0
 8001dee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001df2:	6878      	ldr	r0, [r7, #4]
 8001df4:	f7ff fdcc 	bl	8001990 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001df8:	6878      	ldr	r0, [r7, #4]
 8001dfa:	f000 faf5 	bl	80023e8 <ADC_ConversionStop_Disable>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e06:	f003 0310 	and.w	r3, r3, #16
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	f040 8099 	bne.w	8001f42 <HAL_ADC_Init+0x18e>
 8001e10:	7dfb      	ldrb	r3, [r7, #23]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	f040 8095 	bne.w	8001f42 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e1c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001e20:	f023 0302 	bic.w	r3, r3, #2
 8001e24:	f043 0202 	orr.w	r2, r3, #2
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001e34:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	7b1b      	ldrb	r3, [r3, #12]
 8001e3a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001e3c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001e3e:	68ba      	ldr	r2, [r7, #8]
 8001e40:	4313      	orrs	r3, r2
 8001e42:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	689b      	ldr	r3, [r3, #8]
 8001e48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001e4c:	d003      	beq.n	8001e56 <HAL_ADC_Init+0xa2>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	2b01      	cmp	r3, #1
 8001e54:	d102      	bne.n	8001e5c <HAL_ADC_Init+0xa8>
 8001e56:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001e5a:	e000      	b.n	8001e5e <HAL_ADC_Init+0xaa>
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	693a      	ldr	r2, [r7, #16]
 8001e60:	4313      	orrs	r3, r2
 8001e62:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	7d1b      	ldrb	r3, [r3, #20]
 8001e68:	2b01      	cmp	r3, #1
 8001e6a:	d119      	bne.n	8001ea0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	7b1b      	ldrb	r3, [r3, #12]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d109      	bne.n	8001e88 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	699b      	ldr	r3, [r3, #24]
 8001e78:	3b01      	subs	r3, #1
 8001e7a:	035a      	lsls	r2, r3, #13
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001e84:	613b      	str	r3, [r7, #16]
 8001e86:	e00b      	b.n	8001ea0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e8c:	f043 0220 	orr.w	r2, r3, #32
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e98:	f043 0201 	orr.w	r2, r3, #1
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	693a      	ldr	r2, [r7, #16]
 8001eb0:	430a      	orrs	r2, r1
 8001eb2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	689a      	ldr	r2, [r3, #8]
 8001eba:	4b28      	ldr	r3, [pc, #160]	@ (8001f5c <HAL_ADC_Init+0x1a8>)
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	687a      	ldr	r2, [r7, #4]
 8001ec0:	6812      	ldr	r2, [r2, #0]
 8001ec2:	68b9      	ldr	r1, [r7, #8]
 8001ec4:	430b      	orrs	r3, r1
 8001ec6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	689b      	ldr	r3, [r3, #8]
 8001ecc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001ed0:	d003      	beq.n	8001eda <HAL_ADC_Init+0x126>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	2b01      	cmp	r3, #1
 8001ed8:	d104      	bne.n	8001ee4 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	691b      	ldr	r3, [r3, #16]
 8001ede:	3b01      	subs	r3, #1
 8001ee0:	051b      	lsls	r3, r3, #20
 8001ee2:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eea:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	68fa      	ldr	r2, [r7, #12]
 8001ef4:	430a      	orrs	r2, r1
 8001ef6:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	689a      	ldr	r2, [r3, #8]
 8001efe:	4b18      	ldr	r3, [pc, #96]	@ (8001f60 <HAL_ADC_Init+0x1ac>)
 8001f00:	4013      	ands	r3, r2
 8001f02:	68ba      	ldr	r2, [r7, #8]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d10b      	bne.n	8001f20 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f12:	f023 0303 	bic.w	r3, r3, #3
 8001f16:	f043 0201 	orr.w	r2, r3, #1
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001f1e:	e018      	b.n	8001f52 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f24:	f023 0312 	bic.w	r3, r3, #18
 8001f28:	f043 0210 	orr.w	r2, r3, #16
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f34:	f043 0201 	orr.w	r2, r3, #1
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001f40:	e007      	b.n	8001f52 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f46:	f043 0210 	orr.w	r2, r3, #16
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001f52:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3718      	adds	r7, #24
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	ffe1f7fd 	.word	0xffe1f7fd
 8001f60:	ff1f0efe 	.word	0xff1f0efe

08001f64 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b086      	sub	sp, #24
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	60f8      	str	r0, [r7, #12]
 8001f6c:	60b9      	str	r1, [r7, #8]
 8001f6e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f70:	2300      	movs	r3, #0
 8001f72:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a64      	ldr	r2, [pc, #400]	@ (800210c <HAL_ADC_Start_DMA+0x1a8>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d004      	beq.n	8001f88 <HAL_ADC_Start_DMA+0x24>
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a63      	ldr	r2, [pc, #396]	@ (8002110 <HAL_ADC_Start_DMA+0x1ac>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d106      	bne.n	8001f96 <HAL_ADC_Start_DMA+0x32>
 8001f88:	4b60      	ldr	r3, [pc, #384]	@ (800210c <HAL_ADC_Start_DMA+0x1a8>)
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	f040 80b3 	bne.w	80020fc <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001f9c:	2b01      	cmp	r3, #1
 8001f9e:	d101      	bne.n	8001fa4 <HAL_ADC_Start_DMA+0x40>
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	e0ae      	b.n	8002102 <HAL_ADC_Start_DMA+0x19e>
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001fac:	68f8      	ldr	r0, [r7, #12]
 8001fae:	f000 f9c1 	bl	8002334 <ADC_Enable>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001fb6:	7dfb      	ldrb	r3, [r7, #23]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	f040 809a 	bne.w	80020f2 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fc2:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001fc6:	f023 0301 	bic.w	r3, r3, #1
 8001fca:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	4a4e      	ldr	r2, [pc, #312]	@ (8002110 <HAL_ADC_Start_DMA+0x1ac>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d105      	bne.n	8001fe8 <HAL_ADC_Start_DMA+0x84>
 8001fdc:	4b4b      	ldr	r3, [pc, #300]	@ (800210c <HAL_ADC_Start_DMA+0x1a8>)
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d115      	bne.n	8002014 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fec:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d026      	beq.n	8002050 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002006:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800200a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002012:	e01d      	b.n	8002050 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002018:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4a39      	ldr	r2, [pc, #228]	@ (800210c <HAL_ADC_Start_DMA+0x1a8>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d004      	beq.n	8002034 <HAL_ADC_Start_DMA+0xd0>
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4a38      	ldr	r2, [pc, #224]	@ (8002110 <HAL_ADC_Start_DMA+0x1ac>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d10d      	bne.n	8002050 <HAL_ADC_Start_DMA+0xec>
 8002034:	4b35      	ldr	r3, [pc, #212]	@ (800210c <HAL_ADC_Start_DMA+0x1a8>)
 8002036:	685b      	ldr	r3, [r3, #4]
 8002038:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800203c:	2b00      	cmp	r3, #0
 800203e:	d007      	beq.n	8002050 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002044:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002048:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002054:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d006      	beq.n	800206a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002060:	f023 0206 	bic.w	r2, r3, #6
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002068:	e002      	b.n	8002070 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	2200      	movs	r2, #0
 800206e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	2200      	movs	r2, #0
 8002074:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	6a1b      	ldr	r3, [r3, #32]
 800207c:	4a25      	ldr	r2, [pc, #148]	@ (8002114 <HAL_ADC_Start_DMA+0x1b0>)
 800207e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	6a1b      	ldr	r3, [r3, #32]
 8002084:	4a24      	ldr	r2, [pc, #144]	@ (8002118 <HAL_ADC_Start_DMA+0x1b4>)
 8002086:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	6a1b      	ldr	r3, [r3, #32]
 800208c:	4a23      	ldr	r2, [pc, #140]	@ (800211c <HAL_ADC_Start_DMA+0x1b8>)
 800208e:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f06f 0202 	mvn.w	r2, #2
 8002098:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	689a      	ldr	r2, [r3, #8]
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80020a8:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	6a18      	ldr	r0, [r3, #32]
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	334c      	adds	r3, #76	@ 0x4c
 80020b4:	4619      	mov	r1, r3
 80020b6:	68ba      	ldr	r2, [r7, #8]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	f000 fba5 	bl	8002808 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80020c8:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80020cc:	d108      	bne.n	80020e0 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	689a      	ldr	r2, [r3, #8]
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80020dc:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80020de:	e00f      	b.n	8002100 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	689a      	ldr	r2, [r3, #8]
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80020ee:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80020f0:	e006      	b.n	8002100 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	2200      	movs	r2, #0
 80020f6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 80020fa:	e001      	b.n	8002100 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002100:	7dfb      	ldrb	r3, [r7, #23]
}
 8002102:	4618      	mov	r0, r3
 8002104:	3718      	adds	r7, #24
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	40012400 	.word	0x40012400
 8002110:	40012800 	.word	0x40012800
 8002114:	0800246b 	.word	0x0800246b
 8002118:	080024e7 	.word	0x080024e7
 800211c:	08002503 	.word	0x08002503

08002120 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002120:	b480      	push	{r7}
 8002122:	b083      	sub	sp, #12
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002128:	bf00      	nop
 800212a:	370c      	adds	r7, #12
 800212c:	46bd      	mov	sp, r7
 800212e:	bc80      	pop	{r7}
 8002130:	4770      	bx	lr

08002132 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002132:	b480      	push	{r7}
 8002134:	b083      	sub	sp, #12
 8002136:	af00      	add	r7, sp, #0
 8002138:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800213a:	bf00      	nop
 800213c:	370c      	adds	r7, #12
 800213e:	46bd      	mov	sp, r7
 8002140:	bc80      	pop	{r7}
 8002142:	4770      	bx	lr

08002144 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002144:	b480      	push	{r7}
 8002146:	b085      	sub	sp, #20
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
 800214c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800214e:	2300      	movs	r3, #0
 8002150:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002152:	2300      	movs	r3, #0
 8002154:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800215c:	2b01      	cmp	r3, #1
 800215e:	d101      	bne.n	8002164 <HAL_ADC_ConfigChannel+0x20>
 8002160:	2302      	movs	r3, #2
 8002162:	e0dc      	b.n	800231e <HAL_ADC_ConfigChannel+0x1da>
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2201      	movs	r2, #1
 8002168:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	2b06      	cmp	r3, #6
 8002172:	d81c      	bhi.n	80021ae <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	685a      	ldr	r2, [r3, #4]
 800217e:	4613      	mov	r3, r2
 8002180:	009b      	lsls	r3, r3, #2
 8002182:	4413      	add	r3, r2
 8002184:	3b05      	subs	r3, #5
 8002186:	221f      	movs	r2, #31
 8002188:	fa02 f303 	lsl.w	r3, r2, r3
 800218c:	43db      	mvns	r3, r3
 800218e:	4019      	ands	r1, r3
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	6818      	ldr	r0, [r3, #0]
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	685a      	ldr	r2, [r3, #4]
 8002198:	4613      	mov	r3, r2
 800219a:	009b      	lsls	r3, r3, #2
 800219c:	4413      	add	r3, r2
 800219e:	3b05      	subs	r3, #5
 80021a0:	fa00 f203 	lsl.w	r2, r0, r3
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	430a      	orrs	r2, r1
 80021aa:	635a      	str	r2, [r3, #52]	@ 0x34
 80021ac:	e03c      	b.n	8002228 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	2b0c      	cmp	r3, #12
 80021b4:	d81c      	bhi.n	80021f0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	685a      	ldr	r2, [r3, #4]
 80021c0:	4613      	mov	r3, r2
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	4413      	add	r3, r2
 80021c6:	3b23      	subs	r3, #35	@ 0x23
 80021c8:	221f      	movs	r2, #31
 80021ca:	fa02 f303 	lsl.w	r3, r2, r3
 80021ce:	43db      	mvns	r3, r3
 80021d0:	4019      	ands	r1, r3
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	6818      	ldr	r0, [r3, #0]
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	685a      	ldr	r2, [r3, #4]
 80021da:	4613      	mov	r3, r2
 80021dc:	009b      	lsls	r3, r3, #2
 80021de:	4413      	add	r3, r2
 80021e0:	3b23      	subs	r3, #35	@ 0x23
 80021e2:	fa00 f203 	lsl.w	r2, r0, r3
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	430a      	orrs	r2, r1
 80021ec:	631a      	str	r2, [r3, #48]	@ 0x30
 80021ee:	e01b      	b.n	8002228 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	685a      	ldr	r2, [r3, #4]
 80021fa:	4613      	mov	r3, r2
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	4413      	add	r3, r2
 8002200:	3b41      	subs	r3, #65	@ 0x41
 8002202:	221f      	movs	r2, #31
 8002204:	fa02 f303 	lsl.w	r3, r2, r3
 8002208:	43db      	mvns	r3, r3
 800220a:	4019      	ands	r1, r3
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	6818      	ldr	r0, [r3, #0]
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	685a      	ldr	r2, [r3, #4]
 8002214:	4613      	mov	r3, r2
 8002216:	009b      	lsls	r3, r3, #2
 8002218:	4413      	add	r3, r2
 800221a:	3b41      	subs	r3, #65	@ 0x41
 800221c:	fa00 f203 	lsl.w	r2, r0, r3
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	430a      	orrs	r2, r1
 8002226:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	2b09      	cmp	r3, #9
 800222e:	d91c      	bls.n	800226a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	68d9      	ldr	r1, [r3, #12]
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	681a      	ldr	r2, [r3, #0]
 800223a:	4613      	mov	r3, r2
 800223c:	005b      	lsls	r3, r3, #1
 800223e:	4413      	add	r3, r2
 8002240:	3b1e      	subs	r3, #30
 8002242:	2207      	movs	r2, #7
 8002244:	fa02 f303 	lsl.w	r3, r2, r3
 8002248:	43db      	mvns	r3, r3
 800224a:	4019      	ands	r1, r3
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	6898      	ldr	r0, [r3, #8]
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	4613      	mov	r3, r2
 8002256:	005b      	lsls	r3, r3, #1
 8002258:	4413      	add	r3, r2
 800225a:	3b1e      	subs	r3, #30
 800225c:	fa00 f203 	lsl.w	r2, r0, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	430a      	orrs	r2, r1
 8002266:	60da      	str	r2, [r3, #12]
 8002268:	e019      	b.n	800229e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	6919      	ldr	r1, [r3, #16]
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	681a      	ldr	r2, [r3, #0]
 8002274:	4613      	mov	r3, r2
 8002276:	005b      	lsls	r3, r3, #1
 8002278:	4413      	add	r3, r2
 800227a:	2207      	movs	r2, #7
 800227c:	fa02 f303 	lsl.w	r3, r2, r3
 8002280:	43db      	mvns	r3, r3
 8002282:	4019      	ands	r1, r3
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	6898      	ldr	r0, [r3, #8]
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	4613      	mov	r3, r2
 800228e:	005b      	lsls	r3, r3, #1
 8002290:	4413      	add	r3, r2
 8002292:	fa00 f203 	lsl.w	r2, r0, r3
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	430a      	orrs	r2, r1
 800229c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	2b10      	cmp	r3, #16
 80022a4:	d003      	beq.n	80022ae <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80022aa:	2b11      	cmp	r3, #17
 80022ac:	d132      	bne.n	8002314 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a1d      	ldr	r2, [pc, #116]	@ (8002328 <HAL_ADC_ConfigChannel+0x1e4>)
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d125      	bne.n	8002304 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d126      	bne.n	8002314 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	689a      	ldr	r2, [r3, #8]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80022d4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	2b10      	cmp	r3, #16
 80022dc:	d11a      	bne.n	8002314 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80022de:	4b13      	ldr	r3, [pc, #76]	@ (800232c <HAL_ADC_ConfigChannel+0x1e8>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a13      	ldr	r2, [pc, #76]	@ (8002330 <HAL_ADC_ConfigChannel+0x1ec>)
 80022e4:	fba2 2303 	umull	r2, r3, r2, r3
 80022e8:	0c9a      	lsrs	r2, r3, #18
 80022ea:	4613      	mov	r3, r2
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	4413      	add	r3, r2
 80022f0:	005b      	lsls	r3, r3, #1
 80022f2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022f4:	e002      	b.n	80022fc <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	3b01      	subs	r3, #1
 80022fa:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d1f9      	bne.n	80022f6 <HAL_ADC_ConfigChannel+0x1b2>
 8002302:	e007      	b.n	8002314 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002308:	f043 0220 	orr.w	r2, r3, #32
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002310:	2301      	movs	r3, #1
 8002312:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	2200      	movs	r2, #0
 8002318:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800231c:	7bfb      	ldrb	r3, [r7, #15]
}
 800231e:	4618      	mov	r0, r3
 8002320:	3714      	adds	r7, #20
 8002322:	46bd      	mov	sp, r7
 8002324:	bc80      	pop	{r7}
 8002326:	4770      	bx	lr
 8002328:	40012400 	.word	0x40012400
 800232c:	20000000 	.word	0x20000000
 8002330:	431bde83 	.word	0x431bde83

08002334 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800233c:	2300      	movs	r3, #0
 800233e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002340:	2300      	movs	r3, #0
 8002342:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	689b      	ldr	r3, [r3, #8]
 800234a:	f003 0301 	and.w	r3, r3, #1
 800234e:	2b01      	cmp	r3, #1
 8002350:	d040      	beq.n	80023d4 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	689a      	ldr	r2, [r3, #8]
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f042 0201 	orr.w	r2, r2, #1
 8002360:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002362:	4b1f      	ldr	r3, [pc, #124]	@ (80023e0 <ADC_Enable+0xac>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4a1f      	ldr	r2, [pc, #124]	@ (80023e4 <ADC_Enable+0xb0>)
 8002368:	fba2 2303 	umull	r2, r3, r2, r3
 800236c:	0c9b      	lsrs	r3, r3, #18
 800236e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002370:	e002      	b.n	8002378 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	3b01      	subs	r3, #1
 8002376:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d1f9      	bne.n	8002372 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800237e:	f7ff fceb 	bl	8001d58 <HAL_GetTick>
 8002382:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002384:	e01f      	b.n	80023c6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002386:	f7ff fce7 	bl	8001d58 <HAL_GetTick>
 800238a:	4602      	mov	r2, r0
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	1ad3      	subs	r3, r2, r3
 8002390:	2b02      	cmp	r3, #2
 8002392:	d918      	bls.n	80023c6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	689b      	ldr	r3, [r3, #8]
 800239a:	f003 0301 	and.w	r3, r3, #1
 800239e:	2b01      	cmp	r3, #1
 80023a0:	d011      	beq.n	80023c6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023a6:	f043 0210 	orr.w	r2, r3, #16
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023b2:	f043 0201 	orr.w	r2, r3, #1
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2200      	movs	r2, #0
 80023be:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	e007      	b.n	80023d6 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	689b      	ldr	r3, [r3, #8]
 80023cc:	f003 0301 	and.w	r3, r3, #1
 80023d0:	2b01      	cmp	r3, #1
 80023d2:	d1d8      	bne.n	8002386 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80023d4:	2300      	movs	r3, #0
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	3710      	adds	r7, #16
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	20000000 	.word	0x20000000
 80023e4:	431bde83 	.word	0x431bde83

080023e8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b084      	sub	sp, #16
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023f0:	2300      	movs	r3, #0
 80023f2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	f003 0301 	and.w	r3, r3, #1
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d12e      	bne.n	8002460 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	689a      	ldr	r2, [r3, #8]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f022 0201 	bic.w	r2, r2, #1
 8002410:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002412:	f7ff fca1 	bl	8001d58 <HAL_GetTick>
 8002416:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002418:	e01b      	b.n	8002452 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800241a:	f7ff fc9d 	bl	8001d58 <HAL_GetTick>
 800241e:	4602      	mov	r2, r0
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	1ad3      	subs	r3, r2, r3
 8002424:	2b02      	cmp	r3, #2
 8002426:	d914      	bls.n	8002452 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	689b      	ldr	r3, [r3, #8]
 800242e:	f003 0301 	and.w	r3, r3, #1
 8002432:	2b01      	cmp	r3, #1
 8002434:	d10d      	bne.n	8002452 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800243a:	f043 0210 	orr.w	r2, r3, #16
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002446:	f043 0201 	orr.w	r2, r3, #1
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	e007      	b.n	8002462 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	f003 0301 	and.w	r3, r3, #1
 800245c:	2b01      	cmp	r3, #1
 800245e:	d0dc      	beq.n	800241a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002460:	2300      	movs	r3, #0
}
 8002462:	4618      	mov	r0, r3
 8002464:	3710      	adds	r7, #16
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}

0800246a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800246a:	b580      	push	{r7, lr}
 800246c:	b084      	sub	sp, #16
 800246e:	af00      	add	r7, sp, #0
 8002470:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002476:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800247c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002480:	2b00      	cmp	r3, #0
 8002482:	d127      	bne.n	80024d4 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002488:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800249a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800249e:	d115      	bne.n	80024cc <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d111      	bne.n	80024cc <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024ac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d105      	bne.n	80024cc <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024c4:	f043 0201 	orr.w	r2, r3, #1
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80024cc:	68f8      	ldr	r0, [r7, #12]
 80024ce:	f7fe fde5 	bl	800109c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 80024d2:	e004      	b.n	80024de <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	6a1b      	ldr	r3, [r3, #32]
 80024d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024da:	6878      	ldr	r0, [r7, #4]
 80024dc:	4798      	blx	r3
}
 80024de:	bf00      	nop
 80024e0:	3710      	adds	r7, #16
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}

080024e6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80024e6:	b580      	push	{r7, lr}
 80024e8:	b084      	sub	sp, #16
 80024ea:	af00      	add	r7, sp, #0
 80024ec:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024f2:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80024f4:	68f8      	ldr	r0, [r7, #12]
 80024f6:	f7ff fe13 	bl	8002120 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80024fa:	bf00      	nop
 80024fc:	3710      	adds	r7, #16
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}

08002502 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002502:	b580      	push	{r7, lr}
 8002504:	b084      	sub	sp, #16
 8002506:	af00      	add	r7, sp, #0
 8002508:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800250e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002514:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002520:	f043 0204 	orr.w	r2, r3, #4
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002528:	68f8      	ldr	r0, [r7, #12]
 800252a:	f7ff fe02 	bl	8002132 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800252e:	bf00      	nop
 8002530:	3710      	adds	r7, #16
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
	...

08002538 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002538:	b480      	push	{r7}
 800253a:	b085      	sub	sp, #20
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	f003 0307 	and.w	r3, r3, #7
 8002546:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002548:	4b0c      	ldr	r3, [pc, #48]	@ (800257c <__NVIC_SetPriorityGrouping+0x44>)
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800254e:	68ba      	ldr	r2, [r7, #8]
 8002550:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002554:	4013      	ands	r3, r2
 8002556:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800255c:	68bb      	ldr	r3, [r7, #8]
 800255e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002560:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002564:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002568:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800256a:	4a04      	ldr	r2, [pc, #16]	@ (800257c <__NVIC_SetPriorityGrouping+0x44>)
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	60d3      	str	r3, [r2, #12]
}
 8002570:	bf00      	nop
 8002572:	3714      	adds	r7, #20
 8002574:	46bd      	mov	sp, r7
 8002576:	bc80      	pop	{r7}
 8002578:	4770      	bx	lr
 800257a:	bf00      	nop
 800257c:	e000ed00 	.word	0xe000ed00

08002580 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002584:	4b04      	ldr	r3, [pc, #16]	@ (8002598 <__NVIC_GetPriorityGrouping+0x18>)
 8002586:	68db      	ldr	r3, [r3, #12]
 8002588:	0a1b      	lsrs	r3, r3, #8
 800258a:	f003 0307 	and.w	r3, r3, #7
}
 800258e:	4618      	mov	r0, r3
 8002590:	46bd      	mov	sp, r7
 8002592:	bc80      	pop	{r7}
 8002594:	4770      	bx	lr
 8002596:	bf00      	nop
 8002598:	e000ed00 	.word	0xe000ed00

0800259c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800259c:	b480      	push	{r7}
 800259e:	b083      	sub	sp, #12
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	4603      	mov	r3, r0
 80025a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	db0b      	blt.n	80025c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80025ae:	79fb      	ldrb	r3, [r7, #7]
 80025b0:	f003 021f 	and.w	r2, r3, #31
 80025b4:	4906      	ldr	r1, [pc, #24]	@ (80025d0 <__NVIC_EnableIRQ+0x34>)
 80025b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ba:	095b      	lsrs	r3, r3, #5
 80025bc:	2001      	movs	r0, #1
 80025be:	fa00 f202 	lsl.w	r2, r0, r2
 80025c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80025c6:	bf00      	nop
 80025c8:	370c      	adds	r7, #12
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bc80      	pop	{r7}
 80025ce:	4770      	bx	lr
 80025d0:	e000e100 	.word	0xe000e100

080025d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025d4:	b480      	push	{r7}
 80025d6:	b083      	sub	sp, #12
 80025d8:	af00      	add	r7, sp, #0
 80025da:	4603      	mov	r3, r0
 80025dc:	6039      	str	r1, [r7, #0]
 80025de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	db0a      	blt.n	80025fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	b2da      	uxtb	r2, r3
 80025ec:	490c      	ldr	r1, [pc, #48]	@ (8002620 <__NVIC_SetPriority+0x4c>)
 80025ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025f2:	0112      	lsls	r2, r2, #4
 80025f4:	b2d2      	uxtb	r2, r2
 80025f6:	440b      	add	r3, r1
 80025f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025fc:	e00a      	b.n	8002614 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	b2da      	uxtb	r2, r3
 8002602:	4908      	ldr	r1, [pc, #32]	@ (8002624 <__NVIC_SetPriority+0x50>)
 8002604:	79fb      	ldrb	r3, [r7, #7]
 8002606:	f003 030f 	and.w	r3, r3, #15
 800260a:	3b04      	subs	r3, #4
 800260c:	0112      	lsls	r2, r2, #4
 800260e:	b2d2      	uxtb	r2, r2
 8002610:	440b      	add	r3, r1
 8002612:	761a      	strb	r2, [r3, #24]
}
 8002614:	bf00      	nop
 8002616:	370c      	adds	r7, #12
 8002618:	46bd      	mov	sp, r7
 800261a:	bc80      	pop	{r7}
 800261c:	4770      	bx	lr
 800261e:	bf00      	nop
 8002620:	e000e100 	.word	0xe000e100
 8002624:	e000ed00 	.word	0xe000ed00

08002628 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002628:	b480      	push	{r7}
 800262a:	b089      	sub	sp, #36	@ 0x24
 800262c:	af00      	add	r7, sp, #0
 800262e:	60f8      	str	r0, [r7, #12]
 8002630:	60b9      	str	r1, [r7, #8]
 8002632:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	f003 0307 	and.w	r3, r3, #7
 800263a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800263c:	69fb      	ldr	r3, [r7, #28]
 800263e:	f1c3 0307 	rsb	r3, r3, #7
 8002642:	2b04      	cmp	r3, #4
 8002644:	bf28      	it	cs
 8002646:	2304      	movcs	r3, #4
 8002648:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800264a:	69fb      	ldr	r3, [r7, #28]
 800264c:	3304      	adds	r3, #4
 800264e:	2b06      	cmp	r3, #6
 8002650:	d902      	bls.n	8002658 <NVIC_EncodePriority+0x30>
 8002652:	69fb      	ldr	r3, [r7, #28]
 8002654:	3b03      	subs	r3, #3
 8002656:	e000      	b.n	800265a <NVIC_EncodePriority+0x32>
 8002658:	2300      	movs	r3, #0
 800265a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800265c:	f04f 32ff 	mov.w	r2, #4294967295
 8002660:	69bb      	ldr	r3, [r7, #24]
 8002662:	fa02 f303 	lsl.w	r3, r2, r3
 8002666:	43da      	mvns	r2, r3
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	401a      	ands	r2, r3
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002670:	f04f 31ff 	mov.w	r1, #4294967295
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	fa01 f303 	lsl.w	r3, r1, r3
 800267a:	43d9      	mvns	r1, r3
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002680:	4313      	orrs	r3, r2
         );
}
 8002682:	4618      	mov	r0, r3
 8002684:	3724      	adds	r7, #36	@ 0x24
 8002686:	46bd      	mov	sp, r7
 8002688:	bc80      	pop	{r7}
 800268a:	4770      	bx	lr

0800268c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b082      	sub	sp, #8
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	3b01      	subs	r3, #1
 8002698:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800269c:	d301      	bcc.n	80026a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800269e:	2301      	movs	r3, #1
 80026a0:	e00f      	b.n	80026c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80026a2:	4a0a      	ldr	r2, [pc, #40]	@ (80026cc <SysTick_Config+0x40>)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	3b01      	subs	r3, #1
 80026a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80026aa:	210f      	movs	r1, #15
 80026ac:	f04f 30ff 	mov.w	r0, #4294967295
 80026b0:	f7ff ff90 	bl	80025d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026b4:	4b05      	ldr	r3, [pc, #20]	@ (80026cc <SysTick_Config+0x40>)
 80026b6:	2200      	movs	r2, #0
 80026b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026ba:	4b04      	ldr	r3, [pc, #16]	@ (80026cc <SysTick_Config+0x40>)
 80026bc:	2207      	movs	r2, #7
 80026be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026c0:	2300      	movs	r3, #0
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3708      	adds	r7, #8
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	e000e010 	.word	0xe000e010

080026d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026d8:	6878      	ldr	r0, [r7, #4]
 80026da:	f7ff ff2d 	bl	8002538 <__NVIC_SetPriorityGrouping>
}
 80026de:	bf00      	nop
 80026e0:	3708      	adds	r7, #8
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}

080026e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80026e6:	b580      	push	{r7, lr}
 80026e8:	b086      	sub	sp, #24
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	4603      	mov	r3, r0
 80026ee:	60b9      	str	r1, [r7, #8]
 80026f0:	607a      	str	r2, [r7, #4]
 80026f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026f4:	2300      	movs	r3, #0
 80026f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026f8:	f7ff ff42 	bl	8002580 <__NVIC_GetPriorityGrouping>
 80026fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026fe:	687a      	ldr	r2, [r7, #4]
 8002700:	68b9      	ldr	r1, [r7, #8]
 8002702:	6978      	ldr	r0, [r7, #20]
 8002704:	f7ff ff90 	bl	8002628 <NVIC_EncodePriority>
 8002708:	4602      	mov	r2, r0
 800270a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800270e:	4611      	mov	r1, r2
 8002710:	4618      	mov	r0, r3
 8002712:	f7ff ff5f 	bl	80025d4 <__NVIC_SetPriority>
}
 8002716:	bf00      	nop
 8002718:	3718      	adds	r7, #24
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}

0800271e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800271e:	b580      	push	{r7, lr}
 8002720:	b082      	sub	sp, #8
 8002722:	af00      	add	r7, sp, #0
 8002724:	4603      	mov	r3, r0
 8002726:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800272c:	4618      	mov	r0, r3
 800272e:	f7ff ff35 	bl	800259c <__NVIC_EnableIRQ>
}
 8002732:	bf00      	nop
 8002734:	3708      	adds	r7, #8
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}

0800273a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800273a:	b580      	push	{r7, lr}
 800273c:	b082      	sub	sp, #8
 800273e:	af00      	add	r7, sp, #0
 8002740:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002742:	6878      	ldr	r0, [r7, #4]
 8002744:	f7ff ffa2 	bl	800268c <SysTick_Config>
 8002748:	4603      	mov	r3, r0
}
 800274a:	4618      	mov	r0, r3
 800274c:	3708      	adds	r7, #8
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
	...

08002754 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002754:	b480      	push	{r7}
 8002756:	b085      	sub	sp, #20
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800275c:	2300      	movs	r3, #0
 800275e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2b00      	cmp	r3, #0
 8002764:	d101      	bne.n	800276a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e043      	b.n	80027f2 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	461a      	mov	r2, r3
 8002770:	4b22      	ldr	r3, [pc, #136]	@ (80027fc <HAL_DMA_Init+0xa8>)
 8002772:	4413      	add	r3, r2
 8002774:	4a22      	ldr	r2, [pc, #136]	@ (8002800 <HAL_DMA_Init+0xac>)
 8002776:	fba2 2303 	umull	r2, r3, r2, r3
 800277a:	091b      	lsrs	r3, r3, #4
 800277c:	009a      	lsls	r2, r3, #2
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	4a1f      	ldr	r2, [pc, #124]	@ (8002804 <HAL_DMA_Init+0xb0>)
 8002786:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2202      	movs	r2, #2
 800278c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800279e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80027a2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80027ac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	68db      	ldr	r3, [r3, #12]
 80027b2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027b8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	695b      	ldr	r3, [r3, #20]
 80027be:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80027c4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	69db      	ldr	r3, [r3, #28]
 80027ca:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80027cc:	68fa      	ldr	r2, [r7, #12]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	68fa      	ldr	r2, [r7, #12]
 80027d8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2200      	movs	r2, #0
 80027de:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2201      	movs	r2, #1
 80027e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2200      	movs	r2, #0
 80027ec:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80027f0:	2300      	movs	r3, #0
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	3714      	adds	r7, #20
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bc80      	pop	{r7}
 80027fa:	4770      	bx	lr
 80027fc:	bffdfff8 	.word	0xbffdfff8
 8002800:	cccccccd 	.word	0xcccccccd
 8002804:	40020000 	.word	0x40020000

08002808 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b086      	sub	sp, #24
 800280c:	af00      	add	r7, sp, #0
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	60b9      	str	r1, [r7, #8]
 8002812:	607a      	str	r2, [r7, #4]
 8002814:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002816:	2300      	movs	r3, #0
 8002818:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002820:	2b01      	cmp	r3, #1
 8002822:	d101      	bne.n	8002828 <HAL_DMA_Start_IT+0x20>
 8002824:	2302      	movs	r3, #2
 8002826:	e04b      	b.n	80028c0 <HAL_DMA_Start_IT+0xb8>
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	2201      	movs	r2, #1
 800282c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002836:	b2db      	uxtb	r3, r3
 8002838:	2b01      	cmp	r3, #1
 800283a:	d13a      	bne.n	80028b2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2202      	movs	r2, #2
 8002840:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	2200      	movs	r2, #0
 8002848:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f022 0201 	bic.w	r2, r2, #1
 8002858:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	687a      	ldr	r2, [r7, #4]
 800285e:	68b9      	ldr	r1, [r7, #8]
 8002860:	68f8      	ldr	r0, [r7, #12]
 8002862:	f000 f937 	bl	8002ad4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800286a:	2b00      	cmp	r3, #0
 800286c:	d008      	beq.n	8002880 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f042 020e 	orr.w	r2, r2, #14
 800287c:	601a      	str	r2, [r3, #0]
 800287e:	e00f      	b.n	80028a0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f022 0204 	bic.w	r2, r2, #4
 800288e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f042 020a 	orr.w	r2, r2, #10
 800289e:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f042 0201 	orr.w	r2, r2, #1
 80028ae:	601a      	str	r2, [r3, #0]
 80028b0:	e005      	b.n	80028be <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	2200      	movs	r2, #0
 80028b6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80028ba:	2302      	movs	r3, #2
 80028bc:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80028be:	7dfb      	ldrb	r3, [r7, #23]
}
 80028c0:	4618      	mov	r0, r3
 80028c2:	3718      	adds	r7, #24
 80028c4:	46bd      	mov	sp, r7
 80028c6:	bd80      	pop	{r7, pc}

080028c8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028e4:	2204      	movs	r2, #4
 80028e6:	409a      	lsls	r2, r3
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	4013      	ands	r3, r2
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d04f      	beq.n	8002990 <HAL_DMA_IRQHandler+0xc8>
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	f003 0304 	and.w	r3, r3, #4
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d04a      	beq.n	8002990 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f003 0320 	and.w	r3, r3, #32
 8002904:	2b00      	cmp	r3, #0
 8002906:	d107      	bne.n	8002918 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f022 0204 	bic.w	r2, r2, #4
 8002916:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a66      	ldr	r2, [pc, #408]	@ (8002ab8 <HAL_DMA_IRQHandler+0x1f0>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d029      	beq.n	8002976 <HAL_DMA_IRQHandler+0xae>
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a65      	ldr	r2, [pc, #404]	@ (8002abc <HAL_DMA_IRQHandler+0x1f4>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d022      	beq.n	8002972 <HAL_DMA_IRQHandler+0xaa>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4a63      	ldr	r2, [pc, #396]	@ (8002ac0 <HAL_DMA_IRQHandler+0x1f8>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d01a      	beq.n	800296c <HAL_DMA_IRQHandler+0xa4>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	4a62      	ldr	r2, [pc, #392]	@ (8002ac4 <HAL_DMA_IRQHandler+0x1fc>)
 800293c:	4293      	cmp	r3, r2
 800293e:	d012      	beq.n	8002966 <HAL_DMA_IRQHandler+0x9e>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a60      	ldr	r2, [pc, #384]	@ (8002ac8 <HAL_DMA_IRQHandler+0x200>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d00a      	beq.n	8002960 <HAL_DMA_IRQHandler+0x98>
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a5f      	ldr	r2, [pc, #380]	@ (8002acc <HAL_DMA_IRQHandler+0x204>)
 8002950:	4293      	cmp	r3, r2
 8002952:	d102      	bne.n	800295a <HAL_DMA_IRQHandler+0x92>
 8002954:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002958:	e00e      	b.n	8002978 <HAL_DMA_IRQHandler+0xb0>
 800295a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800295e:	e00b      	b.n	8002978 <HAL_DMA_IRQHandler+0xb0>
 8002960:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002964:	e008      	b.n	8002978 <HAL_DMA_IRQHandler+0xb0>
 8002966:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800296a:	e005      	b.n	8002978 <HAL_DMA_IRQHandler+0xb0>
 800296c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002970:	e002      	b.n	8002978 <HAL_DMA_IRQHandler+0xb0>
 8002972:	2340      	movs	r3, #64	@ 0x40
 8002974:	e000      	b.n	8002978 <HAL_DMA_IRQHandler+0xb0>
 8002976:	2304      	movs	r3, #4
 8002978:	4a55      	ldr	r2, [pc, #340]	@ (8002ad0 <HAL_DMA_IRQHandler+0x208>)
 800297a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002980:	2b00      	cmp	r3, #0
 8002982:	f000 8094 	beq.w	8002aae <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800298a:	6878      	ldr	r0, [r7, #4]
 800298c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800298e:	e08e      	b.n	8002aae <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002994:	2202      	movs	r2, #2
 8002996:	409a      	lsls	r2, r3
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	4013      	ands	r3, r2
 800299c:	2b00      	cmp	r3, #0
 800299e:	d056      	beq.n	8002a4e <HAL_DMA_IRQHandler+0x186>
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	f003 0302 	and.w	r3, r3, #2
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d051      	beq.n	8002a4e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f003 0320 	and.w	r3, r3, #32
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d10b      	bne.n	80029d0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	681a      	ldr	r2, [r3, #0]
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f022 020a 	bic.w	r2, r2, #10
 80029c6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2201      	movs	r2, #1
 80029cc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a38      	ldr	r2, [pc, #224]	@ (8002ab8 <HAL_DMA_IRQHandler+0x1f0>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d029      	beq.n	8002a2e <HAL_DMA_IRQHandler+0x166>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	4a37      	ldr	r2, [pc, #220]	@ (8002abc <HAL_DMA_IRQHandler+0x1f4>)
 80029e0:	4293      	cmp	r3, r2
 80029e2:	d022      	beq.n	8002a2a <HAL_DMA_IRQHandler+0x162>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	4a35      	ldr	r2, [pc, #212]	@ (8002ac0 <HAL_DMA_IRQHandler+0x1f8>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d01a      	beq.n	8002a24 <HAL_DMA_IRQHandler+0x15c>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a34      	ldr	r2, [pc, #208]	@ (8002ac4 <HAL_DMA_IRQHandler+0x1fc>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d012      	beq.n	8002a1e <HAL_DMA_IRQHandler+0x156>
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a32      	ldr	r2, [pc, #200]	@ (8002ac8 <HAL_DMA_IRQHandler+0x200>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d00a      	beq.n	8002a18 <HAL_DMA_IRQHandler+0x150>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a31      	ldr	r2, [pc, #196]	@ (8002acc <HAL_DMA_IRQHandler+0x204>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d102      	bne.n	8002a12 <HAL_DMA_IRQHandler+0x14a>
 8002a0c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002a10:	e00e      	b.n	8002a30 <HAL_DMA_IRQHandler+0x168>
 8002a12:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002a16:	e00b      	b.n	8002a30 <HAL_DMA_IRQHandler+0x168>
 8002a18:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002a1c:	e008      	b.n	8002a30 <HAL_DMA_IRQHandler+0x168>
 8002a1e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002a22:	e005      	b.n	8002a30 <HAL_DMA_IRQHandler+0x168>
 8002a24:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002a28:	e002      	b.n	8002a30 <HAL_DMA_IRQHandler+0x168>
 8002a2a:	2320      	movs	r3, #32
 8002a2c:	e000      	b.n	8002a30 <HAL_DMA_IRQHandler+0x168>
 8002a2e:	2302      	movs	r3, #2
 8002a30:	4a27      	ldr	r2, [pc, #156]	@ (8002ad0 <HAL_DMA_IRQHandler+0x208>)
 8002a32:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2200      	movs	r2, #0
 8002a38:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d034      	beq.n	8002aae <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a48:	6878      	ldr	r0, [r7, #4]
 8002a4a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002a4c:	e02f      	b.n	8002aae <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a52:	2208      	movs	r2, #8
 8002a54:	409a      	lsls	r2, r3
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	4013      	ands	r3, r2
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d028      	beq.n	8002ab0 <HAL_DMA_IRQHandler+0x1e8>
 8002a5e:	68bb      	ldr	r3, [r7, #8]
 8002a60:	f003 0308 	and.w	r3, r3, #8
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d023      	beq.n	8002ab0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f022 020e 	bic.w	r2, r2, #14
 8002a76:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a80:	2101      	movs	r1, #1
 8002a82:	fa01 f202 	lsl.w	r2, r1, r2
 8002a86:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2201      	movs	r2, #1
 8002a92:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2200      	movs	r2, #0
 8002a9a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d004      	beq.n	8002ab0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aaa:	6878      	ldr	r0, [r7, #4]
 8002aac:	4798      	blx	r3
    }
  }
  return;
 8002aae:	bf00      	nop
 8002ab0:	bf00      	nop
}
 8002ab2:	3710      	adds	r7, #16
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}
 8002ab8:	40020008 	.word	0x40020008
 8002abc:	4002001c 	.word	0x4002001c
 8002ac0:	40020030 	.word	0x40020030
 8002ac4:	40020044 	.word	0x40020044
 8002ac8:	40020058 	.word	0x40020058
 8002acc:	4002006c 	.word	0x4002006c
 8002ad0:	40020000 	.word	0x40020000

08002ad4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b085      	sub	sp, #20
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	60f8      	str	r0, [r7, #12]
 8002adc:	60b9      	str	r1, [r7, #8]
 8002ade:	607a      	str	r2, [r7, #4]
 8002ae0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002aea:	2101      	movs	r1, #1
 8002aec:	fa01 f202 	lsl.w	r2, r1, r2
 8002af0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	683a      	ldr	r2, [r7, #0]
 8002af8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	685b      	ldr	r3, [r3, #4]
 8002afe:	2b10      	cmp	r3, #16
 8002b00:	d108      	bne.n	8002b14 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	687a      	ldr	r2, [r7, #4]
 8002b08:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	68ba      	ldr	r2, [r7, #8]
 8002b10:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002b12:	e007      	b.n	8002b24 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	68ba      	ldr	r2, [r7, #8]
 8002b1a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	687a      	ldr	r2, [r7, #4]
 8002b22:	60da      	str	r2, [r3, #12]
}
 8002b24:	bf00      	nop
 8002b26:	3714      	adds	r7, #20
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bc80      	pop	{r7}
 8002b2c:	4770      	bx	lr
	...

08002b30 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b08b      	sub	sp, #44	@ 0x2c
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]
 8002b38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b42:	e169      	b.n	8002e18 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002b44:	2201      	movs	r2, #1
 8002b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b48:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	69fa      	ldr	r2, [r7, #28]
 8002b54:	4013      	ands	r3, r2
 8002b56:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002b58:	69ba      	ldr	r2, [r7, #24]
 8002b5a:	69fb      	ldr	r3, [r7, #28]
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	f040 8158 	bne.w	8002e12 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	4a9a      	ldr	r2, [pc, #616]	@ (8002dd0 <HAL_GPIO_Init+0x2a0>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d05e      	beq.n	8002c2a <HAL_GPIO_Init+0xfa>
 8002b6c:	4a98      	ldr	r2, [pc, #608]	@ (8002dd0 <HAL_GPIO_Init+0x2a0>)
 8002b6e:	4293      	cmp	r3, r2
 8002b70:	d875      	bhi.n	8002c5e <HAL_GPIO_Init+0x12e>
 8002b72:	4a98      	ldr	r2, [pc, #608]	@ (8002dd4 <HAL_GPIO_Init+0x2a4>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d058      	beq.n	8002c2a <HAL_GPIO_Init+0xfa>
 8002b78:	4a96      	ldr	r2, [pc, #600]	@ (8002dd4 <HAL_GPIO_Init+0x2a4>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d86f      	bhi.n	8002c5e <HAL_GPIO_Init+0x12e>
 8002b7e:	4a96      	ldr	r2, [pc, #600]	@ (8002dd8 <HAL_GPIO_Init+0x2a8>)
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d052      	beq.n	8002c2a <HAL_GPIO_Init+0xfa>
 8002b84:	4a94      	ldr	r2, [pc, #592]	@ (8002dd8 <HAL_GPIO_Init+0x2a8>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d869      	bhi.n	8002c5e <HAL_GPIO_Init+0x12e>
 8002b8a:	4a94      	ldr	r2, [pc, #592]	@ (8002ddc <HAL_GPIO_Init+0x2ac>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d04c      	beq.n	8002c2a <HAL_GPIO_Init+0xfa>
 8002b90:	4a92      	ldr	r2, [pc, #584]	@ (8002ddc <HAL_GPIO_Init+0x2ac>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d863      	bhi.n	8002c5e <HAL_GPIO_Init+0x12e>
 8002b96:	4a92      	ldr	r2, [pc, #584]	@ (8002de0 <HAL_GPIO_Init+0x2b0>)
 8002b98:	4293      	cmp	r3, r2
 8002b9a:	d046      	beq.n	8002c2a <HAL_GPIO_Init+0xfa>
 8002b9c:	4a90      	ldr	r2, [pc, #576]	@ (8002de0 <HAL_GPIO_Init+0x2b0>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d85d      	bhi.n	8002c5e <HAL_GPIO_Init+0x12e>
 8002ba2:	2b12      	cmp	r3, #18
 8002ba4:	d82a      	bhi.n	8002bfc <HAL_GPIO_Init+0xcc>
 8002ba6:	2b12      	cmp	r3, #18
 8002ba8:	d859      	bhi.n	8002c5e <HAL_GPIO_Init+0x12e>
 8002baa:	a201      	add	r2, pc, #4	@ (adr r2, 8002bb0 <HAL_GPIO_Init+0x80>)
 8002bac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bb0:	08002c2b 	.word	0x08002c2b
 8002bb4:	08002c05 	.word	0x08002c05
 8002bb8:	08002c17 	.word	0x08002c17
 8002bbc:	08002c59 	.word	0x08002c59
 8002bc0:	08002c5f 	.word	0x08002c5f
 8002bc4:	08002c5f 	.word	0x08002c5f
 8002bc8:	08002c5f 	.word	0x08002c5f
 8002bcc:	08002c5f 	.word	0x08002c5f
 8002bd0:	08002c5f 	.word	0x08002c5f
 8002bd4:	08002c5f 	.word	0x08002c5f
 8002bd8:	08002c5f 	.word	0x08002c5f
 8002bdc:	08002c5f 	.word	0x08002c5f
 8002be0:	08002c5f 	.word	0x08002c5f
 8002be4:	08002c5f 	.word	0x08002c5f
 8002be8:	08002c5f 	.word	0x08002c5f
 8002bec:	08002c5f 	.word	0x08002c5f
 8002bf0:	08002c5f 	.word	0x08002c5f
 8002bf4:	08002c0d 	.word	0x08002c0d
 8002bf8:	08002c21 	.word	0x08002c21
 8002bfc:	4a79      	ldr	r2, [pc, #484]	@ (8002de4 <HAL_GPIO_Init+0x2b4>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d013      	beq.n	8002c2a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002c02:	e02c      	b.n	8002c5e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002c04:	683b      	ldr	r3, [r7, #0]
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	623b      	str	r3, [r7, #32]
          break;
 8002c0a:	e029      	b.n	8002c60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	3304      	adds	r3, #4
 8002c12:	623b      	str	r3, [r7, #32]
          break;
 8002c14:	e024      	b.n	8002c60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	68db      	ldr	r3, [r3, #12]
 8002c1a:	3308      	adds	r3, #8
 8002c1c:	623b      	str	r3, [r7, #32]
          break;
 8002c1e:	e01f      	b.n	8002c60 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	330c      	adds	r3, #12
 8002c26:	623b      	str	r3, [r7, #32]
          break;
 8002c28:	e01a      	b.n	8002c60 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	689b      	ldr	r3, [r3, #8]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d102      	bne.n	8002c38 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002c32:	2304      	movs	r3, #4
 8002c34:	623b      	str	r3, [r7, #32]
          break;
 8002c36:	e013      	b.n	8002c60 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d105      	bne.n	8002c4c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c40:	2308      	movs	r3, #8
 8002c42:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	69fa      	ldr	r2, [r7, #28]
 8002c48:	611a      	str	r2, [r3, #16]
          break;
 8002c4a:	e009      	b.n	8002c60 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c4c:	2308      	movs	r3, #8
 8002c4e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	69fa      	ldr	r2, [r7, #28]
 8002c54:	615a      	str	r2, [r3, #20]
          break;
 8002c56:	e003      	b.n	8002c60 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	623b      	str	r3, [r7, #32]
          break;
 8002c5c:	e000      	b.n	8002c60 <HAL_GPIO_Init+0x130>
          break;
 8002c5e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002c60:	69bb      	ldr	r3, [r7, #24]
 8002c62:	2bff      	cmp	r3, #255	@ 0xff
 8002c64:	d801      	bhi.n	8002c6a <HAL_GPIO_Init+0x13a>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	e001      	b.n	8002c6e <HAL_GPIO_Init+0x13e>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	3304      	adds	r3, #4
 8002c6e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002c70:	69bb      	ldr	r3, [r7, #24]
 8002c72:	2bff      	cmp	r3, #255	@ 0xff
 8002c74:	d802      	bhi.n	8002c7c <HAL_GPIO_Init+0x14c>
 8002c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c78:	009b      	lsls	r3, r3, #2
 8002c7a:	e002      	b.n	8002c82 <HAL_GPIO_Init+0x152>
 8002c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c7e:	3b08      	subs	r3, #8
 8002c80:	009b      	lsls	r3, r3, #2
 8002c82:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	681a      	ldr	r2, [r3, #0]
 8002c88:	210f      	movs	r1, #15
 8002c8a:	693b      	ldr	r3, [r7, #16]
 8002c8c:	fa01 f303 	lsl.w	r3, r1, r3
 8002c90:	43db      	mvns	r3, r3
 8002c92:	401a      	ands	r2, r3
 8002c94:	6a39      	ldr	r1, [r7, #32]
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	fa01 f303 	lsl.w	r3, r1, r3
 8002c9c:	431a      	orrs	r2, r3
 8002c9e:	697b      	ldr	r3, [r7, #20]
 8002ca0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	f000 80b1 	beq.w	8002e12 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002cb0:	4b4d      	ldr	r3, [pc, #308]	@ (8002de8 <HAL_GPIO_Init+0x2b8>)
 8002cb2:	699b      	ldr	r3, [r3, #24]
 8002cb4:	4a4c      	ldr	r2, [pc, #304]	@ (8002de8 <HAL_GPIO_Init+0x2b8>)
 8002cb6:	f043 0301 	orr.w	r3, r3, #1
 8002cba:	6193      	str	r3, [r2, #24]
 8002cbc:	4b4a      	ldr	r3, [pc, #296]	@ (8002de8 <HAL_GPIO_Init+0x2b8>)
 8002cbe:	699b      	ldr	r3, [r3, #24]
 8002cc0:	f003 0301 	and.w	r3, r3, #1
 8002cc4:	60bb      	str	r3, [r7, #8]
 8002cc6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002cc8:	4a48      	ldr	r2, [pc, #288]	@ (8002dec <HAL_GPIO_Init+0x2bc>)
 8002cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ccc:	089b      	lsrs	r3, r3, #2
 8002cce:	3302      	adds	r3, #2
 8002cd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cd4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cd8:	f003 0303 	and.w	r3, r3, #3
 8002cdc:	009b      	lsls	r3, r3, #2
 8002cde:	220f      	movs	r2, #15
 8002ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce4:	43db      	mvns	r3, r3
 8002ce6:	68fa      	ldr	r2, [r7, #12]
 8002ce8:	4013      	ands	r3, r2
 8002cea:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	4a40      	ldr	r2, [pc, #256]	@ (8002df0 <HAL_GPIO_Init+0x2c0>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d013      	beq.n	8002d1c <HAL_GPIO_Init+0x1ec>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	4a3f      	ldr	r2, [pc, #252]	@ (8002df4 <HAL_GPIO_Init+0x2c4>)
 8002cf8:	4293      	cmp	r3, r2
 8002cfa:	d00d      	beq.n	8002d18 <HAL_GPIO_Init+0x1e8>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	4a3e      	ldr	r2, [pc, #248]	@ (8002df8 <HAL_GPIO_Init+0x2c8>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d007      	beq.n	8002d14 <HAL_GPIO_Init+0x1e4>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	4a3d      	ldr	r2, [pc, #244]	@ (8002dfc <HAL_GPIO_Init+0x2cc>)
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	d101      	bne.n	8002d10 <HAL_GPIO_Init+0x1e0>
 8002d0c:	2303      	movs	r3, #3
 8002d0e:	e006      	b.n	8002d1e <HAL_GPIO_Init+0x1ee>
 8002d10:	2304      	movs	r3, #4
 8002d12:	e004      	b.n	8002d1e <HAL_GPIO_Init+0x1ee>
 8002d14:	2302      	movs	r3, #2
 8002d16:	e002      	b.n	8002d1e <HAL_GPIO_Init+0x1ee>
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e000      	b.n	8002d1e <HAL_GPIO_Init+0x1ee>
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d20:	f002 0203 	and.w	r2, r2, #3
 8002d24:	0092      	lsls	r2, r2, #2
 8002d26:	4093      	lsls	r3, r2
 8002d28:	68fa      	ldr	r2, [r7, #12]
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002d2e:	492f      	ldr	r1, [pc, #188]	@ (8002dec <HAL_GPIO_Init+0x2bc>)
 8002d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d32:	089b      	lsrs	r3, r3, #2
 8002d34:	3302      	adds	r3, #2
 8002d36:	68fa      	ldr	r2, [r7, #12]
 8002d38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d006      	beq.n	8002d56 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002d48:	4b2d      	ldr	r3, [pc, #180]	@ (8002e00 <HAL_GPIO_Init+0x2d0>)
 8002d4a:	689a      	ldr	r2, [r3, #8]
 8002d4c:	492c      	ldr	r1, [pc, #176]	@ (8002e00 <HAL_GPIO_Init+0x2d0>)
 8002d4e:	69bb      	ldr	r3, [r7, #24]
 8002d50:	4313      	orrs	r3, r2
 8002d52:	608b      	str	r3, [r1, #8]
 8002d54:	e006      	b.n	8002d64 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002d56:	4b2a      	ldr	r3, [pc, #168]	@ (8002e00 <HAL_GPIO_Init+0x2d0>)
 8002d58:	689a      	ldr	r2, [r3, #8]
 8002d5a:	69bb      	ldr	r3, [r7, #24]
 8002d5c:	43db      	mvns	r3, r3
 8002d5e:	4928      	ldr	r1, [pc, #160]	@ (8002e00 <HAL_GPIO_Init+0x2d0>)
 8002d60:	4013      	ands	r3, r2
 8002d62:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d006      	beq.n	8002d7e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002d70:	4b23      	ldr	r3, [pc, #140]	@ (8002e00 <HAL_GPIO_Init+0x2d0>)
 8002d72:	68da      	ldr	r2, [r3, #12]
 8002d74:	4922      	ldr	r1, [pc, #136]	@ (8002e00 <HAL_GPIO_Init+0x2d0>)
 8002d76:	69bb      	ldr	r3, [r7, #24]
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	60cb      	str	r3, [r1, #12]
 8002d7c:	e006      	b.n	8002d8c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002d7e:	4b20      	ldr	r3, [pc, #128]	@ (8002e00 <HAL_GPIO_Init+0x2d0>)
 8002d80:	68da      	ldr	r2, [r3, #12]
 8002d82:	69bb      	ldr	r3, [r7, #24]
 8002d84:	43db      	mvns	r3, r3
 8002d86:	491e      	ldr	r1, [pc, #120]	@ (8002e00 <HAL_GPIO_Init+0x2d0>)
 8002d88:	4013      	ands	r3, r2
 8002d8a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002d8c:	683b      	ldr	r3, [r7, #0]
 8002d8e:	685b      	ldr	r3, [r3, #4]
 8002d90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d006      	beq.n	8002da6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002d98:	4b19      	ldr	r3, [pc, #100]	@ (8002e00 <HAL_GPIO_Init+0x2d0>)
 8002d9a:	685a      	ldr	r2, [r3, #4]
 8002d9c:	4918      	ldr	r1, [pc, #96]	@ (8002e00 <HAL_GPIO_Init+0x2d0>)
 8002d9e:	69bb      	ldr	r3, [r7, #24]
 8002da0:	4313      	orrs	r3, r2
 8002da2:	604b      	str	r3, [r1, #4]
 8002da4:	e006      	b.n	8002db4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002da6:	4b16      	ldr	r3, [pc, #88]	@ (8002e00 <HAL_GPIO_Init+0x2d0>)
 8002da8:	685a      	ldr	r2, [r3, #4]
 8002daa:	69bb      	ldr	r3, [r7, #24]
 8002dac:	43db      	mvns	r3, r3
 8002dae:	4914      	ldr	r1, [pc, #80]	@ (8002e00 <HAL_GPIO_Init+0x2d0>)
 8002db0:	4013      	ands	r3, r2
 8002db2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	685b      	ldr	r3, [r3, #4]
 8002db8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d021      	beq.n	8002e04 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002dc0:	4b0f      	ldr	r3, [pc, #60]	@ (8002e00 <HAL_GPIO_Init+0x2d0>)
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	490e      	ldr	r1, [pc, #56]	@ (8002e00 <HAL_GPIO_Init+0x2d0>)
 8002dc6:	69bb      	ldr	r3, [r7, #24]
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	600b      	str	r3, [r1, #0]
 8002dcc:	e021      	b.n	8002e12 <HAL_GPIO_Init+0x2e2>
 8002dce:	bf00      	nop
 8002dd0:	10320000 	.word	0x10320000
 8002dd4:	10310000 	.word	0x10310000
 8002dd8:	10220000 	.word	0x10220000
 8002ddc:	10210000 	.word	0x10210000
 8002de0:	10120000 	.word	0x10120000
 8002de4:	10110000 	.word	0x10110000
 8002de8:	40021000 	.word	0x40021000
 8002dec:	40010000 	.word	0x40010000
 8002df0:	40010800 	.word	0x40010800
 8002df4:	40010c00 	.word	0x40010c00
 8002df8:	40011000 	.word	0x40011000
 8002dfc:	40011400 	.word	0x40011400
 8002e00:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002e04:	4b0b      	ldr	r3, [pc, #44]	@ (8002e34 <HAL_GPIO_Init+0x304>)
 8002e06:	681a      	ldr	r2, [r3, #0]
 8002e08:	69bb      	ldr	r3, [r7, #24]
 8002e0a:	43db      	mvns	r3, r3
 8002e0c:	4909      	ldr	r1, [pc, #36]	@ (8002e34 <HAL_GPIO_Init+0x304>)
 8002e0e:	4013      	ands	r3, r2
 8002e10:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002e12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e14:	3301      	adds	r3, #1
 8002e16:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e1e:	fa22 f303 	lsr.w	r3, r2, r3
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	f47f ae8e 	bne.w	8002b44 <HAL_GPIO_Init+0x14>
  }
}
 8002e28:	bf00      	nop
 8002e2a:	bf00      	nop
 8002e2c:	372c      	adds	r7, #44	@ 0x2c
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bc80      	pop	{r7}
 8002e32:	4770      	bx	lr
 8002e34:	40010400 	.word	0x40010400

08002e38 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b085      	sub	sp, #20
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
 8002e40:	460b      	mov	r3, r1
 8002e42:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	689a      	ldr	r2, [r3, #8]
 8002e48:	887b      	ldrh	r3, [r7, #2]
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d002      	beq.n	8002e56 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002e50:	2301      	movs	r3, #1
 8002e52:	73fb      	strb	r3, [r7, #15]
 8002e54:	e001      	b.n	8002e5a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e56:	2300      	movs	r3, #0
 8002e58:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e5c:	4618      	mov	r0, r3
 8002e5e:	3714      	adds	r7, #20
 8002e60:	46bd      	mov	sp, r7
 8002e62:	bc80      	pop	{r7}
 8002e64:	4770      	bx	lr

08002e66 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e66:	b480      	push	{r7}
 8002e68:	b083      	sub	sp, #12
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	6078      	str	r0, [r7, #4]
 8002e6e:	460b      	mov	r3, r1
 8002e70:	807b      	strh	r3, [r7, #2]
 8002e72:	4613      	mov	r3, r2
 8002e74:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002e76:	787b      	ldrb	r3, [r7, #1]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d003      	beq.n	8002e84 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e7c:	887a      	ldrh	r2, [r7, #2]
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002e82:	e003      	b.n	8002e8c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002e84:	887b      	ldrh	r3, [r7, #2]
 8002e86:	041a      	lsls	r2, r3, #16
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	611a      	str	r2, [r3, #16]
}
 8002e8c:	bf00      	nop
 8002e8e:	370c      	adds	r7, #12
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bc80      	pop	{r7}
 8002e94:	4770      	bx	lr
	...

08002e98 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b086      	sub	sp, #24
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d101      	bne.n	8002eaa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e272      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 0301 	and.w	r3, r3, #1
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	f000 8087 	beq.w	8002fc6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002eb8:	4b92      	ldr	r3, [pc, #584]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f003 030c 	and.w	r3, r3, #12
 8002ec0:	2b04      	cmp	r3, #4
 8002ec2:	d00c      	beq.n	8002ede <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002ec4:	4b8f      	ldr	r3, [pc, #572]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	f003 030c 	and.w	r3, r3, #12
 8002ecc:	2b08      	cmp	r3, #8
 8002ece:	d112      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x5e>
 8002ed0:	4b8c      	ldr	r3, [pc, #560]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ed8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002edc:	d10b      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ede:	4b89      	ldr	r3, [pc, #548]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d06c      	beq.n	8002fc4 <HAL_RCC_OscConfig+0x12c>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d168      	bne.n	8002fc4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	e24c      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002efe:	d106      	bne.n	8002f0e <HAL_RCC_OscConfig+0x76>
 8002f00:	4b80      	ldr	r3, [pc, #512]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a7f      	ldr	r2, [pc, #508]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f06:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f0a:	6013      	str	r3, [r2, #0]
 8002f0c:	e02e      	b.n	8002f6c <HAL_RCC_OscConfig+0xd4>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d10c      	bne.n	8002f30 <HAL_RCC_OscConfig+0x98>
 8002f16:	4b7b      	ldr	r3, [pc, #492]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a7a      	ldr	r2, [pc, #488]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f1c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f20:	6013      	str	r3, [r2, #0]
 8002f22:	4b78      	ldr	r3, [pc, #480]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a77      	ldr	r2, [pc, #476]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f28:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f2c:	6013      	str	r3, [r2, #0]
 8002f2e:	e01d      	b.n	8002f6c <HAL_RCC_OscConfig+0xd4>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	685b      	ldr	r3, [r3, #4]
 8002f34:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f38:	d10c      	bne.n	8002f54 <HAL_RCC_OscConfig+0xbc>
 8002f3a:	4b72      	ldr	r3, [pc, #456]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4a71      	ldr	r2, [pc, #452]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f44:	6013      	str	r3, [r2, #0]
 8002f46:	4b6f      	ldr	r3, [pc, #444]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a6e      	ldr	r2, [pc, #440]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f50:	6013      	str	r3, [r2, #0]
 8002f52:	e00b      	b.n	8002f6c <HAL_RCC_OscConfig+0xd4>
 8002f54:	4b6b      	ldr	r3, [pc, #428]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a6a      	ldr	r2, [pc, #424]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f5e:	6013      	str	r3, [r2, #0]
 8002f60:	4b68      	ldr	r3, [pc, #416]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a67      	ldr	r2, [pc, #412]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f6a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d013      	beq.n	8002f9c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f74:	f7fe fef0 	bl	8001d58 <HAL_GetTick>
 8002f78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f7a:	e008      	b.n	8002f8e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f7c:	f7fe feec 	bl	8001d58 <HAL_GetTick>
 8002f80:	4602      	mov	r2, r0
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	1ad3      	subs	r3, r2, r3
 8002f86:	2b64      	cmp	r3, #100	@ 0x64
 8002f88:	d901      	bls.n	8002f8e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	e200      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f8e:	4b5d      	ldr	r3, [pc, #372]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d0f0      	beq.n	8002f7c <HAL_RCC_OscConfig+0xe4>
 8002f9a:	e014      	b.n	8002fc6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f9c:	f7fe fedc 	bl	8001d58 <HAL_GetTick>
 8002fa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fa2:	e008      	b.n	8002fb6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fa4:	f7fe fed8 	bl	8001d58 <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	2b64      	cmp	r3, #100	@ 0x64
 8002fb0:	d901      	bls.n	8002fb6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002fb2:	2303      	movs	r3, #3
 8002fb4:	e1ec      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002fb6:	4b53      	ldr	r3, [pc, #332]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d1f0      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x10c>
 8002fc2:	e000      	b.n	8002fc6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f003 0302 	and.w	r3, r3, #2
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d063      	beq.n	800309a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002fd2:	4b4c      	ldr	r3, [pc, #304]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002fd4:	685b      	ldr	r3, [r3, #4]
 8002fd6:	f003 030c 	and.w	r3, r3, #12
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d00b      	beq.n	8002ff6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002fde:	4b49      	ldr	r3, [pc, #292]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002fe0:	685b      	ldr	r3, [r3, #4]
 8002fe2:	f003 030c 	and.w	r3, r3, #12
 8002fe6:	2b08      	cmp	r3, #8
 8002fe8:	d11c      	bne.n	8003024 <HAL_RCC_OscConfig+0x18c>
 8002fea:	4b46      	ldr	r3, [pc, #280]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d116      	bne.n	8003024 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ff6:	4b43      	ldr	r3, [pc, #268]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 0302 	and.w	r3, r3, #2
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d005      	beq.n	800300e <HAL_RCC_OscConfig+0x176>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	691b      	ldr	r3, [r3, #16]
 8003006:	2b01      	cmp	r3, #1
 8003008:	d001      	beq.n	800300e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e1c0      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800300e:	4b3d      	ldr	r3, [pc, #244]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	695b      	ldr	r3, [r3, #20]
 800301a:	00db      	lsls	r3, r3, #3
 800301c:	4939      	ldr	r1, [pc, #228]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 800301e:	4313      	orrs	r3, r2
 8003020:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003022:	e03a      	b.n	800309a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	691b      	ldr	r3, [r3, #16]
 8003028:	2b00      	cmp	r3, #0
 800302a:	d020      	beq.n	800306e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800302c:	4b36      	ldr	r3, [pc, #216]	@ (8003108 <HAL_RCC_OscConfig+0x270>)
 800302e:	2201      	movs	r2, #1
 8003030:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003032:	f7fe fe91 	bl	8001d58 <HAL_GetTick>
 8003036:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003038:	e008      	b.n	800304c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800303a:	f7fe fe8d 	bl	8001d58 <HAL_GetTick>
 800303e:	4602      	mov	r2, r0
 8003040:	693b      	ldr	r3, [r7, #16]
 8003042:	1ad3      	subs	r3, r2, r3
 8003044:	2b02      	cmp	r3, #2
 8003046:	d901      	bls.n	800304c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003048:	2303      	movs	r3, #3
 800304a:	e1a1      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800304c:	4b2d      	ldr	r3, [pc, #180]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f003 0302 	and.w	r3, r3, #2
 8003054:	2b00      	cmp	r3, #0
 8003056:	d0f0      	beq.n	800303a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003058:	4b2a      	ldr	r3, [pc, #168]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	695b      	ldr	r3, [r3, #20]
 8003064:	00db      	lsls	r3, r3, #3
 8003066:	4927      	ldr	r1, [pc, #156]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 8003068:	4313      	orrs	r3, r2
 800306a:	600b      	str	r3, [r1, #0]
 800306c:	e015      	b.n	800309a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800306e:	4b26      	ldr	r3, [pc, #152]	@ (8003108 <HAL_RCC_OscConfig+0x270>)
 8003070:	2200      	movs	r2, #0
 8003072:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003074:	f7fe fe70 	bl	8001d58 <HAL_GetTick>
 8003078:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800307a:	e008      	b.n	800308e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800307c:	f7fe fe6c 	bl	8001d58 <HAL_GetTick>
 8003080:	4602      	mov	r2, r0
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	2b02      	cmp	r3, #2
 8003088:	d901      	bls.n	800308e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800308a:	2303      	movs	r3, #3
 800308c:	e180      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800308e:	4b1d      	ldr	r3, [pc, #116]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 0302 	and.w	r3, r3, #2
 8003096:	2b00      	cmp	r3, #0
 8003098:	d1f0      	bne.n	800307c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0308 	and.w	r3, r3, #8
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d03a      	beq.n	800311c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	699b      	ldr	r3, [r3, #24]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d019      	beq.n	80030e2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030ae:	4b17      	ldr	r3, [pc, #92]	@ (800310c <HAL_RCC_OscConfig+0x274>)
 80030b0:	2201      	movs	r2, #1
 80030b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030b4:	f7fe fe50 	bl	8001d58 <HAL_GetTick>
 80030b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030ba:	e008      	b.n	80030ce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030bc:	f7fe fe4c 	bl	8001d58 <HAL_GetTick>
 80030c0:	4602      	mov	r2, r0
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	1ad3      	subs	r3, r2, r3
 80030c6:	2b02      	cmp	r3, #2
 80030c8:	d901      	bls.n	80030ce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80030ca:	2303      	movs	r3, #3
 80030cc:	e160      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003104 <HAL_RCC_OscConfig+0x26c>)
 80030d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d2:	f003 0302 	and.w	r3, r3, #2
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d0f0      	beq.n	80030bc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80030da:	2001      	movs	r0, #1
 80030dc:	f000 fa9c 	bl	8003618 <RCC_Delay>
 80030e0:	e01c      	b.n	800311c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030e2:	4b0a      	ldr	r3, [pc, #40]	@ (800310c <HAL_RCC_OscConfig+0x274>)
 80030e4:	2200      	movs	r2, #0
 80030e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030e8:	f7fe fe36 	bl	8001d58 <HAL_GetTick>
 80030ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030ee:	e00f      	b.n	8003110 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030f0:	f7fe fe32 	bl	8001d58 <HAL_GetTick>
 80030f4:	4602      	mov	r2, r0
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	1ad3      	subs	r3, r2, r3
 80030fa:	2b02      	cmp	r3, #2
 80030fc:	d908      	bls.n	8003110 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80030fe:	2303      	movs	r3, #3
 8003100:	e146      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
 8003102:	bf00      	nop
 8003104:	40021000 	.word	0x40021000
 8003108:	42420000 	.word	0x42420000
 800310c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003110:	4b92      	ldr	r3, [pc, #584]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 8003112:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003114:	f003 0302 	and.w	r3, r3, #2
 8003118:	2b00      	cmp	r3, #0
 800311a:	d1e9      	bne.n	80030f0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f003 0304 	and.w	r3, r3, #4
 8003124:	2b00      	cmp	r3, #0
 8003126:	f000 80a6 	beq.w	8003276 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800312a:	2300      	movs	r3, #0
 800312c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800312e:	4b8b      	ldr	r3, [pc, #556]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 8003130:	69db      	ldr	r3, [r3, #28]
 8003132:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003136:	2b00      	cmp	r3, #0
 8003138:	d10d      	bne.n	8003156 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800313a:	4b88      	ldr	r3, [pc, #544]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 800313c:	69db      	ldr	r3, [r3, #28]
 800313e:	4a87      	ldr	r2, [pc, #540]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 8003140:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003144:	61d3      	str	r3, [r2, #28]
 8003146:	4b85      	ldr	r3, [pc, #532]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 8003148:	69db      	ldr	r3, [r3, #28]
 800314a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800314e:	60bb      	str	r3, [r7, #8]
 8003150:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003152:	2301      	movs	r3, #1
 8003154:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003156:	4b82      	ldr	r3, [pc, #520]	@ (8003360 <HAL_RCC_OscConfig+0x4c8>)
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800315e:	2b00      	cmp	r3, #0
 8003160:	d118      	bne.n	8003194 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003162:	4b7f      	ldr	r3, [pc, #508]	@ (8003360 <HAL_RCC_OscConfig+0x4c8>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4a7e      	ldr	r2, [pc, #504]	@ (8003360 <HAL_RCC_OscConfig+0x4c8>)
 8003168:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800316c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800316e:	f7fe fdf3 	bl	8001d58 <HAL_GetTick>
 8003172:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003174:	e008      	b.n	8003188 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003176:	f7fe fdef 	bl	8001d58 <HAL_GetTick>
 800317a:	4602      	mov	r2, r0
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	1ad3      	subs	r3, r2, r3
 8003180:	2b64      	cmp	r3, #100	@ 0x64
 8003182:	d901      	bls.n	8003188 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003184:	2303      	movs	r3, #3
 8003186:	e103      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003188:	4b75      	ldr	r3, [pc, #468]	@ (8003360 <HAL_RCC_OscConfig+0x4c8>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003190:	2b00      	cmp	r3, #0
 8003192:	d0f0      	beq.n	8003176 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	68db      	ldr	r3, [r3, #12]
 8003198:	2b01      	cmp	r3, #1
 800319a:	d106      	bne.n	80031aa <HAL_RCC_OscConfig+0x312>
 800319c:	4b6f      	ldr	r3, [pc, #444]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 800319e:	6a1b      	ldr	r3, [r3, #32]
 80031a0:	4a6e      	ldr	r2, [pc, #440]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 80031a2:	f043 0301 	orr.w	r3, r3, #1
 80031a6:	6213      	str	r3, [r2, #32]
 80031a8:	e02d      	b.n	8003206 <HAL_RCC_OscConfig+0x36e>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d10c      	bne.n	80031cc <HAL_RCC_OscConfig+0x334>
 80031b2:	4b6a      	ldr	r3, [pc, #424]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 80031b4:	6a1b      	ldr	r3, [r3, #32]
 80031b6:	4a69      	ldr	r2, [pc, #420]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 80031b8:	f023 0301 	bic.w	r3, r3, #1
 80031bc:	6213      	str	r3, [r2, #32]
 80031be:	4b67      	ldr	r3, [pc, #412]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 80031c0:	6a1b      	ldr	r3, [r3, #32]
 80031c2:	4a66      	ldr	r2, [pc, #408]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 80031c4:	f023 0304 	bic.w	r3, r3, #4
 80031c8:	6213      	str	r3, [r2, #32]
 80031ca:	e01c      	b.n	8003206 <HAL_RCC_OscConfig+0x36e>
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	2b05      	cmp	r3, #5
 80031d2:	d10c      	bne.n	80031ee <HAL_RCC_OscConfig+0x356>
 80031d4:	4b61      	ldr	r3, [pc, #388]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 80031d6:	6a1b      	ldr	r3, [r3, #32]
 80031d8:	4a60      	ldr	r2, [pc, #384]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 80031da:	f043 0304 	orr.w	r3, r3, #4
 80031de:	6213      	str	r3, [r2, #32]
 80031e0:	4b5e      	ldr	r3, [pc, #376]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 80031e2:	6a1b      	ldr	r3, [r3, #32]
 80031e4:	4a5d      	ldr	r2, [pc, #372]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 80031e6:	f043 0301 	orr.w	r3, r3, #1
 80031ea:	6213      	str	r3, [r2, #32]
 80031ec:	e00b      	b.n	8003206 <HAL_RCC_OscConfig+0x36e>
 80031ee:	4b5b      	ldr	r3, [pc, #364]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 80031f0:	6a1b      	ldr	r3, [r3, #32]
 80031f2:	4a5a      	ldr	r2, [pc, #360]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 80031f4:	f023 0301 	bic.w	r3, r3, #1
 80031f8:	6213      	str	r3, [r2, #32]
 80031fa:	4b58      	ldr	r3, [pc, #352]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 80031fc:	6a1b      	ldr	r3, [r3, #32]
 80031fe:	4a57      	ldr	r2, [pc, #348]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 8003200:	f023 0304 	bic.w	r3, r3, #4
 8003204:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	68db      	ldr	r3, [r3, #12]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d015      	beq.n	800323a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800320e:	f7fe fda3 	bl	8001d58 <HAL_GetTick>
 8003212:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003214:	e00a      	b.n	800322c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003216:	f7fe fd9f 	bl	8001d58 <HAL_GetTick>
 800321a:	4602      	mov	r2, r0
 800321c:	693b      	ldr	r3, [r7, #16]
 800321e:	1ad3      	subs	r3, r2, r3
 8003220:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003224:	4293      	cmp	r3, r2
 8003226:	d901      	bls.n	800322c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003228:	2303      	movs	r3, #3
 800322a:	e0b1      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800322c:	4b4b      	ldr	r3, [pc, #300]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 800322e:	6a1b      	ldr	r3, [r3, #32]
 8003230:	f003 0302 	and.w	r3, r3, #2
 8003234:	2b00      	cmp	r3, #0
 8003236:	d0ee      	beq.n	8003216 <HAL_RCC_OscConfig+0x37e>
 8003238:	e014      	b.n	8003264 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800323a:	f7fe fd8d 	bl	8001d58 <HAL_GetTick>
 800323e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003240:	e00a      	b.n	8003258 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003242:	f7fe fd89 	bl	8001d58 <HAL_GetTick>
 8003246:	4602      	mov	r2, r0
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	1ad3      	subs	r3, r2, r3
 800324c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003250:	4293      	cmp	r3, r2
 8003252:	d901      	bls.n	8003258 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003254:	2303      	movs	r3, #3
 8003256:	e09b      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003258:	4b40      	ldr	r3, [pc, #256]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 800325a:	6a1b      	ldr	r3, [r3, #32]
 800325c:	f003 0302 	and.w	r3, r3, #2
 8003260:	2b00      	cmp	r3, #0
 8003262:	d1ee      	bne.n	8003242 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003264:	7dfb      	ldrb	r3, [r7, #23]
 8003266:	2b01      	cmp	r3, #1
 8003268:	d105      	bne.n	8003276 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800326a:	4b3c      	ldr	r3, [pc, #240]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 800326c:	69db      	ldr	r3, [r3, #28]
 800326e:	4a3b      	ldr	r2, [pc, #236]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 8003270:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003274:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	69db      	ldr	r3, [r3, #28]
 800327a:	2b00      	cmp	r3, #0
 800327c:	f000 8087 	beq.w	800338e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003280:	4b36      	ldr	r3, [pc, #216]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	f003 030c 	and.w	r3, r3, #12
 8003288:	2b08      	cmp	r3, #8
 800328a:	d061      	beq.n	8003350 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	69db      	ldr	r3, [r3, #28]
 8003290:	2b02      	cmp	r3, #2
 8003292:	d146      	bne.n	8003322 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003294:	4b33      	ldr	r3, [pc, #204]	@ (8003364 <HAL_RCC_OscConfig+0x4cc>)
 8003296:	2200      	movs	r2, #0
 8003298:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800329a:	f7fe fd5d 	bl	8001d58 <HAL_GetTick>
 800329e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032a0:	e008      	b.n	80032b4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032a2:	f7fe fd59 	bl	8001d58 <HAL_GetTick>
 80032a6:	4602      	mov	r2, r0
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	1ad3      	subs	r3, r2, r3
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d901      	bls.n	80032b4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80032b0:	2303      	movs	r3, #3
 80032b2:	e06d      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032b4:	4b29      	ldr	r3, [pc, #164]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d1f0      	bne.n	80032a2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6a1b      	ldr	r3, [r3, #32]
 80032c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032c8:	d108      	bne.n	80032dc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80032ca:	4b24      	ldr	r3, [pc, #144]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 80032cc:	685b      	ldr	r3, [r3, #4]
 80032ce:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	689b      	ldr	r3, [r3, #8]
 80032d6:	4921      	ldr	r1, [pc, #132]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 80032d8:	4313      	orrs	r3, r2
 80032da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032dc:	4b1f      	ldr	r3, [pc, #124]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6a19      	ldr	r1, [r3, #32]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ec:	430b      	orrs	r3, r1
 80032ee:	491b      	ldr	r1, [pc, #108]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 80032f0:	4313      	orrs	r3, r2
 80032f2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032f4:	4b1b      	ldr	r3, [pc, #108]	@ (8003364 <HAL_RCC_OscConfig+0x4cc>)
 80032f6:	2201      	movs	r2, #1
 80032f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032fa:	f7fe fd2d 	bl	8001d58 <HAL_GetTick>
 80032fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003300:	e008      	b.n	8003314 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003302:	f7fe fd29 	bl	8001d58 <HAL_GetTick>
 8003306:	4602      	mov	r2, r0
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	1ad3      	subs	r3, r2, r3
 800330c:	2b02      	cmp	r3, #2
 800330e:	d901      	bls.n	8003314 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003310:	2303      	movs	r3, #3
 8003312:	e03d      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003314:	4b11      	ldr	r3, [pc, #68]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800331c:	2b00      	cmp	r3, #0
 800331e:	d0f0      	beq.n	8003302 <HAL_RCC_OscConfig+0x46a>
 8003320:	e035      	b.n	800338e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003322:	4b10      	ldr	r3, [pc, #64]	@ (8003364 <HAL_RCC_OscConfig+0x4cc>)
 8003324:	2200      	movs	r2, #0
 8003326:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003328:	f7fe fd16 	bl	8001d58 <HAL_GetTick>
 800332c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800332e:	e008      	b.n	8003342 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003330:	f7fe fd12 	bl	8001d58 <HAL_GetTick>
 8003334:	4602      	mov	r2, r0
 8003336:	693b      	ldr	r3, [r7, #16]
 8003338:	1ad3      	subs	r3, r2, r3
 800333a:	2b02      	cmp	r3, #2
 800333c:	d901      	bls.n	8003342 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800333e:	2303      	movs	r3, #3
 8003340:	e026      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003342:	4b06      	ldr	r3, [pc, #24]	@ (800335c <HAL_RCC_OscConfig+0x4c4>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800334a:	2b00      	cmp	r3, #0
 800334c:	d1f0      	bne.n	8003330 <HAL_RCC_OscConfig+0x498>
 800334e:	e01e      	b.n	800338e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	69db      	ldr	r3, [r3, #28]
 8003354:	2b01      	cmp	r3, #1
 8003356:	d107      	bne.n	8003368 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003358:	2301      	movs	r3, #1
 800335a:	e019      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
 800335c:	40021000 	.word	0x40021000
 8003360:	40007000 	.word	0x40007000
 8003364:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003368:	4b0b      	ldr	r3, [pc, #44]	@ (8003398 <HAL_RCC_OscConfig+0x500>)
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6a1b      	ldr	r3, [r3, #32]
 8003378:	429a      	cmp	r2, r3
 800337a:	d106      	bne.n	800338a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003386:	429a      	cmp	r2, r3
 8003388:	d001      	beq.n	800338e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	e000      	b.n	8003390 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800338e:	2300      	movs	r3, #0
}
 8003390:	4618      	mov	r0, r3
 8003392:	3718      	adds	r7, #24
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}
 8003398:	40021000 	.word	0x40021000

0800339c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b084      	sub	sp, #16
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d101      	bne.n	80033b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	e0d0      	b.n	8003552 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80033b0:	4b6a      	ldr	r3, [pc, #424]	@ (800355c <HAL_RCC_ClockConfig+0x1c0>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f003 0307 	and.w	r3, r3, #7
 80033b8:	683a      	ldr	r2, [r7, #0]
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d910      	bls.n	80033e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033be:	4b67      	ldr	r3, [pc, #412]	@ (800355c <HAL_RCC_ClockConfig+0x1c0>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f023 0207 	bic.w	r2, r3, #7
 80033c6:	4965      	ldr	r1, [pc, #404]	@ (800355c <HAL_RCC_ClockConfig+0x1c0>)
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	4313      	orrs	r3, r2
 80033cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033ce:	4b63      	ldr	r3, [pc, #396]	@ (800355c <HAL_RCC_ClockConfig+0x1c0>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f003 0307 	and.w	r3, r3, #7
 80033d6:	683a      	ldr	r2, [r7, #0]
 80033d8:	429a      	cmp	r2, r3
 80033da:	d001      	beq.n	80033e0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e0b8      	b.n	8003552 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0302 	and.w	r3, r3, #2
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d020      	beq.n	800342e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 0304 	and.w	r3, r3, #4
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d005      	beq.n	8003404 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033f8:	4b59      	ldr	r3, [pc, #356]	@ (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	4a58      	ldr	r2, [pc, #352]	@ (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 80033fe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003402:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 0308 	and.w	r3, r3, #8
 800340c:	2b00      	cmp	r3, #0
 800340e:	d005      	beq.n	800341c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003410:	4b53      	ldr	r3, [pc, #332]	@ (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	4a52      	ldr	r2, [pc, #328]	@ (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 8003416:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800341a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800341c:	4b50      	ldr	r3, [pc, #320]	@ (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	494d      	ldr	r1, [pc, #308]	@ (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 800342a:	4313      	orrs	r3, r2
 800342c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 0301 	and.w	r3, r3, #1
 8003436:	2b00      	cmp	r3, #0
 8003438:	d040      	beq.n	80034bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	2b01      	cmp	r3, #1
 8003440:	d107      	bne.n	8003452 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003442:	4b47      	ldr	r3, [pc, #284]	@ (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800344a:	2b00      	cmp	r3, #0
 800344c:	d115      	bne.n	800347a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e07f      	b.n	8003552 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	2b02      	cmp	r3, #2
 8003458:	d107      	bne.n	800346a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800345a:	4b41      	ldr	r3, [pc, #260]	@ (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003462:	2b00      	cmp	r3, #0
 8003464:	d109      	bne.n	800347a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e073      	b.n	8003552 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800346a:	4b3d      	ldr	r3, [pc, #244]	@ (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0302 	and.w	r3, r3, #2
 8003472:	2b00      	cmp	r3, #0
 8003474:	d101      	bne.n	800347a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	e06b      	b.n	8003552 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800347a:	4b39      	ldr	r3, [pc, #228]	@ (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	f023 0203 	bic.w	r2, r3, #3
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	4936      	ldr	r1, [pc, #216]	@ (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 8003488:	4313      	orrs	r3, r2
 800348a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800348c:	f7fe fc64 	bl	8001d58 <HAL_GetTick>
 8003490:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003492:	e00a      	b.n	80034aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003494:	f7fe fc60 	bl	8001d58 <HAL_GetTick>
 8003498:	4602      	mov	r2, r0
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d901      	bls.n	80034aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034a6:	2303      	movs	r3, #3
 80034a8:	e053      	b.n	8003552 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034aa:	4b2d      	ldr	r3, [pc, #180]	@ (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 80034ac:	685b      	ldr	r3, [r3, #4]
 80034ae:	f003 020c 	and.w	r2, r3, #12
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	009b      	lsls	r3, r3, #2
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d1eb      	bne.n	8003494 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80034bc:	4b27      	ldr	r3, [pc, #156]	@ (800355c <HAL_RCC_ClockConfig+0x1c0>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f003 0307 	and.w	r3, r3, #7
 80034c4:	683a      	ldr	r2, [r7, #0]
 80034c6:	429a      	cmp	r2, r3
 80034c8:	d210      	bcs.n	80034ec <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034ca:	4b24      	ldr	r3, [pc, #144]	@ (800355c <HAL_RCC_ClockConfig+0x1c0>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f023 0207 	bic.w	r2, r3, #7
 80034d2:	4922      	ldr	r1, [pc, #136]	@ (800355c <HAL_RCC_ClockConfig+0x1c0>)
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	4313      	orrs	r3, r2
 80034d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034da:	4b20      	ldr	r3, [pc, #128]	@ (800355c <HAL_RCC_ClockConfig+0x1c0>)
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f003 0307 	and.w	r3, r3, #7
 80034e2:	683a      	ldr	r2, [r7, #0]
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d001      	beq.n	80034ec <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80034e8:	2301      	movs	r3, #1
 80034ea:	e032      	b.n	8003552 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f003 0304 	and.w	r3, r3, #4
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d008      	beq.n	800350a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034f8:	4b19      	ldr	r3, [pc, #100]	@ (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	68db      	ldr	r3, [r3, #12]
 8003504:	4916      	ldr	r1, [pc, #88]	@ (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 8003506:	4313      	orrs	r3, r2
 8003508:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f003 0308 	and.w	r3, r3, #8
 8003512:	2b00      	cmp	r3, #0
 8003514:	d009      	beq.n	800352a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003516:	4b12      	ldr	r3, [pc, #72]	@ (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	691b      	ldr	r3, [r3, #16]
 8003522:	00db      	lsls	r3, r3, #3
 8003524:	490e      	ldr	r1, [pc, #56]	@ (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 8003526:	4313      	orrs	r3, r2
 8003528:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800352a:	f000 f821 	bl	8003570 <HAL_RCC_GetSysClockFreq>
 800352e:	4602      	mov	r2, r0
 8003530:	4b0b      	ldr	r3, [pc, #44]	@ (8003560 <HAL_RCC_ClockConfig+0x1c4>)
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	091b      	lsrs	r3, r3, #4
 8003536:	f003 030f 	and.w	r3, r3, #15
 800353a:	490a      	ldr	r1, [pc, #40]	@ (8003564 <HAL_RCC_ClockConfig+0x1c8>)
 800353c:	5ccb      	ldrb	r3, [r1, r3]
 800353e:	fa22 f303 	lsr.w	r3, r2, r3
 8003542:	4a09      	ldr	r2, [pc, #36]	@ (8003568 <HAL_RCC_ClockConfig+0x1cc>)
 8003544:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003546:	4b09      	ldr	r3, [pc, #36]	@ (800356c <HAL_RCC_ClockConfig+0x1d0>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4618      	mov	r0, r3
 800354c:	f7fe fbc2 	bl	8001cd4 <HAL_InitTick>

  return HAL_OK;
 8003550:	2300      	movs	r3, #0
}
 8003552:	4618      	mov	r0, r3
 8003554:	3710      	adds	r7, #16
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}
 800355a:	bf00      	nop
 800355c:	40022000 	.word	0x40022000
 8003560:	40021000 	.word	0x40021000
 8003564:	0800656c 	.word	0x0800656c
 8003568:	20000000 	.word	0x20000000
 800356c:	20000004 	.word	0x20000004

08003570 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003570:	b480      	push	{r7}
 8003572:	b087      	sub	sp, #28
 8003574:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003576:	2300      	movs	r3, #0
 8003578:	60fb      	str	r3, [r7, #12]
 800357a:	2300      	movs	r3, #0
 800357c:	60bb      	str	r3, [r7, #8]
 800357e:	2300      	movs	r3, #0
 8003580:	617b      	str	r3, [r7, #20]
 8003582:	2300      	movs	r3, #0
 8003584:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003586:	2300      	movs	r3, #0
 8003588:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800358a:	4b1e      	ldr	r3, [pc, #120]	@ (8003604 <HAL_RCC_GetSysClockFreq+0x94>)
 800358c:	685b      	ldr	r3, [r3, #4]
 800358e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	f003 030c 	and.w	r3, r3, #12
 8003596:	2b04      	cmp	r3, #4
 8003598:	d002      	beq.n	80035a0 <HAL_RCC_GetSysClockFreq+0x30>
 800359a:	2b08      	cmp	r3, #8
 800359c:	d003      	beq.n	80035a6 <HAL_RCC_GetSysClockFreq+0x36>
 800359e:	e027      	b.n	80035f0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80035a0:	4b19      	ldr	r3, [pc, #100]	@ (8003608 <HAL_RCC_GetSysClockFreq+0x98>)
 80035a2:	613b      	str	r3, [r7, #16]
      break;
 80035a4:	e027      	b.n	80035f6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	0c9b      	lsrs	r3, r3, #18
 80035aa:	f003 030f 	and.w	r3, r3, #15
 80035ae:	4a17      	ldr	r2, [pc, #92]	@ (800360c <HAL_RCC_GetSysClockFreq+0x9c>)
 80035b0:	5cd3      	ldrb	r3, [r2, r3]
 80035b2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d010      	beq.n	80035e0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80035be:	4b11      	ldr	r3, [pc, #68]	@ (8003604 <HAL_RCC_GetSysClockFreq+0x94>)
 80035c0:	685b      	ldr	r3, [r3, #4]
 80035c2:	0c5b      	lsrs	r3, r3, #17
 80035c4:	f003 0301 	and.w	r3, r3, #1
 80035c8:	4a11      	ldr	r2, [pc, #68]	@ (8003610 <HAL_RCC_GetSysClockFreq+0xa0>)
 80035ca:	5cd3      	ldrb	r3, [r2, r3]
 80035cc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	4a0d      	ldr	r2, [pc, #52]	@ (8003608 <HAL_RCC_GetSysClockFreq+0x98>)
 80035d2:	fb03 f202 	mul.w	r2, r3, r2
 80035d6:	68bb      	ldr	r3, [r7, #8]
 80035d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80035dc:	617b      	str	r3, [r7, #20]
 80035de:	e004      	b.n	80035ea <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	4a0c      	ldr	r2, [pc, #48]	@ (8003614 <HAL_RCC_GetSysClockFreq+0xa4>)
 80035e4:	fb02 f303 	mul.w	r3, r2, r3
 80035e8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	613b      	str	r3, [r7, #16]
      break;
 80035ee:	e002      	b.n	80035f6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80035f0:	4b05      	ldr	r3, [pc, #20]	@ (8003608 <HAL_RCC_GetSysClockFreq+0x98>)
 80035f2:	613b      	str	r3, [r7, #16]
      break;
 80035f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035f6:	693b      	ldr	r3, [r7, #16]
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	371c      	adds	r7, #28
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bc80      	pop	{r7}
 8003600:	4770      	bx	lr
 8003602:	bf00      	nop
 8003604:	40021000 	.word	0x40021000
 8003608:	007a1200 	.word	0x007a1200
 800360c:	0800657c 	.word	0x0800657c
 8003610:	0800658c 	.word	0x0800658c
 8003614:	003d0900 	.word	0x003d0900

08003618 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003618:	b480      	push	{r7}
 800361a:	b085      	sub	sp, #20
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003620:	4b0a      	ldr	r3, [pc, #40]	@ (800364c <RCC_Delay+0x34>)
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a0a      	ldr	r2, [pc, #40]	@ (8003650 <RCC_Delay+0x38>)
 8003626:	fba2 2303 	umull	r2, r3, r2, r3
 800362a:	0a5b      	lsrs	r3, r3, #9
 800362c:	687a      	ldr	r2, [r7, #4]
 800362e:	fb02 f303 	mul.w	r3, r2, r3
 8003632:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003634:	bf00      	nop
  }
  while (Delay --);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	1e5a      	subs	r2, r3, #1
 800363a:	60fa      	str	r2, [r7, #12]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d1f9      	bne.n	8003634 <RCC_Delay+0x1c>
}
 8003640:	bf00      	nop
 8003642:	bf00      	nop
 8003644:	3714      	adds	r7, #20
 8003646:	46bd      	mov	sp, r7
 8003648:	bc80      	pop	{r7}
 800364a:	4770      	bx	lr
 800364c:	20000000 	.word	0x20000000
 8003650:	10624dd3 	.word	0x10624dd3

08003654 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b086      	sub	sp, #24
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 800365c:	2300      	movs	r3, #0
 800365e:	613b      	str	r3, [r7, #16]
 8003660:	2300      	movs	r3, #0
 8003662:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 0301 	and.w	r3, r3, #1
 800366c:	2b00      	cmp	r3, #0
 800366e:	d07d      	beq.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003670:	2300      	movs	r3, #0
 8003672:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003674:	4b4f      	ldr	r3, [pc, #316]	@ (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003676:	69db      	ldr	r3, [r3, #28]
 8003678:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800367c:	2b00      	cmp	r3, #0
 800367e:	d10d      	bne.n	800369c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003680:	4b4c      	ldr	r3, [pc, #304]	@ (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003682:	69db      	ldr	r3, [r3, #28]
 8003684:	4a4b      	ldr	r2, [pc, #300]	@ (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003686:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800368a:	61d3      	str	r3, [r2, #28]
 800368c:	4b49      	ldr	r3, [pc, #292]	@ (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800368e:	69db      	ldr	r3, [r3, #28]
 8003690:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003694:	60bb      	str	r3, [r7, #8]
 8003696:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003698:	2301      	movs	r3, #1
 800369a:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800369c:	4b46      	ldr	r3, [pc, #280]	@ (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d118      	bne.n	80036da <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80036a8:	4b43      	ldr	r3, [pc, #268]	@ (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a42      	ldr	r2, [pc, #264]	@ (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80036ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80036b2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80036b4:	f7fe fb50 	bl	8001d58 <HAL_GetTick>
 80036b8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036ba:	e008      	b.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036bc:	f7fe fb4c 	bl	8001d58 <HAL_GetTick>
 80036c0:	4602      	mov	r2, r0
 80036c2:	693b      	ldr	r3, [r7, #16]
 80036c4:	1ad3      	subs	r3, r2, r3
 80036c6:	2b64      	cmp	r3, #100	@ 0x64
 80036c8:	d901      	bls.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80036ca:	2303      	movs	r3, #3
 80036cc:	e06d      	b.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036ce:	4b3a      	ldr	r3, [pc, #232]	@ (80037b8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d0f0      	beq.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80036da:	4b36      	ldr	r3, [pc, #216]	@ (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036dc:	6a1b      	ldr	r3, [r3, #32]
 80036de:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036e2:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d02e      	beq.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036f2:	68fa      	ldr	r2, [r7, #12]
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d027      	beq.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80036f8:	4b2e      	ldr	r3, [pc, #184]	@ (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80036fa:	6a1b      	ldr	r3, [r3, #32]
 80036fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003700:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003702:	4b2e      	ldr	r3, [pc, #184]	@ (80037bc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003704:	2201      	movs	r2, #1
 8003706:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003708:	4b2c      	ldr	r3, [pc, #176]	@ (80037bc <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800370a:	2200      	movs	r2, #0
 800370c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800370e:	4a29      	ldr	r2, [pc, #164]	@ (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	f003 0301 	and.w	r3, r3, #1
 800371a:	2b00      	cmp	r3, #0
 800371c:	d014      	beq.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800371e:	f7fe fb1b 	bl	8001d58 <HAL_GetTick>
 8003722:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003724:	e00a      	b.n	800373c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003726:	f7fe fb17 	bl	8001d58 <HAL_GetTick>
 800372a:	4602      	mov	r2, r0
 800372c:	693b      	ldr	r3, [r7, #16]
 800372e:	1ad3      	subs	r3, r2, r3
 8003730:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003734:	4293      	cmp	r3, r2
 8003736:	d901      	bls.n	800373c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003738:	2303      	movs	r3, #3
 800373a:	e036      	b.n	80037aa <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800373c:	4b1d      	ldr	r3, [pc, #116]	@ (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800373e:	6a1b      	ldr	r3, [r3, #32]
 8003740:	f003 0302 	and.w	r3, r3, #2
 8003744:	2b00      	cmp	r3, #0
 8003746:	d0ee      	beq.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003748:	4b1a      	ldr	r3, [pc, #104]	@ (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800374a:	6a1b      	ldr	r3, [r3, #32]
 800374c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	685b      	ldr	r3, [r3, #4]
 8003754:	4917      	ldr	r1, [pc, #92]	@ (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003756:	4313      	orrs	r3, r2
 8003758:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800375a:	7dfb      	ldrb	r3, [r7, #23]
 800375c:	2b01      	cmp	r3, #1
 800375e:	d105      	bne.n	800376c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003760:	4b14      	ldr	r3, [pc, #80]	@ (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003762:	69db      	ldr	r3, [r3, #28]
 8003764:	4a13      	ldr	r2, [pc, #76]	@ (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003766:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800376a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f003 0302 	and.w	r3, r3, #2
 8003774:	2b00      	cmp	r3, #0
 8003776:	d008      	beq.n	800378a <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003778:	4b0e      	ldr	r3, [pc, #56]	@ (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	490b      	ldr	r1, [pc, #44]	@ (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003786:	4313      	orrs	r3, r2
 8003788:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f003 0310 	and.w	r3, r3, #16
 8003792:	2b00      	cmp	r3, #0
 8003794:	d008      	beq.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003796:	4b07      	ldr	r3, [pc, #28]	@ (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003798:	685b      	ldr	r3, [r3, #4]
 800379a:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	68db      	ldr	r3, [r3, #12]
 80037a2:	4904      	ldr	r1, [pc, #16]	@ (80037b4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037a4:	4313      	orrs	r3, r2
 80037a6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80037a8:	2300      	movs	r3, #0
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3718      	adds	r7, #24
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	40021000 	.word	0x40021000
 80037b8:	40007000 	.word	0x40007000
 80037bc:	42420440 	.word	0x42420440

080037c0 <__cvt>:
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80037c6:	461d      	mov	r5, r3
 80037c8:	bfbb      	ittet	lt
 80037ca:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80037ce:	461d      	movlt	r5, r3
 80037d0:	2300      	movge	r3, #0
 80037d2:	232d      	movlt	r3, #45	@ 0x2d
 80037d4:	b088      	sub	sp, #32
 80037d6:	4614      	mov	r4, r2
 80037d8:	bfb8      	it	lt
 80037da:	4614      	movlt	r4, r2
 80037dc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80037de:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80037e0:	7013      	strb	r3, [r2, #0]
 80037e2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80037e4:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80037e8:	f023 0820 	bic.w	r8, r3, #32
 80037ec:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80037f0:	d005      	beq.n	80037fe <__cvt+0x3e>
 80037f2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80037f6:	d100      	bne.n	80037fa <__cvt+0x3a>
 80037f8:	3601      	adds	r6, #1
 80037fa:	2302      	movs	r3, #2
 80037fc:	e000      	b.n	8003800 <__cvt+0x40>
 80037fe:	2303      	movs	r3, #3
 8003800:	aa07      	add	r2, sp, #28
 8003802:	9204      	str	r2, [sp, #16]
 8003804:	aa06      	add	r2, sp, #24
 8003806:	e9cd a202 	strd	sl, r2, [sp, #8]
 800380a:	e9cd 3600 	strd	r3, r6, [sp]
 800380e:	4622      	mov	r2, r4
 8003810:	462b      	mov	r3, r5
 8003812:	f000 fe81 	bl	8004518 <_dtoa_r>
 8003816:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800381a:	4607      	mov	r7, r0
 800381c:	d119      	bne.n	8003852 <__cvt+0x92>
 800381e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003820:	07db      	lsls	r3, r3, #31
 8003822:	d50e      	bpl.n	8003842 <__cvt+0x82>
 8003824:	eb00 0906 	add.w	r9, r0, r6
 8003828:	2200      	movs	r2, #0
 800382a:	2300      	movs	r3, #0
 800382c:	4620      	mov	r0, r4
 800382e:	4629      	mov	r1, r5
 8003830:	f7fd f8ba 	bl	80009a8 <__aeabi_dcmpeq>
 8003834:	b108      	cbz	r0, 800383a <__cvt+0x7a>
 8003836:	f8cd 901c 	str.w	r9, [sp, #28]
 800383a:	2230      	movs	r2, #48	@ 0x30
 800383c:	9b07      	ldr	r3, [sp, #28]
 800383e:	454b      	cmp	r3, r9
 8003840:	d31e      	bcc.n	8003880 <__cvt+0xc0>
 8003842:	4638      	mov	r0, r7
 8003844:	9b07      	ldr	r3, [sp, #28]
 8003846:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8003848:	1bdb      	subs	r3, r3, r7
 800384a:	6013      	str	r3, [r2, #0]
 800384c:	b008      	add	sp, #32
 800384e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003852:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003856:	eb00 0906 	add.w	r9, r0, r6
 800385a:	d1e5      	bne.n	8003828 <__cvt+0x68>
 800385c:	7803      	ldrb	r3, [r0, #0]
 800385e:	2b30      	cmp	r3, #48	@ 0x30
 8003860:	d10a      	bne.n	8003878 <__cvt+0xb8>
 8003862:	2200      	movs	r2, #0
 8003864:	2300      	movs	r3, #0
 8003866:	4620      	mov	r0, r4
 8003868:	4629      	mov	r1, r5
 800386a:	f7fd f89d 	bl	80009a8 <__aeabi_dcmpeq>
 800386e:	b918      	cbnz	r0, 8003878 <__cvt+0xb8>
 8003870:	f1c6 0601 	rsb	r6, r6, #1
 8003874:	f8ca 6000 	str.w	r6, [sl]
 8003878:	f8da 3000 	ldr.w	r3, [sl]
 800387c:	4499      	add	r9, r3
 800387e:	e7d3      	b.n	8003828 <__cvt+0x68>
 8003880:	1c59      	adds	r1, r3, #1
 8003882:	9107      	str	r1, [sp, #28]
 8003884:	701a      	strb	r2, [r3, #0]
 8003886:	e7d9      	b.n	800383c <__cvt+0x7c>

08003888 <__exponent>:
 8003888:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800388a:	2900      	cmp	r1, #0
 800388c:	bfb6      	itet	lt
 800388e:	232d      	movlt	r3, #45	@ 0x2d
 8003890:	232b      	movge	r3, #43	@ 0x2b
 8003892:	4249      	neglt	r1, r1
 8003894:	2909      	cmp	r1, #9
 8003896:	7002      	strb	r2, [r0, #0]
 8003898:	7043      	strb	r3, [r0, #1]
 800389a:	dd29      	ble.n	80038f0 <__exponent+0x68>
 800389c:	f10d 0307 	add.w	r3, sp, #7
 80038a0:	461d      	mov	r5, r3
 80038a2:	270a      	movs	r7, #10
 80038a4:	fbb1 f6f7 	udiv	r6, r1, r7
 80038a8:	461a      	mov	r2, r3
 80038aa:	fb07 1416 	mls	r4, r7, r6, r1
 80038ae:	3430      	adds	r4, #48	@ 0x30
 80038b0:	f802 4c01 	strb.w	r4, [r2, #-1]
 80038b4:	460c      	mov	r4, r1
 80038b6:	2c63      	cmp	r4, #99	@ 0x63
 80038b8:	4631      	mov	r1, r6
 80038ba:	f103 33ff 	add.w	r3, r3, #4294967295
 80038be:	dcf1      	bgt.n	80038a4 <__exponent+0x1c>
 80038c0:	3130      	adds	r1, #48	@ 0x30
 80038c2:	1e94      	subs	r4, r2, #2
 80038c4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80038c8:	4623      	mov	r3, r4
 80038ca:	1c41      	adds	r1, r0, #1
 80038cc:	42ab      	cmp	r3, r5
 80038ce:	d30a      	bcc.n	80038e6 <__exponent+0x5e>
 80038d0:	f10d 0309 	add.w	r3, sp, #9
 80038d4:	1a9b      	subs	r3, r3, r2
 80038d6:	42ac      	cmp	r4, r5
 80038d8:	bf88      	it	hi
 80038da:	2300      	movhi	r3, #0
 80038dc:	3302      	adds	r3, #2
 80038de:	4403      	add	r3, r0
 80038e0:	1a18      	subs	r0, r3, r0
 80038e2:	b003      	add	sp, #12
 80038e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80038e6:	f813 6b01 	ldrb.w	r6, [r3], #1
 80038ea:	f801 6f01 	strb.w	r6, [r1, #1]!
 80038ee:	e7ed      	b.n	80038cc <__exponent+0x44>
 80038f0:	2330      	movs	r3, #48	@ 0x30
 80038f2:	3130      	adds	r1, #48	@ 0x30
 80038f4:	7083      	strb	r3, [r0, #2]
 80038f6:	70c1      	strb	r1, [r0, #3]
 80038f8:	1d03      	adds	r3, r0, #4
 80038fa:	e7f1      	b.n	80038e0 <__exponent+0x58>

080038fc <_printf_float>:
 80038fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003900:	b091      	sub	sp, #68	@ 0x44
 8003902:	460c      	mov	r4, r1
 8003904:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8003908:	4616      	mov	r6, r2
 800390a:	461f      	mov	r7, r3
 800390c:	4605      	mov	r5, r0
 800390e:	f000 fcf5 	bl	80042fc <_localeconv_r>
 8003912:	6803      	ldr	r3, [r0, #0]
 8003914:	4618      	mov	r0, r3
 8003916:	9308      	str	r3, [sp, #32]
 8003918:	f7fc fc1a 	bl	8000150 <strlen>
 800391c:	2300      	movs	r3, #0
 800391e:	930e      	str	r3, [sp, #56]	@ 0x38
 8003920:	f8d8 3000 	ldr.w	r3, [r8]
 8003924:	9009      	str	r0, [sp, #36]	@ 0x24
 8003926:	3307      	adds	r3, #7
 8003928:	f023 0307 	bic.w	r3, r3, #7
 800392c:	f103 0208 	add.w	r2, r3, #8
 8003930:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003934:	f8d4 b000 	ldr.w	fp, [r4]
 8003938:	f8c8 2000 	str.w	r2, [r8]
 800393c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003940:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003944:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003946:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800394a:	f04f 32ff 	mov.w	r2, #4294967295
 800394e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003952:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003956:	4b9c      	ldr	r3, [pc, #624]	@ (8003bc8 <_printf_float+0x2cc>)
 8003958:	f7fd f858 	bl	8000a0c <__aeabi_dcmpun>
 800395c:	bb70      	cbnz	r0, 80039bc <_printf_float+0xc0>
 800395e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003962:	f04f 32ff 	mov.w	r2, #4294967295
 8003966:	4b98      	ldr	r3, [pc, #608]	@ (8003bc8 <_printf_float+0x2cc>)
 8003968:	f7fd f832 	bl	80009d0 <__aeabi_dcmple>
 800396c:	bb30      	cbnz	r0, 80039bc <_printf_float+0xc0>
 800396e:	2200      	movs	r2, #0
 8003970:	2300      	movs	r3, #0
 8003972:	4640      	mov	r0, r8
 8003974:	4649      	mov	r1, r9
 8003976:	f7fd f821 	bl	80009bc <__aeabi_dcmplt>
 800397a:	b110      	cbz	r0, 8003982 <_printf_float+0x86>
 800397c:	232d      	movs	r3, #45	@ 0x2d
 800397e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003982:	4a92      	ldr	r2, [pc, #584]	@ (8003bcc <_printf_float+0x2d0>)
 8003984:	4b92      	ldr	r3, [pc, #584]	@ (8003bd0 <_printf_float+0x2d4>)
 8003986:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800398a:	bf94      	ite	ls
 800398c:	4690      	movls	r8, r2
 800398e:	4698      	movhi	r8, r3
 8003990:	2303      	movs	r3, #3
 8003992:	f04f 0900 	mov.w	r9, #0
 8003996:	6123      	str	r3, [r4, #16]
 8003998:	f02b 0304 	bic.w	r3, fp, #4
 800399c:	6023      	str	r3, [r4, #0]
 800399e:	4633      	mov	r3, r6
 80039a0:	4621      	mov	r1, r4
 80039a2:	4628      	mov	r0, r5
 80039a4:	9700      	str	r7, [sp, #0]
 80039a6:	aa0f      	add	r2, sp, #60	@ 0x3c
 80039a8:	f000 f9d4 	bl	8003d54 <_printf_common>
 80039ac:	3001      	adds	r0, #1
 80039ae:	f040 8090 	bne.w	8003ad2 <_printf_float+0x1d6>
 80039b2:	f04f 30ff 	mov.w	r0, #4294967295
 80039b6:	b011      	add	sp, #68	@ 0x44
 80039b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039bc:	4642      	mov	r2, r8
 80039be:	464b      	mov	r3, r9
 80039c0:	4640      	mov	r0, r8
 80039c2:	4649      	mov	r1, r9
 80039c4:	f7fd f822 	bl	8000a0c <__aeabi_dcmpun>
 80039c8:	b148      	cbz	r0, 80039de <_printf_float+0xe2>
 80039ca:	464b      	mov	r3, r9
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	bfb8      	it	lt
 80039d0:	232d      	movlt	r3, #45	@ 0x2d
 80039d2:	4a80      	ldr	r2, [pc, #512]	@ (8003bd4 <_printf_float+0x2d8>)
 80039d4:	bfb8      	it	lt
 80039d6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80039da:	4b7f      	ldr	r3, [pc, #508]	@ (8003bd8 <_printf_float+0x2dc>)
 80039dc:	e7d3      	b.n	8003986 <_printf_float+0x8a>
 80039de:	6863      	ldr	r3, [r4, #4]
 80039e0:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80039e4:	1c5a      	adds	r2, r3, #1
 80039e6:	d13f      	bne.n	8003a68 <_printf_float+0x16c>
 80039e8:	2306      	movs	r3, #6
 80039ea:	6063      	str	r3, [r4, #4]
 80039ec:	2200      	movs	r2, #0
 80039ee:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80039f2:	6023      	str	r3, [r4, #0]
 80039f4:	9206      	str	r2, [sp, #24]
 80039f6:	aa0e      	add	r2, sp, #56	@ 0x38
 80039f8:	e9cd a204 	strd	sl, r2, [sp, #16]
 80039fc:	aa0d      	add	r2, sp, #52	@ 0x34
 80039fe:	9203      	str	r2, [sp, #12]
 8003a00:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8003a04:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8003a08:	6863      	ldr	r3, [r4, #4]
 8003a0a:	4642      	mov	r2, r8
 8003a0c:	9300      	str	r3, [sp, #0]
 8003a0e:	4628      	mov	r0, r5
 8003a10:	464b      	mov	r3, r9
 8003a12:	910a      	str	r1, [sp, #40]	@ 0x28
 8003a14:	f7ff fed4 	bl	80037c0 <__cvt>
 8003a18:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8003a1a:	4680      	mov	r8, r0
 8003a1c:	2947      	cmp	r1, #71	@ 0x47
 8003a1e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8003a20:	d128      	bne.n	8003a74 <_printf_float+0x178>
 8003a22:	1cc8      	adds	r0, r1, #3
 8003a24:	db02      	blt.n	8003a2c <_printf_float+0x130>
 8003a26:	6863      	ldr	r3, [r4, #4]
 8003a28:	4299      	cmp	r1, r3
 8003a2a:	dd40      	ble.n	8003aae <_printf_float+0x1b2>
 8003a2c:	f1aa 0a02 	sub.w	sl, sl, #2
 8003a30:	fa5f fa8a 	uxtb.w	sl, sl
 8003a34:	4652      	mov	r2, sl
 8003a36:	3901      	subs	r1, #1
 8003a38:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003a3c:	910d      	str	r1, [sp, #52]	@ 0x34
 8003a3e:	f7ff ff23 	bl	8003888 <__exponent>
 8003a42:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003a44:	4681      	mov	r9, r0
 8003a46:	1813      	adds	r3, r2, r0
 8003a48:	2a01      	cmp	r2, #1
 8003a4a:	6123      	str	r3, [r4, #16]
 8003a4c:	dc02      	bgt.n	8003a54 <_printf_float+0x158>
 8003a4e:	6822      	ldr	r2, [r4, #0]
 8003a50:	07d2      	lsls	r2, r2, #31
 8003a52:	d501      	bpl.n	8003a58 <_printf_float+0x15c>
 8003a54:	3301      	adds	r3, #1
 8003a56:	6123      	str	r3, [r4, #16]
 8003a58:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d09e      	beq.n	800399e <_printf_float+0xa2>
 8003a60:	232d      	movs	r3, #45	@ 0x2d
 8003a62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a66:	e79a      	b.n	800399e <_printf_float+0xa2>
 8003a68:	2947      	cmp	r1, #71	@ 0x47
 8003a6a:	d1bf      	bne.n	80039ec <_printf_float+0xf0>
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d1bd      	bne.n	80039ec <_printf_float+0xf0>
 8003a70:	2301      	movs	r3, #1
 8003a72:	e7ba      	b.n	80039ea <_printf_float+0xee>
 8003a74:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003a78:	d9dc      	bls.n	8003a34 <_printf_float+0x138>
 8003a7a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003a7e:	d118      	bne.n	8003ab2 <_printf_float+0x1b6>
 8003a80:	2900      	cmp	r1, #0
 8003a82:	6863      	ldr	r3, [r4, #4]
 8003a84:	dd0b      	ble.n	8003a9e <_printf_float+0x1a2>
 8003a86:	6121      	str	r1, [r4, #16]
 8003a88:	b913      	cbnz	r3, 8003a90 <_printf_float+0x194>
 8003a8a:	6822      	ldr	r2, [r4, #0]
 8003a8c:	07d0      	lsls	r0, r2, #31
 8003a8e:	d502      	bpl.n	8003a96 <_printf_float+0x19a>
 8003a90:	3301      	adds	r3, #1
 8003a92:	440b      	add	r3, r1
 8003a94:	6123      	str	r3, [r4, #16]
 8003a96:	f04f 0900 	mov.w	r9, #0
 8003a9a:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003a9c:	e7dc      	b.n	8003a58 <_printf_float+0x15c>
 8003a9e:	b913      	cbnz	r3, 8003aa6 <_printf_float+0x1aa>
 8003aa0:	6822      	ldr	r2, [r4, #0]
 8003aa2:	07d2      	lsls	r2, r2, #31
 8003aa4:	d501      	bpl.n	8003aaa <_printf_float+0x1ae>
 8003aa6:	3302      	adds	r3, #2
 8003aa8:	e7f4      	b.n	8003a94 <_printf_float+0x198>
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e7f2      	b.n	8003a94 <_printf_float+0x198>
 8003aae:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003ab2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003ab4:	4299      	cmp	r1, r3
 8003ab6:	db05      	blt.n	8003ac4 <_printf_float+0x1c8>
 8003ab8:	6823      	ldr	r3, [r4, #0]
 8003aba:	6121      	str	r1, [r4, #16]
 8003abc:	07d8      	lsls	r0, r3, #31
 8003abe:	d5ea      	bpl.n	8003a96 <_printf_float+0x19a>
 8003ac0:	1c4b      	adds	r3, r1, #1
 8003ac2:	e7e7      	b.n	8003a94 <_printf_float+0x198>
 8003ac4:	2900      	cmp	r1, #0
 8003ac6:	bfcc      	ite	gt
 8003ac8:	2201      	movgt	r2, #1
 8003aca:	f1c1 0202 	rsble	r2, r1, #2
 8003ace:	4413      	add	r3, r2
 8003ad0:	e7e0      	b.n	8003a94 <_printf_float+0x198>
 8003ad2:	6823      	ldr	r3, [r4, #0]
 8003ad4:	055a      	lsls	r2, r3, #21
 8003ad6:	d407      	bmi.n	8003ae8 <_printf_float+0x1ec>
 8003ad8:	6923      	ldr	r3, [r4, #16]
 8003ada:	4642      	mov	r2, r8
 8003adc:	4631      	mov	r1, r6
 8003ade:	4628      	mov	r0, r5
 8003ae0:	47b8      	blx	r7
 8003ae2:	3001      	adds	r0, #1
 8003ae4:	d12b      	bne.n	8003b3e <_printf_float+0x242>
 8003ae6:	e764      	b.n	80039b2 <_printf_float+0xb6>
 8003ae8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003aec:	f240 80dc 	bls.w	8003ca8 <_printf_float+0x3ac>
 8003af0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003af4:	2200      	movs	r2, #0
 8003af6:	2300      	movs	r3, #0
 8003af8:	f7fc ff56 	bl	80009a8 <__aeabi_dcmpeq>
 8003afc:	2800      	cmp	r0, #0
 8003afe:	d033      	beq.n	8003b68 <_printf_float+0x26c>
 8003b00:	2301      	movs	r3, #1
 8003b02:	4631      	mov	r1, r6
 8003b04:	4628      	mov	r0, r5
 8003b06:	4a35      	ldr	r2, [pc, #212]	@ (8003bdc <_printf_float+0x2e0>)
 8003b08:	47b8      	blx	r7
 8003b0a:	3001      	adds	r0, #1
 8003b0c:	f43f af51 	beq.w	80039b2 <_printf_float+0xb6>
 8003b10:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8003b14:	4543      	cmp	r3, r8
 8003b16:	db02      	blt.n	8003b1e <_printf_float+0x222>
 8003b18:	6823      	ldr	r3, [r4, #0]
 8003b1a:	07d8      	lsls	r0, r3, #31
 8003b1c:	d50f      	bpl.n	8003b3e <_printf_float+0x242>
 8003b1e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003b22:	4631      	mov	r1, r6
 8003b24:	4628      	mov	r0, r5
 8003b26:	47b8      	blx	r7
 8003b28:	3001      	adds	r0, #1
 8003b2a:	f43f af42 	beq.w	80039b2 <_printf_float+0xb6>
 8003b2e:	f04f 0900 	mov.w	r9, #0
 8003b32:	f108 38ff 	add.w	r8, r8, #4294967295
 8003b36:	f104 0a1a 	add.w	sl, r4, #26
 8003b3a:	45c8      	cmp	r8, r9
 8003b3c:	dc09      	bgt.n	8003b52 <_printf_float+0x256>
 8003b3e:	6823      	ldr	r3, [r4, #0]
 8003b40:	079b      	lsls	r3, r3, #30
 8003b42:	f100 8102 	bmi.w	8003d4a <_printf_float+0x44e>
 8003b46:	68e0      	ldr	r0, [r4, #12]
 8003b48:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003b4a:	4298      	cmp	r0, r3
 8003b4c:	bfb8      	it	lt
 8003b4e:	4618      	movlt	r0, r3
 8003b50:	e731      	b.n	80039b6 <_printf_float+0xba>
 8003b52:	2301      	movs	r3, #1
 8003b54:	4652      	mov	r2, sl
 8003b56:	4631      	mov	r1, r6
 8003b58:	4628      	mov	r0, r5
 8003b5a:	47b8      	blx	r7
 8003b5c:	3001      	adds	r0, #1
 8003b5e:	f43f af28 	beq.w	80039b2 <_printf_float+0xb6>
 8003b62:	f109 0901 	add.w	r9, r9, #1
 8003b66:	e7e8      	b.n	8003b3a <_printf_float+0x23e>
 8003b68:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003b6a:	2b00      	cmp	r3, #0
 8003b6c:	dc38      	bgt.n	8003be0 <_printf_float+0x2e4>
 8003b6e:	2301      	movs	r3, #1
 8003b70:	4631      	mov	r1, r6
 8003b72:	4628      	mov	r0, r5
 8003b74:	4a19      	ldr	r2, [pc, #100]	@ (8003bdc <_printf_float+0x2e0>)
 8003b76:	47b8      	blx	r7
 8003b78:	3001      	adds	r0, #1
 8003b7a:	f43f af1a 	beq.w	80039b2 <_printf_float+0xb6>
 8003b7e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8003b82:	ea59 0303 	orrs.w	r3, r9, r3
 8003b86:	d102      	bne.n	8003b8e <_printf_float+0x292>
 8003b88:	6823      	ldr	r3, [r4, #0]
 8003b8a:	07d9      	lsls	r1, r3, #31
 8003b8c:	d5d7      	bpl.n	8003b3e <_printf_float+0x242>
 8003b8e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003b92:	4631      	mov	r1, r6
 8003b94:	4628      	mov	r0, r5
 8003b96:	47b8      	blx	r7
 8003b98:	3001      	adds	r0, #1
 8003b9a:	f43f af0a 	beq.w	80039b2 <_printf_float+0xb6>
 8003b9e:	f04f 0a00 	mov.w	sl, #0
 8003ba2:	f104 0b1a 	add.w	fp, r4, #26
 8003ba6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003ba8:	425b      	negs	r3, r3
 8003baa:	4553      	cmp	r3, sl
 8003bac:	dc01      	bgt.n	8003bb2 <_printf_float+0x2b6>
 8003bae:	464b      	mov	r3, r9
 8003bb0:	e793      	b.n	8003ada <_printf_float+0x1de>
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	465a      	mov	r2, fp
 8003bb6:	4631      	mov	r1, r6
 8003bb8:	4628      	mov	r0, r5
 8003bba:	47b8      	blx	r7
 8003bbc:	3001      	adds	r0, #1
 8003bbe:	f43f aef8 	beq.w	80039b2 <_printf_float+0xb6>
 8003bc2:	f10a 0a01 	add.w	sl, sl, #1
 8003bc6:	e7ee      	b.n	8003ba6 <_printf_float+0x2aa>
 8003bc8:	7fefffff 	.word	0x7fefffff
 8003bcc:	0800658e 	.word	0x0800658e
 8003bd0:	08006592 	.word	0x08006592
 8003bd4:	08006596 	.word	0x08006596
 8003bd8:	0800659a 	.word	0x0800659a
 8003bdc:	0800659e 	.word	0x0800659e
 8003be0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003be2:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003be6:	4553      	cmp	r3, sl
 8003be8:	bfa8      	it	ge
 8003bea:	4653      	movge	r3, sl
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	4699      	mov	r9, r3
 8003bf0:	dc36      	bgt.n	8003c60 <_printf_float+0x364>
 8003bf2:	f04f 0b00 	mov.w	fp, #0
 8003bf6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003bfa:	f104 021a 	add.w	r2, r4, #26
 8003bfe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003c00:	930a      	str	r3, [sp, #40]	@ 0x28
 8003c02:	eba3 0309 	sub.w	r3, r3, r9
 8003c06:	455b      	cmp	r3, fp
 8003c08:	dc31      	bgt.n	8003c6e <_printf_float+0x372>
 8003c0a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003c0c:	459a      	cmp	sl, r3
 8003c0e:	dc3a      	bgt.n	8003c86 <_printf_float+0x38a>
 8003c10:	6823      	ldr	r3, [r4, #0]
 8003c12:	07da      	lsls	r2, r3, #31
 8003c14:	d437      	bmi.n	8003c86 <_printf_float+0x38a>
 8003c16:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003c18:	ebaa 0903 	sub.w	r9, sl, r3
 8003c1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003c1e:	ebaa 0303 	sub.w	r3, sl, r3
 8003c22:	4599      	cmp	r9, r3
 8003c24:	bfa8      	it	ge
 8003c26:	4699      	movge	r9, r3
 8003c28:	f1b9 0f00 	cmp.w	r9, #0
 8003c2c:	dc33      	bgt.n	8003c96 <_printf_float+0x39a>
 8003c2e:	f04f 0800 	mov.w	r8, #0
 8003c32:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003c36:	f104 0b1a 	add.w	fp, r4, #26
 8003c3a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003c3c:	ebaa 0303 	sub.w	r3, sl, r3
 8003c40:	eba3 0309 	sub.w	r3, r3, r9
 8003c44:	4543      	cmp	r3, r8
 8003c46:	f77f af7a 	ble.w	8003b3e <_printf_float+0x242>
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	465a      	mov	r2, fp
 8003c4e:	4631      	mov	r1, r6
 8003c50:	4628      	mov	r0, r5
 8003c52:	47b8      	blx	r7
 8003c54:	3001      	adds	r0, #1
 8003c56:	f43f aeac 	beq.w	80039b2 <_printf_float+0xb6>
 8003c5a:	f108 0801 	add.w	r8, r8, #1
 8003c5e:	e7ec      	b.n	8003c3a <_printf_float+0x33e>
 8003c60:	4642      	mov	r2, r8
 8003c62:	4631      	mov	r1, r6
 8003c64:	4628      	mov	r0, r5
 8003c66:	47b8      	blx	r7
 8003c68:	3001      	adds	r0, #1
 8003c6a:	d1c2      	bne.n	8003bf2 <_printf_float+0x2f6>
 8003c6c:	e6a1      	b.n	80039b2 <_printf_float+0xb6>
 8003c6e:	2301      	movs	r3, #1
 8003c70:	4631      	mov	r1, r6
 8003c72:	4628      	mov	r0, r5
 8003c74:	920a      	str	r2, [sp, #40]	@ 0x28
 8003c76:	47b8      	blx	r7
 8003c78:	3001      	adds	r0, #1
 8003c7a:	f43f ae9a 	beq.w	80039b2 <_printf_float+0xb6>
 8003c7e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003c80:	f10b 0b01 	add.w	fp, fp, #1
 8003c84:	e7bb      	b.n	8003bfe <_printf_float+0x302>
 8003c86:	4631      	mov	r1, r6
 8003c88:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003c8c:	4628      	mov	r0, r5
 8003c8e:	47b8      	blx	r7
 8003c90:	3001      	adds	r0, #1
 8003c92:	d1c0      	bne.n	8003c16 <_printf_float+0x31a>
 8003c94:	e68d      	b.n	80039b2 <_printf_float+0xb6>
 8003c96:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003c98:	464b      	mov	r3, r9
 8003c9a:	4631      	mov	r1, r6
 8003c9c:	4628      	mov	r0, r5
 8003c9e:	4442      	add	r2, r8
 8003ca0:	47b8      	blx	r7
 8003ca2:	3001      	adds	r0, #1
 8003ca4:	d1c3      	bne.n	8003c2e <_printf_float+0x332>
 8003ca6:	e684      	b.n	80039b2 <_printf_float+0xb6>
 8003ca8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8003cac:	f1ba 0f01 	cmp.w	sl, #1
 8003cb0:	dc01      	bgt.n	8003cb6 <_printf_float+0x3ba>
 8003cb2:	07db      	lsls	r3, r3, #31
 8003cb4:	d536      	bpl.n	8003d24 <_printf_float+0x428>
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	4642      	mov	r2, r8
 8003cba:	4631      	mov	r1, r6
 8003cbc:	4628      	mov	r0, r5
 8003cbe:	47b8      	blx	r7
 8003cc0:	3001      	adds	r0, #1
 8003cc2:	f43f ae76 	beq.w	80039b2 <_printf_float+0xb6>
 8003cc6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003cca:	4631      	mov	r1, r6
 8003ccc:	4628      	mov	r0, r5
 8003cce:	47b8      	blx	r7
 8003cd0:	3001      	adds	r0, #1
 8003cd2:	f43f ae6e 	beq.w	80039b2 <_printf_float+0xb6>
 8003cd6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003cda:	2200      	movs	r2, #0
 8003cdc:	2300      	movs	r3, #0
 8003cde:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003ce2:	f7fc fe61 	bl	80009a8 <__aeabi_dcmpeq>
 8003ce6:	b9c0      	cbnz	r0, 8003d1a <_printf_float+0x41e>
 8003ce8:	4653      	mov	r3, sl
 8003cea:	f108 0201 	add.w	r2, r8, #1
 8003cee:	4631      	mov	r1, r6
 8003cf0:	4628      	mov	r0, r5
 8003cf2:	47b8      	blx	r7
 8003cf4:	3001      	adds	r0, #1
 8003cf6:	d10c      	bne.n	8003d12 <_printf_float+0x416>
 8003cf8:	e65b      	b.n	80039b2 <_printf_float+0xb6>
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	465a      	mov	r2, fp
 8003cfe:	4631      	mov	r1, r6
 8003d00:	4628      	mov	r0, r5
 8003d02:	47b8      	blx	r7
 8003d04:	3001      	adds	r0, #1
 8003d06:	f43f ae54 	beq.w	80039b2 <_printf_float+0xb6>
 8003d0a:	f108 0801 	add.w	r8, r8, #1
 8003d0e:	45d0      	cmp	r8, sl
 8003d10:	dbf3      	blt.n	8003cfa <_printf_float+0x3fe>
 8003d12:	464b      	mov	r3, r9
 8003d14:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003d18:	e6e0      	b.n	8003adc <_printf_float+0x1e0>
 8003d1a:	f04f 0800 	mov.w	r8, #0
 8003d1e:	f104 0b1a 	add.w	fp, r4, #26
 8003d22:	e7f4      	b.n	8003d0e <_printf_float+0x412>
 8003d24:	2301      	movs	r3, #1
 8003d26:	4642      	mov	r2, r8
 8003d28:	e7e1      	b.n	8003cee <_printf_float+0x3f2>
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	464a      	mov	r2, r9
 8003d2e:	4631      	mov	r1, r6
 8003d30:	4628      	mov	r0, r5
 8003d32:	47b8      	blx	r7
 8003d34:	3001      	adds	r0, #1
 8003d36:	f43f ae3c 	beq.w	80039b2 <_printf_float+0xb6>
 8003d3a:	f108 0801 	add.w	r8, r8, #1
 8003d3e:	68e3      	ldr	r3, [r4, #12]
 8003d40:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8003d42:	1a5b      	subs	r3, r3, r1
 8003d44:	4543      	cmp	r3, r8
 8003d46:	dcf0      	bgt.n	8003d2a <_printf_float+0x42e>
 8003d48:	e6fd      	b.n	8003b46 <_printf_float+0x24a>
 8003d4a:	f04f 0800 	mov.w	r8, #0
 8003d4e:	f104 0919 	add.w	r9, r4, #25
 8003d52:	e7f4      	b.n	8003d3e <_printf_float+0x442>

08003d54 <_printf_common>:
 8003d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d58:	4616      	mov	r6, r2
 8003d5a:	4698      	mov	r8, r3
 8003d5c:	688a      	ldr	r2, [r1, #8]
 8003d5e:	690b      	ldr	r3, [r1, #16]
 8003d60:	4607      	mov	r7, r0
 8003d62:	4293      	cmp	r3, r2
 8003d64:	bfb8      	it	lt
 8003d66:	4613      	movlt	r3, r2
 8003d68:	6033      	str	r3, [r6, #0]
 8003d6a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003d6e:	460c      	mov	r4, r1
 8003d70:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003d74:	b10a      	cbz	r2, 8003d7a <_printf_common+0x26>
 8003d76:	3301      	adds	r3, #1
 8003d78:	6033      	str	r3, [r6, #0]
 8003d7a:	6823      	ldr	r3, [r4, #0]
 8003d7c:	0699      	lsls	r1, r3, #26
 8003d7e:	bf42      	ittt	mi
 8003d80:	6833      	ldrmi	r3, [r6, #0]
 8003d82:	3302      	addmi	r3, #2
 8003d84:	6033      	strmi	r3, [r6, #0]
 8003d86:	6825      	ldr	r5, [r4, #0]
 8003d88:	f015 0506 	ands.w	r5, r5, #6
 8003d8c:	d106      	bne.n	8003d9c <_printf_common+0x48>
 8003d8e:	f104 0a19 	add.w	sl, r4, #25
 8003d92:	68e3      	ldr	r3, [r4, #12]
 8003d94:	6832      	ldr	r2, [r6, #0]
 8003d96:	1a9b      	subs	r3, r3, r2
 8003d98:	42ab      	cmp	r3, r5
 8003d9a:	dc2b      	bgt.n	8003df4 <_printf_common+0xa0>
 8003d9c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003da0:	6822      	ldr	r2, [r4, #0]
 8003da2:	3b00      	subs	r3, #0
 8003da4:	bf18      	it	ne
 8003da6:	2301      	movne	r3, #1
 8003da8:	0692      	lsls	r2, r2, #26
 8003daa:	d430      	bmi.n	8003e0e <_printf_common+0xba>
 8003dac:	4641      	mov	r1, r8
 8003dae:	4638      	mov	r0, r7
 8003db0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003db4:	47c8      	blx	r9
 8003db6:	3001      	adds	r0, #1
 8003db8:	d023      	beq.n	8003e02 <_printf_common+0xae>
 8003dba:	6823      	ldr	r3, [r4, #0]
 8003dbc:	6922      	ldr	r2, [r4, #16]
 8003dbe:	f003 0306 	and.w	r3, r3, #6
 8003dc2:	2b04      	cmp	r3, #4
 8003dc4:	bf14      	ite	ne
 8003dc6:	2500      	movne	r5, #0
 8003dc8:	6833      	ldreq	r3, [r6, #0]
 8003dca:	f04f 0600 	mov.w	r6, #0
 8003dce:	bf08      	it	eq
 8003dd0:	68e5      	ldreq	r5, [r4, #12]
 8003dd2:	f104 041a 	add.w	r4, r4, #26
 8003dd6:	bf08      	it	eq
 8003dd8:	1aed      	subeq	r5, r5, r3
 8003dda:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003dde:	bf08      	it	eq
 8003de0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003de4:	4293      	cmp	r3, r2
 8003de6:	bfc4      	itt	gt
 8003de8:	1a9b      	subgt	r3, r3, r2
 8003dea:	18ed      	addgt	r5, r5, r3
 8003dec:	42b5      	cmp	r5, r6
 8003dee:	d11a      	bne.n	8003e26 <_printf_common+0xd2>
 8003df0:	2000      	movs	r0, #0
 8003df2:	e008      	b.n	8003e06 <_printf_common+0xb2>
 8003df4:	2301      	movs	r3, #1
 8003df6:	4652      	mov	r2, sl
 8003df8:	4641      	mov	r1, r8
 8003dfa:	4638      	mov	r0, r7
 8003dfc:	47c8      	blx	r9
 8003dfe:	3001      	adds	r0, #1
 8003e00:	d103      	bne.n	8003e0a <_printf_common+0xb6>
 8003e02:	f04f 30ff 	mov.w	r0, #4294967295
 8003e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e0a:	3501      	adds	r5, #1
 8003e0c:	e7c1      	b.n	8003d92 <_printf_common+0x3e>
 8003e0e:	2030      	movs	r0, #48	@ 0x30
 8003e10:	18e1      	adds	r1, r4, r3
 8003e12:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003e16:	1c5a      	adds	r2, r3, #1
 8003e18:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003e1c:	4422      	add	r2, r4
 8003e1e:	3302      	adds	r3, #2
 8003e20:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003e24:	e7c2      	b.n	8003dac <_printf_common+0x58>
 8003e26:	2301      	movs	r3, #1
 8003e28:	4622      	mov	r2, r4
 8003e2a:	4641      	mov	r1, r8
 8003e2c:	4638      	mov	r0, r7
 8003e2e:	47c8      	blx	r9
 8003e30:	3001      	adds	r0, #1
 8003e32:	d0e6      	beq.n	8003e02 <_printf_common+0xae>
 8003e34:	3601      	adds	r6, #1
 8003e36:	e7d9      	b.n	8003dec <_printf_common+0x98>

08003e38 <_printf_i>:
 8003e38:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003e3c:	7e0f      	ldrb	r7, [r1, #24]
 8003e3e:	4691      	mov	r9, r2
 8003e40:	2f78      	cmp	r7, #120	@ 0x78
 8003e42:	4680      	mov	r8, r0
 8003e44:	460c      	mov	r4, r1
 8003e46:	469a      	mov	sl, r3
 8003e48:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003e4a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003e4e:	d807      	bhi.n	8003e60 <_printf_i+0x28>
 8003e50:	2f62      	cmp	r7, #98	@ 0x62
 8003e52:	d80a      	bhi.n	8003e6a <_printf_i+0x32>
 8003e54:	2f00      	cmp	r7, #0
 8003e56:	f000 80d3 	beq.w	8004000 <_printf_i+0x1c8>
 8003e5a:	2f58      	cmp	r7, #88	@ 0x58
 8003e5c:	f000 80ba 	beq.w	8003fd4 <_printf_i+0x19c>
 8003e60:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003e64:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003e68:	e03a      	b.n	8003ee0 <_printf_i+0xa8>
 8003e6a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003e6e:	2b15      	cmp	r3, #21
 8003e70:	d8f6      	bhi.n	8003e60 <_printf_i+0x28>
 8003e72:	a101      	add	r1, pc, #4	@ (adr r1, 8003e78 <_printf_i+0x40>)
 8003e74:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003e78:	08003ed1 	.word	0x08003ed1
 8003e7c:	08003ee5 	.word	0x08003ee5
 8003e80:	08003e61 	.word	0x08003e61
 8003e84:	08003e61 	.word	0x08003e61
 8003e88:	08003e61 	.word	0x08003e61
 8003e8c:	08003e61 	.word	0x08003e61
 8003e90:	08003ee5 	.word	0x08003ee5
 8003e94:	08003e61 	.word	0x08003e61
 8003e98:	08003e61 	.word	0x08003e61
 8003e9c:	08003e61 	.word	0x08003e61
 8003ea0:	08003e61 	.word	0x08003e61
 8003ea4:	08003fe7 	.word	0x08003fe7
 8003ea8:	08003f0f 	.word	0x08003f0f
 8003eac:	08003fa1 	.word	0x08003fa1
 8003eb0:	08003e61 	.word	0x08003e61
 8003eb4:	08003e61 	.word	0x08003e61
 8003eb8:	08004009 	.word	0x08004009
 8003ebc:	08003e61 	.word	0x08003e61
 8003ec0:	08003f0f 	.word	0x08003f0f
 8003ec4:	08003e61 	.word	0x08003e61
 8003ec8:	08003e61 	.word	0x08003e61
 8003ecc:	08003fa9 	.word	0x08003fa9
 8003ed0:	6833      	ldr	r3, [r6, #0]
 8003ed2:	1d1a      	adds	r2, r3, #4
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	6032      	str	r2, [r6, #0]
 8003ed8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003edc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	e09e      	b.n	8004022 <_printf_i+0x1ea>
 8003ee4:	6833      	ldr	r3, [r6, #0]
 8003ee6:	6820      	ldr	r0, [r4, #0]
 8003ee8:	1d19      	adds	r1, r3, #4
 8003eea:	6031      	str	r1, [r6, #0]
 8003eec:	0606      	lsls	r6, r0, #24
 8003eee:	d501      	bpl.n	8003ef4 <_printf_i+0xbc>
 8003ef0:	681d      	ldr	r5, [r3, #0]
 8003ef2:	e003      	b.n	8003efc <_printf_i+0xc4>
 8003ef4:	0645      	lsls	r5, r0, #25
 8003ef6:	d5fb      	bpl.n	8003ef0 <_printf_i+0xb8>
 8003ef8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003efc:	2d00      	cmp	r5, #0
 8003efe:	da03      	bge.n	8003f08 <_printf_i+0xd0>
 8003f00:	232d      	movs	r3, #45	@ 0x2d
 8003f02:	426d      	negs	r5, r5
 8003f04:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003f08:	230a      	movs	r3, #10
 8003f0a:	4859      	ldr	r0, [pc, #356]	@ (8004070 <_printf_i+0x238>)
 8003f0c:	e011      	b.n	8003f32 <_printf_i+0xfa>
 8003f0e:	6821      	ldr	r1, [r4, #0]
 8003f10:	6833      	ldr	r3, [r6, #0]
 8003f12:	0608      	lsls	r0, r1, #24
 8003f14:	f853 5b04 	ldr.w	r5, [r3], #4
 8003f18:	d402      	bmi.n	8003f20 <_printf_i+0xe8>
 8003f1a:	0649      	lsls	r1, r1, #25
 8003f1c:	bf48      	it	mi
 8003f1e:	b2ad      	uxthmi	r5, r5
 8003f20:	2f6f      	cmp	r7, #111	@ 0x6f
 8003f22:	6033      	str	r3, [r6, #0]
 8003f24:	bf14      	ite	ne
 8003f26:	230a      	movne	r3, #10
 8003f28:	2308      	moveq	r3, #8
 8003f2a:	4851      	ldr	r0, [pc, #324]	@ (8004070 <_printf_i+0x238>)
 8003f2c:	2100      	movs	r1, #0
 8003f2e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003f32:	6866      	ldr	r6, [r4, #4]
 8003f34:	2e00      	cmp	r6, #0
 8003f36:	bfa8      	it	ge
 8003f38:	6821      	ldrge	r1, [r4, #0]
 8003f3a:	60a6      	str	r6, [r4, #8]
 8003f3c:	bfa4      	itt	ge
 8003f3e:	f021 0104 	bicge.w	r1, r1, #4
 8003f42:	6021      	strge	r1, [r4, #0]
 8003f44:	b90d      	cbnz	r5, 8003f4a <_printf_i+0x112>
 8003f46:	2e00      	cmp	r6, #0
 8003f48:	d04b      	beq.n	8003fe2 <_printf_i+0x1aa>
 8003f4a:	4616      	mov	r6, r2
 8003f4c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003f50:	fb03 5711 	mls	r7, r3, r1, r5
 8003f54:	5dc7      	ldrb	r7, [r0, r7]
 8003f56:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003f5a:	462f      	mov	r7, r5
 8003f5c:	42bb      	cmp	r3, r7
 8003f5e:	460d      	mov	r5, r1
 8003f60:	d9f4      	bls.n	8003f4c <_printf_i+0x114>
 8003f62:	2b08      	cmp	r3, #8
 8003f64:	d10b      	bne.n	8003f7e <_printf_i+0x146>
 8003f66:	6823      	ldr	r3, [r4, #0]
 8003f68:	07df      	lsls	r7, r3, #31
 8003f6a:	d508      	bpl.n	8003f7e <_printf_i+0x146>
 8003f6c:	6923      	ldr	r3, [r4, #16]
 8003f6e:	6861      	ldr	r1, [r4, #4]
 8003f70:	4299      	cmp	r1, r3
 8003f72:	bfde      	ittt	le
 8003f74:	2330      	movle	r3, #48	@ 0x30
 8003f76:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003f7a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003f7e:	1b92      	subs	r2, r2, r6
 8003f80:	6122      	str	r2, [r4, #16]
 8003f82:	464b      	mov	r3, r9
 8003f84:	4621      	mov	r1, r4
 8003f86:	4640      	mov	r0, r8
 8003f88:	f8cd a000 	str.w	sl, [sp]
 8003f8c:	aa03      	add	r2, sp, #12
 8003f8e:	f7ff fee1 	bl	8003d54 <_printf_common>
 8003f92:	3001      	adds	r0, #1
 8003f94:	d14a      	bne.n	800402c <_printf_i+0x1f4>
 8003f96:	f04f 30ff 	mov.w	r0, #4294967295
 8003f9a:	b004      	add	sp, #16
 8003f9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fa0:	6823      	ldr	r3, [r4, #0]
 8003fa2:	f043 0320 	orr.w	r3, r3, #32
 8003fa6:	6023      	str	r3, [r4, #0]
 8003fa8:	2778      	movs	r7, #120	@ 0x78
 8003faa:	4832      	ldr	r0, [pc, #200]	@ (8004074 <_printf_i+0x23c>)
 8003fac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003fb0:	6823      	ldr	r3, [r4, #0]
 8003fb2:	6831      	ldr	r1, [r6, #0]
 8003fb4:	061f      	lsls	r7, r3, #24
 8003fb6:	f851 5b04 	ldr.w	r5, [r1], #4
 8003fba:	d402      	bmi.n	8003fc2 <_printf_i+0x18a>
 8003fbc:	065f      	lsls	r7, r3, #25
 8003fbe:	bf48      	it	mi
 8003fc0:	b2ad      	uxthmi	r5, r5
 8003fc2:	6031      	str	r1, [r6, #0]
 8003fc4:	07d9      	lsls	r1, r3, #31
 8003fc6:	bf44      	itt	mi
 8003fc8:	f043 0320 	orrmi.w	r3, r3, #32
 8003fcc:	6023      	strmi	r3, [r4, #0]
 8003fce:	b11d      	cbz	r5, 8003fd8 <_printf_i+0x1a0>
 8003fd0:	2310      	movs	r3, #16
 8003fd2:	e7ab      	b.n	8003f2c <_printf_i+0xf4>
 8003fd4:	4826      	ldr	r0, [pc, #152]	@ (8004070 <_printf_i+0x238>)
 8003fd6:	e7e9      	b.n	8003fac <_printf_i+0x174>
 8003fd8:	6823      	ldr	r3, [r4, #0]
 8003fda:	f023 0320 	bic.w	r3, r3, #32
 8003fde:	6023      	str	r3, [r4, #0]
 8003fe0:	e7f6      	b.n	8003fd0 <_printf_i+0x198>
 8003fe2:	4616      	mov	r6, r2
 8003fe4:	e7bd      	b.n	8003f62 <_printf_i+0x12a>
 8003fe6:	6833      	ldr	r3, [r6, #0]
 8003fe8:	6825      	ldr	r5, [r4, #0]
 8003fea:	1d18      	adds	r0, r3, #4
 8003fec:	6961      	ldr	r1, [r4, #20]
 8003fee:	6030      	str	r0, [r6, #0]
 8003ff0:	062e      	lsls	r6, r5, #24
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	d501      	bpl.n	8003ffa <_printf_i+0x1c2>
 8003ff6:	6019      	str	r1, [r3, #0]
 8003ff8:	e002      	b.n	8004000 <_printf_i+0x1c8>
 8003ffa:	0668      	lsls	r0, r5, #25
 8003ffc:	d5fb      	bpl.n	8003ff6 <_printf_i+0x1be>
 8003ffe:	8019      	strh	r1, [r3, #0]
 8004000:	2300      	movs	r3, #0
 8004002:	4616      	mov	r6, r2
 8004004:	6123      	str	r3, [r4, #16]
 8004006:	e7bc      	b.n	8003f82 <_printf_i+0x14a>
 8004008:	6833      	ldr	r3, [r6, #0]
 800400a:	2100      	movs	r1, #0
 800400c:	1d1a      	adds	r2, r3, #4
 800400e:	6032      	str	r2, [r6, #0]
 8004010:	681e      	ldr	r6, [r3, #0]
 8004012:	6862      	ldr	r2, [r4, #4]
 8004014:	4630      	mov	r0, r6
 8004016:	f000 f9e8 	bl	80043ea <memchr>
 800401a:	b108      	cbz	r0, 8004020 <_printf_i+0x1e8>
 800401c:	1b80      	subs	r0, r0, r6
 800401e:	6060      	str	r0, [r4, #4]
 8004020:	6863      	ldr	r3, [r4, #4]
 8004022:	6123      	str	r3, [r4, #16]
 8004024:	2300      	movs	r3, #0
 8004026:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800402a:	e7aa      	b.n	8003f82 <_printf_i+0x14a>
 800402c:	4632      	mov	r2, r6
 800402e:	4649      	mov	r1, r9
 8004030:	4640      	mov	r0, r8
 8004032:	6923      	ldr	r3, [r4, #16]
 8004034:	47d0      	blx	sl
 8004036:	3001      	adds	r0, #1
 8004038:	d0ad      	beq.n	8003f96 <_printf_i+0x15e>
 800403a:	6823      	ldr	r3, [r4, #0]
 800403c:	079b      	lsls	r3, r3, #30
 800403e:	d413      	bmi.n	8004068 <_printf_i+0x230>
 8004040:	68e0      	ldr	r0, [r4, #12]
 8004042:	9b03      	ldr	r3, [sp, #12]
 8004044:	4298      	cmp	r0, r3
 8004046:	bfb8      	it	lt
 8004048:	4618      	movlt	r0, r3
 800404a:	e7a6      	b.n	8003f9a <_printf_i+0x162>
 800404c:	2301      	movs	r3, #1
 800404e:	4632      	mov	r2, r6
 8004050:	4649      	mov	r1, r9
 8004052:	4640      	mov	r0, r8
 8004054:	47d0      	blx	sl
 8004056:	3001      	adds	r0, #1
 8004058:	d09d      	beq.n	8003f96 <_printf_i+0x15e>
 800405a:	3501      	adds	r5, #1
 800405c:	68e3      	ldr	r3, [r4, #12]
 800405e:	9903      	ldr	r1, [sp, #12]
 8004060:	1a5b      	subs	r3, r3, r1
 8004062:	42ab      	cmp	r3, r5
 8004064:	dcf2      	bgt.n	800404c <_printf_i+0x214>
 8004066:	e7eb      	b.n	8004040 <_printf_i+0x208>
 8004068:	2500      	movs	r5, #0
 800406a:	f104 0619 	add.w	r6, r4, #25
 800406e:	e7f5      	b.n	800405c <_printf_i+0x224>
 8004070:	080065a0 	.word	0x080065a0
 8004074:	080065b1 	.word	0x080065b1

08004078 <std>:
 8004078:	2300      	movs	r3, #0
 800407a:	b510      	push	{r4, lr}
 800407c:	4604      	mov	r4, r0
 800407e:	e9c0 3300 	strd	r3, r3, [r0]
 8004082:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004086:	6083      	str	r3, [r0, #8]
 8004088:	8181      	strh	r1, [r0, #12]
 800408a:	6643      	str	r3, [r0, #100]	@ 0x64
 800408c:	81c2      	strh	r2, [r0, #14]
 800408e:	6183      	str	r3, [r0, #24]
 8004090:	4619      	mov	r1, r3
 8004092:	2208      	movs	r2, #8
 8004094:	305c      	adds	r0, #92	@ 0x5c
 8004096:	f000 f928 	bl	80042ea <memset>
 800409a:	4b0d      	ldr	r3, [pc, #52]	@ (80040d0 <std+0x58>)
 800409c:	6224      	str	r4, [r4, #32]
 800409e:	6263      	str	r3, [r4, #36]	@ 0x24
 80040a0:	4b0c      	ldr	r3, [pc, #48]	@ (80040d4 <std+0x5c>)
 80040a2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80040a4:	4b0c      	ldr	r3, [pc, #48]	@ (80040d8 <std+0x60>)
 80040a6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80040a8:	4b0c      	ldr	r3, [pc, #48]	@ (80040dc <std+0x64>)
 80040aa:	6323      	str	r3, [r4, #48]	@ 0x30
 80040ac:	4b0c      	ldr	r3, [pc, #48]	@ (80040e0 <std+0x68>)
 80040ae:	429c      	cmp	r4, r3
 80040b0:	d006      	beq.n	80040c0 <std+0x48>
 80040b2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80040b6:	4294      	cmp	r4, r2
 80040b8:	d002      	beq.n	80040c0 <std+0x48>
 80040ba:	33d0      	adds	r3, #208	@ 0xd0
 80040bc:	429c      	cmp	r4, r3
 80040be:	d105      	bne.n	80040cc <std+0x54>
 80040c0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80040c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80040c8:	f000 b98c 	b.w	80043e4 <__retarget_lock_init_recursive>
 80040cc:	bd10      	pop	{r4, pc}
 80040ce:	bf00      	nop
 80040d0:	08004265 	.word	0x08004265
 80040d4:	08004287 	.word	0x08004287
 80040d8:	080042bf 	.word	0x080042bf
 80040dc:	080042e3 	.word	0x080042e3
 80040e0:	20000288 	.word	0x20000288

080040e4 <stdio_exit_handler>:
 80040e4:	4a02      	ldr	r2, [pc, #8]	@ (80040f0 <stdio_exit_handler+0xc>)
 80040e6:	4903      	ldr	r1, [pc, #12]	@ (80040f4 <stdio_exit_handler+0x10>)
 80040e8:	4803      	ldr	r0, [pc, #12]	@ (80040f8 <stdio_exit_handler+0x14>)
 80040ea:	f000 b869 	b.w	80041c0 <_fwalk_sglue>
 80040ee:	bf00      	nop
 80040f0:	2000000c 	.word	0x2000000c
 80040f4:	08005d55 	.word	0x08005d55
 80040f8:	2000001c 	.word	0x2000001c

080040fc <cleanup_stdio>:
 80040fc:	6841      	ldr	r1, [r0, #4]
 80040fe:	4b0c      	ldr	r3, [pc, #48]	@ (8004130 <cleanup_stdio+0x34>)
 8004100:	b510      	push	{r4, lr}
 8004102:	4299      	cmp	r1, r3
 8004104:	4604      	mov	r4, r0
 8004106:	d001      	beq.n	800410c <cleanup_stdio+0x10>
 8004108:	f001 fe24 	bl	8005d54 <_fflush_r>
 800410c:	68a1      	ldr	r1, [r4, #8]
 800410e:	4b09      	ldr	r3, [pc, #36]	@ (8004134 <cleanup_stdio+0x38>)
 8004110:	4299      	cmp	r1, r3
 8004112:	d002      	beq.n	800411a <cleanup_stdio+0x1e>
 8004114:	4620      	mov	r0, r4
 8004116:	f001 fe1d 	bl	8005d54 <_fflush_r>
 800411a:	68e1      	ldr	r1, [r4, #12]
 800411c:	4b06      	ldr	r3, [pc, #24]	@ (8004138 <cleanup_stdio+0x3c>)
 800411e:	4299      	cmp	r1, r3
 8004120:	d004      	beq.n	800412c <cleanup_stdio+0x30>
 8004122:	4620      	mov	r0, r4
 8004124:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004128:	f001 be14 	b.w	8005d54 <_fflush_r>
 800412c:	bd10      	pop	{r4, pc}
 800412e:	bf00      	nop
 8004130:	20000288 	.word	0x20000288
 8004134:	200002f0 	.word	0x200002f0
 8004138:	20000358 	.word	0x20000358

0800413c <global_stdio_init.part.0>:
 800413c:	b510      	push	{r4, lr}
 800413e:	4b0b      	ldr	r3, [pc, #44]	@ (800416c <global_stdio_init.part.0+0x30>)
 8004140:	4c0b      	ldr	r4, [pc, #44]	@ (8004170 <global_stdio_init.part.0+0x34>)
 8004142:	4a0c      	ldr	r2, [pc, #48]	@ (8004174 <global_stdio_init.part.0+0x38>)
 8004144:	4620      	mov	r0, r4
 8004146:	601a      	str	r2, [r3, #0]
 8004148:	2104      	movs	r1, #4
 800414a:	2200      	movs	r2, #0
 800414c:	f7ff ff94 	bl	8004078 <std>
 8004150:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004154:	2201      	movs	r2, #1
 8004156:	2109      	movs	r1, #9
 8004158:	f7ff ff8e 	bl	8004078 <std>
 800415c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004160:	2202      	movs	r2, #2
 8004162:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004166:	2112      	movs	r1, #18
 8004168:	f7ff bf86 	b.w	8004078 <std>
 800416c:	200003c0 	.word	0x200003c0
 8004170:	20000288 	.word	0x20000288
 8004174:	080040e5 	.word	0x080040e5

08004178 <__sfp_lock_acquire>:
 8004178:	4801      	ldr	r0, [pc, #4]	@ (8004180 <__sfp_lock_acquire+0x8>)
 800417a:	f000 b934 	b.w	80043e6 <__retarget_lock_acquire_recursive>
 800417e:	bf00      	nop
 8004180:	200003c9 	.word	0x200003c9

08004184 <__sfp_lock_release>:
 8004184:	4801      	ldr	r0, [pc, #4]	@ (800418c <__sfp_lock_release+0x8>)
 8004186:	f000 b92f 	b.w	80043e8 <__retarget_lock_release_recursive>
 800418a:	bf00      	nop
 800418c:	200003c9 	.word	0x200003c9

08004190 <__sinit>:
 8004190:	b510      	push	{r4, lr}
 8004192:	4604      	mov	r4, r0
 8004194:	f7ff fff0 	bl	8004178 <__sfp_lock_acquire>
 8004198:	6a23      	ldr	r3, [r4, #32]
 800419a:	b11b      	cbz	r3, 80041a4 <__sinit+0x14>
 800419c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80041a0:	f7ff bff0 	b.w	8004184 <__sfp_lock_release>
 80041a4:	4b04      	ldr	r3, [pc, #16]	@ (80041b8 <__sinit+0x28>)
 80041a6:	6223      	str	r3, [r4, #32]
 80041a8:	4b04      	ldr	r3, [pc, #16]	@ (80041bc <__sinit+0x2c>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d1f5      	bne.n	800419c <__sinit+0xc>
 80041b0:	f7ff ffc4 	bl	800413c <global_stdio_init.part.0>
 80041b4:	e7f2      	b.n	800419c <__sinit+0xc>
 80041b6:	bf00      	nop
 80041b8:	080040fd 	.word	0x080040fd
 80041bc:	200003c0 	.word	0x200003c0

080041c0 <_fwalk_sglue>:
 80041c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80041c4:	4607      	mov	r7, r0
 80041c6:	4688      	mov	r8, r1
 80041c8:	4614      	mov	r4, r2
 80041ca:	2600      	movs	r6, #0
 80041cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80041d0:	f1b9 0901 	subs.w	r9, r9, #1
 80041d4:	d505      	bpl.n	80041e2 <_fwalk_sglue+0x22>
 80041d6:	6824      	ldr	r4, [r4, #0]
 80041d8:	2c00      	cmp	r4, #0
 80041da:	d1f7      	bne.n	80041cc <_fwalk_sglue+0xc>
 80041dc:	4630      	mov	r0, r6
 80041de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80041e2:	89ab      	ldrh	r3, [r5, #12]
 80041e4:	2b01      	cmp	r3, #1
 80041e6:	d907      	bls.n	80041f8 <_fwalk_sglue+0x38>
 80041e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80041ec:	3301      	adds	r3, #1
 80041ee:	d003      	beq.n	80041f8 <_fwalk_sglue+0x38>
 80041f0:	4629      	mov	r1, r5
 80041f2:	4638      	mov	r0, r7
 80041f4:	47c0      	blx	r8
 80041f6:	4306      	orrs	r6, r0
 80041f8:	3568      	adds	r5, #104	@ 0x68
 80041fa:	e7e9      	b.n	80041d0 <_fwalk_sglue+0x10>

080041fc <sniprintf>:
 80041fc:	b40c      	push	{r2, r3}
 80041fe:	b530      	push	{r4, r5, lr}
 8004200:	4b17      	ldr	r3, [pc, #92]	@ (8004260 <sniprintf+0x64>)
 8004202:	1e0c      	subs	r4, r1, #0
 8004204:	681d      	ldr	r5, [r3, #0]
 8004206:	b09d      	sub	sp, #116	@ 0x74
 8004208:	da08      	bge.n	800421c <sniprintf+0x20>
 800420a:	238b      	movs	r3, #139	@ 0x8b
 800420c:	f04f 30ff 	mov.w	r0, #4294967295
 8004210:	602b      	str	r3, [r5, #0]
 8004212:	b01d      	add	sp, #116	@ 0x74
 8004214:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004218:	b002      	add	sp, #8
 800421a:	4770      	bx	lr
 800421c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004220:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004224:	bf0c      	ite	eq
 8004226:	4623      	moveq	r3, r4
 8004228:	f104 33ff 	addne.w	r3, r4, #4294967295
 800422c:	9304      	str	r3, [sp, #16]
 800422e:	9307      	str	r3, [sp, #28]
 8004230:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004234:	9002      	str	r0, [sp, #8]
 8004236:	9006      	str	r0, [sp, #24]
 8004238:	f8ad 3016 	strh.w	r3, [sp, #22]
 800423c:	4628      	mov	r0, r5
 800423e:	ab21      	add	r3, sp, #132	@ 0x84
 8004240:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004242:	a902      	add	r1, sp, #8
 8004244:	9301      	str	r3, [sp, #4]
 8004246:	f001 fc09 	bl	8005a5c <_svfiprintf_r>
 800424a:	1c43      	adds	r3, r0, #1
 800424c:	bfbc      	itt	lt
 800424e:	238b      	movlt	r3, #139	@ 0x8b
 8004250:	602b      	strlt	r3, [r5, #0]
 8004252:	2c00      	cmp	r4, #0
 8004254:	d0dd      	beq.n	8004212 <sniprintf+0x16>
 8004256:	2200      	movs	r2, #0
 8004258:	9b02      	ldr	r3, [sp, #8]
 800425a:	701a      	strb	r2, [r3, #0]
 800425c:	e7d9      	b.n	8004212 <sniprintf+0x16>
 800425e:	bf00      	nop
 8004260:	20000018 	.word	0x20000018

08004264 <__sread>:
 8004264:	b510      	push	{r4, lr}
 8004266:	460c      	mov	r4, r1
 8004268:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800426c:	f000 f86c 	bl	8004348 <_read_r>
 8004270:	2800      	cmp	r0, #0
 8004272:	bfab      	itete	ge
 8004274:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004276:	89a3      	ldrhlt	r3, [r4, #12]
 8004278:	181b      	addge	r3, r3, r0
 800427a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800427e:	bfac      	ite	ge
 8004280:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004282:	81a3      	strhlt	r3, [r4, #12]
 8004284:	bd10      	pop	{r4, pc}

08004286 <__swrite>:
 8004286:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800428a:	461f      	mov	r7, r3
 800428c:	898b      	ldrh	r3, [r1, #12]
 800428e:	4605      	mov	r5, r0
 8004290:	05db      	lsls	r3, r3, #23
 8004292:	460c      	mov	r4, r1
 8004294:	4616      	mov	r6, r2
 8004296:	d505      	bpl.n	80042a4 <__swrite+0x1e>
 8004298:	2302      	movs	r3, #2
 800429a:	2200      	movs	r2, #0
 800429c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80042a0:	f000 f840 	bl	8004324 <_lseek_r>
 80042a4:	89a3      	ldrh	r3, [r4, #12]
 80042a6:	4632      	mov	r2, r6
 80042a8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80042ac:	81a3      	strh	r3, [r4, #12]
 80042ae:	4628      	mov	r0, r5
 80042b0:	463b      	mov	r3, r7
 80042b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80042b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80042ba:	f000 b857 	b.w	800436c <_write_r>

080042be <__sseek>:
 80042be:	b510      	push	{r4, lr}
 80042c0:	460c      	mov	r4, r1
 80042c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80042c6:	f000 f82d 	bl	8004324 <_lseek_r>
 80042ca:	1c43      	adds	r3, r0, #1
 80042cc:	89a3      	ldrh	r3, [r4, #12]
 80042ce:	bf15      	itete	ne
 80042d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80042d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80042d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80042da:	81a3      	strheq	r3, [r4, #12]
 80042dc:	bf18      	it	ne
 80042de:	81a3      	strhne	r3, [r4, #12]
 80042e0:	bd10      	pop	{r4, pc}

080042e2 <__sclose>:
 80042e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80042e6:	f000 b80d 	b.w	8004304 <_close_r>

080042ea <memset>:
 80042ea:	4603      	mov	r3, r0
 80042ec:	4402      	add	r2, r0
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d100      	bne.n	80042f4 <memset+0xa>
 80042f2:	4770      	bx	lr
 80042f4:	f803 1b01 	strb.w	r1, [r3], #1
 80042f8:	e7f9      	b.n	80042ee <memset+0x4>
	...

080042fc <_localeconv_r>:
 80042fc:	4800      	ldr	r0, [pc, #0]	@ (8004300 <_localeconv_r+0x4>)
 80042fe:	4770      	bx	lr
 8004300:	20000158 	.word	0x20000158

08004304 <_close_r>:
 8004304:	b538      	push	{r3, r4, r5, lr}
 8004306:	2300      	movs	r3, #0
 8004308:	4d05      	ldr	r5, [pc, #20]	@ (8004320 <_close_r+0x1c>)
 800430a:	4604      	mov	r4, r0
 800430c:	4608      	mov	r0, r1
 800430e:	602b      	str	r3, [r5, #0]
 8004310:	f7fd fc37 	bl	8001b82 <_close>
 8004314:	1c43      	adds	r3, r0, #1
 8004316:	d102      	bne.n	800431e <_close_r+0x1a>
 8004318:	682b      	ldr	r3, [r5, #0]
 800431a:	b103      	cbz	r3, 800431e <_close_r+0x1a>
 800431c:	6023      	str	r3, [r4, #0]
 800431e:	bd38      	pop	{r3, r4, r5, pc}
 8004320:	200003c4 	.word	0x200003c4

08004324 <_lseek_r>:
 8004324:	b538      	push	{r3, r4, r5, lr}
 8004326:	4604      	mov	r4, r0
 8004328:	4608      	mov	r0, r1
 800432a:	4611      	mov	r1, r2
 800432c:	2200      	movs	r2, #0
 800432e:	4d05      	ldr	r5, [pc, #20]	@ (8004344 <_lseek_r+0x20>)
 8004330:	602a      	str	r2, [r5, #0]
 8004332:	461a      	mov	r2, r3
 8004334:	f7fd fc49 	bl	8001bca <_lseek>
 8004338:	1c43      	adds	r3, r0, #1
 800433a:	d102      	bne.n	8004342 <_lseek_r+0x1e>
 800433c:	682b      	ldr	r3, [r5, #0]
 800433e:	b103      	cbz	r3, 8004342 <_lseek_r+0x1e>
 8004340:	6023      	str	r3, [r4, #0]
 8004342:	bd38      	pop	{r3, r4, r5, pc}
 8004344:	200003c4 	.word	0x200003c4

08004348 <_read_r>:
 8004348:	b538      	push	{r3, r4, r5, lr}
 800434a:	4604      	mov	r4, r0
 800434c:	4608      	mov	r0, r1
 800434e:	4611      	mov	r1, r2
 8004350:	2200      	movs	r2, #0
 8004352:	4d05      	ldr	r5, [pc, #20]	@ (8004368 <_read_r+0x20>)
 8004354:	602a      	str	r2, [r5, #0]
 8004356:	461a      	mov	r2, r3
 8004358:	f7fd fbda 	bl	8001b10 <_read>
 800435c:	1c43      	adds	r3, r0, #1
 800435e:	d102      	bne.n	8004366 <_read_r+0x1e>
 8004360:	682b      	ldr	r3, [r5, #0]
 8004362:	b103      	cbz	r3, 8004366 <_read_r+0x1e>
 8004364:	6023      	str	r3, [r4, #0]
 8004366:	bd38      	pop	{r3, r4, r5, pc}
 8004368:	200003c4 	.word	0x200003c4

0800436c <_write_r>:
 800436c:	b538      	push	{r3, r4, r5, lr}
 800436e:	4604      	mov	r4, r0
 8004370:	4608      	mov	r0, r1
 8004372:	4611      	mov	r1, r2
 8004374:	2200      	movs	r2, #0
 8004376:	4d05      	ldr	r5, [pc, #20]	@ (800438c <_write_r+0x20>)
 8004378:	602a      	str	r2, [r5, #0]
 800437a:	461a      	mov	r2, r3
 800437c:	f7fd fbe5 	bl	8001b4a <_write>
 8004380:	1c43      	adds	r3, r0, #1
 8004382:	d102      	bne.n	800438a <_write_r+0x1e>
 8004384:	682b      	ldr	r3, [r5, #0]
 8004386:	b103      	cbz	r3, 800438a <_write_r+0x1e>
 8004388:	6023      	str	r3, [r4, #0]
 800438a:	bd38      	pop	{r3, r4, r5, pc}
 800438c:	200003c4 	.word	0x200003c4

08004390 <__errno>:
 8004390:	4b01      	ldr	r3, [pc, #4]	@ (8004398 <__errno+0x8>)
 8004392:	6818      	ldr	r0, [r3, #0]
 8004394:	4770      	bx	lr
 8004396:	bf00      	nop
 8004398:	20000018 	.word	0x20000018

0800439c <__libc_init_array>:
 800439c:	b570      	push	{r4, r5, r6, lr}
 800439e:	2600      	movs	r6, #0
 80043a0:	4d0c      	ldr	r5, [pc, #48]	@ (80043d4 <__libc_init_array+0x38>)
 80043a2:	4c0d      	ldr	r4, [pc, #52]	@ (80043d8 <__libc_init_array+0x3c>)
 80043a4:	1b64      	subs	r4, r4, r5
 80043a6:	10a4      	asrs	r4, r4, #2
 80043a8:	42a6      	cmp	r6, r4
 80043aa:	d109      	bne.n	80043c0 <__libc_init_array+0x24>
 80043ac:	f002 f86e 	bl	800648c <_init>
 80043b0:	2600      	movs	r6, #0
 80043b2:	4d0a      	ldr	r5, [pc, #40]	@ (80043dc <__libc_init_array+0x40>)
 80043b4:	4c0a      	ldr	r4, [pc, #40]	@ (80043e0 <__libc_init_array+0x44>)
 80043b6:	1b64      	subs	r4, r4, r5
 80043b8:	10a4      	asrs	r4, r4, #2
 80043ba:	42a6      	cmp	r6, r4
 80043bc:	d105      	bne.n	80043ca <__libc_init_array+0x2e>
 80043be:	bd70      	pop	{r4, r5, r6, pc}
 80043c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80043c4:	4798      	blx	r3
 80043c6:	3601      	adds	r6, #1
 80043c8:	e7ee      	b.n	80043a8 <__libc_init_array+0xc>
 80043ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80043ce:	4798      	blx	r3
 80043d0:	3601      	adds	r6, #1
 80043d2:	e7f2      	b.n	80043ba <__libc_init_array+0x1e>
 80043d4:	08006908 	.word	0x08006908
 80043d8:	08006908 	.word	0x08006908
 80043dc:	08006908 	.word	0x08006908
 80043e0:	0800690c 	.word	0x0800690c

080043e4 <__retarget_lock_init_recursive>:
 80043e4:	4770      	bx	lr

080043e6 <__retarget_lock_acquire_recursive>:
 80043e6:	4770      	bx	lr

080043e8 <__retarget_lock_release_recursive>:
 80043e8:	4770      	bx	lr

080043ea <memchr>:
 80043ea:	4603      	mov	r3, r0
 80043ec:	b510      	push	{r4, lr}
 80043ee:	b2c9      	uxtb	r1, r1
 80043f0:	4402      	add	r2, r0
 80043f2:	4293      	cmp	r3, r2
 80043f4:	4618      	mov	r0, r3
 80043f6:	d101      	bne.n	80043fc <memchr+0x12>
 80043f8:	2000      	movs	r0, #0
 80043fa:	e003      	b.n	8004404 <memchr+0x1a>
 80043fc:	7804      	ldrb	r4, [r0, #0]
 80043fe:	3301      	adds	r3, #1
 8004400:	428c      	cmp	r4, r1
 8004402:	d1f6      	bne.n	80043f2 <memchr+0x8>
 8004404:	bd10      	pop	{r4, pc}

08004406 <quorem>:
 8004406:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800440a:	6903      	ldr	r3, [r0, #16]
 800440c:	690c      	ldr	r4, [r1, #16]
 800440e:	4607      	mov	r7, r0
 8004410:	42a3      	cmp	r3, r4
 8004412:	db7e      	blt.n	8004512 <quorem+0x10c>
 8004414:	3c01      	subs	r4, #1
 8004416:	00a3      	lsls	r3, r4, #2
 8004418:	f100 0514 	add.w	r5, r0, #20
 800441c:	f101 0814 	add.w	r8, r1, #20
 8004420:	9300      	str	r3, [sp, #0]
 8004422:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004426:	9301      	str	r3, [sp, #4]
 8004428:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800442c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004430:	3301      	adds	r3, #1
 8004432:	429a      	cmp	r2, r3
 8004434:	fbb2 f6f3 	udiv	r6, r2, r3
 8004438:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800443c:	d32e      	bcc.n	800449c <quorem+0x96>
 800443e:	f04f 0a00 	mov.w	sl, #0
 8004442:	46c4      	mov	ip, r8
 8004444:	46ae      	mov	lr, r5
 8004446:	46d3      	mov	fp, sl
 8004448:	f85c 3b04 	ldr.w	r3, [ip], #4
 800444c:	b298      	uxth	r0, r3
 800444e:	fb06 a000 	mla	r0, r6, r0, sl
 8004452:	0c1b      	lsrs	r3, r3, #16
 8004454:	0c02      	lsrs	r2, r0, #16
 8004456:	fb06 2303 	mla	r3, r6, r3, r2
 800445a:	f8de 2000 	ldr.w	r2, [lr]
 800445e:	b280      	uxth	r0, r0
 8004460:	b292      	uxth	r2, r2
 8004462:	1a12      	subs	r2, r2, r0
 8004464:	445a      	add	r2, fp
 8004466:	f8de 0000 	ldr.w	r0, [lr]
 800446a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800446e:	b29b      	uxth	r3, r3
 8004470:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004474:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004478:	b292      	uxth	r2, r2
 800447a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800447e:	45e1      	cmp	r9, ip
 8004480:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004484:	f84e 2b04 	str.w	r2, [lr], #4
 8004488:	d2de      	bcs.n	8004448 <quorem+0x42>
 800448a:	9b00      	ldr	r3, [sp, #0]
 800448c:	58eb      	ldr	r3, [r5, r3]
 800448e:	b92b      	cbnz	r3, 800449c <quorem+0x96>
 8004490:	9b01      	ldr	r3, [sp, #4]
 8004492:	3b04      	subs	r3, #4
 8004494:	429d      	cmp	r5, r3
 8004496:	461a      	mov	r2, r3
 8004498:	d32f      	bcc.n	80044fa <quorem+0xf4>
 800449a:	613c      	str	r4, [r7, #16]
 800449c:	4638      	mov	r0, r7
 800449e:	f001 f979 	bl	8005794 <__mcmp>
 80044a2:	2800      	cmp	r0, #0
 80044a4:	db25      	blt.n	80044f2 <quorem+0xec>
 80044a6:	4629      	mov	r1, r5
 80044a8:	2000      	movs	r0, #0
 80044aa:	f858 2b04 	ldr.w	r2, [r8], #4
 80044ae:	f8d1 c000 	ldr.w	ip, [r1]
 80044b2:	fa1f fe82 	uxth.w	lr, r2
 80044b6:	fa1f f38c 	uxth.w	r3, ip
 80044ba:	eba3 030e 	sub.w	r3, r3, lr
 80044be:	4403      	add	r3, r0
 80044c0:	0c12      	lsrs	r2, r2, #16
 80044c2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80044c6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80044ca:	b29b      	uxth	r3, r3
 80044cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80044d0:	45c1      	cmp	r9, r8
 80044d2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80044d6:	f841 3b04 	str.w	r3, [r1], #4
 80044da:	d2e6      	bcs.n	80044aa <quorem+0xa4>
 80044dc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80044e0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80044e4:	b922      	cbnz	r2, 80044f0 <quorem+0xea>
 80044e6:	3b04      	subs	r3, #4
 80044e8:	429d      	cmp	r5, r3
 80044ea:	461a      	mov	r2, r3
 80044ec:	d30b      	bcc.n	8004506 <quorem+0x100>
 80044ee:	613c      	str	r4, [r7, #16]
 80044f0:	3601      	adds	r6, #1
 80044f2:	4630      	mov	r0, r6
 80044f4:	b003      	add	sp, #12
 80044f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044fa:	6812      	ldr	r2, [r2, #0]
 80044fc:	3b04      	subs	r3, #4
 80044fe:	2a00      	cmp	r2, #0
 8004500:	d1cb      	bne.n	800449a <quorem+0x94>
 8004502:	3c01      	subs	r4, #1
 8004504:	e7c6      	b.n	8004494 <quorem+0x8e>
 8004506:	6812      	ldr	r2, [r2, #0]
 8004508:	3b04      	subs	r3, #4
 800450a:	2a00      	cmp	r2, #0
 800450c:	d1ef      	bne.n	80044ee <quorem+0xe8>
 800450e:	3c01      	subs	r4, #1
 8004510:	e7ea      	b.n	80044e8 <quorem+0xe2>
 8004512:	2000      	movs	r0, #0
 8004514:	e7ee      	b.n	80044f4 <quorem+0xee>
	...

08004518 <_dtoa_r>:
 8004518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800451c:	4614      	mov	r4, r2
 800451e:	461d      	mov	r5, r3
 8004520:	69c7      	ldr	r7, [r0, #28]
 8004522:	b097      	sub	sp, #92	@ 0x5c
 8004524:	4683      	mov	fp, r0
 8004526:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800452a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800452c:	b97f      	cbnz	r7, 800454e <_dtoa_r+0x36>
 800452e:	2010      	movs	r0, #16
 8004530:	f000 fe02 	bl	8005138 <malloc>
 8004534:	4602      	mov	r2, r0
 8004536:	f8cb 001c 	str.w	r0, [fp, #28]
 800453a:	b920      	cbnz	r0, 8004546 <_dtoa_r+0x2e>
 800453c:	21ef      	movs	r1, #239	@ 0xef
 800453e:	4ba8      	ldr	r3, [pc, #672]	@ (80047e0 <_dtoa_r+0x2c8>)
 8004540:	48a8      	ldr	r0, [pc, #672]	@ (80047e4 <_dtoa_r+0x2cc>)
 8004542:	f001 fc67 	bl	8005e14 <__assert_func>
 8004546:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800454a:	6007      	str	r7, [r0, #0]
 800454c:	60c7      	str	r7, [r0, #12]
 800454e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004552:	6819      	ldr	r1, [r3, #0]
 8004554:	b159      	cbz	r1, 800456e <_dtoa_r+0x56>
 8004556:	685a      	ldr	r2, [r3, #4]
 8004558:	2301      	movs	r3, #1
 800455a:	4093      	lsls	r3, r2
 800455c:	604a      	str	r2, [r1, #4]
 800455e:	608b      	str	r3, [r1, #8]
 8004560:	4658      	mov	r0, fp
 8004562:	f000 fedf 	bl	8005324 <_Bfree>
 8004566:	2200      	movs	r2, #0
 8004568:	f8db 301c 	ldr.w	r3, [fp, #28]
 800456c:	601a      	str	r2, [r3, #0]
 800456e:	1e2b      	subs	r3, r5, #0
 8004570:	bfaf      	iteee	ge
 8004572:	2300      	movge	r3, #0
 8004574:	2201      	movlt	r2, #1
 8004576:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800457a:	9303      	strlt	r3, [sp, #12]
 800457c:	bfa8      	it	ge
 800457e:	6033      	strge	r3, [r6, #0]
 8004580:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8004584:	4b98      	ldr	r3, [pc, #608]	@ (80047e8 <_dtoa_r+0x2d0>)
 8004586:	bfb8      	it	lt
 8004588:	6032      	strlt	r2, [r6, #0]
 800458a:	ea33 0308 	bics.w	r3, r3, r8
 800458e:	d112      	bne.n	80045b6 <_dtoa_r+0x9e>
 8004590:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004594:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8004596:	6013      	str	r3, [r2, #0]
 8004598:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800459c:	4323      	orrs	r3, r4
 800459e:	f000 8550 	beq.w	8005042 <_dtoa_r+0xb2a>
 80045a2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80045a4:	f8df a244 	ldr.w	sl, [pc, #580]	@ 80047ec <_dtoa_r+0x2d4>
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	f000 8552 	beq.w	8005052 <_dtoa_r+0xb3a>
 80045ae:	f10a 0303 	add.w	r3, sl, #3
 80045b2:	f000 bd4c 	b.w	800504e <_dtoa_r+0xb36>
 80045b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80045ba:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80045be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80045c2:	2200      	movs	r2, #0
 80045c4:	2300      	movs	r3, #0
 80045c6:	f7fc f9ef 	bl	80009a8 <__aeabi_dcmpeq>
 80045ca:	4607      	mov	r7, r0
 80045cc:	b158      	cbz	r0, 80045e6 <_dtoa_r+0xce>
 80045ce:	2301      	movs	r3, #1
 80045d0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80045d2:	6013      	str	r3, [r2, #0]
 80045d4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80045d6:	b113      	cbz	r3, 80045de <_dtoa_r+0xc6>
 80045d8:	4b85      	ldr	r3, [pc, #532]	@ (80047f0 <_dtoa_r+0x2d8>)
 80045da:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80045dc:	6013      	str	r3, [r2, #0]
 80045de:	f8df a214 	ldr.w	sl, [pc, #532]	@ 80047f4 <_dtoa_r+0x2dc>
 80045e2:	f000 bd36 	b.w	8005052 <_dtoa_r+0xb3a>
 80045e6:	ab14      	add	r3, sp, #80	@ 0x50
 80045e8:	9301      	str	r3, [sp, #4]
 80045ea:	ab15      	add	r3, sp, #84	@ 0x54
 80045ec:	9300      	str	r3, [sp, #0]
 80045ee:	4658      	mov	r0, fp
 80045f0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80045f4:	f001 f97e 	bl	80058f4 <__d2b>
 80045f8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80045fc:	4681      	mov	r9, r0
 80045fe:	2e00      	cmp	r6, #0
 8004600:	d077      	beq.n	80046f2 <_dtoa_r+0x1da>
 8004602:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8004606:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004608:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800460c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004610:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8004614:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8004618:	9712      	str	r7, [sp, #72]	@ 0x48
 800461a:	4619      	mov	r1, r3
 800461c:	2200      	movs	r2, #0
 800461e:	4b76      	ldr	r3, [pc, #472]	@ (80047f8 <_dtoa_r+0x2e0>)
 8004620:	f7fb fda2 	bl	8000168 <__aeabi_dsub>
 8004624:	a368      	add	r3, pc, #416	@ (adr r3, 80047c8 <_dtoa_r+0x2b0>)
 8004626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800462a:	f7fb ff55 	bl	80004d8 <__aeabi_dmul>
 800462e:	a368      	add	r3, pc, #416	@ (adr r3, 80047d0 <_dtoa_r+0x2b8>)
 8004630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004634:	f7fb fd9a 	bl	800016c <__adddf3>
 8004638:	4604      	mov	r4, r0
 800463a:	4630      	mov	r0, r6
 800463c:	460d      	mov	r5, r1
 800463e:	f7fb fee1 	bl	8000404 <__aeabi_i2d>
 8004642:	a365      	add	r3, pc, #404	@ (adr r3, 80047d8 <_dtoa_r+0x2c0>)
 8004644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004648:	f7fb ff46 	bl	80004d8 <__aeabi_dmul>
 800464c:	4602      	mov	r2, r0
 800464e:	460b      	mov	r3, r1
 8004650:	4620      	mov	r0, r4
 8004652:	4629      	mov	r1, r5
 8004654:	f7fb fd8a 	bl	800016c <__adddf3>
 8004658:	4604      	mov	r4, r0
 800465a:	460d      	mov	r5, r1
 800465c:	f7fc f9ec 	bl	8000a38 <__aeabi_d2iz>
 8004660:	2200      	movs	r2, #0
 8004662:	4607      	mov	r7, r0
 8004664:	2300      	movs	r3, #0
 8004666:	4620      	mov	r0, r4
 8004668:	4629      	mov	r1, r5
 800466a:	f7fc f9a7 	bl	80009bc <__aeabi_dcmplt>
 800466e:	b140      	cbz	r0, 8004682 <_dtoa_r+0x16a>
 8004670:	4638      	mov	r0, r7
 8004672:	f7fb fec7 	bl	8000404 <__aeabi_i2d>
 8004676:	4622      	mov	r2, r4
 8004678:	462b      	mov	r3, r5
 800467a:	f7fc f995 	bl	80009a8 <__aeabi_dcmpeq>
 800467e:	b900      	cbnz	r0, 8004682 <_dtoa_r+0x16a>
 8004680:	3f01      	subs	r7, #1
 8004682:	2f16      	cmp	r7, #22
 8004684:	d853      	bhi.n	800472e <_dtoa_r+0x216>
 8004686:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800468a:	4b5c      	ldr	r3, [pc, #368]	@ (80047fc <_dtoa_r+0x2e4>)
 800468c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004694:	f7fc f992 	bl	80009bc <__aeabi_dcmplt>
 8004698:	2800      	cmp	r0, #0
 800469a:	d04a      	beq.n	8004732 <_dtoa_r+0x21a>
 800469c:	2300      	movs	r3, #0
 800469e:	3f01      	subs	r7, #1
 80046a0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80046a2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80046a4:	1b9b      	subs	r3, r3, r6
 80046a6:	1e5a      	subs	r2, r3, #1
 80046a8:	bf46      	itte	mi
 80046aa:	f1c3 0801 	rsbmi	r8, r3, #1
 80046ae:	2300      	movmi	r3, #0
 80046b0:	f04f 0800 	movpl.w	r8, #0
 80046b4:	9209      	str	r2, [sp, #36]	@ 0x24
 80046b6:	bf48      	it	mi
 80046b8:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80046ba:	2f00      	cmp	r7, #0
 80046bc:	db3b      	blt.n	8004736 <_dtoa_r+0x21e>
 80046be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046c0:	970e      	str	r7, [sp, #56]	@ 0x38
 80046c2:	443b      	add	r3, r7
 80046c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80046c6:	2300      	movs	r3, #0
 80046c8:	930a      	str	r3, [sp, #40]	@ 0x28
 80046ca:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80046cc:	2b09      	cmp	r3, #9
 80046ce:	d866      	bhi.n	800479e <_dtoa_r+0x286>
 80046d0:	2b05      	cmp	r3, #5
 80046d2:	bfc4      	itt	gt
 80046d4:	3b04      	subgt	r3, #4
 80046d6:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80046d8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80046da:	bfc8      	it	gt
 80046dc:	2400      	movgt	r4, #0
 80046de:	f1a3 0302 	sub.w	r3, r3, #2
 80046e2:	bfd8      	it	le
 80046e4:	2401      	movle	r4, #1
 80046e6:	2b03      	cmp	r3, #3
 80046e8:	d864      	bhi.n	80047b4 <_dtoa_r+0x29c>
 80046ea:	e8df f003 	tbb	[pc, r3]
 80046ee:	382b      	.short	0x382b
 80046f0:	5636      	.short	0x5636
 80046f2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80046f6:	441e      	add	r6, r3
 80046f8:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80046fc:	2b20      	cmp	r3, #32
 80046fe:	bfc1      	itttt	gt
 8004700:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004704:	fa08 f803 	lslgt.w	r8, r8, r3
 8004708:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800470c:	fa24 f303 	lsrgt.w	r3, r4, r3
 8004710:	bfd6      	itet	le
 8004712:	f1c3 0320 	rsble	r3, r3, #32
 8004716:	ea48 0003 	orrgt.w	r0, r8, r3
 800471a:	fa04 f003 	lslle.w	r0, r4, r3
 800471e:	f7fb fe61 	bl	80003e4 <__aeabi_ui2d>
 8004722:	2201      	movs	r2, #1
 8004724:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8004728:	3e01      	subs	r6, #1
 800472a:	9212      	str	r2, [sp, #72]	@ 0x48
 800472c:	e775      	b.n	800461a <_dtoa_r+0x102>
 800472e:	2301      	movs	r3, #1
 8004730:	e7b6      	b.n	80046a0 <_dtoa_r+0x188>
 8004732:	900f      	str	r0, [sp, #60]	@ 0x3c
 8004734:	e7b5      	b.n	80046a2 <_dtoa_r+0x18a>
 8004736:	427b      	negs	r3, r7
 8004738:	930a      	str	r3, [sp, #40]	@ 0x28
 800473a:	2300      	movs	r3, #0
 800473c:	eba8 0807 	sub.w	r8, r8, r7
 8004740:	930e      	str	r3, [sp, #56]	@ 0x38
 8004742:	e7c2      	b.n	80046ca <_dtoa_r+0x1b2>
 8004744:	2300      	movs	r3, #0
 8004746:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004748:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800474a:	2b00      	cmp	r3, #0
 800474c:	dc35      	bgt.n	80047ba <_dtoa_r+0x2a2>
 800474e:	2301      	movs	r3, #1
 8004750:	461a      	mov	r2, r3
 8004752:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004756:	9221      	str	r2, [sp, #132]	@ 0x84
 8004758:	e00b      	b.n	8004772 <_dtoa_r+0x25a>
 800475a:	2301      	movs	r3, #1
 800475c:	e7f3      	b.n	8004746 <_dtoa_r+0x22e>
 800475e:	2300      	movs	r3, #0
 8004760:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004762:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004764:	18fb      	adds	r3, r7, r3
 8004766:	9308      	str	r3, [sp, #32]
 8004768:	3301      	adds	r3, #1
 800476a:	2b01      	cmp	r3, #1
 800476c:	9307      	str	r3, [sp, #28]
 800476e:	bfb8      	it	lt
 8004770:	2301      	movlt	r3, #1
 8004772:	2100      	movs	r1, #0
 8004774:	2204      	movs	r2, #4
 8004776:	f8db 001c 	ldr.w	r0, [fp, #28]
 800477a:	f102 0514 	add.w	r5, r2, #20
 800477e:	429d      	cmp	r5, r3
 8004780:	d91f      	bls.n	80047c2 <_dtoa_r+0x2aa>
 8004782:	6041      	str	r1, [r0, #4]
 8004784:	4658      	mov	r0, fp
 8004786:	f000 fd8d 	bl	80052a4 <_Balloc>
 800478a:	4682      	mov	sl, r0
 800478c:	2800      	cmp	r0, #0
 800478e:	d139      	bne.n	8004804 <_dtoa_r+0x2ec>
 8004790:	4602      	mov	r2, r0
 8004792:	f240 11af 	movw	r1, #431	@ 0x1af
 8004796:	4b1a      	ldr	r3, [pc, #104]	@ (8004800 <_dtoa_r+0x2e8>)
 8004798:	e6d2      	b.n	8004540 <_dtoa_r+0x28>
 800479a:	2301      	movs	r3, #1
 800479c:	e7e0      	b.n	8004760 <_dtoa_r+0x248>
 800479e:	2401      	movs	r4, #1
 80047a0:	2300      	movs	r3, #0
 80047a2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80047a4:	9320      	str	r3, [sp, #128]	@ 0x80
 80047a6:	f04f 33ff 	mov.w	r3, #4294967295
 80047aa:	2200      	movs	r2, #0
 80047ac:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80047b0:	2312      	movs	r3, #18
 80047b2:	e7d0      	b.n	8004756 <_dtoa_r+0x23e>
 80047b4:	2301      	movs	r3, #1
 80047b6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80047b8:	e7f5      	b.n	80047a6 <_dtoa_r+0x28e>
 80047ba:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80047bc:	e9cd 3307 	strd	r3, r3, [sp, #28]
 80047c0:	e7d7      	b.n	8004772 <_dtoa_r+0x25a>
 80047c2:	3101      	adds	r1, #1
 80047c4:	0052      	lsls	r2, r2, #1
 80047c6:	e7d8      	b.n	800477a <_dtoa_r+0x262>
 80047c8:	636f4361 	.word	0x636f4361
 80047cc:	3fd287a7 	.word	0x3fd287a7
 80047d0:	8b60c8b3 	.word	0x8b60c8b3
 80047d4:	3fc68a28 	.word	0x3fc68a28
 80047d8:	509f79fb 	.word	0x509f79fb
 80047dc:	3fd34413 	.word	0x3fd34413
 80047e0:	080065cf 	.word	0x080065cf
 80047e4:	080065e6 	.word	0x080065e6
 80047e8:	7ff00000 	.word	0x7ff00000
 80047ec:	080065cb 	.word	0x080065cb
 80047f0:	0800659f 	.word	0x0800659f
 80047f4:	0800659e 	.word	0x0800659e
 80047f8:	3ff80000 	.word	0x3ff80000
 80047fc:	080066e0 	.word	0x080066e0
 8004800:	0800663e 	.word	0x0800663e
 8004804:	f8db 301c 	ldr.w	r3, [fp, #28]
 8004808:	6018      	str	r0, [r3, #0]
 800480a:	9b07      	ldr	r3, [sp, #28]
 800480c:	2b0e      	cmp	r3, #14
 800480e:	f200 80a4 	bhi.w	800495a <_dtoa_r+0x442>
 8004812:	2c00      	cmp	r4, #0
 8004814:	f000 80a1 	beq.w	800495a <_dtoa_r+0x442>
 8004818:	2f00      	cmp	r7, #0
 800481a:	dd33      	ble.n	8004884 <_dtoa_r+0x36c>
 800481c:	4b86      	ldr	r3, [pc, #536]	@ (8004a38 <_dtoa_r+0x520>)
 800481e:	f007 020f 	and.w	r2, r7, #15
 8004822:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004826:	05f8      	lsls	r0, r7, #23
 8004828:	e9d3 3400 	ldrd	r3, r4, [r3]
 800482c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004830:	ea4f 1427 	mov.w	r4, r7, asr #4
 8004834:	d516      	bpl.n	8004864 <_dtoa_r+0x34c>
 8004836:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800483a:	4b80      	ldr	r3, [pc, #512]	@ (8004a3c <_dtoa_r+0x524>)
 800483c:	2603      	movs	r6, #3
 800483e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004842:	f7fb ff73 	bl	800072c <__aeabi_ddiv>
 8004846:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800484a:	f004 040f 	and.w	r4, r4, #15
 800484e:	4d7b      	ldr	r5, [pc, #492]	@ (8004a3c <_dtoa_r+0x524>)
 8004850:	b954      	cbnz	r4, 8004868 <_dtoa_r+0x350>
 8004852:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004856:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800485a:	f7fb ff67 	bl	800072c <__aeabi_ddiv>
 800485e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004862:	e028      	b.n	80048b6 <_dtoa_r+0x39e>
 8004864:	2602      	movs	r6, #2
 8004866:	e7f2      	b.n	800484e <_dtoa_r+0x336>
 8004868:	07e1      	lsls	r1, r4, #31
 800486a:	d508      	bpl.n	800487e <_dtoa_r+0x366>
 800486c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004870:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004874:	f7fb fe30 	bl	80004d8 <__aeabi_dmul>
 8004878:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800487c:	3601      	adds	r6, #1
 800487e:	1064      	asrs	r4, r4, #1
 8004880:	3508      	adds	r5, #8
 8004882:	e7e5      	b.n	8004850 <_dtoa_r+0x338>
 8004884:	f000 80d2 	beq.w	8004a2c <_dtoa_r+0x514>
 8004888:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800488c:	427c      	negs	r4, r7
 800488e:	4b6a      	ldr	r3, [pc, #424]	@ (8004a38 <_dtoa_r+0x520>)
 8004890:	f004 020f 	and.w	r2, r4, #15
 8004894:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800489c:	f7fb fe1c 	bl	80004d8 <__aeabi_dmul>
 80048a0:	2602      	movs	r6, #2
 80048a2:	2300      	movs	r3, #0
 80048a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80048a8:	4d64      	ldr	r5, [pc, #400]	@ (8004a3c <_dtoa_r+0x524>)
 80048aa:	1124      	asrs	r4, r4, #4
 80048ac:	2c00      	cmp	r4, #0
 80048ae:	f040 80b2 	bne.w	8004a16 <_dtoa_r+0x4fe>
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d1d3      	bne.n	800485e <_dtoa_r+0x346>
 80048b6:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80048ba:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80048bc:	2b00      	cmp	r3, #0
 80048be:	f000 80b7 	beq.w	8004a30 <_dtoa_r+0x518>
 80048c2:	2200      	movs	r2, #0
 80048c4:	4620      	mov	r0, r4
 80048c6:	4629      	mov	r1, r5
 80048c8:	4b5d      	ldr	r3, [pc, #372]	@ (8004a40 <_dtoa_r+0x528>)
 80048ca:	f7fc f877 	bl	80009bc <__aeabi_dcmplt>
 80048ce:	2800      	cmp	r0, #0
 80048d0:	f000 80ae 	beq.w	8004a30 <_dtoa_r+0x518>
 80048d4:	9b07      	ldr	r3, [sp, #28]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	f000 80aa 	beq.w	8004a30 <_dtoa_r+0x518>
 80048dc:	9b08      	ldr	r3, [sp, #32]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	dd37      	ble.n	8004952 <_dtoa_r+0x43a>
 80048e2:	1e7b      	subs	r3, r7, #1
 80048e4:	4620      	mov	r0, r4
 80048e6:	9304      	str	r3, [sp, #16]
 80048e8:	2200      	movs	r2, #0
 80048ea:	4629      	mov	r1, r5
 80048ec:	4b55      	ldr	r3, [pc, #340]	@ (8004a44 <_dtoa_r+0x52c>)
 80048ee:	f7fb fdf3 	bl	80004d8 <__aeabi_dmul>
 80048f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80048f6:	9c08      	ldr	r4, [sp, #32]
 80048f8:	3601      	adds	r6, #1
 80048fa:	4630      	mov	r0, r6
 80048fc:	f7fb fd82 	bl	8000404 <__aeabi_i2d>
 8004900:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004904:	f7fb fde8 	bl	80004d8 <__aeabi_dmul>
 8004908:	2200      	movs	r2, #0
 800490a:	4b4f      	ldr	r3, [pc, #316]	@ (8004a48 <_dtoa_r+0x530>)
 800490c:	f7fb fc2e 	bl	800016c <__adddf3>
 8004910:	4605      	mov	r5, r0
 8004912:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8004916:	2c00      	cmp	r4, #0
 8004918:	f040 809a 	bne.w	8004a50 <_dtoa_r+0x538>
 800491c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004920:	2200      	movs	r2, #0
 8004922:	4b4a      	ldr	r3, [pc, #296]	@ (8004a4c <_dtoa_r+0x534>)
 8004924:	f7fb fc20 	bl	8000168 <__aeabi_dsub>
 8004928:	4602      	mov	r2, r0
 800492a:	460b      	mov	r3, r1
 800492c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004930:	462a      	mov	r2, r5
 8004932:	4633      	mov	r3, r6
 8004934:	f7fc f860 	bl	80009f8 <__aeabi_dcmpgt>
 8004938:	2800      	cmp	r0, #0
 800493a:	f040 828e 	bne.w	8004e5a <_dtoa_r+0x942>
 800493e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004942:	462a      	mov	r2, r5
 8004944:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8004948:	f7fc f838 	bl	80009bc <__aeabi_dcmplt>
 800494c:	2800      	cmp	r0, #0
 800494e:	f040 8127 	bne.w	8004ba0 <_dtoa_r+0x688>
 8004952:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8004956:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800495a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800495c:	2b00      	cmp	r3, #0
 800495e:	f2c0 8163 	blt.w	8004c28 <_dtoa_r+0x710>
 8004962:	2f0e      	cmp	r7, #14
 8004964:	f300 8160 	bgt.w	8004c28 <_dtoa_r+0x710>
 8004968:	4b33      	ldr	r3, [pc, #204]	@ (8004a38 <_dtoa_r+0x520>)
 800496a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800496e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004972:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004976:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004978:	2b00      	cmp	r3, #0
 800497a:	da03      	bge.n	8004984 <_dtoa_r+0x46c>
 800497c:	9b07      	ldr	r3, [sp, #28]
 800497e:	2b00      	cmp	r3, #0
 8004980:	f340 8100 	ble.w	8004b84 <_dtoa_r+0x66c>
 8004984:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004988:	4656      	mov	r6, sl
 800498a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800498e:	4620      	mov	r0, r4
 8004990:	4629      	mov	r1, r5
 8004992:	f7fb fecb 	bl	800072c <__aeabi_ddiv>
 8004996:	f7fc f84f 	bl	8000a38 <__aeabi_d2iz>
 800499a:	4680      	mov	r8, r0
 800499c:	f7fb fd32 	bl	8000404 <__aeabi_i2d>
 80049a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80049a4:	f7fb fd98 	bl	80004d8 <__aeabi_dmul>
 80049a8:	4602      	mov	r2, r0
 80049aa:	460b      	mov	r3, r1
 80049ac:	4620      	mov	r0, r4
 80049ae:	4629      	mov	r1, r5
 80049b0:	f7fb fbda 	bl	8000168 <__aeabi_dsub>
 80049b4:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80049b8:	9d07      	ldr	r5, [sp, #28]
 80049ba:	f806 4b01 	strb.w	r4, [r6], #1
 80049be:	eba6 040a 	sub.w	r4, r6, sl
 80049c2:	42a5      	cmp	r5, r4
 80049c4:	4602      	mov	r2, r0
 80049c6:	460b      	mov	r3, r1
 80049c8:	f040 8116 	bne.w	8004bf8 <_dtoa_r+0x6e0>
 80049cc:	f7fb fbce 	bl	800016c <__adddf3>
 80049d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80049d4:	4604      	mov	r4, r0
 80049d6:	460d      	mov	r5, r1
 80049d8:	f7fc f80e 	bl	80009f8 <__aeabi_dcmpgt>
 80049dc:	2800      	cmp	r0, #0
 80049de:	f040 80f8 	bne.w	8004bd2 <_dtoa_r+0x6ba>
 80049e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80049e6:	4620      	mov	r0, r4
 80049e8:	4629      	mov	r1, r5
 80049ea:	f7fb ffdd 	bl	80009a8 <__aeabi_dcmpeq>
 80049ee:	b118      	cbz	r0, 80049f8 <_dtoa_r+0x4e0>
 80049f0:	f018 0f01 	tst.w	r8, #1
 80049f4:	f040 80ed 	bne.w	8004bd2 <_dtoa_r+0x6ba>
 80049f8:	4649      	mov	r1, r9
 80049fa:	4658      	mov	r0, fp
 80049fc:	f000 fc92 	bl	8005324 <_Bfree>
 8004a00:	2300      	movs	r3, #0
 8004a02:	7033      	strb	r3, [r6, #0]
 8004a04:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8004a06:	3701      	adds	r7, #1
 8004a08:	601f      	str	r7, [r3, #0]
 8004a0a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	f000 8320 	beq.w	8005052 <_dtoa_r+0xb3a>
 8004a12:	601e      	str	r6, [r3, #0]
 8004a14:	e31d      	b.n	8005052 <_dtoa_r+0xb3a>
 8004a16:	07e2      	lsls	r2, r4, #31
 8004a18:	d505      	bpl.n	8004a26 <_dtoa_r+0x50e>
 8004a1a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004a1e:	f7fb fd5b 	bl	80004d8 <__aeabi_dmul>
 8004a22:	2301      	movs	r3, #1
 8004a24:	3601      	adds	r6, #1
 8004a26:	1064      	asrs	r4, r4, #1
 8004a28:	3508      	adds	r5, #8
 8004a2a:	e73f      	b.n	80048ac <_dtoa_r+0x394>
 8004a2c:	2602      	movs	r6, #2
 8004a2e:	e742      	b.n	80048b6 <_dtoa_r+0x39e>
 8004a30:	9c07      	ldr	r4, [sp, #28]
 8004a32:	9704      	str	r7, [sp, #16]
 8004a34:	e761      	b.n	80048fa <_dtoa_r+0x3e2>
 8004a36:	bf00      	nop
 8004a38:	080066e0 	.word	0x080066e0
 8004a3c:	080066b8 	.word	0x080066b8
 8004a40:	3ff00000 	.word	0x3ff00000
 8004a44:	40240000 	.word	0x40240000
 8004a48:	401c0000 	.word	0x401c0000
 8004a4c:	40140000 	.word	0x40140000
 8004a50:	4b70      	ldr	r3, [pc, #448]	@ (8004c14 <_dtoa_r+0x6fc>)
 8004a52:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004a54:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004a58:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004a5c:	4454      	add	r4, sl
 8004a5e:	2900      	cmp	r1, #0
 8004a60:	d045      	beq.n	8004aee <_dtoa_r+0x5d6>
 8004a62:	2000      	movs	r0, #0
 8004a64:	496c      	ldr	r1, [pc, #432]	@ (8004c18 <_dtoa_r+0x700>)
 8004a66:	f7fb fe61 	bl	800072c <__aeabi_ddiv>
 8004a6a:	4633      	mov	r3, r6
 8004a6c:	462a      	mov	r2, r5
 8004a6e:	f7fb fb7b 	bl	8000168 <__aeabi_dsub>
 8004a72:	4656      	mov	r6, sl
 8004a74:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004a78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004a7c:	f7fb ffdc 	bl	8000a38 <__aeabi_d2iz>
 8004a80:	4605      	mov	r5, r0
 8004a82:	f7fb fcbf 	bl	8000404 <__aeabi_i2d>
 8004a86:	4602      	mov	r2, r0
 8004a88:	460b      	mov	r3, r1
 8004a8a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004a8e:	f7fb fb6b 	bl	8000168 <__aeabi_dsub>
 8004a92:	4602      	mov	r2, r0
 8004a94:	460b      	mov	r3, r1
 8004a96:	3530      	adds	r5, #48	@ 0x30
 8004a98:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004a9c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004aa0:	f806 5b01 	strb.w	r5, [r6], #1
 8004aa4:	f7fb ff8a 	bl	80009bc <__aeabi_dcmplt>
 8004aa8:	2800      	cmp	r0, #0
 8004aaa:	d163      	bne.n	8004b74 <_dtoa_r+0x65c>
 8004aac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004ab0:	2000      	movs	r0, #0
 8004ab2:	495a      	ldr	r1, [pc, #360]	@ (8004c1c <_dtoa_r+0x704>)
 8004ab4:	f7fb fb58 	bl	8000168 <__aeabi_dsub>
 8004ab8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004abc:	f7fb ff7e 	bl	80009bc <__aeabi_dcmplt>
 8004ac0:	2800      	cmp	r0, #0
 8004ac2:	f040 8087 	bne.w	8004bd4 <_dtoa_r+0x6bc>
 8004ac6:	42a6      	cmp	r6, r4
 8004ac8:	f43f af43 	beq.w	8004952 <_dtoa_r+0x43a>
 8004acc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	4b53      	ldr	r3, [pc, #332]	@ (8004c20 <_dtoa_r+0x708>)
 8004ad4:	f7fb fd00 	bl	80004d8 <__aeabi_dmul>
 8004ad8:	2200      	movs	r2, #0
 8004ada:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004ade:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004ae2:	4b4f      	ldr	r3, [pc, #316]	@ (8004c20 <_dtoa_r+0x708>)
 8004ae4:	f7fb fcf8 	bl	80004d8 <__aeabi_dmul>
 8004ae8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004aec:	e7c4      	b.n	8004a78 <_dtoa_r+0x560>
 8004aee:	4631      	mov	r1, r6
 8004af0:	4628      	mov	r0, r5
 8004af2:	f7fb fcf1 	bl	80004d8 <__aeabi_dmul>
 8004af6:	4656      	mov	r6, sl
 8004af8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004afc:	9413      	str	r4, [sp, #76]	@ 0x4c
 8004afe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004b02:	f7fb ff99 	bl	8000a38 <__aeabi_d2iz>
 8004b06:	4605      	mov	r5, r0
 8004b08:	f7fb fc7c 	bl	8000404 <__aeabi_i2d>
 8004b0c:	4602      	mov	r2, r0
 8004b0e:	460b      	mov	r3, r1
 8004b10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004b14:	f7fb fb28 	bl	8000168 <__aeabi_dsub>
 8004b18:	4602      	mov	r2, r0
 8004b1a:	460b      	mov	r3, r1
 8004b1c:	3530      	adds	r5, #48	@ 0x30
 8004b1e:	f806 5b01 	strb.w	r5, [r6], #1
 8004b22:	42a6      	cmp	r6, r4
 8004b24:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004b28:	f04f 0200 	mov.w	r2, #0
 8004b2c:	d124      	bne.n	8004b78 <_dtoa_r+0x660>
 8004b2e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004b32:	4b39      	ldr	r3, [pc, #228]	@ (8004c18 <_dtoa_r+0x700>)
 8004b34:	f7fb fb1a 	bl	800016c <__adddf3>
 8004b38:	4602      	mov	r2, r0
 8004b3a:	460b      	mov	r3, r1
 8004b3c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004b40:	f7fb ff5a 	bl	80009f8 <__aeabi_dcmpgt>
 8004b44:	2800      	cmp	r0, #0
 8004b46:	d145      	bne.n	8004bd4 <_dtoa_r+0x6bc>
 8004b48:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004b4c:	2000      	movs	r0, #0
 8004b4e:	4932      	ldr	r1, [pc, #200]	@ (8004c18 <_dtoa_r+0x700>)
 8004b50:	f7fb fb0a 	bl	8000168 <__aeabi_dsub>
 8004b54:	4602      	mov	r2, r0
 8004b56:	460b      	mov	r3, r1
 8004b58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004b5c:	f7fb ff2e 	bl	80009bc <__aeabi_dcmplt>
 8004b60:	2800      	cmp	r0, #0
 8004b62:	f43f aef6 	beq.w	8004952 <_dtoa_r+0x43a>
 8004b66:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8004b68:	1e73      	subs	r3, r6, #1
 8004b6a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004b6c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004b70:	2b30      	cmp	r3, #48	@ 0x30
 8004b72:	d0f8      	beq.n	8004b66 <_dtoa_r+0x64e>
 8004b74:	9f04      	ldr	r7, [sp, #16]
 8004b76:	e73f      	b.n	80049f8 <_dtoa_r+0x4e0>
 8004b78:	4b29      	ldr	r3, [pc, #164]	@ (8004c20 <_dtoa_r+0x708>)
 8004b7a:	f7fb fcad 	bl	80004d8 <__aeabi_dmul>
 8004b7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004b82:	e7bc      	b.n	8004afe <_dtoa_r+0x5e6>
 8004b84:	d10c      	bne.n	8004ba0 <_dtoa_r+0x688>
 8004b86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	4b25      	ldr	r3, [pc, #148]	@ (8004c24 <_dtoa_r+0x70c>)
 8004b8e:	f7fb fca3 	bl	80004d8 <__aeabi_dmul>
 8004b92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004b96:	f7fb ff25 	bl	80009e4 <__aeabi_dcmpge>
 8004b9a:	2800      	cmp	r0, #0
 8004b9c:	f000 815b 	beq.w	8004e56 <_dtoa_r+0x93e>
 8004ba0:	2400      	movs	r4, #0
 8004ba2:	4625      	mov	r5, r4
 8004ba4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004ba6:	4656      	mov	r6, sl
 8004ba8:	43db      	mvns	r3, r3
 8004baa:	9304      	str	r3, [sp, #16]
 8004bac:	2700      	movs	r7, #0
 8004bae:	4621      	mov	r1, r4
 8004bb0:	4658      	mov	r0, fp
 8004bb2:	f000 fbb7 	bl	8005324 <_Bfree>
 8004bb6:	2d00      	cmp	r5, #0
 8004bb8:	d0dc      	beq.n	8004b74 <_dtoa_r+0x65c>
 8004bba:	b12f      	cbz	r7, 8004bc8 <_dtoa_r+0x6b0>
 8004bbc:	42af      	cmp	r7, r5
 8004bbe:	d003      	beq.n	8004bc8 <_dtoa_r+0x6b0>
 8004bc0:	4639      	mov	r1, r7
 8004bc2:	4658      	mov	r0, fp
 8004bc4:	f000 fbae 	bl	8005324 <_Bfree>
 8004bc8:	4629      	mov	r1, r5
 8004bca:	4658      	mov	r0, fp
 8004bcc:	f000 fbaa 	bl	8005324 <_Bfree>
 8004bd0:	e7d0      	b.n	8004b74 <_dtoa_r+0x65c>
 8004bd2:	9704      	str	r7, [sp, #16]
 8004bd4:	4633      	mov	r3, r6
 8004bd6:	461e      	mov	r6, r3
 8004bd8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004bdc:	2a39      	cmp	r2, #57	@ 0x39
 8004bde:	d107      	bne.n	8004bf0 <_dtoa_r+0x6d8>
 8004be0:	459a      	cmp	sl, r3
 8004be2:	d1f8      	bne.n	8004bd6 <_dtoa_r+0x6be>
 8004be4:	9a04      	ldr	r2, [sp, #16]
 8004be6:	3201      	adds	r2, #1
 8004be8:	9204      	str	r2, [sp, #16]
 8004bea:	2230      	movs	r2, #48	@ 0x30
 8004bec:	f88a 2000 	strb.w	r2, [sl]
 8004bf0:	781a      	ldrb	r2, [r3, #0]
 8004bf2:	3201      	adds	r2, #1
 8004bf4:	701a      	strb	r2, [r3, #0]
 8004bf6:	e7bd      	b.n	8004b74 <_dtoa_r+0x65c>
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	4b09      	ldr	r3, [pc, #36]	@ (8004c20 <_dtoa_r+0x708>)
 8004bfc:	f7fb fc6c 	bl	80004d8 <__aeabi_dmul>
 8004c00:	2200      	movs	r2, #0
 8004c02:	2300      	movs	r3, #0
 8004c04:	4604      	mov	r4, r0
 8004c06:	460d      	mov	r5, r1
 8004c08:	f7fb fece 	bl	80009a8 <__aeabi_dcmpeq>
 8004c0c:	2800      	cmp	r0, #0
 8004c0e:	f43f aebc 	beq.w	800498a <_dtoa_r+0x472>
 8004c12:	e6f1      	b.n	80049f8 <_dtoa_r+0x4e0>
 8004c14:	080066e0 	.word	0x080066e0
 8004c18:	3fe00000 	.word	0x3fe00000
 8004c1c:	3ff00000 	.word	0x3ff00000
 8004c20:	40240000 	.word	0x40240000
 8004c24:	40140000 	.word	0x40140000
 8004c28:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8004c2a:	2a00      	cmp	r2, #0
 8004c2c:	f000 80db 	beq.w	8004de6 <_dtoa_r+0x8ce>
 8004c30:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004c32:	2a01      	cmp	r2, #1
 8004c34:	f300 80bf 	bgt.w	8004db6 <_dtoa_r+0x89e>
 8004c38:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004c3a:	2a00      	cmp	r2, #0
 8004c3c:	f000 80b7 	beq.w	8004dae <_dtoa_r+0x896>
 8004c40:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004c44:	4646      	mov	r6, r8
 8004c46:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004c48:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004c4a:	2101      	movs	r1, #1
 8004c4c:	441a      	add	r2, r3
 8004c4e:	4658      	mov	r0, fp
 8004c50:	4498      	add	r8, r3
 8004c52:	9209      	str	r2, [sp, #36]	@ 0x24
 8004c54:	f000 fc1a 	bl	800548c <__i2b>
 8004c58:	4605      	mov	r5, r0
 8004c5a:	b15e      	cbz	r6, 8004c74 <_dtoa_r+0x75c>
 8004c5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	dd08      	ble.n	8004c74 <_dtoa_r+0x75c>
 8004c62:	42b3      	cmp	r3, r6
 8004c64:	bfa8      	it	ge
 8004c66:	4633      	movge	r3, r6
 8004c68:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004c6a:	eba8 0803 	sub.w	r8, r8, r3
 8004c6e:	1af6      	subs	r6, r6, r3
 8004c70:	1ad3      	subs	r3, r2, r3
 8004c72:	9309      	str	r3, [sp, #36]	@ 0x24
 8004c74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c76:	b1f3      	cbz	r3, 8004cb6 <_dtoa_r+0x79e>
 8004c78:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	f000 80b7 	beq.w	8004dee <_dtoa_r+0x8d6>
 8004c80:	b18c      	cbz	r4, 8004ca6 <_dtoa_r+0x78e>
 8004c82:	4629      	mov	r1, r5
 8004c84:	4622      	mov	r2, r4
 8004c86:	4658      	mov	r0, fp
 8004c88:	f000 fcbe 	bl	8005608 <__pow5mult>
 8004c8c:	464a      	mov	r2, r9
 8004c8e:	4601      	mov	r1, r0
 8004c90:	4605      	mov	r5, r0
 8004c92:	4658      	mov	r0, fp
 8004c94:	f000 fc10 	bl	80054b8 <__multiply>
 8004c98:	4649      	mov	r1, r9
 8004c9a:	9004      	str	r0, [sp, #16]
 8004c9c:	4658      	mov	r0, fp
 8004c9e:	f000 fb41 	bl	8005324 <_Bfree>
 8004ca2:	9b04      	ldr	r3, [sp, #16]
 8004ca4:	4699      	mov	r9, r3
 8004ca6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004ca8:	1b1a      	subs	r2, r3, r4
 8004caa:	d004      	beq.n	8004cb6 <_dtoa_r+0x79e>
 8004cac:	4649      	mov	r1, r9
 8004cae:	4658      	mov	r0, fp
 8004cb0:	f000 fcaa 	bl	8005608 <__pow5mult>
 8004cb4:	4681      	mov	r9, r0
 8004cb6:	2101      	movs	r1, #1
 8004cb8:	4658      	mov	r0, fp
 8004cba:	f000 fbe7 	bl	800548c <__i2b>
 8004cbe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004cc0:	4604      	mov	r4, r0
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	f000 81c9 	beq.w	800505a <_dtoa_r+0xb42>
 8004cc8:	461a      	mov	r2, r3
 8004cca:	4601      	mov	r1, r0
 8004ccc:	4658      	mov	r0, fp
 8004cce:	f000 fc9b 	bl	8005608 <__pow5mult>
 8004cd2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004cd4:	4604      	mov	r4, r0
 8004cd6:	2b01      	cmp	r3, #1
 8004cd8:	f300 808f 	bgt.w	8004dfa <_dtoa_r+0x8e2>
 8004cdc:	9b02      	ldr	r3, [sp, #8]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	f040 8087 	bne.w	8004df2 <_dtoa_r+0x8da>
 8004ce4:	9b03      	ldr	r3, [sp, #12]
 8004ce6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	f040 8083 	bne.w	8004df6 <_dtoa_r+0x8de>
 8004cf0:	9b03      	ldr	r3, [sp, #12]
 8004cf2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004cf6:	0d1b      	lsrs	r3, r3, #20
 8004cf8:	051b      	lsls	r3, r3, #20
 8004cfa:	b12b      	cbz	r3, 8004d08 <_dtoa_r+0x7f0>
 8004cfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004cfe:	f108 0801 	add.w	r8, r8, #1
 8004d02:	3301      	adds	r3, #1
 8004d04:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d06:	2301      	movs	r3, #1
 8004d08:	930a      	str	r3, [sp, #40]	@ 0x28
 8004d0a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	f000 81aa 	beq.w	8005066 <_dtoa_r+0xb4e>
 8004d12:	6923      	ldr	r3, [r4, #16]
 8004d14:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004d18:	6918      	ldr	r0, [r3, #16]
 8004d1a:	f000 fb6b 	bl	80053f4 <__hi0bits>
 8004d1e:	f1c0 0020 	rsb	r0, r0, #32
 8004d22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d24:	4418      	add	r0, r3
 8004d26:	f010 001f 	ands.w	r0, r0, #31
 8004d2a:	d071      	beq.n	8004e10 <_dtoa_r+0x8f8>
 8004d2c:	f1c0 0320 	rsb	r3, r0, #32
 8004d30:	2b04      	cmp	r3, #4
 8004d32:	dd65      	ble.n	8004e00 <_dtoa_r+0x8e8>
 8004d34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d36:	f1c0 001c 	rsb	r0, r0, #28
 8004d3a:	4403      	add	r3, r0
 8004d3c:	4480      	add	r8, r0
 8004d3e:	4406      	add	r6, r0
 8004d40:	9309      	str	r3, [sp, #36]	@ 0x24
 8004d42:	f1b8 0f00 	cmp.w	r8, #0
 8004d46:	dd05      	ble.n	8004d54 <_dtoa_r+0x83c>
 8004d48:	4649      	mov	r1, r9
 8004d4a:	4642      	mov	r2, r8
 8004d4c:	4658      	mov	r0, fp
 8004d4e:	f000 fcb5 	bl	80056bc <__lshift>
 8004d52:	4681      	mov	r9, r0
 8004d54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	dd05      	ble.n	8004d66 <_dtoa_r+0x84e>
 8004d5a:	4621      	mov	r1, r4
 8004d5c:	461a      	mov	r2, r3
 8004d5e:	4658      	mov	r0, fp
 8004d60:	f000 fcac 	bl	80056bc <__lshift>
 8004d64:	4604      	mov	r4, r0
 8004d66:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d053      	beq.n	8004e14 <_dtoa_r+0x8fc>
 8004d6c:	4621      	mov	r1, r4
 8004d6e:	4648      	mov	r0, r9
 8004d70:	f000 fd10 	bl	8005794 <__mcmp>
 8004d74:	2800      	cmp	r0, #0
 8004d76:	da4d      	bge.n	8004e14 <_dtoa_r+0x8fc>
 8004d78:	1e7b      	subs	r3, r7, #1
 8004d7a:	4649      	mov	r1, r9
 8004d7c:	9304      	str	r3, [sp, #16]
 8004d7e:	220a      	movs	r2, #10
 8004d80:	2300      	movs	r3, #0
 8004d82:	4658      	mov	r0, fp
 8004d84:	f000 faf0 	bl	8005368 <__multadd>
 8004d88:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004d8a:	4681      	mov	r9, r0
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	f000 816c 	beq.w	800506a <_dtoa_r+0xb52>
 8004d92:	2300      	movs	r3, #0
 8004d94:	4629      	mov	r1, r5
 8004d96:	220a      	movs	r2, #10
 8004d98:	4658      	mov	r0, fp
 8004d9a:	f000 fae5 	bl	8005368 <__multadd>
 8004d9e:	9b08      	ldr	r3, [sp, #32]
 8004da0:	4605      	mov	r5, r0
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	dc61      	bgt.n	8004e6a <_dtoa_r+0x952>
 8004da6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004da8:	2b02      	cmp	r3, #2
 8004daa:	dc3b      	bgt.n	8004e24 <_dtoa_r+0x90c>
 8004dac:	e05d      	b.n	8004e6a <_dtoa_r+0x952>
 8004dae:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004db0:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004db4:	e746      	b.n	8004c44 <_dtoa_r+0x72c>
 8004db6:	9b07      	ldr	r3, [sp, #28]
 8004db8:	1e5c      	subs	r4, r3, #1
 8004dba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004dbc:	42a3      	cmp	r3, r4
 8004dbe:	bfbf      	itttt	lt
 8004dc0:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8004dc2:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8004dc4:	1ae3      	sublt	r3, r4, r3
 8004dc6:	18d2      	addlt	r2, r2, r3
 8004dc8:	bfa8      	it	ge
 8004dca:	1b1c      	subge	r4, r3, r4
 8004dcc:	9b07      	ldr	r3, [sp, #28]
 8004dce:	bfbe      	ittt	lt
 8004dd0:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8004dd2:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8004dd4:	2400      	movlt	r4, #0
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	bfb5      	itete	lt
 8004dda:	eba8 0603 	sublt.w	r6, r8, r3
 8004dde:	4646      	movge	r6, r8
 8004de0:	2300      	movlt	r3, #0
 8004de2:	9b07      	ldrge	r3, [sp, #28]
 8004de4:	e730      	b.n	8004c48 <_dtoa_r+0x730>
 8004de6:	4646      	mov	r6, r8
 8004de8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004dea:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8004dec:	e735      	b.n	8004c5a <_dtoa_r+0x742>
 8004dee:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004df0:	e75c      	b.n	8004cac <_dtoa_r+0x794>
 8004df2:	2300      	movs	r3, #0
 8004df4:	e788      	b.n	8004d08 <_dtoa_r+0x7f0>
 8004df6:	9b02      	ldr	r3, [sp, #8]
 8004df8:	e786      	b.n	8004d08 <_dtoa_r+0x7f0>
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	930a      	str	r3, [sp, #40]	@ 0x28
 8004dfe:	e788      	b.n	8004d12 <_dtoa_r+0x7fa>
 8004e00:	d09f      	beq.n	8004d42 <_dtoa_r+0x82a>
 8004e02:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004e04:	331c      	adds	r3, #28
 8004e06:	441a      	add	r2, r3
 8004e08:	4498      	add	r8, r3
 8004e0a:	441e      	add	r6, r3
 8004e0c:	9209      	str	r2, [sp, #36]	@ 0x24
 8004e0e:	e798      	b.n	8004d42 <_dtoa_r+0x82a>
 8004e10:	4603      	mov	r3, r0
 8004e12:	e7f6      	b.n	8004e02 <_dtoa_r+0x8ea>
 8004e14:	9b07      	ldr	r3, [sp, #28]
 8004e16:	9704      	str	r7, [sp, #16]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	dc20      	bgt.n	8004e5e <_dtoa_r+0x946>
 8004e1c:	9308      	str	r3, [sp, #32]
 8004e1e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004e20:	2b02      	cmp	r3, #2
 8004e22:	dd1e      	ble.n	8004e62 <_dtoa_r+0x94a>
 8004e24:	9b08      	ldr	r3, [sp, #32]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	f47f aebc 	bne.w	8004ba4 <_dtoa_r+0x68c>
 8004e2c:	4621      	mov	r1, r4
 8004e2e:	2205      	movs	r2, #5
 8004e30:	4658      	mov	r0, fp
 8004e32:	f000 fa99 	bl	8005368 <__multadd>
 8004e36:	4601      	mov	r1, r0
 8004e38:	4604      	mov	r4, r0
 8004e3a:	4648      	mov	r0, r9
 8004e3c:	f000 fcaa 	bl	8005794 <__mcmp>
 8004e40:	2800      	cmp	r0, #0
 8004e42:	f77f aeaf 	ble.w	8004ba4 <_dtoa_r+0x68c>
 8004e46:	2331      	movs	r3, #49	@ 0x31
 8004e48:	4656      	mov	r6, sl
 8004e4a:	f806 3b01 	strb.w	r3, [r6], #1
 8004e4e:	9b04      	ldr	r3, [sp, #16]
 8004e50:	3301      	adds	r3, #1
 8004e52:	9304      	str	r3, [sp, #16]
 8004e54:	e6aa      	b.n	8004bac <_dtoa_r+0x694>
 8004e56:	9c07      	ldr	r4, [sp, #28]
 8004e58:	9704      	str	r7, [sp, #16]
 8004e5a:	4625      	mov	r5, r4
 8004e5c:	e7f3      	b.n	8004e46 <_dtoa_r+0x92e>
 8004e5e:	9b07      	ldr	r3, [sp, #28]
 8004e60:	9308      	str	r3, [sp, #32]
 8004e62:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	f000 8104 	beq.w	8005072 <_dtoa_r+0xb5a>
 8004e6a:	2e00      	cmp	r6, #0
 8004e6c:	dd05      	ble.n	8004e7a <_dtoa_r+0x962>
 8004e6e:	4629      	mov	r1, r5
 8004e70:	4632      	mov	r2, r6
 8004e72:	4658      	mov	r0, fp
 8004e74:	f000 fc22 	bl	80056bc <__lshift>
 8004e78:	4605      	mov	r5, r0
 8004e7a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d05a      	beq.n	8004f36 <_dtoa_r+0xa1e>
 8004e80:	4658      	mov	r0, fp
 8004e82:	6869      	ldr	r1, [r5, #4]
 8004e84:	f000 fa0e 	bl	80052a4 <_Balloc>
 8004e88:	4606      	mov	r6, r0
 8004e8a:	b928      	cbnz	r0, 8004e98 <_dtoa_r+0x980>
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8004e92:	4b83      	ldr	r3, [pc, #524]	@ (80050a0 <_dtoa_r+0xb88>)
 8004e94:	f7ff bb54 	b.w	8004540 <_dtoa_r+0x28>
 8004e98:	692a      	ldr	r2, [r5, #16]
 8004e9a:	f105 010c 	add.w	r1, r5, #12
 8004e9e:	3202      	adds	r2, #2
 8004ea0:	0092      	lsls	r2, r2, #2
 8004ea2:	300c      	adds	r0, #12
 8004ea4:	f000 ffa8 	bl	8005df8 <memcpy>
 8004ea8:	2201      	movs	r2, #1
 8004eaa:	4631      	mov	r1, r6
 8004eac:	4658      	mov	r0, fp
 8004eae:	f000 fc05 	bl	80056bc <__lshift>
 8004eb2:	462f      	mov	r7, r5
 8004eb4:	4605      	mov	r5, r0
 8004eb6:	f10a 0301 	add.w	r3, sl, #1
 8004eba:	9307      	str	r3, [sp, #28]
 8004ebc:	9b08      	ldr	r3, [sp, #32]
 8004ebe:	4453      	add	r3, sl
 8004ec0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004ec2:	9b02      	ldr	r3, [sp, #8]
 8004ec4:	f003 0301 	and.w	r3, r3, #1
 8004ec8:	930a      	str	r3, [sp, #40]	@ 0x28
 8004eca:	9b07      	ldr	r3, [sp, #28]
 8004ecc:	4621      	mov	r1, r4
 8004ece:	3b01      	subs	r3, #1
 8004ed0:	4648      	mov	r0, r9
 8004ed2:	9302      	str	r3, [sp, #8]
 8004ed4:	f7ff fa97 	bl	8004406 <quorem>
 8004ed8:	4639      	mov	r1, r7
 8004eda:	9008      	str	r0, [sp, #32]
 8004edc:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8004ee0:	4648      	mov	r0, r9
 8004ee2:	f000 fc57 	bl	8005794 <__mcmp>
 8004ee6:	462a      	mov	r2, r5
 8004ee8:	9009      	str	r0, [sp, #36]	@ 0x24
 8004eea:	4621      	mov	r1, r4
 8004eec:	4658      	mov	r0, fp
 8004eee:	f000 fc6d 	bl	80057cc <__mdiff>
 8004ef2:	68c2      	ldr	r2, [r0, #12]
 8004ef4:	4606      	mov	r6, r0
 8004ef6:	bb02      	cbnz	r2, 8004f3a <_dtoa_r+0xa22>
 8004ef8:	4601      	mov	r1, r0
 8004efa:	4648      	mov	r0, r9
 8004efc:	f000 fc4a 	bl	8005794 <__mcmp>
 8004f00:	4602      	mov	r2, r0
 8004f02:	4631      	mov	r1, r6
 8004f04:	4658      	mov	r0, fp
 8004f06:	920c      	str	r2, [sp, #48]	@ 0x30
 8004f08:	f000 fa0c 	bl	8005324 <_Bfree>
 8004f0c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8004f0e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004f10:	9e07      	ldr	r6, [sp, #28]
 8004f12:	ea43 0102 	orr.w	r1, r3, r2
 8004f16:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004f18:	4319      	orrs	r1, r3
 8004f1a:	d110      	bne.n	8004f3e <_dtoa_r+0xa26>
 8004f1c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004f20:	d029      	beq.n	8004f76 <_dtoa_r+0xa5e>
 8004f22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	dd02      	ble.n	8004f2e <_dtoa_r+0xa16>
 8004f28:	9b08      	ldr	r3, [sp, #32]
 8004f2a:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8004f2e:	9b02      	ldr	r3, [sp, #8]
 8004f30:	f883 8000 	strb.w	r8, [r3]
 8004f34:	e63b      	b.n	8004bae <_dtoa_r+0x696>
 8004f36:	4628      	mov	r0, r5
 8004f38:	e7bb      	b.n	8004eb2 <_dtoa_r+0x99a>
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	e7e1      	b.n	8004f02 <_dtoa_r+0x9ea>
 8004f3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	db04      	blt.n	8004f4e <_dtoa_r+0xa36>
 8004f44:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8004f46:	430b      	orrs	r3, r1
 8004f48:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004f4a:	430b      	orrs	r3, r1
 8004f4c:	d120      	bne.n	8004f90 <_dtoa_r+0xa78>
 8004f4e:	2a00      	cmp	r2, #0
 8004f50:	dded      	ble.n	8004f2e <_dtoa_r+0xa16>
 8004f52:	4649      	mov	r1, r9
 8004f54:	2201      	movs	r2, #1
 8004f56:	4658      	mov	r0, fp
 8004f58:	f000 fbb0 	bl	80056bc <__lshift>
 8004f5c:	4621      	mov	r1, r4
 8004f5e:	4681      	mov	r9, r0
 8004f60:	f000 fc18 	bl	8005794 <__mcmp>
 8004f64:	2800      	cmp	r0, #0
 8004f66:	dc03      	bgt.n	8004f70 <_dtoa_r+0xa58>
 8004f68:	d1e1      	bne.n	8004f2e <_dtoa_r+0xa16>
 8004f6a:	f018 0f01 	tst.w	r8, #1
 8004f6e:	d0de      	beq.n	8004f2e <_dtoa_r+0xa16>
 8004f70:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004f74:	d1d8      	bne.n	8004f28 <_dtoa_r+0xa10>
 8004f76:	2339      	movs	r3, #57	@ 0x39
 8004f78:	9a02      	ldr	r2, [sp, #8]
 8004f7a:	7013      	strb	r3, [r2, #0]
 8004f7c:	4633      	mov	r3, r6
 8004f7e:	461e      	mov	r6, r3
 8004f80:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004f84:	3b01      	subs	r3, #1
 8004f86:	2a39      	cmp	r2, #57	@ 0x39
 8004f88:	d052      	beq.n	8005030 <_dtoa_r+0xb18>
 8004f8a:	3201      	adds	r2, #1
 8004f8c:	701a      	strb	r2, [r3, #0]
 8004f8e:	e60e      	b.n	8004bae <_dtoa_r+0x696>
 8004f90:	2a00      	cmp	r2, #0
 8004f92:	dd07      	ble.n	8004fa4 <_dtoa_r+0xa8c>
 8004f94:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004f98:	d0ed      	beq.n	8004f76 <_dtoa_r+0xa5e>
 8004f9a:	9a02      	ldr	r2, [sp, #8]
 8004f9c:	f108 0301 	add.w	r3, r8, #1
 8004fa0:	7013      	strb	r3, [r2, #0]
 8004fa2:	e604      	b.n	8004bae <_dtoa_r+0x696>
 8004fa4:	9b07      	ldr	r3, [sp, #28]
 8004fa6:	9a07      	ldr	r2, [sp, #28]
 8004fa8:	f803 8c01 	strb.w	r8, [r3, #-1]
 8004fac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d028      	beq.n	8005004 <_dtoa_r+0xaec>
 8004fb2:	4649      	mov	r1, r9
 8004fb4:	2300      	movs	r3, #0
 8004fb6:	220a      	movs	r2, #10
 8004fb8:	4658      	mov	r0, fp
 8004fba:	f000 f9d5 	bl	8005368 <__multadd>
 8004fbe:	42af      	cmp	r7, r5
 8004fc0:	4681      	mov	r9, r0
 8004fc2:	f04f 0300 	mov.w	r3, #0
 8004fc6:	f04f 020a 	mov.w	r2, #10
 8004fca:	4639      	mov	r1, r7
 8004fcc:	4658      	mov	r0, fp
 8004fce:	d107      	bne.n	8004fe0 <_dtoa_r+0xac8>
 8004fd0:	f000 f9ca 	bl	8005368 <__multadd>
 8004fd4:	4607      	mov	r7, r0
 8004fd6:	4605      	mov	r5, r0
 8004fd8:	9b07      	ldr	r3, [sp, #28]
 8004fda:	3301      	adds	r3, #1
 8004fdc:	9307      	str	r3, [sp, #28]
 8004fde:	e774      	b.n	8004eca <_dtoa_r+0x9b2>
 8004fe0:	f000 f9c2 	bl	8005368 <__multadd>
 8004fe4:	4629      	mov	r1, r5
 8004fe6:	4607      	mov	r7, r0
 8004fe8:	2300      	movs	r3, #0
 8004fea:	220a      	movs	r2, #10
 8004fec:	4658      	mov	r0, fp
 8004fee:	f000 f9bb 	bl	8005368 <__multadd>
 8004ff2:	4605      	mov	r5, r0
 8004ff4:	e7f0      	b.n	8004fd8 <_dtoa_r+0xac0>
 8004ff6:	9b08      	ldr	r3, [sp, #32]
 8004ff8:	2700      	movs	r7, #0
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	bfcc      	ite	gt
 8004ffe:	461e      	movgt	r6, r3
 8005000:	2601      	movle	r6, #1
 8005002:	4456      	add	r6, sl
 8005004:	4649      	mov	r1, r9
 8005006:	2201      	movs	r2, #1
 8005008:	4658      	mov	r0, fp
 800500a:	f000 fb57 	bl	80056bc <__lshift>
 800500e:	4621      	mov	r1, r4
 8005010:	4681      	mov	r9, r0
 8005012:	f000 fbbf 	bl	8005794 <__mcmp>
 8005016:	2800      	cmp	r0, #0
 8005018:	dcb0      	bgt.n	8004f7c <_dtoa_r+0xa64>
 800501a:	d102      	bne.n	8005022 <_dtoa_r+0xb0a>
 800501c:	f018 0f01 	tst.w	r8, #1
 8005020:	d1ac      	bne.n	8004f7c <_dtoa_r+0xa64>
 8005022:	4633      	mov	r3, r6
 8005024:	461e      	mov	r6, r3
 8005026:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800502a:	2a30      	cmp	r2, #48	@ 0x30
 800502c:	d0fa      	beq.n	8005024 <_dtoa_r+0xb0c>
 800502e:	e5be      	b.n	8004bae <_dtoa_r+0x696>
 8005030:	459a      	cmp	sl, r3
 8005032:	d1a4      	bne.n	8004f7e <_dtoa_r+0xa66>
 8005034:	9b04      	ldr	r3, [sp, #16]
 8005036:	3301      	adds	r3, #1
 8005038:	9304      	str	r3, [sp, #16]
 800503a:	2331      	movs	r3, #49	@ 0x31
 800503c:	f88a 3000 	strb.w	r3, [sl]
 8005040:	e5b5      	b.n	8004bae <_dtoa_r+0x696>
 8005042:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005044:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80050a4 <_dtoa_r+0xb8c>
 8005048:	b11b      	cbz	r3, 8005052 <_dtoa_r+0xb3a>
 800504a:	f10a 0308 	add.w	r3, sl, #8
 800504e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005050:	6013      	str	r3, [r2, #0]
 8005052:	4650      	mov	r0, sl
 8005054:	b017      	add	sp, #92	@ 0x5c
 8005056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800505a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800505c:	2b01      	cmp	r3, #1
 800505e:	f77f ae3d 	ble.w	8004cdc <_dtoa_r+0x7c4>
 8005062:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005064:	930a      	str	r3, [sp, #40]	@ 0x28
 8005066:	2001      	movs	r0, #1
 8005068:	e65b      	b.n	8004d22 <_dtoa_r+0x80a>
 800506a:	9b08      	ldr	r3, [sp, #32]
 800506c:	2b00      	cmp	r3, #0
 800506e:	f77f aed6 	ble.w	8004e1e <_dtoa_r+0x906>
 8005072:	4656      	mov	r6, sl
 8005074:	4621      	mov	r1, r4
 8005076:	4648      	mov	r0, r9
 8005078:	f7ff f9c5 	bl	8004406 <quorem>
 800507c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8005080:	9b08      	ldr	r3, [sp, #32]
 8005082:	f806 8b01 	strb.w	r8, [r6], #1
 8005086:	eba6 020a 	sub.w	r2, r6, sl
 800508a:	4293      	cmp	r3, r2
 800508c:	ddb3      	ble.n	8004ff6 <_dtoa_r+0xade>
 800508e:	4649      	mov	r1, r9
 8005090:	2300      	movs	r3, #0
 8005092:	220a      	movs	r2, #10
 8005094:	4658      	mov	r0, fp
 8005096:	f000 f967 	bl	8005368 <__multadd>
 800509a:	4681      	mov	r9, r0
 800509c:	e7ea      	b.n	8005074 <_dtoa_r+0xb5c>
 800509e:	bf00      	nop
 80050a0:	0800663e 	.word	0x0800663e
 80050a4:	080065c2 	.word	0x080065c2

080050a8 <_free_r>:
 80050a8:	b538      	push	{r3, r4, r5, lr}
 80050aa:	4605      	mov	r5, r0
 80050ac:	2900      	cmp	r1, #0
 80050ae:	d040      	beq.n	8005132 <_free_r+0x8a>
 80050b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80050b4:	1f0c      	subs	r4, r1, #4
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	bfb8      	it	lt
 80050ba:	18e4      	addlt	r4, r4, r3
 80050bc:	f000 f8e6 	bl	800528c <__malloc_lock>
 80050c0:	4a1c      	ldr	r2, [pc, #112]	@ (8005134 <_free_r+0x8c>)
 80050c2:	6813      	ldr	r3, [r2, #0]
 80050c4:	b933      	cbnz	r3, 80050d4 <_free_r+0x2c>
 80050c6:	6063      	str	r3, [r4, #4]
 80050c8:	6014      	str	r4, [r2, #0]
 80050ca:	4628      	mov	r0, r5
 80050cc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80050d0:	f000 b8e2 	b.w	8005298 <__malloc_unlock>
 80050d4:	42a3      	cmp	r3, r4
 80050d6:	d908      	bls.n	80050ea <_free_r+0x42>
 80050d8:	6820      	ldr	r0, [r4, #0]
 80050da:	1821      	adds	r1, r4, r0
 80050dc:	428b      	cmp	r3, r1
 80050de:	bf01      	itttt	eq
 80050e0:	6819      	ldreq	r1, [r3, #0]
 80050e2:	685b      	ldreq	r3, [r3, #4]
 80050e4:	1809      	addeq	r1, r1, r0
 80050e6:	6021      	streq	r1, [r4, #0]
 80050e8:	e7ed      	b.n	80050c6 <_free_r+0x1e>
 80050ea:	461a      	mov	r2, r3
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	b10b      	cbz	r3, 80050f4 <_free_r+0x4c>
 80050f0:	42a3      	cmp	r3, r4
 80050f2:	d9fa      	bls.n	80050ea <_free_r+0x42>
 80050f4:	6811      	ldr	r1, [r2, #0]
 80050f6:	1850      	adds	r0, r2, r1
 80050f8:	42a0      	cmp	r0, r4
 80050fa:	d10b      	bne.n	8005114 <_free_r+0x6c>
 80050fc:	6820      	ldr	r0, [r4, #0]
 80050fe:	4401      	add	r1, r0
 8005100:	1850      	adds	r0, r2, r1
 8005102:	4283      	cmp	r3, r0
 8005104:	6011      	str	r1, [r2, #0]
 8005106:	d1e0      	bne.n	80050ca <_free_r+0x22>
 8005108:	6818      	ldr	r0, [r3, #0]
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	4408      	add	r0, r1
 800510e:	6010      	str	r0, [r2, #0]
 8005110:	6053      	str	r3, [r2, #4]
 8005112:	e7da      	b.n	80050ca <_free_r+0x22>
 8005114:	d902      	bls.n	800511c <_free_r+0x74>
 8005116:	230c      	movs	r3, #12
 8005118:	602b      	str	r3, [r5, #0]
 800511a:	e7d6      	b.n	80050ca <_free_r+0x22>
 800511c:	6820      	ldr	r0, [r4, #0]
 800511e:	1821      	adds	r1, r4, r0
 8005120:	428b      	cmp	r3, r1
 8005122:	bf01      	itttt	eq
 8005124:	6819      	ldreq	r1, [r3, #0]
 8005126:	685b      	ldreq	r3, [r3, #4]
 8005128:	1809      	addeq	r1, r1, r0
 800512a:	6021      	streq	r1, [r4, #0]
 800512c:	6063      	str	r3, [r4, #4]
 800512e:	6054      	str	r4, [r2, #4]
 8005130:	e7cb      	b.n	80050ca <_free_r+0x22>
 8005132:	bd38      	pop	{r3, r4, r5, pc}
 8005134:	200003d0 	.word	0x200003d0

08005138 <malloc>:
 8005138:	4b02      	ldr	r3, [pc, #8]	@ (8005144 <malloc+0xc>)
 800513a:	4601      	mov	r1, r0
 800513c:	6818      	ldr	r0, [r3, #0]
 800513e:	f000 b825 	b.w	800518c <_malloc_r>
 8005142:	bf00      	nop
 8005144:	20000018 	.word	0x20000018

08005148 <sbrk_aligned>:
 8005148:	b570      	push	{r4, r5, r6, lr}
 800514a:	4e0f      	ldr	r6, [pc, #60]	@ (8005188 <sbrk_aligned+0x40>)
 800514c:	460c      	mov	r4, r1
 800514e:	6831      	ldr	r1, [r6, #0]
 8005150:	4605      	mov	r5, r0
 8005152:	b911      	cbnz	r1, 800515a <sbrk_aligned+0x12>
 8005154:	f000 fe40 	bl	8005dd8 <_sbrk_r>
 8005158:	6030      	str	r0, [r6, #0]
 800515a:	4621      	mov	r1, r4
 800515c:	4628      	mov	r0, r5
 800515e:	f000 fe3b 	bl	8005dd8 <_sbrk_r>
 8005162:	1c43      	adds	r3, r0, #1
 8005164:	d103      	bne.n	800516e <sbrk_aligned+0x26>
 8005166:	f04f 34ff 	mov.w	r4, #4294967295
 800516a:	4620      	mov	r0, r4
 800516c:	bd70      	pop	{r4, r5, r6, pc}
 800516e:	1cc4      	adds	r4, r0, #3
 8005170:	f024 0403 	bic.w	r4, r4, #3
 8005174:	42a0      	cmp	r0, r4
 8005176:	d0f8      	beq.n	800516a <sbrk_aligned+0x22>
 8005178:	1a21      	subs	r1, r4, r0
 800517a:	4628      	mov	r0, r5
 800517c:	f000 fe2c 	bl	8005dd8 <_sbrk_r>
 8005180:	3001      	adds	r0, #1
 8005182:	d1f2      	bne.n	800516a <sbrk_aligned+0x22>
 8005184:	e7ef      	b.n	8005166 <sbrk_aligned+0x1e>
 8005186:	bf00      	nop
 8005188:	200003cc 	.word	0x200003cc

0800518c <_malloc_r>:
 800518c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005190:	1ccd      	adds	r5, r1, #3
 8005192:	f025 0503 	bic.w	r5, r5, #3
 8005196:	3508      	adds	r5, #8
 8005198:	2d0c      	cmp	r5, #12
 800519a:	bf38      	it	cc
 800519c:	250c      	movcc	r5, #12
 800519e:	2d00      	cmp	r5, #0
 80051a0:	4606      	mov	r6, r0
 80051a2:	db01      	blt.n	80051a8 <_malloc_r+0x1c>
 80051a4:	42a9      	cmp	r1, r5
 80051a6:	d904      	bls.n	80051b2 <_malloc_r+0x26>
 80051a8:	230c      	movs	r3, #12
 80051aa:	6033      	str	r3, [r6, #0]
 80051ac:	2000      	movs	r0, #0
 80051ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80051b2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005288 <_malloc_r+0xfc>
 80051b6:	f000 f869 	bl	800528c <__malloc_lock>
 80051ba:	f8d8 3000 	ldr.w	r3, [r8]
 80051be:	461c      	mov	r4, r3
 80051c0:	bb44      	cbnz	r4, 8005214 <_malloc_r+0x88>
 80051c2:	4629      	mov	r1, r5
 80051c4:	4630      	mov	r0, r6
 80051c6:	f7ff ffbf 	bl	8005148 <sbrk_aligned>
 80051ca:	1c43      	adds	r3, r0, #1
 80051cc:	4604      	mov	r4, r0
 80051ce:	d158      	bne.n	8005282 <_malloc_r+0xf6>
 80051d0:	f8d8 4000 	ldr.w	r4, [r8]
 80051d4:	4627      	mov	r7, r4
 80051d6:	2f00      	cmp	r7, #0
 80051d8:	d143      	bne.n	8005262 <_malloc_r+0xd6>
 80051da:	2c00      	cmp	r4, #0
 80051dc:	d04b      	beq.n	8005276 <_malloc_r+0xea>
 80051de:	6823      	ldr	r3, [r4, #0]
 80051e0:	4639      	mov	r1, r7
 80051e2:	4630      	mov	r0, r6
 80051e4:	eb04 0903 	add.w	r9, r4, r3
 80051e8:	f000 fdf6 	bl	8005dd8 <_sbrk_r>
 80051ec:	4581      	cmp	r9, r0
 80051ee:	d142      	bne.n	8005276 <_malloc_r+0xea>
 80051f0:	6821      	ldr	r1, [r4, #0]
 80051f2:	4630      	mov	r0, r6
 80051f4:	1a6d      	subs	r5, r5, r1
 80051f6:	4629      	mov	r1, r5
 80051f8:	f7ff ffa6 	bl	8005148 <sbrk_aligned>
 80051fc:	3001      	adds	r0, #1
 80051fe:	d03a      	beq.n	8005276 <_malloc_r+0xea>
 8005200:	6823      	ldr	r3, [r4, #0]
 8005202:	442b      	add	r3, r5
 8005204:	6023      	str	r3, [r4, #0]
 8005206:	f8d8 3000 	ldr.w	r3, [r8]
 800520a:	685a      	ldr	r2, [r3, #4]
 800520c:	bb62      	cbnz	r2, 8005268 <_malloc_r+0xdc>
 800520e:	f8c8 7000 	str.w	r7, [r8]
 8005212:	e00f      	b.n	8005234 <_malloc_r+0xa8>
 8005214:	6822      	ldr	r2, [r4, #0]
 8005216:	1b52      	subs	r2, r2, r5
 8005218:	d420      	bmi.n	800525c <_malloc_r+0xd0>
 800521a:	2a0b      	cmp	r2, #11
 800521c:	d917      	bls.n	800524e <_malloc_r+0xc2>
 800521e:	1961      	adds	r1, r4, r5
 8005220:	42a3      	cmp	r3, r4
 8005222:	6025      	str	r5, [r4, #0]
 8005224:	bf18      	it	ne
 8005226:	6059      	strne	r1, [r3, #4]
 8005228:	6863      	ldr	r3, [r4, #4]
 800522a:	bf08      	it	eq
 800522c:	f8c8 1000 	streq.w	r1, [r8]
 8005230:	5162      	str	r2, [r4, r5]
 8005232:	604b      	str	r3, [r1, #4]
 8005234:	4630      	mov	r0, r6
 8005236:	f000 f82f 	bl	8005298 <__malloc_unlock>
 800523a:	f104 000b 	add.w	r0, r4, #11
 800523e:	1d23      	adds	r3, r4, #4
 8005240:	f020 0007 	bic.w	r0, r0, #7
 8005244:	1ac2      	subs	r2, r0, r3
 8005246:	bf1c      	itt	ne
 8005248:	1a1b      	subne	r3, r3, r0
 800524a:	50a3      	strne	r3, [r4, r2]
 800524c:	e7af      	b.n	80051ae <_malloc_r+0x22>
 800524e:	6862      	ldr	r2, [r4, #4]
 8005250:	42a3      	cmp	r3, r4
 8005252:	bf0c      	ite	eq
 8005254:	f8c8 2000 	streq.w	r2, [r8]
 8005258:	605a      	strne	r2, [r3, #4]
 800525a:	e7eb      	b.n	8005234 <_malloc_r+0xa8>
 800525c:	4623      	mov	r3, r4
 800525e:	6864      	ldr	r4, [r4, #4]
 8005260:	e7ae      	b.n	80051c0 <_malloc_r+0x34>
 8005262:	463c      	mov	r4, r7
 8005264:	687f      	ldr	r7, [r7, #4]
 8005266:	e7b6      	b.n	80051d6 <_malloc_r+0x4a>
 8005268:	461a      	mov	r2, r3
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	42a3      	cmp	r3, r4
 800526e:	d1fb      	bne.n	8005268 <_malloc_r+0xdc>
 8005270:	2300      	movs	r3, #0
 8005272:	6053      	str	r3, [r2, #4]
 8005274:	e7de      	b.n	8005234 <_malloc_r+0xa8>
 8005276:	230c      	movs	r3, #12
 8005278:	4630      	mov	r0, r6
 800527a:	6033      	str	r3, [r6, #0]
 800527c:	f000 f80c 	bl	8005298 <__malloc_unlock>
 8005280:	e794      	b.n	80051ac <_malloc_r+0x20>
 8005282:	6005      	str	r5, [r0, #0]
 8005284:	e7d6      	b.n	8005234 <_malloc_r+0xa8>
 8005286:	bf00      	nop
 8005288:	200003d0 	.word	0x200003d0

0800528c <__malloc_lock>:
 800528c:	4801      	ldr	r0, [pc, #4]	@ (8005294 <__malloc_lock+0x8>)
 800528e:	f7ff b8aa 	b.w	80043e6 <__retarget_lock_acquire_recursive>
 8005292:	bf00      	nop
 8005294:	200003c8 	.word	0x200003c8

08005298 <__malloc_unlock>:
 8005298:	4801      	ldr	r0, [pc, #4]	@ (80052a0 <__malloc_unlock+0x8>)
 800529a:	f7ff b8a5 	b.w	80043e8 <__retarget_lock_release_recursive>
 800529e:	bf00      	nop
 80052a0:	200003c8 	.word	0x200003c8

080052a4 <_Balloc>:
 80052a4:	b570      	push	{r4, r5, r6, lr}
 80052a6:	69c6      	ldr	r6, [r0, #28]
 80052a8:	4604      	mov	r4, r0
 80052aa:	460d      	mov	r5, r1
 80052ac:	b976      	cbnz	r6, 80052cc <_Balloc+0x28>
 80052ae:	2010      	movs	r0, #16
 80052b0:	f7ff ff42 	bl	8005138 <malloc>
 80052b4:	4602      	mov	r2, r0
 80052b6:	61e0      	str	r0, [r4, #28]
 80052b8:	b920      	cbnz	r0, 80052c4 <_Balloc+0x20>
 80052ba:	216b      	movs	r1, #107	@ 0x6b
 80052bc:	4b17      	ldr	r3, [pc, #92]	@ (800531c <_Balloc+0x78>)
 80052be:	4818      	ldr	r0, [pc, #96]	@ (8005320 <_Balloc+0x7c>)
 80052c0:	f000 fda8 	bl	8005e14 <__assert_func>
 80052c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80052c8:	6006      	str	r6, [r0, #0]
 80052ca:	60c6      	str	r6, [r0, #12]
 80052cc:	69e6      	ldr	r6, [r4, #28]
 80052ce:	68f3      	ldr	r3, [r6, #12]
 80052d0:	b183      	cbz	r3, 80052f4 <_Balloc+0x50>
 80052d2:	69e3      	ldr	r3, [r4, #28]
 80052d4:	68db      	ldr	r3, [r3, #12]
 80052d6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80052da:	b9b8      	cbnz	r0, 800530c <_Balloc+0x68>
 80052dc:	2101      	movs	r1, #1
 80052de:	fa01 f605 	lsl.w	r6, r1, r5
 80052e2:	1d72      	adds	r2, r6, #5
 80052e4:	4620      	mov	r0, r4
 80052e6:	0092      	lsls	r2, r2, #2
 80052e8:	f000 fdb2 	bl	8005e50 <_calloc_r>
 80052ec:	b160      	cbz	r0, 8005308 <_Balloc+0x64>
 80052ee:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80052f2:	e00e      	b.n	8005312 <_Balloc+0x6e>
 80052f4:	2221      	movs	r2, #33	@ 0x21
 80052f6:	2104      	movs	r1, #4
 80052f8:	4620      	mov	r0, r4
 80052fa:	f000 fda9 	bl	8005e50 <_calloc_r>
 80052fe:	69e3      	ldr	r3, [r4, #28]
 8005300:	60f0      	str	r0, [r6, #12]
 8005302:	68db      	ldr	r3, [r3, #12]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d1e4      	bne.n	80052d2 <_Balloc+0x2e>
 8005308:	2000      	movs	r0, #0
 800530a:	bd70      	pop	{r4, r5, r6, pc}
 800530c:	6802      	ldr	r2, [r0, #0]
 800530e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005312:	2300      	movs	r3, #0
 8005314:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005318:	e7f7      	b.n	800530a <_Balloc+0x66>
 800531a:	bf00      	nop
 800531c:	080065cf 	.word	0x080065cf
 8005320:	0800664f 	.word	0x0800664f

08005324 <_Bfree>:
 8005324:	b570      	push	{r4, r5, r6, lr}
 8005326:	69c6      	ldr	r6, [r0, #28]
 8005328:	4605      	mov	r5, r0
 800532a:	460c      	mov	r4, r1
 800532c:	b976      	cbnz	r6, 800534c <_Bfree+0x28>
 800532e:	2010      	movs	r0, #16
 8005330:	f7ff ff02 	bl	8005138 <malloc>
 8005334:	4602      	mov	r2, r0
 8005336:	61e8      	str	r0, [r5, #28]
 8005338:	b920      	cbnz	r0, 8005344 <_Bfree+0x20>
 800533a:	218f      	movs	r1, #143	@ 0x8f
 800533c:	4b08      	ldr	r3, [pc, #32]	@ (8005360 <_Bfree+0x3c>)
 800533e:	4809      	ldr	r0, [pc, #36]	@ (8005364 <_Bfree+0x40>)
 8005340:	f000 fd68 	bl	8005e14 <__assert_func>
 8005344:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005348:	6006      	str	r6, [r0, #0]
 800534a:	60c6      	str	r6, [r0, #12]
 800534c:	b13c      	cbz	r4, 800535e <_Bfree+0x3a>
 800534e:	69eb      	ldr	r3, [r5, #28]
 8005350:	6862      	ldr	r2, [r4, #4]
 8005352:	68db      	ldr	r3, [r3, #12]
 8005354:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005358:	6021      	str	r1, [r4, #0]
 800535a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800535e:	bd70      	pop	{r4, r5, r6, pc}
 8005360:	080065cf 	.word	0x080065cf
 8005364:	0800664f 	.word	0x0800664f

08005368 <__multadd>:
 8005368:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800536c:	4607      	mov	r7, r0
 800536e:	460c      	mov	r4, r1
 8005370:	461e      	mov	r6, r3
 8005372:	2000      	movs	r0, #0
 8005374:	690d      	ldr	r5, [r1, #16]
 8005376:	f101 0c14 	add.w	ip, r1, #20
 800537a:	f8dc 3000 	ldr.w	r3, [ip]
 800537e:	3001      	adds	r0, #1
 8005380:	b299      	uxth	r1, r3
 8005382:	fb02 6101 	mla	r1, r2, r1, r6
 8005386:	0c1e      	lsrs	r6, r3, #16
 8005388:	0c0b      	lsrs	r3, r1, #16
 800538a:	fb02 3306 	mla	r3, r2, r6, r3
 800538e:	b289      	uxth	r1, r1
 8005390:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005394:	4285      	cmp	r5, r0
 8005396:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800539a:	f84c 1b04 	str.w	r1, [ip], #4
 800539e:	dcec      	bgt.n	800537a <__multadd+0x12>
 80053a0:	b30e      	cbz	r6, 80053e6 <__multadd+0x7e>
 80053a2:	68a3      	ldr	r3, [r4, #8]
 80053a4:	42ab      	cmp	r3, r5
 80053a6:	dc19      	bgt.n	80053dc <__multadd+0x74>
 80053a8:	6861      	ldr	r1, [r4, #4]
 80053aa:	4638      	mov	r0, r7
 80053ac:	3101      	adds	r1, #1
 80053ae:	f7ff ff79 	bl	80052a4 <_Balloc>
 80053b2:	4680      	mov	r8, r0
 80053b4:	b928      	cbnz	r0, 80053c2 <__multadd+0x5a>
 80053b6:	4602      	mov	r2, r0
 80053b8:	21ba      	movs	r1, #186	@ 0xba
 80053ba:	4b0c      	ldr	r3, [pc, #48]	@ (80053ec <__multadd+0x84>)
 80053bc:	480c      	ldr	r0, [pc, #48]	@ (80053f0 <__multadd+0x88>)
 80053be:	f000 fd29 	bl	8005e14 <__assert_func>
 80053c2:	6922      	ldr	r2, [r4, #16]
 80053c4:	f104 010c 	add.w	r1, r4, #12
 80053c8:	3202      	adds	r2, #2
 80053ca:	0092      	lsls	r2, r2, #2
 80053cc:	300c      	adds	r0, #12
 80053ce:	f000 fd13 	bl	8005df8 <memcpy>
 80053d2:	4621      	mov	r1, r4
 80053d4:	4638      	mov	r0, r7
 80053d6:	f7ff ffa5 	bl	8005324 <_Bfree>
 80053da:	4644      	mov	r4, r8
 80053dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80053e0:	3501      	adds	r5, #1
 80053e2:	615e      	str	r6, [r3, #20]
 80053e4:	6125      	str	r5, [r4, #16]
 80053e6:	4620      	mov	r0, r4
 80053e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80053ec:	0800663e 	.word	0x0800663e
 80053f0:	0800664f 	.word	0x0800664f

080053f4 <__hi0bits>:
 80053f4:	4603      	mov	r3, r0
 80053f6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80053fa:	bf3a      	itte	cc
 80053fc:	0403      	lslcc	r3, r0, #16
 80053fe:	2010      	movcc	r0, #16
 8005400:	2000      	movcs	r0, #0
 8005402:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005406:	bf3c      	itt	cc
 8005408:	021b      	lslcc	r3, r3, #8
 800540a:	3008      	addcc	r0, #8
 800540c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005410:	bf3c      	itt	cc
 8005412:	011b      	lslcc	r3, r3, #4
 8005414:	3004      	addcc	r0, #4
 8005416:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800541a:	bf3c      	itt	cc
 800541c:	009b      	lslcc	r3, r3, #2
 800541e:	3002      	addcc	r0, #2
 8005420:	2b00      	cmp	r3, #0
 8005422:	db05      	blt.n	8005430 <__hi0bits+0x3c>
 8005424:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8005428:	f100 0001 	add.w	r0, r0, #1
 800542c:	bf08      	it	eq
 800542e:	2020      	moveq	r0, #32
 8005430:	4770      	bx	lr

08005432 <__lo0bits>:
 8005432:	6803      	ldr	r3, [r0, #0]
 8005434:	4602      	mov	r2, r0
 8005436:	f013 0007 	ands.w	r0, r3, #7
 800543a:	d00b      	beq.n	8005454 <__lo0bits+0x22>
 800543c:	07d9      	lsls	r1, r3, #31
 800543e:	d421      	bmi.n	8005484 <__lo0bits+0x52>
 8005440:	0798      	lsls	r0, r3, #30
 8005442:	bf49      	itett	mi
 8005444:	085b      	lsrmi	r3, r3, #1
 8005446:	089b      	lsrpl	r3, r3, #2
 8005448:	2001      	movmi	r0, #1
 800544a:	6013      	strmi	r3, [r2, #0]
 800544c:	bf5c      	itt	pl
 800544e:	2002      	movpl	r0, #2
 8005450:	6013      	strpl	r3, [r2, #0]
 8005452:	4770      	bx	lr
 8005454:	b299      	uxth	r1, r3
 8005456:	b909      	cbnz	r1, 800545c <__lo0bits+0x2a>
 8005458:	2010      	movs	r0, #16
 800545a:	0c1b      	lsrs	r3, r3, #16
 800545c:	b2d9      	uxtb	r1, r3
 800545e:	b909      	cbnz	r1, 8005464 <__lo0bits+0x32>
 8005460:	3008      	adds	r0, #8
 8005462:	0a1b      	lsrs	r3, r3, #8
 8005464:	0719      	lsls	r1, r3, #28
 8005466:	bf04      	itt	eq
 8005468:	091b      	lsreq	r3, r3, #4
 800546a:	3004      	addeq	r0, #4
 800546c:	0799      	lsls	r1, r3, #30
 800546e:	bf04      	itt	eq
 8005470:	089b      	lsreq	r3, r3, #2
 8005472:	3002      	addeq	r0, #2
 8005474:	07d9      	lsls	r1, r3, #31
 8005476:	d403      	bmi.n	8005480 <__lo0bits+0x4e>
 8005478:	085b      	lsrs	r3, r3, #1
 800547a:	f100 0001 	add.w	r0, r0, #1
 800547e:	d003      	beq.n	8005488 <__lo0bits+0x56>
 8005480:	6013      	str	r3, [r2, #0]
 8005482:	4770      	bx	lr
 8005484:	2000      	movs	r0, #0
 8005486:	4770      	bx	lr
 8005488:	2020      	movs	r0, #32
 800548a:	4770      	bx	lr

0800548c <__i2b>:
 800548c:	b510      	push	{r4, lr}
 800548e:	460c      	mov	r4, r1
 8005490:	2101      	movs	r1, #1
 8005492:	f7ff ff07 	bl	80052a4 <_Balloc>
 8005496:	4602      	mov	r2, r0
 8005498:	b928      	cbnz	r0, 80054a6 <__i2b+0x1a>
 800549a:	f240 1145 	movw	r1, #325	@ 0x145
 800549e:	4b04      	ldr	r3, [pc, #16]	@ (80054b0 <__i2b+0x24>)
 80054a0:	4804      	ldr	r0, [pc, #16]	@ (80054b4 <__i2b+0x28>)
 80054a2:	f000 fcb7 	bl	8005e14 <__assert_func>
 80054a6:	2301      	movs	r3, #1
 80054a8:	6144      	str	r4, [r0, #20]
 80054aa:	6103      	str	r3, [r0, #16]
 80054ac:	bd10      	pop	{r4, pc}
 80054ae:	bf00      	nop
 80054b0:	0800663e 	.word	0x0800663e
 80054b4:	0800664f 	.word	0x0800664f

080054b8 <__multiply>:
 80054b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054bc:	4614      	mov	r4, r2
 80054be:	690a      	ldr	r2, [r1, #16]
 80054c0:	6923      	ldr	r3, [r4, #16]
 80054c2:	460f      	mov	r7, r1
 80054c4:	429a      	cmp	r2, r3
 80054c6:	bfa2      	ittt	ge
 80054c8:	4623      	movge	r3, r4
 80054ca:	460c      	movge	r4, r1
 80054cc:	461f      	movge	r7, r3
 80054ce:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80054d2:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80054d6:	68a3      	ldr	r3, [r4, #8]
 80054d8:	6861      	ldr	r1, [r4, #4]
 80054da:	eb0a 0609 	add.w	r6, sl, r9
 80054de:	42b3      	cmp	r3, r6
 80054e0:	b085      	sub	sp, #20
 80054e2:	bfb8      	it	lt
 80054e4:	3101      	addlt	r1, #1
 80054e6:	f7ff fedd 	bl	80052a4 <_Balloc>
 80054ea:	b930      	cbnz	r0, 80054fa <__multiply+0x42>
 80054ec:	4602      	mov	r2, r0
 80054ee:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80054f2:	4b43      	ldr	r3, [pc, #268]	@ (8005600 <__multiply+0x148>)
 80054f4:	4843      	ldr	r0, [pc, #268]	@ (8005604 <__multiply+0x14c>)
 80054f6:	f000 fc8d 	bl	8005e14 <__assert_func>
 80054fa:	f100 0514 	add.w	r5, r0, #20
 80054fe:	462b      	mov	r3, r5
 8005500:	2200      	movs	r2, #0
 8005502:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005506:	4543      	cmp	r3, r8
 8005508:	d321      	bcc.n	800554e <__multiply+0x96>
 800550a:	f107 0114 	add.w	r1, r7, #20
 800550e:	f104 0214 	add.w	r2, r4, #20
 8005512:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8005516:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800551a:	9302      	str	r3, [sp, #8]
 800551c:	1b13      	subs	r3, r2, r4
 800551e:	3b15      	subs	r3, #21
 8005520:	f023 0303 	bic.w	r3, r3, #3
 8005524:	3304      	adds	r3, #4
 8005526:	f104 0715 	add.w	r7, r4, #21
 800552a:	42ba      	cmp	r2, r7
 800552c:	bf38      	it	cc
 800552e:	2304      	movcc	r3, #4
 8005530:	9301      	str	r3, [sp, #4]
 8005532:	9b02      	ldr	r3, [sp, #8]
 8005534:	9103      	str	r1, [sp, #12]
 8005536:	428b      	cmp	r3, r1
 8005538:	d80c      	bhi.n	8005554 <__multiply+0x9c>
 800553a:	2e00      	cmp	r6, #0
 800553c:	dd03      	ble.n	8005546 <__multiply+0x8e>
 800553e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005542:	2b00      	cmp	r3, #0
 8005544:	d05a      	beq.n	80055fc <__multiply+0x144>
 8005546:	6106      	str	r6, [r0, #16]
 8005548:	b005      	add	sp, #20
 800554a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800554e:	f843 2b04 	str.w	r2, [r3], #4
 8005552:	e7d8      	b.n	8005506 <__multiply+0x4e>
 8005554:	f8b1 a000 	ldrh.w	sl, [r1]
 8005558:	f1ba 0f00 	cmp.w	sl, #0
 800555c:	d023      	beq.n	80055a6 <__multiply+0xee>
 800555e:	46a9      	mov	r9, r5
 8005560:	f04f 0c00 	mov.w	ip, #0
 8005564:	f104 0e14 	add.w	lr, r4, #20
 8005568:	f85e 7b04 	ldr.w	r7, [lr], #4
 800556c:	f8d9 3000 	ldr.w	r3, [r9]
 8005570:	fa1f fb87 	uxth.w	fp, r7
 8005574:	b29b      	uxth	r3, r3
 8005576:	fb0a 330b 	mla	r3, sl, fp, r3
 800557a:	4463      	add	r3, ip
 800557c:	f8d9 c000 	ldr.w	ip, [r9]
 8005580:	0c3f      	lsrs	r7, r7, #16
 8005582:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8005586:	fb0a c707 	mla	r7, sl, r7, ip
 800558a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800558e:	b29b      	uxth	r3, r3
 8005590:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8005594:	4572      	cmp	r2, lr
 8005596:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800559a:	f849 3b04 	str.w	r3, [r9], #4
 800559e:	d8e3      	bhi.n	8005568 <__multiply+0xb0>
 80055a0:	9b01      	ldr	r3, [sp, #4]
 80055a2:	f845 c003 	str.w	ip, [r5, r3]
 80055a6:	9b03      	ldr	r3, [sp, #12]
 80055a8:	3104      	adds	r1, #4
 80055aa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80055ae:	f1b9 0f00 	cmp.w	r9, #0
 80055b2:	d021      	beq.n	80055f8 <__multiply+0x140>
 80055b4:	46ae      	mov	lr, r5
 80055b6:	f04f 0a00 	mov.w	sl, #0
 80055ba:	682b      	ldr	r3, [r5, #0]
 80055bc:	f104 0c14 	add.w	ip, r4, #20
 80055c0:	f8bc b000 	ldrh.w	fp, [ip]
 80055c4:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80055c8:	b29b      	uxth	r3, r3
 80055ca:	fb09 770b 	mla	r7, r9, fp, r7
 80055ce:	4457      	add	r7, sl
 80055d0:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80055d4:	f84e 3b04 	str.w	r3, [lr], #4
 80055d8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80055dc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80055e0:	f8be 3000 	ldrh.w	r3, [lr]
 80055e4:	4562      	cmp	r2, ip
 80055e6:	fb09 330a 	mla	r3, r9, sl, r3
 80055ea:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80055ee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80055f2:	d8e5      	bhi.n	80055c0 <__multiply+0x108>
 80055f4:	9f01      	ldr	r7, [sp, #4]
 80055f6:	51eb      	str	r3, [r5, r7]
 80055f8:	3504      	adds	r5, #4
 80055fa:	e79a      	b.n	8005532 <__multiply+0x7a>
 80055fc:	3e01      	subs	r6, #1
 80055fe:	e79c      	b.n	800553a <__multiply+0x82>
 8005600:	0800663e 	.word	0x0800663e
 8005604:	0800664f 	.word	0x0800664f

08005608 <__pow5mult>:
 8005608:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800560c:	4615      	mov	r5, r2
 800560e:	f012 0203 	ands.w	r2, r2, #3
 8005612:	4607      	mov	r7, r0
 8005614:	460e      	mov	r6, r1
 8005616:	d007      	beq.n	8005628 <__pow5mult+0x20>
 8005618:	4c25      	ldr	r4, [pc, #148]	@ (80056b0 <__pow5mult+0xa8>)
 800561a:	3a01      	subs	r2, #1
 800561c:	2300      	movs	r3, #0
 800561e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005622:	f7ff fea1 	bl	8005368 <__multadd>
 8005626:	4606      	mov	r6, r0
 8005628:	10ad      	asrs	r5, r5, #2
 800562a:	d03d      	beq.n	80056a8 <__pow5mult+0xa0>
 800562c:	69fc      	ldr	r4, [r7, #28]
 800562e:	b97c      	cbnz	r4, 8005650 <__pow5mult+0x48>
 8005630:	2010      	movs	r0, #16
 8005632:	f7ff fd81 	bl	8005138 <malloc>
 8005636:	4602      	mov	r2, r0
 8005638:	61f8      	str	r0, [r7, #28]
 800563a:	b928      	cbnz	r0, 8005648 <__pow5mult+0x40>
 800563c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8005640:	4b1c      	ldr	r3, [pc, #112]	@ (80056b4 <__pow5mult+0xac>)
 8005642:	481d      	ldr	r0, [pc, #116]	@ (80056b8 <__pow5mult+0xb0>)
 8005644:	f000 fbe6 	bl	8005e14 <__assert_func>
 8005648:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800564c:	6004      	str	r4, [r0, #0]
 800564e:	60c4      	str	r4, [r0, #12]
 8005650:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8005654:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005658:	b94c      	cbnz	r4, 800566e <__pow5mult+0x66>
 800565a:	f240 2171 	movw	r1, #625	@ 0x271
 800565e:	4638      	mov	r0, r7
 8005660:	f7ff ff14 	bl	800548c <__i2b>
 8005664:	2300      	movs	r3, #0
 8005666:	4604      	mov	r4, r0
 8005668:	f8c8 0008 	str.w	r0, [r8, #8]
 800566c:	6003      	str	r3, [r0, #0]
 800566e:	f04f 0900 	mov.w	r9, #0
 8005672:	07eb      	lsls	r3, r5, #31
 8005674:	d50a      	bpl.n	800568c <__pow5mult+0x84>
 8005676:	4631      	mov	r1, r6
 8005678:	4622      	mov	r2, r4
 800567a:	4638      	mov	r0, r7
 800567c:	f7ff ff1c 	bl	80054b8 <__multiply>
 8005680:	4680      	mov	r8, r0
 8005682:	4631      	mov	r1, r6
 8005684:	4638      	mov	r0, r7
 8005686:	f7ff fe4d 	bl	8005324 <_Bfree>
 800568a:	4646      	mov	r6, r8
 800568c:	106d      	asrs	r5, r5, #1
 800568e:	d00b      	beq.n	80056a8 <__pow5mult+0xa0>
 8005690:	6820      	ldr	r0, [r4, #0]
 8005692:	b938      	cbnz	r0, 80056a4 <__pow5mult+0x9c>
 8005694:	4622      	mov	r2, r4
 8005696:	4621      	mov	r1, r4
 8005698:	4638      	mov	r0, r7
 800569a:	f7ff ff0d 	bl	80054b8 <__multiply>
 800569e:	6020      	str	r0, [r4, #0]
 80056a0:	f8c0 9000 	str.w	r9, [r0]
 80056a4:	4604      	mov	r4, r0
 80056a6:	e7e4      	b.n	8005672 <__pow5mult+0x6a>
 80056a8:	4630      	mov	r0, r6
 80056aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056ae:	bf00      	nop
 80056b0:	080066a8 	.word	0x080066a8
 80056b4:	080065cf 	.word	0x080065cf
 80056b8:	0800664f 	.word	0x0800664f

080056bc <__lshift>:
 80056bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056c0:	460c      	mov	r4, r1
 80056c2:	4607      	mov	r7, r0
 80056c4:	4691      	mov	r9, r2
 80056c6:	6923      	ldr	r3, [r4, #16]
 80056c8:	6849      	ldr	r1, [r1, #4]
 80056ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80056ce:	68a3      	ldr	r3, [r4, #8]
 80056d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80056d4:	f108 0601 	add.w	r6, r8, #1
 80056d8:	42b3      	cmp	r3, r6
 80056da:	db0b      	blt.n	80056f4 <__lshift+0x38>
 80056dc:	4638      	mov	r0, r7
 80056de:	f7ff fde1 	bl	80052a4 <_Balloc>
 80056e2:	4605      	mov	r5, r0
 80056e4:	b948      	cbnz	r0, 80056fa <__lshift+0x3e>
 80056e6:	4602      	mov	r2, r0
 80056e8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80056ec:	4b27      	ldr	r3, [pc, #156]	@ (800578c <__lshift+0xd0>)
 80056ee:	4828      	ldr	r0, [pc, #160]	@ (8005790 <__lshift+0xd4>)
 80056f0:	f000 fb90 	bl	8005e14 <__assert_func>
 80056f4:	3101      	adds	r1, #1
 80056f6:	005b      	lsls	r3, r3, #1
 80056f8:	e7ee      	b.n	80056d8 <__lshift+0x1c>
 80056fa:	2300      	movs	r3, #0
 80056fc:	f100 0114 	add.w	r1, r0, #20
 8005700:	f100 0210 	add.w	r2, r0, #16
 8005704:	4618      	mov	r0, r3
 8005706:	4553      	cmp	r3, sl
 8005708:	db33      	blt.n	8005772 <__lshift+0xb6>
 800570a:	6920      	ldr	r0, [r4, #16]
 800570c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005710:	f104 0314 	add.w	r3, r4, #20
 8005714:	f019 091f 	ands.w	r9, r9, #31
 8005718:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800571c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8005720:	d02b      	beq.n	800577a <__lshift+0xbe>
 8005722:	468a      	mov	sl, r1
 8005724:	2200      	movs	r2, #0
 8005726:	f1c9 0e20 	rsb	lr, r9, #32
 800572a:	6818      	ldr	r0, [r3, #0]
 800572c:	fa00 f009 	lsl.w	r0, r0, r9
 8005730:	4310      	orrs	r0, r2
 8005732:	f84a 0b04 	str.w	r0, [sl], #4
 8005736:	f853 2b04 	ldr.w	r2, [r3], #4
 800573a:	459c      	cmp	ip, r3
 800573c:	fa22 f20e 	lsr.w	r2, r2, lr
 8005740:	d8f3      	bhi.n	800572a <__lshift+0x6e>
 8005742:	ebac 0304 	sub.w	r3, ip, r4
 8005746:	3b15      	subs	r3, #21
 8005748:	f023 0303 	bic.w	r3, r3, #3
 800574c:	3304      	adds	r3, #4
 800574e:	f104 0015 	add.w	r0, r4, #21
 8005752:	4584      	cmp	ip, r0
 8005754:	bf38      	it	cc
 8005756:	2304      	movcc	r3, #4
 8005758:	50ca      	str	r2, [r1, r3]
 800575a:	b10a      	cbz	r2, 8005760 <__lshift+0xa4>
 800575c:	f108 0602 	add.w	r6, r8, #2
 8005760:	3e01      	subs	r6, #1
 8005762:	4638      	mov	r0, r7
 8005764:	4621      	mov	r1, r4
 8005766:	612e      	str	r6, [r5, #16]
 8005768:	f7ff fddc 	bl	8005324 <_Bfree>
 800576c:	4628      	mov	r0, r5
 800576e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005772:	f842 0f04 	str.w	r0, [r2, #4]!
 8005776:	3301      	adds	r3, #1
 8005778:	e7c5      	b.n	8005706 <__lshift+0x4a>
 800577a:	3904      	subs	r1, #4
 800577c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005780:	459c      	cmp	ip, r3
 8005782:	f841 2f04 	str.w	r2, [r1, #4]!
 8005786:	d8f9      	bhi.n	800577c <__lshift+0xc0>
 8005788:	e7ea      	b.n	8005760 <__lshift+0xa4>
 800578a:	bf00      	nop
 800578c:	0800663e 	.word	0x0800663e
 8005790:	0800664f 	.word	0x0800664f

08005794 <__mcmp>:
 8005794:	4603      	mov	r3, r0
 8005796:	690a      	ldr	r2, [r1, #16]
 8005798:	6900      	ldr	r0, [r0, #16]
 800579a:	b530      	push	{r4, r5, lr}
 800579c:	1a80      	subs	r0, r0, r2
 800579e:	d10e      	bne.n	80057be <__mcmp+0x2a>
 80057a0:	3314      	adds	r3, #20
 80057a2:	3114      	adds	r1, #20
 80057a4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80057a8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80057ac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80057b0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80057b4:	4295      	cmp	r5, r2
 80057b6:	d003      	beq.n	80057c0 <__mcmp+0x2c>
 80057b8:	d205      	bcs.n	80057c6 <__mcmp+0x32>
 80057ba:	f04f 30ff 	mov.w	r0, #4294967295
 80057be:	bd30      	pop	{r4, r5, pc}
 80057c0:	42a3      	cmp	r3, r4
 80057c2:	d3f3      	bcc.n	80057ac <__mcmp+0x18>
 80057c4:	e7fb      	b.n	80057be <__mcmp+0x2a>
 80057c6:	2001      	movs	r0, #1
 80057c8:	e7f9      	b.n	80057be <__mcmp+0x2a>
	...

080057cc <__mdiff>:
 80057cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057d0:	4689      	mov	r9, r1
 80057d2:	4606      	mov	r6, r0
 80057d4:	4611      	mov	r1, r2
 80057d6:	4648      	mov	r0, r9
 80057d8:	4614      	mov	r4, r2
 80057da:	f7ff ffdb 	bl	8005794 <__mcmp>
 80057de:	1e05      	subs	r5, r0, #0
 80057e0:	d112      	bne.n	8005808 <__mdiff+0x3c>
 80057e2:	4629      	mov	r1, r5
 80057e4:	4630      	mov	r0, r6
 80057e6:	f7ff fd5d 	bl	80052a4 <_Balloc>
 80057ea:	4602      	mov	r2, r0
 80057ec:	b928      	cbnz	r0, 80057fa <__mdiff+0x2e>
 80057ee:	f240 2137 	movw	r1, #567	@ 0x237
 80057f2:	4b3e      	ldr	r3, [pc, #248]	@ (80058ec <__mdiff+0x120>)
 80057f4:	483e      	ldr	r0, [pc, #248]	@ (80058f0 <__mdiff+0x124>)
 80057f6:	f000 fb0d 	bl	8005e14 <__assert_func>
 80057fa:	2301      	movs	r3, #1
 80057fc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005800:	4610      	mov	r0, r2
 8005802:	b003      	add	sp, #12
 8005804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005808:	bfbc      	itt	lt
 800580a:	464b      	movlt	r3, r9
 800580c:	46a1      	movlt	r9, r4
 800580e:	4630      	mov	r0, r6
 8005810:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005814:	bfba      	itte	lt
 8005816:	461c      	movlt	r4, r3
 8005818:	2501      	movlt	r5, #1
 800581a:	2500      	movge	r5, #0
 800581c:	f7ff fd42 	bl	80052a4 <_Balloc>
 8005820:	4602      	mov	r2, r0
 8005822:	b918      	cbnz	r0, 800582c <__mdiff+0x60>
 8005824:	f240 2145 	movw	r1, #581	@ 0x245
 8005828:	4b30      	ldr	r3, [pc, #192]	@ (80058ec <__mdiff+0x120>)
 800582a:	e7e3      	b.n	80057f4 <__mdiff+0x28>
 800582c:	f100 0b14 	add.w	fp, r0, #20
 8005830:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005834:	f109 0310 	add.w	r3, r9, #16
 8005838:	60c5      	str	r5, [r0, #12]
 800583a:	f04f 0c00 	mov.w	ip, #0
 800583e:	f109 0514 	add.w	r5, r9, #20
 8005842:	46d9      	mov	r9, fp
 8005844:	6926      	ldr	r6, [r4, #16]
 8005846:	f104 0e14 	add.w	lr, r4, #20
 800584a:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800584e:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8005852:	9301      	str	r3, [sp, #4]
 8005854:	9b01      	ldr	r3, [sp, #4]
 8005856:	f85e 0b04 	ldr.w	r0, [lr], #4
 800585a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800585e:	b281      	uxth	r1, r0
 8005860:	9301      	str	r3, [sp, #4]
 8005862:	fa1f f38a 	uxth.w	r3, sl
 8005866:	1a5b      	subs	r3, r3, r1
 8005868:	0c00      	lsrs	r0, r0, #16
 800586a:	4463      	add	r3, ip
 800586c:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005870:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005874:	b29b      	uxth	r3, r3
 8005876:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800587a:	4576      	cmp	r6, lr
 800587c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005880:	f849 3b04 	str.w	r3, [r9], #4
 8005884:	d8e6      	bhi.n	8005854 <__mdiff+0x88>
 8005886:	1b33      	subs	r3, r6, r4
 8005888:	3b15      	subs	r3, #21
 800588a:	f023 0303 	bic.w	r3, r3, #3
 800588e:	3415      	adds	r4, #21
 8005890:	3304      	adds	r3, #4
 8005892:	42a6      	cmp	r6, r4
 8005894:	bf38      	it	cc
 8005896:	2304      	movcc	r3, #4
 8005898:	441d      	add	r5, r3
 800589a:	445b      	add	r3, fp
 800589c:	461e      	mov	r6, r3
 800589e:	462c      	mov	r4, r5
 80058a0:	4544      	cmp	r4, r8
 80058a2:	d30e      	bcc.n	80058c2 <__mdiff+0xf6>
 80058a4:	f108 0103 	add.w	r1, r8, #3
 80058a8:	1b49      	subs	r1, r1, r5
 80058aa:	f021 0103 	bic.w	r1, r1, #3
 80058ae:	3d03      	subs	r5, #3
 80058b0:	45a8      	cmp	r8, r5
 80058b2:	bf38      	it	cc
 80058b4:	2100      	movcc	r1, #0
 80058b6:	440b      	add	r3, r1
 80058b8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80058bc:	b199      	cbz	r1, 80058e6 <__mdiff+0x11a>
 80058be:	6117      	str	r7, [r2, #16]
 80058c0:	e79e      	b.n	8005800 <__mdiff+0x34>
 80058c2:	46e6      	mov	lr, ip
 80058c4:	f854 1b04 	ldr.w	r1, [r4], #4
 80058c8:	fa1f fc81 	uxth.w	ip, r1
 80058cc:	44f4      	add	ip, lr
 80058ce:	0c08      	lsrs	r0, r1, #16
 80058d0:	4471      	add	r1, lr
 80058d2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80058d6:	b289      	uxth	r1, r1
 80058d8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80058dc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80058e0:	f846 1b04 	str.w	r1, [r6], #4
 80058e4:	e7dc      	b.n	80058a0 <__mdiff+0xd4>
 80058e6:	3f01      	subs	r7, #1
 80058e8:	e7e6      	b.n	80058b8 <__mdiff+0xec>
 80058ea:	bf00      	nop
 80058ec:	0800663e 	.word	0x0800663e
 80058f0:	0800664f 	.word	0x0800664f

080058f4 <__d2b>:
 80058f4:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80058f8:	2101      	movs	r1, #1
 80058fa:	4690      	mov	r8, r2
 80058fc:	4699      	mov	r9, r3
 80058fe:	9e08      	ldr	r6, [sp, #32]
 8005900:	f7ff fcd0 	bl	80052a4 <_Balloc>
 8005904:	4604      	mov	r4, r0
 8005906:	b930      	cbnz	r0, 8005916 <__d2b+0x22>
 8005908:	4602      	mov	r2, r0
 800590a:	f240 310f 	movw	r1, #783	@ 0x30f
 800590e:	4b23      	ldr	r3, [pc, #140]	@ (800599c <__d2b+0xa8>)
 8005910:	4823      	ldr	r0, [pc, #140]	@ (80059a0 <__d2b+0xac>)
 8005912:	f000 fa7f 	bl	8005e14 <__assert_func>
 8005916:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800591a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800591e:	b10d      	cbz	r5, 8005924 <__d2b+0x30>
 8005920:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005924:	9301      	str	r3, [sp, #4]
 8005926:	f1b8 0300 	subs.w	r3, r8, #0
 800592a:	d024      	beq.n	8005976 <__d2b+0x82>
 800592c:	4668      	mov	r0, sp
 800592e:	9300      	str	r3, [sp, #0]
 8005930:	f7ff fd7f 	bl	8005432 <__lo0bits>
 8005934:	e9dd 1200 	ldrd	r1, r2, [sp]
 8005938:	b1d8      	cbz	r0, 8005972 <__d2b+0x7e>
 800593a:	f1c0 0320 	rsb	r3, r0, #32
 800593e:	fa02 f303 	lsl.w	r3, r2, r3
 8005942:	430b      	orrs	r3, r1
 8005944:	40c2      	lsrs	r2, r0
 8005946:	6163      	str	r3, [r4, #20]
 8005948:	9201      	str	r2, [sp, #4]
 800594a:	9b01      	ldr	r3, [sp, #4]
 800594c:	2b00      	cmp	r3, #0
 800594e:	bf0c      	ite	eq
 8005950:	2201      	moveq	r2, #1
 8005952:	2202      	movne	r2, #2
 8005954:	61a3      	str	r3, [r4, #24]
 8005956:	6122      	str	r2, [r4, #16]
 8005958:	b1ad      	cbz	r5, 8005986 <__d2b+0x92>
 800595a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800595e:	4405      	add	r5, r0
 8005960:	6035      	str	r5, [r6, #0]
 8005962:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005966:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005968:	6018      	str	r0, [r3, #0]
 800596a:	4620      	mov	r0, r4
 800596c:	b002      	add	sp, #8
 800596e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8005972:	6161      	str	r1, [r4, #20]
 8005974:	e7e9      	b.n	800594a <__d2b+0x56>
 8005976:	a801      	add	r0, sp, #4
 8005978:	f7ff fd5b 	bl	8005432 <__lo0bits>
 800597c:	9b01      	ldr	r3, [sp, #4]
 800597e:	2201      	movs	r2, #1
 8005980:	6163      	str	r3, [r4, #20]
 8005982:	3020      	adds	r0, #32
 8005984:	e7e7      	b.n	8005956 <__d2b+0x62>
 8005986:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800598a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800598e:	6030      	str	r0, [r6, #0]
 8005990:	6918      	ldr	r0, [r3, #16]
 8005992:	f7ff fd2f 	bl	80053f4 <__hi0bits>
 8005996:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800599a:	e7e4      	b.n	8005966 <__d2b+0x72>
 800599c:	0800663e 	.word	0x0800663e
 80059a0:	0800664f 	.word	0x0800664f

080059a4 <__ssputs_r>:
 80059a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059a8:	461f      	mov	r7, r3
 80059aa:	688e      	ldr	r6, [r1, #8]
 80059ac:	4682      	mov	sl, r0
 80059ae:	42be      	cmp	r6, r7
 80059b0:	460c      	mov	r4, r1
 80059b2:	4690      	mov	r8, r2
 80059b4:	680b      	ldr	r3, [r1, #0]
 80059b6:	d82d      	bhi.n	8005a14 <__ssputs_r+0x70>
 80059b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80059bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80059c0:	d026      	beq.n	8005a10 <__ssputs_r+0x6c>
 80059c2:	6965      	ldr	r5, [r4, #20]
 80059c4:	6909      	ldr	r1, [r1, #16]
 80059c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80059ca:	eba3 0901 	sub.w	r9, r3, r1
 80059ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80059d2:	1c7b      	adds	r3, r7, #1
 80059d4:	444b      	add	r3, r9
 80059d6:	106d      	asrs	r5, r5, #1
 80059d8:	429d      	cmp	r5, r3
 80059da:	bf38      	it	cc
 80059dc:	461d      	movcc	r5, r3
 80059de:	0553      	lsls	r3, r2, #21
 80059e0:	d527      	bpl.n	8005a32 <__ssputs_r+0x8e>
 80059e2:	4629      	mov	r1, r5
 80059e4:	f7ff fbd2 	bl	800518c <_malloc_r>
 80059e8:	4606      	mov	r6, r0
 80059ea:	b360      	cbz	r0, 8005a46 <__ssputs_r+0xa2>
 80059ec:	464a      	mov	r2, r9
 80059ee:	6921      	ldr	r1, [r4, #16]
 80059f0:	f000 fa02 	bl	8005df8 <memcpy>
 80059f4:	89a3      	ldrh	r3, [r4, #12]
 80059f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80059fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80059fe:	81a3      	strh	r3, [r4, #12]
 8005a00:	6126      	str	r6, [r4, #16]
 8005a02:	444e      	add	r6, r9
 8005a04:	6026      	str	r6, [r4, #0]
 8005a06:	463e      	mov	r6, r7
 8005a08:	6165      	str	r5, [r4, #20]
 8005a0a:	eba5 0509 	sub.w	r5, r5, r9
 8005a0e:	60a5      	str	r5, [r4, #8]
 8005a10:	42be      	cmp	r6, r7
 8005a12:	d900      	bls.n	8005a16 <__ssputs_r+0x72>
 8005a14:	463e      	mov	r6, r7
 8005a16:	4632      	mov	r2, r6
 8005a18:	4641      	mov	r1, r8
 8005a1a:	6820      	ldr	r0, [r4, #0]
 8005a1c:	f000 f9c2 	bl	8005da4 <memmove>
 8005a20:	2000      	movs	r0, #0
 8005a22:	68a3      	ldr	r3, [r4, #8]
 8005a24:	1b9b      	subs	r3, r3, r6
 8005a26:	60a3      	str	r3, [r4, #8]
 8005a28:	6823      	ldr	r3, [r4, #0]
 8005a2a:	4433      	add	r3, r6
 8005a2c:	6023      	str	r3, [r4, #0]
 8005a2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a32:	462a      	mov	r2, r5
 8005a34:	f000 fa32 	bl	8005e9c <_realloc_r>
 8005a38:	4606      	mov	r6, r0
 8005a3a:	2800      	cmp	r0, #0
 8005a3c:	d1e0      	bne.n	8005a00 <__ssputs_r+0x5c>
 8005a3e:	4650      	mov	r0, sl
 8005a40:	6921      	ldr	r1, [r4, #16]
 8005a42:	f7ff fb31 	bl	80050a8 <_free_r>
 8005a46:	230c      	movs	r3, #12
 8005a48:	f8ca 3000 	str.w	r3, [sl]
 8005a4c:	89a3      	ldrh	r3, [r4, #12]
 8005a4e:	f04f 30ff 	mov.w	r0, #4294967295
 8005a52:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005a56:	81a3      	strh	r3, [r4, #12]
 8005a58:	e7e9      	b.n	8005a2e <__ssputs_r+0x8a>
	...

08005a5c <_svfiprintf_r>:
 8005a5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a60:	4698      	mov	r8, r3
 8005a62:	898b      	ldrh	r3, [r1, #12]
 8005a64:	4607      	mov	r7, r0
 8005a66:	061b      	lsls	r3, r3, #24
 8005a68:	460d      	mov	r5, r1
 8005a6a:	4614      	mov	r4, r2
 8005a6c:	b09d      	sub	sp, #116	@ 0x74
 8005a6e:	d510      	bpl.n	8005a92 <_svfiprintf_r+0x36>
 8005a70:	690b      	ldr	r3, [r1, #16]
 8005a72:	b973      	cbnz	r3, 8005a92 <_svfiprintf_r+0x36>
 8005a74:	2140      	movs	r1, #64	@ 0x40
 8005a76:	f7ff fb89 	bl	800518c <_malloc_r>
 8005a7a:	6028      	str	r0, [r5, #0]
 8005a7c:	6128      	str	r0, [r5, #16]
 8005a7e:	b930      	cbnz	r0, 8005a8e <_svfiprintf_r+0x32>
 8005a80:	230c      	movs	r3, #12
 8005a82:	603b      	str	r3, [r7, #0]
 8005a84:	f04f 30ff 	mov.w	r0, #4294967295
 8005a88:	b01d      	add	sp, #116	@ 0x74
 8005a8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a8e:	2340      	movs	r3, #64	@ 0x40
 8005a90:	616b      	str	r3, [r5, #20]
 8005a92:	2300      	movs	r3, #0
 8005a94:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a96:	2320      	movs	r3, #32
 8005a98:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005a9c:	2330      	movs	r3, #48	@ 0x30
 8005a9e:	f04f 0901 	mov.w	r9, #1
 8005aa2:	f8cd 800c 	str.w	r8, [sp, #12]
 8005aa6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8005c40 <_svfiprintf_r+0x1e4>
 8005aaa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005aae:	4623      	mov	r3, r4
 8005ab0:	469a      	mov	sl, r3
 8005ab2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005ab6:	b10a      	cbz	r2, 8005abc <_svfiprintf_r+0x60>
 8005ab8:	2a25      	cmp	r2, #37	@ 0x25
 8005aba:	d1f9      	bne.n	8005ab0 <_svfiprintf_r+0x54>
 8005abc:	ebba 0b04 	subs.w	fp, sl, r4
 8005ac0:	d00b      	beq.n	8005ada <_svfiprintf_r+0x7e>
 8005ac2:	465b      	mov	r3, fp
 8005ac4:	4622      	mov	r2, r4
 8005ac6:	4629      	mov	r1, r5
 8005ac8:	4638      	mov	r0, r7
 8005aca:	f7ff ff6b 	bl	80059a4 <__ssputs_r>
 8005ace:	3001      	adds	r0, #1
 8005ad0:	f000 80a7 	beq.w	8005c22 <_svfiprintf_r+0x1c6>
 8005ad4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005ad6:	445a      	add	r2, fp
 8005ad8:	9209      	str	r2, [sp, #36]	@ 0x24
 8005ada:	f89a 3000 	ldrb.w	r3, [sl]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	f000 809f 	beq.w	8005c22 <_svfiprintf_r+0x1c6>
 8005ae4:	2300      	movs	r3, #0
 8005ae6:	f04f 32ff 	mov.w	r2, #4294967295
 8005aea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005aee:	f10a 0a01 	add.w	sl, sl, #1
 8005af2:	9304      	str	r3, [sp, #16]
 8005af4:	9307      	str	r3, [sp, #28]
 8005af6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005afa:	931a      	str	r3, [sp, #104]	@ 0x68
 8005afc:	4654      	mov	r4, sl
 8005afe:	2205      	movs	r2, #5
 8005b00:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b04:	484e      	ldr	r0, [pc, #312]	@ (8005c40 <_svfiprintf_r+0x1e4>)
 8005b06:	f7fe fc70 	bl	80043ea <memchr>
 8005b0a:	9a04      	ldr	r2, [sp, #16]
 8005b0c:	b9d8      	cbnz	r0, 8005b46 <_svfiprintf_r+0xea>
 8005b0e:	06d0      	lsls	r0, r2, #27
 8005b10:	bf44      	itt	mi
 8005b12:	2320      	movmi	r3, #32
 8005b14:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005b18:	0711      	lsls	r1, r2, #28
 8005b1a:	bf44      	itt	mi
 8005b1c:	232b      	movmi	r3, #43	@ 0x2b
 8005b1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005b22:	f89a 3000 	ldrb.w	r3, [sl]
 8005b26:	2b2a      	cmp	r3, #42	@ 0x2a
 8005b28:	d015      	beq.n	8005b56 <_svfiprintf_r+0xfa>
 8005b2a:	4654      	mov	r4, sl
 8005b2c:	2000      	movs	r0, #0
 8005b2e:	f04f 0c0a 	mov.w	ip, #10
 8005b32:	9a07      	ldr	r2, [sp, #28]
 8005b34:	4621      	mov	r1, r4
 8005b36:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005b3a:	3b30      	subs	r3, #48	@ 0x30
 8005b3c:	2b09      	cmp	r3, #9
 8005b3e:	d94b      	bls.n	8005bd8 <_svfiprintf_r+0x17c>
 8005b40:	b1b0      	cbz	r0, 8005b70 <_svfiprintf_r+0x114>
 8005b42:	9207      	str	r2, [sp, #28]
 8005b44:	e014      	b.n	8005b70 <_svfiprintf_r+0x114>
 8005b46:	eba0 0308 	sub.w	r3, r0, r8
 8005b4a:	fa09 f303 	lsl.w	r3, r9, r3
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	46a2      	mov	sl, r4
 8005b52:	9304      	str	r3, [sp, #16]
 8005b54:	e7d2      	b.n	8005afc <_svfiprintf_r+0xa0>
 8005b56:	9b03      	ldr	r3, [sp, #12]
 8005b58:	1d19      	adds	r1, r3, #4
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	9103      	str	r1, [sp, #12]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	bfbb      	ittet	lt
 8005b62:	425b      	neglt	r3, r3
 8005b64:	f042 0202 	orrlt.w	r2, r2, #2
 8005b68:	9307      	strge	r3, [sp, #28]
 8005b6a:	9307      	strlt	r3, [sp, #28]
 8005b6c:	bfb8      	it	lt
 8005b6e:	9204      	strlt	r2, [sp, #16]
 8005b70:	7823      	ldrb	r3, [r4, #0]
 8005b72:	2b2e      	cmp	r3, #46	@ 0x2e
 8005b74:	d10a      	bne.n	8005b8c <_svfiprintf_r+0x130>
 8005b76:	7863      	ldrb	r3, [r4, #1]
 8005b78:	2b2a      	cmp	r3, #42	@ 0x2a
 8005b7a:	d132      	bne.n	8005be2 <_svfiprintf_r+0x186>
 8005b7c:	9b03      	ldr	r3, [sp, #12]
 8005b7e:	3402      	adds	r4, #2
 8005b80:	1d1a      	adds	r2, r3, #4
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	9203      	str	r2, [sp, #12]
 8005b86:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005b8a:	9305      	str	r3, [sp, #20]
 8005b8c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005c44 <_svfiprintf_r+0x1e8>
 8005b90:	2203      	movs	r2, #3
 8005b92:	4650      	mov	r0, sl
 8005b94:	7821      	ldrb	r1, [r4, #0]
 8005b96:	f7fe fc28 	bl	80043ea <memchr>
 8005b9a:	b138      	cbz	r0, 8005bac <_svfiprintf_r+0x150>
 8005b9c:	2240      	movs	r2, #64	@ 0x40
 8005b9e:	9b04      	ldr	r3, [sp, #16]
 8005ba0:	eba0 000a 	sub.w	r0, r0, sl
 8005ba4:	4082      	lsls	r2, r0
 8005ba6:	4313      	orrs	r3, r2
 8005ba8:	3401      	adds	r4, #1
 8005baa:	9304      	str	r3, [sp, #16]
 8005bac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005bb0:	2206      	movs	r2, #6
 8005bb2:	4825      	ldr	r0, [pc, #148]	@ (8005c48 <_svfiprintf_r+0x1ec>)
 8005bb4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005bb8:	f7fe fc17 	bl	80043ea <memchr>
 8005bbc:	2800      	cmp	r0, #0
 8005bbe:	d036      	beq.n	8005c2e <_svfiprintf_r+0x1d2>
 8005bc0:	4b22      	ldr	r3, [pc, #136]	@ (8005c4c <_svfiprintf_r+0x1f0>)
 8005bc2:	bb1b      	cbnz	r3, 8005c0c <_svfiprintf_r+0x1b0>
 8005bc4:	9b03      	ldr	r3, [sp, #12]
 8005bc6:	3307      	adds	r3, #7
 8005bc8:	f023 0307 	bic.w	r3, r3, #7
 8005bcc:	3308      	adds	r3, #8
 8005bce:	9303      	str	r3, [sp, #12]
 8005bd0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005bd2:	4433      	add	r3, r6
 8005bd4:	9309      	str	r3, [sp, #36]	@ 0x24
 8005bd6:	e76a      	b.n	8005aae <_svfiprintf_r+0x52>
 8005bd8:	460c      	mov	r4, r1
 8005bda:	2001      	movs	r0, #1
 8005bdc:	fb0c 3202 	mla	r2, ip, r2, r3
 8005be0:	e7a8      	b.n	8005b34 <_svfiprintf_r+0xd8>
 8005be2:	2300      	movs	r3, #0
 8005be4:	f04f 0c0a 	mov.w	ip, #10
 8005be8:	4619      	mov	r1, r3
 8005bea:	3401      	adds	r4, #1
 8005bec:	9305      	str	r3, [sp, #20]
 8005bee:	4620      	mov	r0, r4
 8005bf0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005bf4:	3a30      	subs	r2, #48	@ 0x30
 8005bf6:	2a09      	cmp	r2, #9
 8005bf8:	d903      	bls.n	8005c02 <_svfiprintf_r+0x1a6>
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d0c6      	beq.n	8005b8c <_svfiprintf_r+0x130>
 8005bfe:	9105      	str	r1, [sp, #20]
 8005c00:	e7c4      	b.n	8005b8c <_svfiprintf_r+0x130>
 8005c02:	4604      	mov	r4, r0
 8005c04:	2301      	movs	r3, #1
 8005c06:	fb0c 2101 	mla	r1, ip, r1, r2
 8005c0a:	e7f0      	b.n	8005bee <_svfiprintf_r+0x192>
 8005c0c:	ab03      	add	r3, sp, #12
 8005c0e:	9300      	str	r3, [sp, #0]
 8005c10:	462a      	mov	r2, r5
 8005c12:	4638      	mov	r0, r7
 8005c14:	4b0e      	ldr	r3, [pc, #56]	@ (8005c50 <_svfiprintf_r+0x1f4>)
 8005c16:	a904      	add	r1, sp, #16
 8005c18:	f7fd fe70 	bl	80038fc <_printf_float>
 8005c1c:	1c42      	adds	r2, r0, #1
 8005c1e:	4606      	mov	r6, r0
 8005c20:	d1d6      	bne.n	8005bd0 <_svfiprintf_r+0x174>
 8005c22:	89ab      	ldrh	r3, [r5, #12]
 8005c24:	065b      	lsls	r3, r3, #25
 8005c26:	f53f af2d 	bmi.w	8005a84 <_svfiprintf_r+0x28>
 8005c2a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005c2c:	e72c      	b.n	8005a88 <_svfiprintf_r+0x2c>
 8005c2e:	ab03      	add	r3, sp, #12
 8005c30:	9300      	str	r3, [sp, #0]
 8005c32:	462a      	mov	r2, r5
 8005c34:	4638      	mov	r0, r7
 8005c36:	4b06      	ldr	r3, [pc, #24]	@ (8005c50 <_svfiprintf_r+0x1f4>)
 8005c38:	a904      	add	r1, sp, #16
 8005c3a:	f7fe f8fd 	bl	8003e38 <_printf_i>
 8005c3e:	e7ed      	b.n	8005c1c <_svfiprintf_r+0x1c0>
 8005c40:	080067a8 	.word	0x080067a8
 8005c44:	080067ae 	.word	0x080067ae
 8005c48:	080067b2 	.word	0x080067b2
 8005c4c:	080038fd 	.word	0x080038fd
 8005c50:	080059a5 	.word	0x080059a5

08005c54 <__sflush_r>:
 8005c54:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c5a:	0716      	lsls	r6, r2, #28
 8005c5c:	4605      	mov	r5, r0
 8005c5e:	460c      	mov	r4, r1
 8005c60:	d454      	bmi.n	8005d0c <__sflush_r+0xb8>
 8005c62:	684b      	ldr	r3, [r1, #4]
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	dc02      	bgt.n	8005c6e <__sflush_r+0x1a>
 8005c68:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	dd48      	ble.n	8005d00 <__sflush_r+0xac>
 8005c6e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005c70:	2e00      	cmp	r6, #0
 8005c72:	d045      	beq.n	8005d00 <__sflush_r+0xac>
 8005c74:	2300      	movs	r3, #0
 8005c76:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005c7a:	682f      	ldr	r7, [r5, #0]
 8005c7c:	6a21      	ldr	r1, [r4, #32]
 8005c7e:	602b      	str	r3, [r5, #0]
 8005c80:	d030      	beq.n	8005ce4 <__sflush_r+0x90>
 8005c82:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005c84:	89a3      	ldrh	r3, [r4, #12]
 8005c86:	0759      	lsls	r1, r3, #29
 8005c88:	d505      	bpl.n	8005c96 <__sflush_r+0x42>
 8005c8a:	6863      	ldr	r3, [r4, #4]
 8005c8c:	1ad2      	subs	r2, r2, r3
 8005c8e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005c90:	b10b      	cbz	r3, 8005c96 <__sflush_r+0x42>
 8005c92:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005c94:	1ad2      	subs	r2, r2, r3
 8005c96:	2300      	movs	r3, #0
 8005c98:	4628      	mov	r0, r5
 8005c9a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005c9c:	6a21      	ldr	r1, [r4, #32]
 8005c9e:	47b0      	blx	r6
 8005ca0:	1c43      	adds	r3, r0, #1
 8005ca2:	89a3      	ldrh	r3, [r4, #12]
 8005ca4:	d106      	bne.n	8005cb4 <__sflush_r+0x60>
 8005ca6:	6829      	ldr	r1, [r5, #0]
 8005ca8:	291d      	cmp	r1, #29
 8005caa:	d82b      	bhi.n	8005d04 <__sflush_r+0xb0>
 8005cac:	4a28      	ldr	r2, [pc, #160]	@ (8005d50 <__sflush_r+0xfc>)
 8005cae:	410a      	asrs	r2, r1
 8005cb0:	07d6      	lsls	r6, r2, #31
 8005cb2:	d427      	bmi.n	8005d04 <__sflush_r+0xb0>
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	6062      	str	r2, [r4, #4]
 8005cb8:	6922      	ldr	r2, [r4, #16]
 8005cba:	04d9      	lsls	r1, r3, #19
 8005cbc:	6022      	str	r2, [r4, #0]
 8005cbe:	d504      	bpl.n	8005cca <__sflush_r+0x76>
 8005cc0:	1c42      	adds	r2, r0, #1
 8005cc2:	d101      	bne.n	8005cc8 <__sflush_r+0x74>
 8005cc4:	682b      	ldr	r3, [r5, #0]
 8005cc6:	b903      	cbnz	r3, 8005cca <__sflush_r+0x76>
 8005cc8:	6560      	str	r0, [r4, #84]	@ 0x54
 8005cca:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005ccc:	602f      	str	r7, [r5, #0]
 8005cce:	b1b9      	cbz	r1, 8005d00 <__sflush_r+0xac>
 8005cd0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005cd4:	4299      	cmp	r1, r3
 8005cd6:	d002      	beq.n	8005cde <__sflush_r+0x8a>
 8005cd8:	4628      	mov	r0, r5
 8005cda:	f7ff f9e5 	bl	80050a8 <_free_r>
 8005cde:	2300      	movs	r3, #0
 8005ce0:	6363      	str	r3, [r4, #52]	@ 0x34
 8005ce2:	e00d      	b.n	8005d00 <__sflush_r+0xac>
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	4628      	mov	r0, r5
 8005ce8:	47b0      	blx	r6
 8005cea:	4602      	mov	r2, r0
 8005cec:	1c50      	adds	r0, r2, #1
 8005cee:	d1c9      	bne.n	8005c84 <__sflush_r+0x30>
 8005cf0:	682b      	ldr	r3, [r5, #0]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d0c6      	beq.n	8005c84 <__sflush_r+0x30>
 8005cf6:	2b1d      	cmp	r3, #29
 8005cf8:	d001      	beq.n	8005cfe <__sflush_r+0xaa>
 8005cfa:	2b16      	cmp	r3, #22
 8005cfc:	d11d      	bne.n	8005d3a <__sflush_r+0xe6>
 8005cfe:	602f      	str	r7, [r5, #0]
 8005d00:	2000      	movs	r0, #0
 8005d02:	e021      	b.n	8005d48 <__sflush_r+0xf4>
 8005d04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d08:	b21b      	sxth	r3, r3
 8005d0a:	e01a      	b.n	8005d42 <__sflush_r+0xee>
 8005d0c:	690f      	ldr	r7, [r1, #16]
 8005d0e:	2f00      	cmp	r7, #0
 8005d10:	d0f6      	beq.n	8005d00 <__sflush_r+0xac>
 8005d12:	0793      	lsls	r3, r2, #30
 8005d14:	bf18      	it	ne
 8005d16:	2300      	movne	r3, #0
 8005d18:	680e      	ldr	r6, [r1, #0]
 8005d1a:	bf08      	it	eq
 8005d1c:	694b      	ldreq	r3, [r1, #20]
 8005d1e:	1bf6      	subs	r6, r6, r7
 8005d20:	600f      	str	r7, [r1, #0]
 8005d22:	608b      	str	r3, [r1, #8]
 8005d24:	2e00      	cmp	r6, #0
 8005d26:	ddeb      	ble.n	8005d00 <__sflush_r+0xac>
 8005d28:	4633      	mov	r3, r6
 8005d2a:	463a      	mov	r2, r7
 8005d2c:	4628      	mov	r0, r5
 8005d2e:	6a21      	ldr	r1, [r4, #32]
 8005d30:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8005d34:	47e0      	blx	ip
 8005d36:	2800      	cmp	r0, #0
 8005d38:	dc07      	bgt.n	8005d4a <__sflush_r+0xf6>
 8005d3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d42:	f04f 30ff 	mov.w	r0, #4294967295
 8005d46:	81a3      	strh	r3, [r4, #12]
 8005d48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005d4a:	4407      	add	r7, r0
 8005d4c:	1a36      	subs	r6, r6, r0
 8005d4e:	e7e9      	b.n	8005d24 <__sflush_r+0xd0>
 8005d50:	dfbffffe 	.word	0xdfbffffe

08005d54 <_fflush_r>:
 8005d54:	b538      	push	{r3, r4, r5, lr}
 8005d56:	690b      	ldr	r3, [r1, #16]
 8005d58:	4605      	mov	r5, r0
 8005d5a:	460c      	mov	r4, r1
 8005d5c:	b913      	cbnz	r3, 8005d64 <_fflush_r+0x10>
 8005d5e:	2500      	movs	r5, #0
 8005d60:	4628      	mov	r0, r5
 8005d62:	bd38      	pop	{r3, r4, r5, pc}
 8005d64:	b118      	cbz	r0, 8005d6e <_fflush_r+0x1a>
 8005d66:	6a03      	ldr	r3, [r0, #32]
 8005d68:	b90b      	cbnz	r3, 8005d6e <_fflush_r+0x1a>
 8005d6a:	f7fe fa11 	bl	8004190 <__sinit>
 8005d6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d0f3      	beq.n	8005d5e <_fflush_r+0xa>
 8005d76:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005d78:	07d0      	lsls	r0, r2, #31
 8005d7a:	d404      	bmi.n	8005d86 <_fflush_r+0x32>
 8005d7c:	0599      	lsls	r1, r3, #22
 8005d7e:	d402      	bmi.n	8005d86 <_fflush_r+0x32>
 8005d80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005d82:	f7fe fb30 	bl	80043e6 <__retarget_lock_acquire_recursive>
 8005d86:	4628      	mov	r0, r5
 8005d88:	4621      	mov	r1, r4
 8005d8a:	f7ff ff63 	bl	8005c54 <__sflush_r>
 8005d8e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005d90:	4605      	mov	r5, r0
 8005d92:	07da      	lsls	r2, r3, #31
 8005d94:	d4e4      	bmi.n	8005d60 <_fflush_r+0xc>
 8005d96:	89a3      	ldrh	r3, [r4, #12]
 8005d98:	059b      	lsls	r3, r3, #22
 8005d9a:	d4e1      	bmi.n	8005d60 <_fflush_r+0xc>
 8005d9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005d9e:	f7fe fb23 	bl	80043e8 <__retarget_lock_release_recursive>
 8005da2:	e7dd      	b.n	8005d60 <_fflush_r+0xc>

08005da4 <memmove>:
 8005da4:	4288      	cmp	r0, r1
 8005da6:	b510      	push	{r4, lr}
 8005da8:	eb01 0402 	add.w	r4, r1, r2
 8005dac:	d902      	bls.n	8005db4 <memmove+0x10>
 8005dae:	4284      	cmp	r4, r0
 8005db0:	4623      	mov	r3, r4
 8005db2:	d807      	bhi.n	8005dc4 <memmove+0x20>
 8005db4:	1e43      	subs	r3, r0, #1
 8005db6:	42a1      	cmp	r1, r4
 8005db8:	d008      	beq.n	8005dcc <memmove+0x28>
 8005dba:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005dbe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005dc2:	e7f8      	b.n	8005db6 <memmove+0x12>
 8005dc4:	4601      	mov	r1, r0
 8005dc6:	4402      	add	r2, r0
 8005dc8:	428a      	cmp	r2, r1
 8005dca:	d100      	bne.n	8005dce <memmove+0x2a>
 8005dcc:	bd10      	pop	{r4, pc}
 8005dce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005dd2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005dd6:	e7f7      	b.n	8005dc8 <memmove+0x24>

08005dd8 <_sbrk_r>:
 8005dd8:	b538      	push	{r3, r4, r5, lr}
 8005dda:	2300      	movs	r3, #0
 8005ddc:	4d05      	ldr	r5, [pc, #20]	@ (8005df4 <_sbrk_r+0x1c>)
 8005dde:	4604      	mov	r4, r0
 8005de0:	4608      	mov	r0, r1
 8005de2:	602b      	str	r3, [r5, #0]
 8005de4:	f7fb fefe 	bl	8001be4 <_sbrk>
 8005de8:	1c43      	adds	r3, r0, #1
 8005dea:	d102      	bne.n	8005df2 <_sbrk_r+0x1a>
 8005dec:	682b      	ldr	r3, [r5, #0]
 8005dee:	b103      	cbz	r3, 8005df2 <_sbrk_r+0x1a>
 8005df0:	6023      	str	r3, [r4, #0]
 8005df2:	bd38      	pop	{r3, r4, r5, pc}
 8005df4:	200003c4 	.word	0x200003c4

08005df8 <memcpy>:
 8005df8:	440a      	add	r2, r1
 8005dfa:	4291      	cmp	r1, r2
 8005dfc:	f100 33ff 	add.w	r3, r0, #4294967295
 8005e00:	d100      	bne.n	8005e04 <memcpy+0xc>
 8005e02:	4770      	bx	lr
 8005e04:	b510      	push	{r4, lr}
 8005e06:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e0a:	4291      	cmp	r1, r2
 8005e0c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e10:	d1f9      	bne.n	8005e06 <memcpy+0xe>
 8005e12:	bd10      	pop	{r4, pc}

08005e14 <__assert_func>:
 8005e14:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005e16:	4614      	mov	r4, r2
 8005e18:	461a      	mov	r2, r3
 8005e1a:	4b09      	ldr	r3, [pc, #36]	@ (8005e40 <__assert_func+0x2c>)
 8005e1c:	4605      	mov	r5, r0
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	68d8      	ldr	r0, [r3, #12]
 8005e22:	b954      	cbnz	r4, 8005e3a <__assert_func+0x26>
 8005e24:	4b07      	ldr	r3, [pc, #28]	@ (8005e44 <__assert_func+0x30>)
 8005e26:	461c      	mov	r4, r3
 8005e28:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005e2c:	9100      	str	r1, [sp, #0]
 8005e2e:	462b      	mov	r3, r5
 8005e30:	4905      	ldr	r1, [pc, #20]	@ (8005e48 <__assert_func+0x34>)
 8005e32:	f000 f86f 	bl	8005f14 <fiprintf>
 8005e36:	f000 f87f 	bl	8005f38 <abort>
 8005e3a:	4b04      	ldr	r3, [pc, #16]	@ (8005e4c <__assert_func+0x38>)
 8005e3c:	e7f4      	b.n	8005e28 <__assert_func+0x14>
 8005e3e:	bf00      	nop
 8005e40:	20000018 	.word	0x20000018
 8005e44:	080067fe 	.word	0x080067fe
 8005e48:	080067d0 	.word	0x080067d0
 8005e4c:	080067c3 	.word	0x080067c3

08005e50 <_calloc_r>:
 8005e50:	b570      	push	{r4, r5, r6, lr}
 8005e52:	fba1 5402 	umull	r5, r4, r1, r2
 8005e56:	b93c      	cbnz	r4, 8005e68 <_calloc_r+0x18>
 8005e58:	4629      	mov	r1, r5
 8005e5a:	f7ff f997 	bl	800518c <_malloc_r>
 8005e5e:	4606      	mov	r6, r0
 8005e60:	b928      	cbnz	r0, 8005e6e <_calloc_r+0x1e>
 8005e62:	2600      	movs	r6, #0
 8005e64:	4630      	mov	r0, r6
 8005e66:	bd70      	pop	{r4, r5, r6, pc}
 8005e68:	220c      	movs	r2, #12
 8005e6a:	6002      	str	r2, [r0, #0]
 8005e6c:	e7f9      	b.n	8005e62 <_calloc_r+0x12>
 8005e6e:	462a      	mov	r2, r5
 8005e70:	4621      	mov	r1, r4
 8005e72:	f7fe fa3a 	bl	80042ea <memset>
 8005e76:	e7f5      	b.n	8005e64 <_calloc_r+0x14>

08005e78 <__ascii_mbtowc>:
 8005e78:	b082      	sub	sp, #8
 8005e7a:	b901      	cbnz	r1, 8005e7e <__ascii_mbtowc+0x6>
 8005e7c:	a901      	add	r1, sp, #4
 8005e7e:	b142      	cbz	r2, 8005e92 <__ascii_mbtowc+0x1a>
 8005e80:	b14b      	cbz	r3, 8005e96 <__ascii_mbtowc+0x1e>
 8005e82:	7813      	ldrb	r3, [r2, #0]
 8005e84:	600b      	str	r3, [r1, #0]
 8005e86:	7812      	ldrb	r2, [r2, #0]
 8005e88:	1e10      	subs	r0, r2, #0
 8005e8a:	bf18      	it	ne
 8005e8c:	2001      	movne	r0, #1
 8005e8e:	b002      	add	sp, #8
 8005e90:	4770      	bx	lr
 8005e92:	4610      	mov	r0, r2
 8005e94:	e7fb      	b.n	8005e8e <__ascii_mbtowc+0x16>
 8005e96:	f06f 0001 	mvn.w	r0, #1
 8005e9a:	e7f8      	b.n	8005e8e <__ascii_mbtowc+0x16>

08005e9c <_realloc_r>:
 8005e9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ea0:	4680      	mov	r8, r0
 8005ea2:	4615      	mov	r5, r2
 8005ea4:	460c      	mov	r4, r1
 8005ea6:	b921      	cbnz	r1, 8005eb2 <_realloc_r+0x16>
 8005ea8:	4611      	mov	r1, r2
 8005eaa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005eae:	f7ff b96d 	b.w	800518c <_malloc_r>
 8005eb2:	b92a      	cbnz	r2, 8005ec0 <_realloc_r+0x24>
 8005eb4:	f7ff f8f8 	bl	80050a8 <_free_r>
 8005eb8:	2400      	movs	r4, #0
 8005eba:	4620      	mov	r0, r4
 8005ebc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ec0:	f000 f841 	bl	8005f46 <_malloc_usable_size_r>
 8005ec4:	4285      	cmp	r5, r0
 8005ec6:	4606      	mov	r6, r0
 8005ec8:	d802      	bhi.n	8005ed0 <_realloc_r+0x34>
 8005eca:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005ece:	d8f4      	bhi.n	8005eba <_realloc_r+0x1e>
 8005ed0:	4629      	mov	r1, r5
 8005ed2:	4640      	mov	r0, r8
 8005ed4:	f7ff f95a 	bl	800518c <_malloc_r>
 8005ed8:	4607      	mov	r7, r0
 8005eda:	2800      	cmp	r0, #0
 8005edc:	d0ec      	beq.n	8005eb8 <_realloc_r+0x1c>
 8005ede:	42b5      	cmp	r5, r6
 8005ee0:	462a      	mov	r2, r5
 8005ee2:	4621      	mov	r1, r4
 8005ee4:	bf28      	it	cs
 8005ee6:	4632      	movcs	r2, r6
 8005ee8:	f7ff ff86 	bl	8005df8 <memcpy>
 8005eec:	4621      	mov	r1, r4
 8005eee:	4640      	mov	r0, r8
 8005ef0:	f7ff f8da 	bl	80050a8 <_free_r>
 8005ef4:	463c      	mov	r4, r7
 8005ef6:	e7e0      	b.n	8005eba <_realloc_r+0x1e>

08005ef8 <__ascii_wctomb>:
 8005ef8:	4603      	mov	r3, r0
 8005efa:	4608      	mov	r0, r1
 8005efc:	b141      	cbz	r1, 8005f10 <__ascii_wctomb+0x18>
 8005efe:	2aff      	cmp	r2, #255	@ 0xff
 8005f00:	d904      	bls.n	8005f0c <__ascii_wctomb+0x14>
 8005f02:	228a      	movs	r2, #138	@ 0x8a
 8005f04:	f04f 30ff 	mov.w	r0, #4294967295
 8005f08:	601a      	str	r2, [r3, #0]
 8005f0a:	4770      	bx	lr
 8005f0c:	2001      	movs	r0, #1
 8005f0e:	700a      	strb	r2, [r1, #0]
 8005f10:	4770      	bx	lr
	...

08005f14 <fiprintf>:
 8005f14:	b40e      	push	{r1, r2, r3}
 8005f16:	b503      	push	{r0, r1, lr}
 8005f18:	4601      	mov	r1, r0
 8005f1a:	ab03      	add	r3, sp, #12
 8005f1c:	4805      	ldr	r0, [pc, #20]	@ (8005f34 <fiprintf+0x20>)
 8005f1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f22:	6800      	ldr	r0, [r0, #0]
 8005f24:	9301      	str	r3, [sp, #4]
 8005f26:	f000 f83d 	bl	8005fa4 <_vfiprintf_r>
 8005f2a:	b002      	add	sp, #8
 8005f2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005f30:	b003      	add	sp, #12
 8005f32:	4770      	bx	lr
 8005f34:	20000018 	.word	0x20000018

08005f38 <abort>:
 8005f38:	2006      	movs	r0, #6
 8005f3a:	b508      	push	{r3, lr}
 8005f3c:	f000 fa06 	bl	800634c <raise>
 8005f40:	2001      	movs	r0, #1
 8005f42:	f7fb fdda 	bl	8001afa <_exit>

08005f46 <_malloc_usable_size_r>:
 8005f46:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f4a:	1f18      	subs	r0, r3, #4
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	bfbc      	itt	lt
 8005f50:	580b      	ldrlt	r3, [r1, r0]
 8005f52:	18c0      	addlt	r0, r0, r3
 8005f54:	4770      	bx	lr

08005f56 <__sfputc_r>:
 8005f56:	6893      	ldr	r3, [r2, #8]
 8005f58:	b410      	push	{r4}
 8005f5a:	3b01      	subs	r3, #1
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	6093      	str	r3, [r2, #8]
 8005f60:	da07      	bge.n	8005f72 <__sfputc_r+0x1c>
 8005f62:	6994      	ldr	r4, [r2, #24]
 8005f64:	42a3      	cmp	r3, r4
 8005f66:	db01      	blt.n	8005f6c <__sfputc_r+0x16>
 8005f68:	290a      	cmp	r1, #10
 8005f6a:	d102      	bne.n	8005f72 <__sfputc_r+0x1c>
 8005f6c:	bc10      	pop	{r4}
 8005f6e:	f000 b931 	b.w	80061d4 <__swbuf_r>
 8005f72:	6813      	ldr	r3, [r2, #0]
 8005f74:	1c58      	adds	r0, r3, #1
 8005f76:	6010      	str	r0, [r2, #0]
 8005f78:	7019      	strb	r1, [r3, #0]
 8005f7a:	4608      	mov	r0, r1
 8005f7c:	bc10      	pop	{r4}
 8005f7e:	4770      	bx	lr

08005f80 <__sfputs_r>:
 8005f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f82:	4606      	mov	r6, r0
 8005f84:	460f      	mov	r7, r1
 8005f86:	4614      	mov	r4, r2
 8005f88:	18d5      	adds	r5, r2, r3
 8005f8a:	42ac      	cmp	r4, r5
 8005f8c:	d101      	bne.n	8005f92 <__sfputs_r+0x12>
 8005f8e:	2000      	movs	r0, #0
 8005f90:	e007      	b.n	8005fa2 <__sfputs_r+0x22>
 8005f92:	463a      	mov	r2, r7
 8005f94:	4630      	mov	r0, r6
 8005f96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005f9a:	f7ff ffdc 	bl	8005f56 <__sfputc_r>
 8005f9e:	1c43      	adds	r3, r0, #1
 8005fa0:	d1f3      	bne.n	8005f8a <__sfputs_r+0xa>
 8005fa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005fa4 <_vfiprintf_r>:
 8005fa4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fa8:	460d      	mov	r5, r1
 8005faa:	4614      	mov	r4, r2
 8005fac:	4698      	mov	r8, r3
 8005fae:	4606      	mov	r6, r0
 8005fb0:	b09d      	sub	sp, #116	@ 0x74
 8005fb2:	b118      	cbz	r0, 8005fbc <_vfiprintf_r+0x18>
 8005fb4:	6a03      	ldr	r3, [r0, #32]
 8005fb6:	b90b      	cbnz	r3, 8005fbc <_vfiprintf_r+0x18>
 8005fb8:	f7fe f8ea 	bl	8004190 <__sinit>
 8005fbc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005fbe:	07d9      	lsls	r1, r3, #31
 8005fc0:	d405      	bmi.n	8005fce <_vfiprintf_r+0x2a>
 8005fc2:	89ab      	ldrh	r3, [r5, #12]
 8005fc4:	059a      	lsls	r2, r3, #22
 8005fc6:	d402      	bmi.n	8005fce <_vfiprintf_r+0x2a>
 8005fc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005fca:	f7fe fa0c 	bl	80043e6 <__retarget_lock_acquire_recursive>
 8005fce:	89ab      	ldrh	r3, [r5, #12]
 8005fd0:	071b      	lsls	r3, r3, #28
 8005fd2:	d501      	bpl.n	8005fd8 <_vfiprintf_r+0x34>
 8005fd4:	692b      	ldr	r3, [r5, #16]
 8005fd6:	b99b      	cbnz	r3, 8006000 <_vfiprintf_r+0x5c>
 8005fd8:	4629      	mov	r1, r5
 8005fda:	4630      	mov	r0, r6
 8005fdc:	f000 f938 	bl	8006250 <__swsetup_r>
 8005fe0:	b170      	cbz	r0, 8006000 <_vfiprintf_r+0x5c>
 8005fe2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005fe4:	07dc      	lsls	r4, r3, #31
 8005fe6:	d504      	bpl.n	8005ff2 <_vfiprintf_r+0x4e>
 8005fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8005fec:	b01d      	add	sp, #116	@ 0x74
 8005fee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ff2:	89ab      	ldrh	r3, [r5, #12]
 8005ff4:	0598      	lsls	r0, r3, #22
 8005ff6:	d4f7      	bmi.n	8005fe8 <_vfiprintf_r+0x44>
 8005ff8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005ffa:	f7fe f9f5 	bl	80043e8 <__retarget_lock_release_recursive>
 8005ffe:	e7f3      	b.n	8005fe8 <_vfiprintf_r+0x44>
 8006000:	2300      	movs	r3, #0
 8006002:	9309      	str	r3, [sp, #36]	@ 0x24
 8006004:	2320      	movs	r3, #32
 8006006:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800600a:	2330      	movs	r3, #48	@ 0x30
 800600c:	f04f 0901 	mov.w	r9, #1
 8006010:	f8cd 800c 	str.w	r8, [sp, #12]
 8006014:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80061c0 <_vfiprintf_r+0x21c>
 8006018:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800601c:	4623      	mov	r3, r4
 800601e:	469a      	mov	sl, r3
 8006020:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006024:	b10a      	cbz	r2, 800602a <_vfiprintf_r+0x86>
 8006026:	2a25      	cmp	r2, #37	@ 0x25
 8006028:	d1f9      	bne.n	800601e <_vfiprintf_r+0x7a>
 800602a:	ebba 0b04 	subs.w	fp, sl, r4
 800602e:	d00b      	beq.n	8006048 <_vfiprintf_r+0xa4>
 8006030:	465b      	mov	r3, fp
 8006032:	4622      	mov	r2, r4
 8006034:	4629      	mov	r1, r5
 8006036:	4630      	mov	r0, r6
 8006038:	f7ff ffa2 	bl	8005f80 <__sfputs_r>
 800603c:	3001      	adds	r0, #1
 800603e:	f000 80a7 	beq.w	8006190 <_vfiprintf_r+0x1ec>
 8006042:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006044:	445a      	add	r2, fp
 8006046:	9209      	str	r2, [sp, #36]	@ 0x24
 8006048:	f89a 3000 	ldrb.w	r3, [sl]
 800604c:	2b00      	cmp	r3, #0
 800604e:	f000 809f 	beq.w	8006190 <_vfiprintf_r+0x1ec>
 8006052:	2300      	movs	r3, #0
 8006054:	f04f 32ff 	mov.w	r2, #4294967295
 8006058:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800605c:	f10a 0a01 	add.w	sl, sl, #1
 8006060:	9304      	str	r3, [sp, #16]
 8006062:	9307      	str	r3, [sp, #28]
 8006064:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006068:	931a      	str	r3, [sp, #104]	@ 0x68
 800606a:	4654      	mov	r4, sl
 800606c:	2205      	movs	r2, #5
 800606e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006072:	4853      	ldr	r0, [pc, #332]	@ (80061c0 <_vfiprintf_r+0x21c>)
 8006074:	f7fe f9b9 	bl	80043ea <memchr>
 8006078:	9a04      	ldr	r2, [sp, #16]
 800607a:	b9d8      	cbnz	r0, 80060b4 <_vfiprintf_r+0x110>
 800607c:	06d1      	lsls	r1, r2, #27
 800607e:	bf44      	itt	mi
 8006080:	2320      	movmi	r3, #32
 8006082:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006086:	0713      	lsls	r3, r2, #28
 8006088:	bf44      	itt	mi
 800608a:	232b      	movmi	r3, #43	@ 0x2b
 800608c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006090:	f89a 3000 	ldrb.w	r3, [sl]
 8006094:	2b2a      	cmp	r3, #42	@ 0x2a
 8006096:	d015      	beq.n	80060c4 <_vfiprintf_r+0x120>
 8006098:	4654      	mov	r4, sl
 800609a:	2000      	movs	r0, #0
 800609c:	f04f 0c0a 	mov.w	ip, #10
 80060a0:	9a07      	ldr	r2, [sp, #28]
 80060a2:	4621      	mov	r1, r4
 80060a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80060a8:	3b30      	subs	r3, #48	@ 0x30
 80060aa:	2b09      	cmp	r3, #9
 80060ac:	d94b      	bls.n	8006146 <_vfiprintf_r+0x1a2>
 80060ae:	b1b0      	cbz	r0, 80060de <_vfiprintf_r+0x13a>
 80060b0:	9207      	str	r2, [sp, #28]
 80060b2:	e014      	b.n	80060de <_vfiprintf_r+0x13a>
 80060b4:	eba0 0308 	sub.w	r3, r0, r8
 80060b8:	fa09 f303 	lsl.w	r3, r9, r3
 80060bc:	4313      	orrs	r3, r2
 80060be:	46a2      	mov	sl, r4
 80060c0:	9304      	str	r3, [sp, #16]
 80060c2:	e7d2      	b.n	800606a <_vfiprintf_r+0xc6>
 80060c4:	9b03      	ldr	r3, [sp, #12]
 80060c6:	1d19      	adds	r1, r3, #4
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	9103      	str	r1, [sp, #12]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	bfbb      	ittet	lt
 80060d0:	425b      	neglt	r3, r3
 80060d2:	f042 0202 	orrlt.w	r2, r2, #2
 80060d6:	9307      	strge	r3, [sp, #28]
 80060d8:	9307      	strlt	r3, [sp, #28]
 80060da:	bfb8      	it	lt
 80060dc:	9204      	strlt	r2, [sp, #16]
 80060de:	7823      	ldrb	r3, [r4, #0]
 80060e0:	2b2e      	cmp	r3, #46	@ 0x2e
 80060e2:	d10a      	bne.n	80060fa <_vfiprintf_r+0x156>
 80060e4:	7863      	ldrb	r3, [r4, #1]
 80060e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80060e8:	d132      	bne.n	8006150 <_vfiprintf_r+0x1ac>
 80060ea:	9b03      	ldr	r3, [sp, #12]
 80060ec:	3402      	adds	r4, #2
 80060ee:	1d1a      	adds	r2, r3, #4
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	9203      	str	r2, [sp, #12]
 80060f4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80060f8:	9305      	str	r3, [sp, #20]
 80060fa:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80061c4 <_vfiprintf_r+0x220>
 80060fe:	2203      	movs	r2, #3
 8006100:	4650      	mov	r0, sl
 8006102:	7821      	ldrb	r1, [r4, #0]
 8006104:	f7fe f971 	bl	80043ea <memchr>
 8006108:	b138      	cbz	r0, 800611a <_vfiprintf_r+0x176>
 800610a:	2240      	movs	r2, #64	@ 0x40
 800610c:	9b04      	ldr	r3, [sp, #16]
 800610e:	eba0 000a 	sub.w	r0, r0, sl
 8006112:	4082      	lsls	r2, r0
 8006114:	4313      	orrs	r3, r2
 8006116:	3401      	adds	r4, #1
 8006118:	9304      	str	r3, [sp, #16]
 800611a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800611e:	2206      	movs	r2, #6
 8006120:	4829      	ldr	r0, [pc, #164]	@ (80061c8 <_vfiprintf_r+0x224>)
 8006122:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006126:	f7fe f960 	bl	80043ea <memchr>
 800612a:	2800      	cmp	r0, #0
 800612c:	d03f      	beq.n	80061ae <_vfiprintf_r+0x20a>
 800612e:	4b27      	ldr	r3, [pc, #156]	@ (80061cc <_vfiprintf_r+0x228>)
 8006130:	bb1b      	cbnz	r3, 800617a <_vfiprintf_r+0x1d6>
 8006132:	9b03      	ldr	r3, [sp, #12]
 8006134:	3307      	adds	r3, #7
 8006136:	f023 0307 	bic.w	r3, r3, #7
 800613a:	3308      	adds	r3, #8
 800613c:	9303      	str	r3, [sp, #12]
 800613e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006140:	443b      	add	r3, r7
 8006142:	9309      	str	r3, [sp, #36]	@ 0x24
 8006144:	e76a      	b.n	800601c <_vfiprintf_r+0x78>
 8006146:	460c      	mov	r4, r1
 8006148:	2001      	movs	r0, #1
 800614a:	fb0c 3202 	mla	r2, ip, r2, r3
 800614e:	e7a8      	b.n	80060a2 <_vfiprintf_r+0xfe>
 8006150:	2300      	movs	r3, #0
 8006152:	f04f 0c0a 	mov.w	ip, #10
 8006156:	4619      	mov	r1, r3
 8006158:	3401      	adds	r4, #1
 800615a:	9305      	str	r3, [sp, #20]
 800615c:	4620      	mov	r0, r4
 800615e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006162:	3a30      	subs	r2, #48	@ 0x30
 8006164:	2a09      	cmp	r2, #9
 8006166:	d903      	bls.n	8006170 <_vfiprintf_r+0x1cc>
 8006168:	2b00      	cmp	r3, #0
 800616a:	d0c6      	beq.n	80060fa <_vfiprintf_r+0x156>
 800616c:	9105      	str	r1, [sp, #20]
 800616e:	e7c4      	b.n	80060fa <_vfiprintf_r+0x156>
 8006170:	4604      	mov	r4, r0
 8006172:	2301      	movs	r3, #1
 8006174:	fb0c 2101 	mla	r1, ip, r1, r2
 8006178:	e7f0      	b.n	800615c <_vfiprintf_r+0x1b8>
 800617a:	ab03      	add	r3, sp, #12
 800617c:	9300      	str	r3, [sp, #0]
 800617e:	462a      	mov	r2, r5
 8006180:	4630      	mov	r0, r6
 8006182:	4b13      	ldr	r3, [pc, #76]	@ (80061d0 <_vfiprintf_r+0x22c>)
 8006184:	a904      	add	r1, sp, #16
 8006186:	f7fd fbb9 	bl	80038fc <_printf_float>
 800618a:	4607      	mov	r7, r0
 800618c:	1c78      	adds	r0, r7, #1
 800618e:	d1d6      	bne.n	800613e <_vfiprintf_r+0x19a>
 8006190:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006192:	07d9      	lsls	r1, r3, #31
 8006194:	d405      	bmi.n	80061a2 <_vfiprintf_r+0x1fe>
 8006196:	89ab      	ldrh	r3, [r5, #12]
 8006198:	059a      	lsls	r2, r3, #22
 800619a:	d402      	bmi.n	80061a2 <_vfiprintf_r+0x1fe>
 800619c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800619e:	f7fe f923 	bl	80043e8 <__retarget_lock_release_recursive>
 80061a2:	89ab      	ldrh	r3, [r5, #12]
 80061a4:	065b      	lsls	r3, r3, #25
 80061a6:	f53f af1f 	bmi.w	8005fe8 <_vfiprintf_r+0x44>
 80061aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80061ac:	e71e      	b.n	8005fec <_vfiprintf_r+0x48>
 80061ae:	ab03      	add	r3, sp, #12
 80061b0:	9300      	str	r3, [sp, #0]
 80061b2:	462a      	mov	r2, r5
 80061b4:	4630      	mov	r0, r6
 80061b6:	4b06      	ldr	r3, [pc, #24]	@ (80061d0 <_vfiprintf_r+0x22c>)
 80061b8:	a904      	add	r1, sp, #16
 80061ba:	f7fd fe3d 	bl	8003e38 <_printf_i>
 80061be:	e7e4      	b.n	800618a <_vfiprintf_r+0x1e6>
 80061c0:	080067a8 	.word	0x080067a8
 80061c4:	080067ae 	.word	0x080067ae
 80061c8:	080067b2 	.word	0x080067b2
 80061cc:	080038fd 	.word	0x080038fd
 80061d0:	08005f81 	.word	0x08005f81

080061d4 <__swbuf_r>:
 80061d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061d6:	460e      	mov	r6, r1
 80061d8:	4614      	mov	r4, r2
 80061da:	4605      	mov	r5, r0
 80061dc:	b118      	cbz	r0, 80061e6 <__swbuf_r+0x12>
 80061de:	6a03      	ldr	r3, [r0, #32]
 80061e0:	b90b      	cbnz	r3, 80061e6 <__swbuf_r+0x12>
 80061e2:	f7fd ffd5 	bl	8004190 <__sinit>
 80061e6:	69a3      	ldr	r3, [r4, #24]
 80061e8:	60a3      	str	r3, [r4, #8]
 80061ea:	89a3      	ldrh	r3, [r4, #12]
 80061ec:	071a      	lsls	r2, r3, #28
 80061ee:	d501      	bpl.n	80061f4 <__swbuf_r+0x20>
 80061f0:	6923      	ldr	r3, [r4, #16]
 80061f2:	b943      	cbnz	r3, 8006206 <__swbuf_r+0x32>
 80061f4:	4621      	mov	r1, r4
 80061f6:	4628      	mov	r0, r5
 80061f8:	f000 f82a 	bl	8006250 <__swsetup_r>
 80061fc:	b118      	cbz	r0, 8006206 <__swbuf_r+0x32>
 80061fe:	f04f 37ff 	mov.w	r7, #4294967295
 8006202:	4638      	mov	r0, r7
 8006204:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006206:	6823      	ldr	r3, [r4, #0]
 8006208:	6922      	ldr	r2, [r4, #16]
 800620a:	b2f6      	uxtb	r6, r6
 800620c:	1a98      	subs	r0, r3, r2
 800620e:	6963      	ldr	r3, [r4, #20]
 8006210:	4637      	mov	r7, r6
 8006212:	4283      	cmp	r3, r0
 8006214:	dc05      	bgt.n	8006222 <__swbuf_r+0x4e>
 8006216:	4621      	mov	r1, r4
 8006218:	4628      	mov	r0, r5
 800621a:	f7ff fd9b 	bl	8005d54 <_fflush_r>
 800621e:	2800      	cmp	r0, #0
 8006220:	d1ed      	bne.n	80061fe <__swbuf_r+0x2a>
 8006222:	68a3      	ldr	r3, [r4, #8]
 8006224:	3b01      	subs	r3, #1
 8006226:	60a3      	str	r3, [r4, #8]
 8006228:	6823      	ldr	r3, [r4, #0]
 800622a:	1c5a      	adds	r2, r3, #1
 800622c:	6022      	str	r2, [r4, #0]
 800622e:	701e      	strb	r6, [r3, #0]
 8006230:	6962      	ldr	r2, [r4, #20]
 8006232:	1c43      	adds	r3, r0, #1
 8006234:	429a      	cmp	r2, r3
 8006236:	d004      	beq.n	8006242 <__swbuf_r+0x6e>
 8006238:	89a3      	ldrh	r3, [r4, #12]
 800623a:	07db      	lsls	r3, r3, #31
 800623c:	d5e1      	bpl.n	8006202 <__swbuf_r+0x2e>
 800623e:	2e0a      	cmp	r6, #10
 8006240:	d1df      	bne.n	8006202 <__swbuf_r+0x2e>
 8006242:	4621      	mov	r1, r4
 8006244:	4628      	mov	r0, r5
 8006246:	f7ff fd85 	bl	8005d54 <_fflush_r>
 800624a:	2800      	cmp	r0, #0
 800624c:	d0d9      	beq.n	8006202 <__swbuf_r+0x2e>
 800624e:	e7d6      	b.n	80061fe <__swbuf_r+0x2a>

08006250 <__swsetup_r>:
 8006250:	b538      	push	{r3, r4, r5, lr}
 8006252:	4b29      	ldr	r3, [pc, #164]	@ (80062f8 <__swsetup_r+0xa8>)
 8006254:	4605      	mov	r5, r0
 8006256:	6818      	ldr	r0, [r3, #0]
 8006258:	460c      	mov	r4, r1
 800625a:	b118      	cbz	r0, 8006264 <__swsetup_r+0x14>
 800625c:	6a03      	ldr	r3, [r0, #32]
 800625e:	b90b      	cbnz	r3, 8006264 <__swsetup_r+0x14>
 8006260:	f7fd ff96 	bl	8004190 <__sinit>
 8006264:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006268:	0719      	lsls	r1, r3, #28
 800626a:	d422      	bmi.n	80062b2 <__swsetup_r+0x62>
 800626c:	06da      	lsls	r2, r3, #27
 800626e:	d407      	bmi.n	8006280 <__swsetup_r+0x30>
 8006270:	2209      	movs	r2, #9
 8006272:	602a      	str	r2, [r5, #0]
 8006274:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006278:	f04f 30ff 	mov.w	r0, #4294967295
 800627c:	81a3      	strh	r3, [r4, #12]
 800627e:	e033      	b.n	80062e8 <__swsetup_r+0x98>
 8006280:	0758      	lsls	r0, r3, #29
 8006282:	d512      	bpl.n	80062aa <__swsetup_r+0x5a>
 8006284:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006286:	b141      	cbz	r1, 800629a <__swsetup_r+0x4a>
 8006288:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800628c:	4299      	cmp	r1, r3
 800628e:	d002      	beq.n	8006296 <__swsetup_r+0x46>
 8006290:	4628      	mov	r0, r5
 8006292:	f7fe ff09 	bl	80050a8 <_free_r>
 8006296:	2300      	movs	r3, #0
 8006298:	6363      	str	r3, [r4, #52]	@ 0x34
 800629a:	89a3      	ldrh	r3, [r4, #12]
 800629c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80062a0:	81a3      	strh	r3, [r4, #12]
 80062a2:	2300      	movs	r3, #0
 80062a4:	6063      	str	r3, [r4, #4]
 80062a6:	6923      	ldr	r3, [r4, #16]
 80062a8:	6023      	str	r3, [r4, #0]
 80062aa:	89a3      	ldrh	r3, [r4, #12]
 80062ac:	f043 0308 	orr.w	r3, r3, #8
 80062b0:	81a3      	strh	r3, [r4, #12]
 80062b2:	6923      	ldr	r3, [r4, #16]
 80062b4:	b94b      	cbnz	r3, 80062ca <__swsetup_r+0x7a>
 80062b6:	89a3      	ldrh	r3, [r4, #12]
 80062b8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80062bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80062c0:	d003      	beq.n	80062ca <__swsetup_r+0x7a>
 80062c2:	4621      	mov	r1, r4
 80062c4:	4628      	mov	r0, r5
 80062c6:	f000 f882 	bl	80063ce <__smakebuf_r>
 80062ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062ce:	f013 0201 	ands.w	r2, r3, #1
 80062d2:	d00a      	beq.n	80062ea <__swsetup_r+0x9a>
 80062d4:	2200      	movs	r2, #0
 80062d6:	60a2      	str	r2, [r4, #8]
 80062d8:	6962      	ldr	r2, [r4, #20]
 80062da:	4252      	negs	r2, r2
 80062dc:	61a2      	str	r2, [r4, #24]
 80062de:	6922      	ldr	r2, [r4, #16]
 80062e0:	b942      	cbnz	r2, 80062f4 <__swsetup_r+0xa4>
 80062e2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80062e6:	d1c5      	bne.n	8006274 <__swsetup_r+0x24>
 80062e8:	bd38      	pop	{r3, r4, r5, pc}
 80062ea:	0799      	lsls	r1, r3, #30
 80062ec:	bf58      	it	pl
 80062ee:	6962      	ldrpl	r2, [r4, #20]
 80062f0:	60a2      	str	r2, [r4, #8]
 80062f2:	e7f4      	b.n	80062de <__swsetup_r+0x8e>
 80062f4:	2000      	movs	r0, #0
 80062f6:	e7f7      	b.n	80062e8 <__swsetup_r+0x98>
 80062f8:	20000018 	.word	0x20000018

080062fc <_raise_r>:
 80062fc:	291f      	cmp	r1, #31
 80062fe:	b538      	push	{r3, r4, r5, lr}
 8006300:	4605      	mov	r5, r0
 8006302:	460c      	mov	r4, r1
 8006304:	d904      	bls.n	8006310 <_raise_r+0x14>
 8006306:	2316      	movs	r3, #22
 8006308:	6003      	str	r3, [r0, #0]
 800630a:	f04f 30ff 	mov.w	r0, #4294967295
 800630e:	bd38      	pop	{r3, r4, r5, pc}
 8006310:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006312:	b112      	cbz	r2, 800631a <_raise_r+0x1e>
 8006314:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006318:	b94b      	cbnz	r3, 800632e <_raise_r+0x32>
 800631a:	4628      	mov	r0, r5
 800631c:	f000 f830 	bl	8006380 <_getpid_r>
 8006320:	4622      	mov	r2, r4
 8006322:	4601      	mov	r1, r0
 8006324:	4628      	mov	r0, r5
 8006326:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800632a:	f000 b817 	b.w	800635c <_kill_r>
 800632e:	2b01      	cmp	r3, #1
 8006330:	d00a      	beq.n	8006348 <_raise_r+0x4c>
 8006332:	1c59      	adds	r1, r3, #1
 8006334:	d103      	bne.n	800633e <_raise_r+0x42>
 8006336:	2316      	movs	r3, #22
 8006338:	6003      	str	r3, [r0, #0]
 800633a:	2001      	movs	r0, #1
 800633c:	e7e7      	b.n	800630e <_raise_r+0x12>
 800633e:	2100      	movs	r1, #0
 8006340:	4620      	mov	r0, r4
 8006342:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006346:	4798      	blx	r3
 8006348:	2000      	movs	r0, #0
 800634a:	e7e0      	b.n	800630e <_raise_r+0x12>

0800634c <raise>:
 800634c:	4b02      	ldr	r3, [pc, #8]	@ (8006358 <raise+0xc>)
 800634e:	4601      	mov	r1, r0
 8006350:	6818      	ldr	r0, [r3, #0]
 8006352:	f7ff bfd3 	b.w	80062fc <_raise_r>
 8006356:	bf00      	nop
 8006358:	20000018 	.word	0x20000018

0800635c <_kill_r>:
 800635c:	b538      	push	{r3, r4, r5, lr}
 800635e:	2300      	movs	r3, #0
 8006360:	4d06      	ldr	r5, [pc, #24]	@ (800637c <_kill_r+0x20>)
 8006362:	4604      	mov	r4, r0
 8006364:	4608      	mov	r0, r1
 8006366:	4611      	mov	r1, r2
 8006368:	602b      	str	r3, [r5, #0]
 800636a:	f7fb fbb6 	bl	8001ada <_kill>
 800636e:	1c43      	adds	r3, r0, #1
 8006370:	d102      	bne.n	8006378 <_kill_r+0x1c>
 8006372:	682b      	ldr	r3, [r5, #0]
 8006374:	b103      	cbz	r3, 8006378 <_kill_r+0x1c>
 8006376:	6023      	str	r3, [r4, #0]
 8006378:	bd38      	pop	{r3, r4, r5, pc}
 800637a:	bf00      	nop
 800637c:	200003c4 	.word	0x200003c4

08006380 <_getpid_r>:
 8006380:	f7fb bba4 	b.w	8001acc <_getpid>

08006384 <__swhatbuf_r>:
 8006384:	b570      	push	{r4, r5, r6, lr}
 8006386:	460c      	mov	r4, r1
 8006388:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800638c:	4615      	mov	r5, r2
 800638e:	2900      	cmp	r1, #0
 8006390:	461e      	mov	r6, r3
 8006392:	b096      	sub	sp, #88	@ 0x58
 8006394:	da0c      	bge.n	80063b0 <__swhatbuf_r+0x2c>
 8006396:	89a3      	ldrh	r3, [r4, #12]
 8006398:	2100      	movs	r1, #0
 800639a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800639e:	bf14      	ite	ne
 80063a0:	2340      	movne	r3, #64	@ 0x40
 80063a2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80063a6:	2000      	movs	r0, #0
 80063a8:	6031      	str	r1, [r6, #0]
 80063aa:	602b      	str	r3, [r5, #0]
 80063ac:	b016      	add	sp, #88	@ 0x58
 80063ae:	bd70      	pop	{r4, r5, r6, pc}
 80063b0:	466a      	mov	r2, sp
 80063b2:	f000 f849 	bl	8006448 <_fstat_r>
 80063b6:	2800      	cmp	r0, #0
 80063b8:	dbed      	blt.n	8006396 <__swhatbuf_r+0x12>
 80063ba:	9901      	ldr	r1, [sp, #4]
 80063bc:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80063c0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80063c4:	4259      	negs	r1, r3
 80063c6:	4159      	adcs	r1, r3
 80063c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80063cc:	e7eb      	b.n	80063a6 <__swhatbuf_r+0x22>

080063ce <__smakebuf_r>:
 80063ce:	898b      	ldrh	r3, [r1, #12]
 80063d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80063d2:	079d      	lsls	r5, r3, #30
 80063d4:	4606      	mov	r6, r0
 80063d6:	460c      	mov	r4, r1
 80063d8:	d507      	bpl.n	80063ea <__smakebuf_r+0x1c>
 80063da:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80063de:	6023      	str	r3, [r4, #0]
 80063e0:	6123      	str	r3, [r4, #16]
 80063e2:	2301      	movs	r3, #1
 80063e4:	6163      	str	r3, [r4, #20]
 80063e6:	b003      	add	sp, #12
 80063e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80063ea:	466a      	mov	r2, sp
 80063ec:	ab01      	add	r3, sp, #4
 80063ee:	f7ff ffc9 	bl	8006384 <__swhatbuf_r>
 80063f2:	9f00      	ldr	r7, [sp, #0]
 80063f4:	4605      	mov	r5, r0
 80063f6:	4639      	mov	r1, r7
 80063f8:	4630      	mov	r0, r6
 80063fa:	f7fe fec7 	bl	800518c <_malloc_r>
 80063fe:	b948      	cbnz	r0, 8006414 <__smakebuf_r+0x46>
 8006400:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006404:	059a      	lsls	r2, r3, #22
 8006406:	d4ee      	bmi.n	80063e6 <__smakebuf_r+0x18>
 8006408:	f023 0303 	bic.w	r3, r3, #3
 800640c:	f043 0302 	orr.w	r3, r3, #2
 8006410:	81a3      	strh	r3, [r4, #12]
 8006412:	e7e2      	b.n	80063da <__smakebuf_r+0xc>
 8006414:	89a3      	ldrh	r3, [r4, #12]
 8006416:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800641a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800641e:	81a3      	strh	r3, [r4, #12]
 8006420:	9b01      	ldr	r3, [sp, #4]
 8006422:	6020      	str	r0, [r4, #0]
 8006424:	b15b      	cbz	r3, 800643e <__smakebuf_r+0x70>
 8006426:	4630      	mov	r0, r6
 8006428:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800642c:	f000 f81e 	bl	800646c <_isatty_r>
 8006430:	b128      	cbz	r0, 800643e <__smakebuf_r+0x70>
 8006432:	89a3      	ldrh	r3, [r4, #12]
 8006434:	f023 0303 	bic.w	r3, r3, #3
 8006438:	f043 0301 	orr.w	r3, r3, #1
 800643c:	81a3      	strh	r3, [r4, #12]
 800643e:	89a3      	ldrh	r3, [r4, #12]
 8006440:	431d      	orrs	r5, r3
 8006442:	81a5      	strh	r5, [r4, #12]
 8006444:	e7cf      	b.n	80063e6 <__smakebuf_r+0x18>
	...

08006448 <_fstat_r>:
 8006448:	b538      	push	{r3, r4, r5, lr}
 800644a:	2300      	movs	r3, #0
 800644c:	4d06      	ldr	r5, [pc, #24]	@ (8006468 <_fstat_r+0x20>)
 800644e:	4604      	mov	r4, r0
 8006450:	4608      	mov	r0, r1
 8006452:	4611      	mov	r1, r2
 8006454:	602b      	str	r3, [r5, #0]
 8006456:	f7fb fb9f 	bl	8001b98 <_fstat>
 800645a:	1c43      	adds	r3, r0, #1
 800645c:	d102      	bne.n	8006464 <_fstat_r+0x1c>
 800645e:	682b      	ldr	r3, [r5, #0]
 8006460:	b103      	cbz	r3, 8006464 <_fstat_r+0x1c>
 8006462:	6023      	str	r3, [r4, #0]
 8006464:	bd38      	pop	{r3, r4, r5, pc}
 8006466:	bf00      	nop
 8006468:	200003c4 	.word	0x200003c4

0800646c <_isatty_r>:
 800646c:	b538      	push	{r3, r4, r5, lr}
 800646e:	2300      	movs	r3, #0
 8006470:	4d05      	ldr	r5, [pc, #20]	@ (8006488 <_isatty_r+0x1c>)
 8006472:	4604      	mov	r4, r0
 8006474:	4608      	mov	r0, r1
 8006476:	602b      	str	r3, [r5, #0]
 8006478:	f7fb fb9d 	bl	8001bb6 <_isatty>
 800647c:	1c43      	adds	r3, r0, #1
 800647e:	d102      	bne.n	8006486 <_isatty_r+0x1a>
 8006480:	682b      	ldr	r3, [r5, #0]
 8006482:	b103      	cbz	r3, 8006486 <_isatty_r+0x1a>
 8006484:	6023      	str	r3, [r4, #0]
 8006486:	bd38      	pop	{r3, r4, r5, pc}
 8006488:	200003c4 	.word	0x200003c4

0800648c <_init>:
 800648c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800648e:	bf00      	nop
 8006490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006492:	bc08      	pop	{r3}
 8006494:	469e      	mov	lr, r3
 8006496:	4770      	bx	lr

08006498 <_fini>:
 8006498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800649a:	bf00      	nop
 800649c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800649e:	bc08      	pop	{r3}
 80064a0:	469e      	mov	lr, r3
 80064a2:	4770      	bx	lr
