#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Nov 15 19:10:24 2024
# Process ID: 3216
# Current directory: /home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/vivado.log
# Journal file: /home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/vivado.jou
# Running On        :eecs-digital-42
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :AMD Ryzen 7 2700X Eight-Core Processor
# CPU Frequency     :4191.306 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16688 MB
# Swap memory       :4294 MB
# Total Virtual     :20983 MB
# Available Virtual :19995 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 4
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
read_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1391.148 ; gain = 51.840 ; free physical = 13251 ; free virtual = 18708
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip
blk_mem_gen_0
# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/ip/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/project_1.gen/sources_1/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
# synth_ip [get_ips]
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/ip/blk_mem_gen_0/blk_mem_gen_0.xci
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3240
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2148.582 ; gain = 404.711 ; free physical = 12054 ; free virtual = 17559
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'TOTAL_PIXELS' is used before its declaration [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/video_sig_gen.sv:15]
WARNING: [Synth 8-6901] identifier 'TOTAL_LINES' is used before its declaration [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/video_sig_gen.sv:16]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'cw_hdmi_clk_wiz' [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/cw_hdmi_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'cw_hdmi_clk_wiz' (0#1) [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/cw_hdmi_clk_wiz.v:69]
WARNING: [Synth 8-7071] port 'locked' of module 'cw_hdmi_clk_wiz' is unconnected for instance 'wizard_hdmi' [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:50]
WARNING: [Synth 8-7023] instance 'wizard_hdmi' of module 'cw_hdmi_clk_wiz' has 5 connections declared, but only 4 given [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:50]
INFO: [Synth 8-6157] synthesizing module 'cw_fast_clk_wiz' [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/cw_fast_clk_wiz.v:71]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
INFO: [Synth 8-6155] done synthesizing module 'cw_fast_clk_wiz' (0#1) [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/cw_fast_clk_wiz.v:71]
WARNING: [Synth 8-7071] port 'clk_mig' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:56]
WARNING: [Synth 8-7071] port 'locked' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:56]
WARNING: [Synth 8-7023] instance 'wizard_migcam' of module 'cw_fast_clk_wiz' has 7 connections declared, but only 5 given [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:56]
INFO: [Synth 8-6157] synthesizing module 'image_sprite' [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/image_sprite.sv:10]
	Parameter WIDTH bound to: 228 - type: integer 
	Parameter HEIGHT bound to: 225 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/xilinx_single_port_ram_read_first.sv:10]
	Parameter RAM_WIDTH bound to: 8 - type: integer 
	Parameter RAM_DEPTH bound to: 51300 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: image.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'image.mem' is read successfully [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/xilinx_single_port_ram_read_first.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/xilinx_single_port_ram_read_first.sv:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/xilinx_single_port_ram_read_first.sv:10]
	Parameter RAM_WIDTH bound to: 24 - type: integer 
	Parameter RAM_DEPTH bound to: 256 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: palette.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'palette.mem' is read successfully [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/xilinx_single_port_ram_read_first.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' (0#1) [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/xilinx_single_port_ram_read_first.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'image_sprite' (0#1) [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/image_sprite.sv:10]
WARNING: [Synth 8-689] width (32) of port connection 'x_in' does not match port width (11) of module 'image_sprite' [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:159]
WARNING: [Synth 8-689] width (32) of port connection 'y_in' does not match port width (10) of module 'image_sprite' [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:160]
INFO: [Synth 8-6157] synthesizing module 'video_sig_gen' [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/video_sig_gen.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'video_sig_gen' (0#1) [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/video_sig_gen.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'hcount_out' does not match port width (21) of module 'video_sig_gen' [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:173]
INFO: [Synth 8-6157] synthesizing module 'tmds_encoder' [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tm_choice' [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/tm_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tm_choice' (0#1) [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/tm_choice.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'tmds_encoder' (0#1) [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/tmds_encoder.sv:4]
INFO: [Synth 8-6157] synthesizing module 'tmds_serializer' [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'tmds_serializer' (0#1) [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/tmds_serializer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:4]
WARNING: [Synth 8-6014] Unused sequential element hcount_pipe_2_reg[4] was removed.  [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:105]
WARNING: [Synth 8-6014] Unused sequential element vcount_pipe_2_reg[3] was removed.  [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:112]
WARNING: [Synth 8-3848] Net text[511] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[510] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[509] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[508] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[507] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[506] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[505] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[504] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[503] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[502] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[501] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[500] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[499] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[498] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[497] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[496] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[495] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[494] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[493] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[492] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[491] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[490] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[489] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[488] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[487] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[486] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[485] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[484] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[483] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[482] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[481] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[480] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[479] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[478] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[477] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[476] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[475] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[474] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[473] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[472] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[471] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[470] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[469] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[468] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[467] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[466] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[465] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[464] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[463] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[462] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[461] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[460] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[459] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[458] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[457] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[456] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[455] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[454] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[453] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[452] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[451] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[450] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[449] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[448] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[447] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[446] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[445] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[444] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[443] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[442] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[441] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[440] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[439] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[438] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[437] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[436] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[435] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[434] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[433] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[432] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[431] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[430] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[429] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[428] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[427] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[426] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[425] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[424] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[423] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[422] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[421] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[420] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[419] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[418] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[417] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[416] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[415] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[414] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[413] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[412] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[411] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[410] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[409] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[408] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[407] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[406] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[405] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[404] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[403] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[402] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[401] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[400] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[399] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[398] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[397] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[396] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[395] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[394] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[393] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[392] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[391] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[390] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[389] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[388] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[387] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[386] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[385] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[384] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[383] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[382] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[381] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[380] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[379] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[378] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[377] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[376] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[375] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[374] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[373] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[372] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[371] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[370] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[369] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[368] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[367] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[366] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[365] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[364] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[363] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[362] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[361] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[360] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[359] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[358] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[357] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[356] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[355] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[354] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[353] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[352] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[351] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[350] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[349] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[348] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[347] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[346] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[345] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[344] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[343] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[342] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[341] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[340] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[339] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[338] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[337] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[336] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[335] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[334] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[333] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[332] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[331] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[330] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[329] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[328] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[327] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[326] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[325] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[324] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[323] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[322] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[321] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[320] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[319] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[318] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[317] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[316] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[315] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[314] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[313] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[312] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[311] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[310] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[309] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[308] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[307] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[306] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[305] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[304] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[303] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[302] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[301] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[300] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[299] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[298] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[297] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[296] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[295] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[294] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[293] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[292] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[291] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[290] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[289] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[288] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[287] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[286] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[285] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[284] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[283] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[282] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[281] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[280] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[279] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[278] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[277] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[276] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[275] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[274] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[273] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[272] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[271] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[270] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[269] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[268] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[267] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[266] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[265] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[264] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[263] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[262] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[261] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[260] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[259] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[258] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[257] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[256] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[255] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[254] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[253] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[252] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[251] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[250] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[249] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[248] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[247] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[246] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[245] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[244] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[243] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[242] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[241] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[240] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[239] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[238] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[237] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[236] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[235] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[234] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[233] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[232] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[231] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[230] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[229] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[228] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[227] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[226] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[225] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[224] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[223] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[222] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[221] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[220] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[219] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[218] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[217] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[216] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[215] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[214] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[213] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[212] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[211] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[210] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[209] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[208] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[207] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[206] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[205] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[204] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[203] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[202] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[201] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[200] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[199] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[198] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[197] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[196] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[195] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[194] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[193] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[192] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[191] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[190] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[189] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[188] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[187] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[186] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[185] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[184] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[183] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[182] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[181] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[180] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[179] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[178] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[177] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[176] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[175] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[174] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[173] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[172] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[171] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[170] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[169] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[168] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[167] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[166] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[165] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[164] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[163] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[162] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[161] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[160] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[159] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[158] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[157] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[156] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[155] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[154] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[153] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[152] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[151] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[150] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[149] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[148] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[147] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[146] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[145] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[144] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[143] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[142] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[141] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[140] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[139] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[138] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[137] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[136] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[135] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[134] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[133] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[132] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[131] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[130] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[129] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[128] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[127] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[126] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[125] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[124] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[123] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[122] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[121] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[120] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[119] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[118] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[117] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[116] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[115] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[114] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[113] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[112] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[111] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[110] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[109] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[108] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[107] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[106] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[105] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[104] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[103] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[102] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[101] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[100] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[99] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[98] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[97] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[96] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[95] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[94] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[93] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[92] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[91] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[90] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[89] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[88] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[87] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[86] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[85] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[84] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[83] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[82] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[81] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[80] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[79] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[78] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[77] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[76] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[75] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[74] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[73] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[72] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[71] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[70] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[69] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[68] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[67] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[66] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[65] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[64] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[63] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[62] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[61] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[60] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[59] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[58] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[57] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[56] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[55] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[54] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[53] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[52] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[51] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[50] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[49] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[48] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[47] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[46] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[45] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[44] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[43] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[42] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[41] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[40] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[39] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[38] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[37] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[36] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[35] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[34] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[33] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[32] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[31] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[30] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[29] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[28] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[27] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3848] Net text[26] in module/entity top_level does not have driver. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/hdl/top_level.sv:66]
WARNING: [Synth 8-3917] design top_level has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[0] driven by constant 0
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2259.551 ; gain = 515.680 ; free physical = 11921 ; free virtual = 17429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2277.363 ; gain = 533.492 ; free physical = 11921 ; free virtual = 17429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2277.363 ; gain = 533.492 ; free physical = 11921 ; free virtual = 17429
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2283.301 ; gain = 0.000 ; free physical = 11921 ; free virtual = 17429
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'camera_d[1]'. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[3]'. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[5]'. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[7]'. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[0]'. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[2]'. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[4]'. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[6]'. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_xclk'. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_hsync'. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_sda'. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pclk'. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_vsync'. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_scl'. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2398.113 ; gain = 0.000 ; free physical = 11897 ; free virtual = 17421
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2398.113 ; gain = 0.000 ; free physical = 11897 ; free virtual = 17421
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2398.113 ; gain = 654.242 ; free physical = 11888 ; free virtual = 17411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2398.113 ; gain = 654.242 ; free physical = 11888 ; free virtual = 17411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2398.113 ; gain = 654.242 ; free physical = 11888 ; free virtual = 17411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2398.113 ; gain = 654.242 ; free physical = 11888 ; free virtual = 17413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   22 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 9     
	   2 Input   10 Bit       Adders := 7     
	   2 Input    6 Bit       Adders := 1     
	   4 Input    5 Bit       Adders := 6     
	   3 Input    5 Bit       Adders := 6     
	   8 Input    4 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 21    
+---Registers : 
	               24 Bit    Registers := 2     
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 17    
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 38    
+---RAMs : 
	             400K Bit	(51300 X 8 bit)          RAMs := 1     
	               6K Bit	(256 X 24 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   11 Bit        Muxes := 4     
	   5 Input   10 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 9     
	   2 Input    8 Bit        Muxes := 9     
	   2 Input    5 Bit        Muxes := 9     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP image_addr1, operation Mode is: (A:0x26)*B.
DSP Report: operator image_addr1 is absorbed into DSP image_addr1.
DSP Report: Generating DSP image_addr, operation Mode is: PCIN+A*(B:0xe4).
DSP Report: operator image_addr is absorbed into DSP image_addr.
DSP Report: operator image_addr0 is absorbed into DSP image_addr.
DSP Report: Generating DSP x_in0, operation Mode is: (D'+A)*(B:0x28).
DSP Report: register hcount_left_pipe_reg[3] is absorbed into DSP x_in0.
DSP Report: register hcount_left_pipe_reg[4] is absorbed into DSP x_in0.
DSP Report: operator x_in0 is absorbed into DSP x_in0.
DSP Report: operator hcount_left_pipe_reg[4]0 is absorbed into DSP x_in0.
DSP Report: Generating DSP y_in0, operation Mode is: A''*(B:0x2d).
DSP Report: register vcount_up_pipe_reg[3] is absorbed into DSP y_in0.
DSP Report: register vcount_up_pipe_reg[4] is absorbed into DSP y_in0.
DSP Report: operator y_in0 is absorbed into DSP y_in0.
WARNING: [Synth 8-3917] design top_level has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[8] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb0[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port rgb1[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_an[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_an[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss0_c[0] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[6] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[5] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[4] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[3] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[2] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[1] driven by constant 0
WARNING: [Synth 8-3917] design top_level has port ss1_c[0] driven by constant 0
WARNING: [Synth 8-7129] Port sw[15] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[14] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2398.113 ; gain = 654.242 ; free physical = 11858 ; free virtual = 17392
---------------------------------------------------------------------------------
 Sort Area is  image_addr1_0 : 0 0 : 63 556 : Used 1 time 0
 Sort Area is  image_addr1_0 : 0 1 : 493 556 : Used 1 time 0
 Sort Area is  y_in0_5 : 0 0 : 155 155 : Used 1 time 0
 Sort Area is  x_in0_3 : 0 0 : 104 104 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_single_port_ram_read_first:                 | BRAM_reg   | 50 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg   | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|image_sprite | (A:0x26)*B      | 4      | 6      | -      | -      | 10     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|image_sprite | PCIN+A*(B:0xe4) | 16     | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|top_level    | (D'+A)*(B:0x28) | 1      | 6      | -      | 11     | 17     | 0    | 0    | -    | 1    | 1     | 0    | 0    | 
|top_level    | A''*(B:0x2d)    | 10     | 6      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2398.113 ; gain = 654.242 ; free physical = 11855 ; free virtual = 17396
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2398.113 ; gain = 654.242 ; free physical = 11824 ; free virtual = 17365
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xilinx_single_port_ram_read_first:                 | BRAM_reg   | 50 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 16     | 
|xilinx_single_port_ram_read_first__parameterized0: | BRAM_reg   | 256 x 24(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2414.129 ; gain = 670.258 ; free physical = 11809 ; free virtual = 17350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2414.129 ; gain = 670.258 ; free physical = 11810 ; free virtual = 17351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2414.129 ; gain = 670.258 ; free physical = 11810 ; free virtual = 17351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2414.129 ; gain = 670.258 ; free physical = 11810 ; free virtual = 17351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2414.129 ; gain = 670.258 ; free physical = 11810 ; free virtual = 17351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2414.129 ; gain = 670.258 ; free physical = 11810 ; free virtual = 17351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2414.129 ; gain = 670.258 ; free physical = 11810 ; free virtual = 17351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_level   | letter_sprite/in_sprite5_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | hsync_hdmi_pipe_reg[8]       | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | vsync_hdmi_pipe_reg[8]       | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | active_draw_hdmi_pipe_reg[8] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | hcount_left_pipe_reg[2][4]   | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | hcount_pipe_reg[4][10]       | 5      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|top_level   | hcount_pipe_reg[4][6]        | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|top_level   | vcount_up_pipe_reg[2][3]     | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | vcount_pipe_reg[4][9]        | 5      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|top_level   | vcount_pipe_reg[4][2]        | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|top_level   | vcount_pipe_reg[4][1]        | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
+------------+------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_level    | (D'+A)'*B   | 1      | 6      | -      | 5      | 17     | 0    | 0    | -    | 0    | 1     | 0    | 0    | 
|top_level    | A''*B       | 4      | 6      | -      | -      | 16     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|image_sprite | A*B         | 3      | 6      | -      | -      | 0      | 0    | 0    | -    | -    | -     | 0    | 0    | 
|image_sprite | PCIN+A*B    | 16     | 8      | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     8|
|2     |CARRY4     |    39|
|3     |DSP48E1    |     4|
|6     |LUT1       |     7|
|7     |LUT2       |    78|
|8     |LUT3       |    33|
|9     |LUT4       |    97|
|10    |LUT5       |    88|
|11    |LUT6       |   139|
|12    |MMCME2_ADV |     1|
|13    |OSERDESE2  |     6|
|15    |PLLE2_ADV  |     1|
|16    |RAMB18E1   |     1|
|17    |RAMB36E1   |    16|
|33    |SRL16E     |    27|
|34    |FDRE       |   188|
|35    |IBUF       |     3|
|36    |OBUF       |    44|
|37    |OBUFDS     |     4|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2414.129 ; gain = 670.258 ; free physical = 11810 ; free virtual = 17351
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 64 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2414.129 ; gain = 549.508 ; free physical = 11810 ; free virtual = 17351
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 2414.137 ; gain = 670.258 ; free physical = 11810 ; free virtual = 17351
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2414.137 ; gain = 0.000 ; free physical = 12103 ; free virtual = 17647
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. wizard_hdmi/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
Parsing XDC File [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'camera_d[1]'. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[3]'. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[5]'. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[7]'. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[0]'. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[2]'. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[4]'. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'camera_d[6]'. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_xclk'. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_hsync'. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_sda'. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_pclk'. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'cam_vsync'. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'i2c_scl'. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2414.137 ; gain = 0.000 ; free physical = 12191 ; free virtual = 17735
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

Synth Design complete | Checksum: f9c2d333
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 654 Warnings, 28 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 2414.137 ; gain = 1009.113 ; free physical = 12191 ; free virtual = 17735
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2281.690; main = 1897.310; forked = 532.954
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3502.074; main = 2414.133; forked = 1087.941
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2446.145 ; gain = 0.000 ; free physical = 12191 ; free virtual = 17735
Wrote PlaceDB: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2446.145 ; gain = 0.000 ; free physical = 12191 ; free virtual = 17735
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2446.145 ; gain = 0.000 ; free physical = 12191 ; free virtual = 17735
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2446.145 ; gain = 0.000 ; free physical = 12191 ; free virtual = 17735
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2446.145 ; gain = 0.000 ; free physical = 12191 ; free virtual = 17735
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2446.145 ; gain = 0.000 ; free physical = 12191 ; free virtual = 17735
Write Physdb Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2446.145 ; gain = 0.000 ; free physical = 12191 ; free virtual = 17735
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2462.145 ; gain = 16.000 ; free physical = 12163 ; free virtual = 17724
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2462.145 ; gain = 0.000 ; free physical = 12169 ; free virtual = 17731

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 2af56628f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2462.145 ; gain = 0.000 ; free physical = 12169 ; free virtual = 17731

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2af56628f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.145 ; gain = 0.000 ; free physical = 11974 ; free virtual = 17536

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2af56628f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.145 ; gain = 0.000 ; free physical = 11974 ; free virtual = 17536
Phase 1 Initialization | Checksum: 2af56628f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.145 ; gain = 0.000 ; free physical = 11974 ; free virtual = 17536

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2af56628f

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2649.145 ; gain = 0.000 ; free physical = 11974 ; free virtual = 17536

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2af56628f

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2649.145 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17537
Phase 2 Timer Update And Timing Data Collection | Checksum: 2af56628f

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2649.145 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17537

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 15 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 203300e38

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2649.145 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17537
Retarget | Checksum: 203300e38
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 5 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 21d3c5609

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2649.145 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17537
Constant propagation | Checksum: 21d3c5609
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1bc64ac03

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2649.145 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17537
Sweep | Checksum: 1bc64ac03
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1bc64ac03

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2649.145 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17537
BUFG optimization | Checksum: 1bc64ac03
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1bc64ac03

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2649.145 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17537
Shift Register Optimization | Checksum: 1bc64ac03
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1bc64ac03

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2649.145 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17537
Post Processing Netlist | Checksum: 1bc64ac03
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 25263199a

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2649.145 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17537

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2649.145 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17537
Phase 9.2 Verifying Netlist Connectivity | Checksum: 25263199a

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2649.145 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17537
Phase 9 Finalization | Checksum: 25263199a

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2649.145 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17537
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               5  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               3  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 25263199a

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2649.145 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17537

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 17 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 34
Ending PowerOpt Patch Enables Task | Checksum: 25263199a

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11959 ; free virtual = 17525
Ending Power Optimization Task | Checksum: 25263199a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2776.281 ; gain = 127.137 ; free physical = 11959 ; free virtual = 17525

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 25263199a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11959 ; free virtual = 17525

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11959 ; free virtual = 17525
Ending Netlist Obfuscation Task | Checksum: 25263199a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11959 ; free virtual = 17525
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11961 ; free virtual = 17529
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1d8690234

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11961 ; free virtual = 17529
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11961 ; free virtual = 17529

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d8936c48

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11958 ; free virtual = 17528

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 25541f35b

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11958 ; free virtual = 17529

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 25541f35b

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11958 ; free virtual = 17530
Phase 1 Placer Initialization | Checksum: 25541f35b

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11958 ; free virtual = 17530

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2070f456d

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11958 ; free virtual = 17530

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 26e1d00e7

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11957 ; free virtual = 17530

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 26e1d00e7

Time (s): cpu = 00:00:00.8 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11957 ; free virtual = 17530

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1f6874afc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11965 ; free virtual = 17539

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 5 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 2 nets or LUTs. Breaked 0 LUT, combined 2 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 9 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 9 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11966 ; free virtual = 17541
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11966 ; free virtual = 17541

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              2  |                     2  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            9  |              0  |                     6  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            9  |              2  |                     8  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1b944e7d8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11966 ; free virtual = 17541
Phase 2.4 Global Placement Core | Checksum: 1fccefb2b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11966 ; free virtual = 17542
Phase 2 Global Placement | Checksum: 1fccefb2b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11966 ; free virtual = 17542

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13443c8f6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11966 ; free virtual = 17542

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1904b8f75

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11966 ; free virtual = 17541

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 234467e5b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11966 ; free virtual = 17541

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c9b758ff

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11966 ; free virtual = 17541

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 196979646

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11972 ; free virtual = 17548

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 175be80c2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11965 ; free virtual = 17541

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 174d5c27e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11965 ; free virtual = 17541

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: ef99ea5d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11965 ; free virtual = 17541

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 256168f44

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11977 ; free virtual = 17553
Phase 3 Detail Placement | Checksum: 256168f44

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11978 ; free virtual = 17553

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 18ae50ca4

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.576 | TNS=-723.292 |
Phase 1 Physical Synthesis Initialization | Checksum: c977c7db

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11978 ; free virtual = 17554
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1c3ff05bb

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11978 ; free virtual = 17554
Phase 4.1.1.1 BUFG Insertion | Checksum: 18ae50ca4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11978 ; free virtual = 17554

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.440. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2917f41f8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11983 ; free virtual = 17558

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11983 ; free virtual = 17558
Phase 4.1 Post Commit Optimization | Checksum: 2917f41f8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11983 ; free virtual = 17558

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2917f41f8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11983 ; free virtual = 17558

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2917f41f8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11983 ; free virtual = 17558
Phase 4.3 Placer Reporting | Checksum: 2917f41f8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11983 ; free virtual = 17558

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11983 ; free virtual = 17558

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11983 ; free virtual = 17558
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 3294360d3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11983 ; free virtual = 17558
Ending Placer Task | Checksum: 22d8af3c6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11983 ; free virtual = 17558
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11983 ; free virtual = 17558
# report_clock_utilization -file $outputDir/clock_util.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
Found setup timing violations => running physical optimization
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.03s |  WALL: 0.02s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11981 ; free virtual = 17556

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.424 | TNS=-684.380 |
Phase 1 Physical Synthesis Initialization | Checksum: 171f33d06

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11980 ; free virtual = 17556
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.424 | TNS=-684.380 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 171f33d06

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11981 ; free virtual = 17557

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.424 | TNS=-684.380 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'letter_sprite/brom1/BRAM_reg_0_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'letter_sprite/brom1/BRAM_reg_0_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net letter_sprite/brom1/BRAM_reg_0_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_hdmi/clk_pixel_cw_hdmi. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/image_addr_inferred__0/i___9_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/image_addr_inferred__0/i___9_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/i___9_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/PCOUT[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/i___9_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/i___9_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/image_addr_inferred__0/i___9_carry__2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/image_addr1_inferred__0/i___8_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/i___8_carry__1_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net letter_sprite/i___8_carry__1_i_4_n_0. Critical path length was reduced through logic transformation on cell letter_sprite/i___8_carry__1_i_4_comp.
INFO: [Physopt 32-735] Processed net letter_sprite/i___8_carry__0_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.411 | TNS=-681.052 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net letter_sprite/i___8_carry__1_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.403 | TNS=-679.004 |
INFO: [Physopt 32-702] Processed net letter_sprite/i___8_carry__1_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net letter_sprite/i___8_carry__1_i_5_n_0. Critical path length was reduced through logic transformation on cell letter_sprite/i___8_carry__1_i_5_comp.
INFO: [Physopt 32-735] Processed net letter_sprite/i___8_carry__0_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.392 | TNS=-676.188 |
INFO: [Physopt 32-663] Processed net letter_sprite/i___8_carry__0_i_10_n_0_repN.  Re-placed instance letter_sprite/i___8_carry__0_i_10_comp
INFO: [Physopt 32-735] Processed net letter_sprite/i___8_carry__0_i_10_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.385 | TNS=-674.396 |
INFO: [Physopt 32-702] Processed net letter_sprite/image_addr1_inferred__0/i___8_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net letter_sprite/i___8_carry__0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.383 | TNS=-673.884 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net letter_sprite/i___8_carry__0_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.361 | TNS=-668.252 |
INFO: [Physopt 32-702] Processed net letter_sprite/i___8_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net letter_sprite/i___8_carry__0_i_4_n_0. Critical path length was reduced through logic transformation on cell letter_sprite/i___8_carry__0_i_4_comp.
INFO: [Physopt 32-735] Processed net letter_sprite/i___8_carry__0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.326 | TNS=-659.292 |
INFO: [Physopt 32-702] Processed net letter_sprite/i___8_carry__0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net letter_sprite/i___8_carry__0_i_10_n_0.  Re-placed instance letter_sprite/i___8_carry__0_i_10
INFO: [Physopt 32-735] Processed net letter_sprite/i___8_carry__0_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.306 | TNS=-654.172 |
INFO: [Physopt 32-702] Processed net letter_sprite/i___8_carry__1_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net letter_sprite/i___8_carry__1_i_2_n_0. Critical path length was reduced through logic transformation on cell letter_sprite/i___8_carry__1_i_2_comp.
INFO: [Physopt 32-735] Processed net letter_sprite/i___8_carry__0_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.298 | TNS=-652.124 |
INFO: [Physopt 32-702] Processed net letter_sprite/i___8_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net letter_sprite/i___8_carry__1_i_3_n_0. Critical path length was reduced through logic transformation on cell letter_sprite/i___8_carry__1_i_3_comp.
INFO: [Physopt 32-735] Processed net letter_sprite/i___8_carry__0_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.278 | TNS=-647.004 |
INFO: [Physopt 32-710] Processed net letter_sprite/i___8_carry__0_i_2_n_0. Critical path length was reduced through logic transformation on cell letter_sprite/i___8_carry__0_i_2_comp.
INFO: [Physopt 32-735] Processed net letter_sprite/i___8_carry__0_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.275 | TNS=-646.236 |
INFO: [Physopt 32-702] Processed net letter_sprite/i___8_carry__0_i_10_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/image_addr_n_104. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net y_in0_n_97. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_hdmi/clk_pixel_cw_hdmi. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/i___9_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/PCOUT[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/i___9_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/image_addr_inferred__0/i___9_carry__2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/i___8_carry__1_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/i___8_carry__0_i_10_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/image_addr_n_104. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net y_in0_n_97. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.275 | TNS=-646.236 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11981 ; free virtual = 17557
Phase 3 Critical Path Optimization | Checksum: 171f33d06

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11981 ; free virtual = 17557

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.275 | TNS=-646.236 |
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'letter_sprite/brom1/BRAM_reg_0_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-614] Property 'READ_WIDTH_B' on BRAM cell 'letter_sprite/brom1/BRAM_reg_0_7' Port 'B' is 0. Skip BRAM Register Optimization on the port
INFO: [Physopt 32-702] Processed net letter_sprite/brom1/BRAM_reg_0_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_hdmi/clk_pixel_cw_hdmi. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/image_addr_inferred__0/i___9_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/image_addr_inferred__0/i___9_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/i___9_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/PCOUT[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/i___9_carry_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/i___9_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/image_addr_inferred__0/i___9_carry__2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/image_addr1_inferred__0/i___8_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/i___8_carry__1_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/i___8_carry__0_i_10_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/image_addr_n_104. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net y_in0_n_97. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net wizard_hdmi/clk_pixel_cw_hdmi. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/i___9_carry__0_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/PCOUT[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/i___9_carry_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/image_addr_inferred__0/i___9_carry__2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/i___8_carry__1_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/i___8_carry__0_i_10_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net letter_sprite/image_addr_n_104. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net y_in0_n_97. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.275 | TNS=-646.236 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11981 ; free virtual = 17557
Phase 4 Critical Path Optimization | Checksum: 171f33d06

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11981 ; free virtual = 17557
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11981 ; free virtual = 17557
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.275 | TNS=-646.236 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.149  |         38.144  |            0  |              0  |                    11  |           0  |           2  |  00:00:02  |
|  Total          |          0.149  |         38.144  |            0  |              0  |                    11  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11981 ; free virtual = 17557
Ending Physical Synthesis Task | Checksum: 182bf2aef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11981 ; free virtual = 17557
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11980 ; free virtual = 17556
Wrote PlaceDB: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11979 ; free virtual = 17556
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11979 ; free virtual = 17556
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11979 ; free virtual = 17556
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11979 ; free virtual = 17556
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11979 ; free virtual = 17557
Write Physdb Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11979 ; free virtual = 17557
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/obj/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 4bf9221b ConstDB: 0 ShapeSum: 2e4d0471 RouteDB: aa913336
Post Restoration Checksum: NetGraph: 1284cdd6 | NumContArr: a990b08d | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24167739d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11977 ; free virtual = 17555

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24167739d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11977 ; free virtual = 17555

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24167739d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11977 ; free virtual = 17555
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 24bddb608

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11977 ; free virtual = 17555
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.243 | TNS=-638.344| WHS=-0.333 | THS=-4.888 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 674
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 674
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 25196eba3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11977 ; free virtual = 17555

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 25196eba3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11977 ; free virtual = 17555

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 330636bb2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17555
Phase 4 Initial Routing | Checksum: 330636bb2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17555

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.677 | TNS=-730.427| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1f2d5ca83

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17555

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 65
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.574 | TNS=-737.655| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2c19fcbe1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17554

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.469 | TNS=-708.251| WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 1a22be5c8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17554

Phase 5.4 Global Iteration 3
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.486 | TNS=-709.363| WHS=N/A    | THS=N/A    |

Phase 5.4 Global Iteration 3 | Checksum: 2b44e2746

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17554
Phase 5 Rip-up And Reroute | Checksum: 2b44e2746

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17554

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f30d90bd

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17554
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.390 | TNS=-688.027| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 32a168081

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17555

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 32a168081

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17555
Phase 6 Delay and Skew Optimization | Checksum: 32a168081

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17555

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.383 | TNS=-684.892| WHS=0.148  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 284d84d9e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17555
Phase 7 Post Hold Fix | Checksum: 284d84d9e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:28 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17555

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 284d84d9e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17555
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.383 | TNS=-684.892| WHS=0.148  | THS=0.000  |

Phase 8 Timing Verification | Checksum: 284d84d9e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17555

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.338516 %
  Global Horizontal Routing Utilization  = 0.340578 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 58.5586%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 74.7748%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 41.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 50%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 9 Route finalize | Checksum: 284d84d9e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17555

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 284d84d9e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17555

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 1e1a61caa

Time (s): cpu = 00:00:38 ; elapsed = 00:00:29 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17555

Phase 12 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17555
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.345. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 1b6a539a5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17555
Phase 12 Incr Placement Change | Checksum: 1b6a539a5

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17555

Phase 13 Build RT Design
Checksum: PlaceDB: 8bae3f45 ConstDB: 0 ShapeSum: 3b197906 RouteDB: efdd815a
Post Restoration Checksum: NetGraph: 89ff3ff8 | NumContArr: 8350dc4c | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 13 Build RT Design | Checksum: 292a2117e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17555

Phase 14 Router Initialization

Phase 14.1 Fix Topology Constraints
Phase 14.1 Fix Topology Constraints | Checksum: 292a2117e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17555

Phase 14.2 Pre Route Cleanup
Phase 14.2 Pre Route Cleanup | Checksum: 2b4260a21

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17555
 Number of Nodes with overlaps = 0

Phase 14.3 Update Timing
Phase 14.3 Update Timing | Checksum: 2c528cc0c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17555
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.414 | TNS=-692.645| WHS=-0.333 | THS=-4.875 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.335087 %
  Global Horizontal Routing Utilization  = 0.331858 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 19
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5
  Number of Partially Routed Nets     = 14
  Number of Node Overlaps             = 0

Phase 14 Router Initialization | Checksum: 25e7cf33c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17555

Phase 15 Global Routing
Phase 15 Global Routing | Checksum: 25e7cf33c

Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17555

Phase 16 Initial Routing

Phase 16.1 Initial Net Routing Pass
Phase 16.1 Initial Net Routing Pass | Checksum: 199a36662

Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17555
Phase 16 Initial Routing | Checksum: 199a36662

Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11976 ; free virtual = 17555

Phase 17 Rip-up And Reroute

Phase 17.1 Global Iteration 0
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.456 | TNS=-697.822| WHS=N/A    | THS=N/A    |

Phase 17.1 Global Iteration 0 | Checksum: 2c1b26ef3

Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17555

Phase 17.2 Global Iteration 1
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.432 | TNS=-698.508| WHS=N/A    | THS=N/A    |

Phase 17.2 Global Iteration 1 | Checksum: 2df9fda43

Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17554

Phase 17.3 Global Iteration 2
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.613 | TNS=-742.391| WHS=N/A    | THS=N/A    |

Phase 17.3 Global Iteration 2 | Checksum: 2969a2eeb

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17554
Phase 17 Rip-up And Reroute | Checksum: 2969a2eeb

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17554

Phase 18 Delay and Skew Optimization

Phase 18.1 Delay CleanUp

Phase 18.1.1 Update Timing
Phase 18.1.1 Update Timing | Checksum: 2f502a5d2

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11975 ; free virtual = 17554
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.353 | TNS=-678.284| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 18.1 Delay CleanUp | Checksum: 2bcf6ef5e

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11973 ; free virtual = 17553

Phase 18.2 Clock Skew Optimization
Phase 18.2 Clock Skew Optimization | Checksum: 2bcf6ef5e

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11973 ; free virtual = 17553
Phase 18 Delay and Skew Optimization | Checksum: 2bcf6ef5e

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11973 ; free virtual = 17553

Phase 19 Post Hold Fix

Phase 19.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.336 | TNS=-672.109| WHS=0.148  | THS=0.000  |

Phase 19.1 Hold Fix Iter | Checksum: 27e8cf47d

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11973 ; free virtual = 17553
Phase 19 Post Hold Fix | Checksum: 27e8cf47d

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11973 ; free virtual = 17553

Phase 20 Timing Verification

Phase 20.1 Update Timing
Phase 20.1 Update Timing | Checksum: 27e8cf47d

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11973 ; free virtual = 17552
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.336 | TNS=-672.109| WHS=0.148  | THS=0.000  |

Phase 20 Timing Verification | Checksum: 27e8cf47d

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11973 ; free virtual = 17552

Phase 21 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.345691 %
  Global Horizontal Routing Utilization  = 0.343441 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 77.4775%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 47.0588%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 21 Route finalize | Checksum: 27e8cf47d

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11973 ; free virtual = 17552

Phase 22 Verifying routed nets

 Verification completed successfully
Phase 22 Verifying routed nets | Checksum: 27e8cf47d

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11973 ; free virtual = 17552

Phase 23 Depositing Routes
Phase 23 Depositing Routes | Checksum: 258e32d8c

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11973 ; free virtual = 17552

Phase 24 Post Process Routing
Phase 24 Post Process Routing | Checksum: 258e32d8c

Time (s): cpu = 00:01:03 ; elapsed = 00:00:50 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11973 ; free virtual = 17552

Phase 25 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-3.332 | TNS=-670.998| WHS=0.153  | THS=0.000  |

Phase 25 Post Router Timing | Checksum: 2521046dc

Time (s): cpu = 00:01:04 ; elapsed = 00:00:50 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11973 ; free virtual = 17552
CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Total Elapsed time in route_design: 50.4 secs

Phase 26 Post-Route Event Processing
Phase 26 Post-Route Event Processing | Checksum: 13729c555

Time (s): cpu = 00:01:04 ; elapsed = 00:00:50 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11973 ; free virtual = 17552
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 13729c555

Time (s): cpu = 00:01:04 ; elapsed = 00:00:50 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11973 ; free virtual = 17552

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:07 ; elapsed = 00:00:52 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11973 ; free virtual = 17552
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11973 ; free virtual = 17552
Wrote PlaceDB: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11972 ; free virtual = 17552
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11972 ; free virtual = 17552
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11971 ; free virtual = 17552
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11971 ; free virtual = 17552
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11971 ; free virtual = 17552
Write Physdb Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2776.281 ; gain = 0.000 ; free physical = 11971 ; free virtual = 17552
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/obj/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/worker_place/temp/758cfb2f9380472599ca7c28d31a6800/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP letter_sprite/image_addr input letter_sprite/image_addr/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP letter_sprite/image_addr1 input letter_sprite/image_addr1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP x_in0 input x_in0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 12392192 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2854.738 ; gain = 78.457 ; free physical = 11820 ; free virtual = 17405
INFO: [Common 17-206] Exiting Vivado at Fri Nov 15 19:12:57 2024...
