[INFO]: Current run directory is /openLANE_flow/designs/picorv32a/runs/06-05_00-21
[INFO]: Preparing LEF Files
[INFO]: Extracting the number of available metal layers from /home/vsduser/Desktop/work/tools/openlane_working_dir/pdks/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef
[INFO]: The number of available metal layers is 6
[INFO]: The available metal layers are li1 met1 met2 met3 met4 met5
[INFO]: Merging LEF Files...
[INFO]: Merging the following extra LEFs: /openLANE_flow/designs/picorv32a/src/sky130_inv.lef
[INFO]: Trimming Liberty...
[INFO]: Generating Exclude List...
[INFO]: Storing configs into config.tcl ...
[INFO]: Preparation complete
[INFO]: Running Synthesis...
[INFO]: current step index: 19
[INFO]: Changing netlist from /openLANE_flow/designs/picorv32a/runs/05-05_23-25/results/synthesis/picorv32a.synthesis_optimized.v to /openLANE_flow/designs/picorv32a/runs/06-05_00-21/results/synthesis/picorv32a.synthesis.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 20
[INFO]: Synthesis was successful
[INFO]: Running Floorplanning...
[INFO]: Running Initial Floorplanning...
[INFO]: current step index: 21
[INFO]: Core area width: 636.64
[INFO]: Core area height: 636.48
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/05-05_23-25/results/placement/picorv32a.placement.def to /openLANE_flow/designs/picorv32a/runs/06-05_00-21/tmp/floorplan/21-verilog2def_openroad.def
[INFO]: Running IO Placement...
[INFO]: current step index: 22
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/06-05_00-21/tmp/floorplan/21-verilog2def_openroad.def to /openLANE_flow/designs/picorv32a/runs/06-05_00-21/tmp/floorplan/22-ioPlacer.def
[INFO]: Running Global Placement...
[INFO]: current step index: 23
[INFO]: Global placement was successful
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/06-05_00-21/tmp/floorplan/22-ioPlacer.def to /openLANE_flow/designs/picorv32a/runs/06-05_00-21/tmp/placement/23-replace.def
[INFO]: Running Basic Macro Placement
[INFO]: current step index: 24
[ERROR]: during executing: "openroad -exit /openLANE_flow/scripts/openroad/or_basic_mp.tcl |& tee >&@stdout /openLANE_flow/designs/picorv32a/runs/06-05_00-21/logs/placement/24-basic_mp.log"
[ERROR]: Exit code: 1
[ERROR]: Last 10 lines:
child process exited abnormally

[ERROR]: Please check openroad  log file
[ERROR]: Dumping to /openLANE_flow/designs/picorv32a/runs/06-05_00-21/error.log
[INFO]: Running Placement...
[INFO]: Running Global Placement...
[INFO]: current step index: 25
[INFO]: Global placement was successful
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/06-05_00-21/tmp/placement/23-replace.def to /openLANE_flow/designs/picorv32a/runs/06-05_00-21/tmp/placement/25-replace.def
[INFO]: Skipping OpenPhySyn Timing Optimizations.
[INFO]: Running Resizer Design Optimizations...
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/06-05_00-21/tmp/placement/25-replace.def to /openLANE_flow/designs/picorv32a/runs/06-05_00-21/tmp/placement/25-resizer.def
[INFO]: Writing Verilog...
[INFO]: current step index: 26
[INFO]: Changing netlist from /openLANE_flow/designs/picorv32a/runs/06-05_00-21/results/synthesis/picorv32a.synthesis.v to /openLANE_flow/designs/picorv32a/runs/06-05_00-21/results/synthesis/picorv32a.synthesis_optimized.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 27
[INFO]: Running Detailed Placement...
[INFO]: current step index: 28
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/06-05_00-21/tmp/placement/25-resizer.def to /openLANE_flow/designs/picorv32a/runs/06-05_00-21/results/placement/picorv32a.placement.def
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/06-05_00-21/results/placement/picorv32a.placement.def to /openLANE_flow/designs/picorv32a/runs/06-05_00-21/results/placement/picorv32a.placement.def
[INFO]: Taking a Screenshot of the Layout Using Klayout...
[INFO]: current step index: 29
[INFO]: Screenshot taken.
[INFO]: Running Synthesis...
[WARNING]: A netlist at /openLANE_flow/designs/picorv32a/runs/06-05_00-21/results/synthesis/picorv32a.synthesis.v already exists...
[WARNING]: Skipping synthesis
[INFO]: Changing netlist from /openLANE_flow/designs/picorv32a/runs/06-05_00-21/results/synthesis/picorv32a.synthesis_optimized.v to /openLANE_flow/designs/picorv32a/runs/06-05_00-21/results/synthesis/picorv32a.synthesis.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 30
[INFO]: Synthesis was successful
[INFO]: Running Synthesis...
[INFO]: current step index: 31
[INFO]: Changing netlist from /openLANE_flow/designs/picorv32a/runs/06-05_00-21/results/synthesis/picorv32a.synthesis.v to /openLANE_flow/designs/picorv32a/runs/06-05_00-21/results/synthesis/picorv32a.synthesis.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 32
[INFO]: Synthesis was successful
[INFO]: Running Placement...
[INFO]: Running Global Placement...
[INFO]: current step index: 33
[INFO]: Global placement was successful
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/06-05_00-21/results/placement/picorv32a.placement.def to /openLANE_flow/designs/picorv32a/runs/06-05_00-21/tmp/placement/33-replace.def
[INFO]: Skipping OpenPhySyn Timing Optimizations.
[INFO]: Running Resizer Design Optimizations...
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/06-05_00-21/tmp/placement/33-replace.def to /openLANE_flow/designs/picorv32a/runs/06-05_00-21/tmp/placement/33-resizer.def
[INFO]: Writing Verilog...
[INFO]: current step index: 34
[INFO]: Changing netlist from /openLANE_flow/designs/picorv32a/runs/06-05_00-21/results/synthesis/picorv32a.synthesis.v to /openLANE_flow/designs/picorv32a/runs/06-05_00-21/results/synthesis/picorv32a.synthesis_optimized.v
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 35
[INFO]: Running Detailed Placement...
[INFO]: current step index: 36
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/06-05_00-21/tmp/placement/33-resizer.def to /openLANE_flow/designs/picorv32a/runs/06-05_00-21/results/placement/picorv32a.placement.def
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/06-05_00-21/results/placement/picorv32a.placement.def to /openLANE_flow/designs/picorv32a/runs/06-05_00-21/results/placement/picorv32a.placement.def
[INFO]: Taking a Screenshot of the Layout Using Klayout...
[INFO]: current step index: 37
[INFO]: Screenshot taken.
[INFO]: Running TritonCTS...
[INFO]: current step index: 38
[INFO]: Trimming Liberty...
[INFO]: Generating Exclude List...
[INFO]: Clock Tree Synthesis was successful
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/06-05_00-21/results/placement/picorv32a.placement.def to /openLANE_flow/designs/picorv32a/runs/06-05_00-21/results/cts/picorv32a.cts.def
[INFO]: Writing Verilog...
[INFO]: current step index: 39
[INFO]: Changing netlist from /openLANE_flow/designs/picorv32a/runs/06-05_00-21/results/synthesis/picorv32a.synthesis_optimized.v to /openLANE_flow/designs/picorv32a/runs/06-05_00-21/results/synthesis/picorv32a.synthesis_cts.v
[INFO]: Taking a Screenshot of the Layout Using Klayout...
[INFO]: current step index: 40
[INFO]: Screenshot taken.
[INFO]: Generating PDN...
[INFO]: current step index: 41
[INFO]: PDN generation was successful.
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/06-05_00-21/results/cts/picorv32a.cts.def to /openLANE_flow/designs/picorv32a/runs/06-05_00-21/tmp/floorplan/41-pdn.def
[INFO]: Routing...
[INFO]: Running Global Routing...
[INFO]: current step index: 42
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/06-05_00-21/tmp/floorplan/41-pdn.def to /openLANE_flow/designs/picorv32a/runs/06-05_00-21/tmp/routing/42-fastroute.def
[INFO]: Changing layout from 0 to /openLANE_flow/designs/picorv32a/runs/06-05_00-21/tmp/routing/42-fastroute.guide
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/06-05_00-21/tmp/routing/42-fastroute.def to /openLANE_flow/designs/picorv32a/runs/06-05_00-21/tmp/routing/42-fastroute.def
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/06-05_00-21/tmp/routing/42-fastroute.guide to /openLANE_flow/designs/picorv32a/runs/06-05_00-21/tmp/routing/42-fastroute.guide
[INFO]: Current Def is /openLANE_flow/designs/picorv32a/runs/06-05_00-21/tmp/routing/42-fastroute.def
[INFO]: Current Guide is /openLANE_flow/designs/picorv32a/runs/06-05_00-21/tmp/routing/42-fastroute.guide
[INFO]: Running Fill Insertion...
[INFO]: current step index: 43
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/06-05_00-21/tmp/routing/42-fastroute.def to /openLANE_flow/designs/picorv32a/runs/06-05_00-21/tmp/routing/43-addspacers.def
[INFO]: Writing Verilog...
[INFO]: current step index: 44
[INFO]: Changing netlist from /openLANE_flow/designs/picorv32a/runs/06-05_00-21/results/synthesis/picorv32a.synthesis_cts.v to /openLANE_flow/designs/picorv32a/runs/06-05_00-21/results/synthesis/picorv32a.synthesis_preroute.v
[INFO]: Running Detailed Routing...
[INFO]: current step index: 45
[INFO]: No DRC violations after detailed routing.
[INFO]: Changing layout from /openLANE_flow/designs/picorv32a/runs/06-05_00-21/tmp/routing/43-addspacers.def to /openLANE_flow/designs/picorv32a/runs/06-05_00-21/results/routing/picorv32a.def
[INFO]: Taking a Screenshot of the Layout Using Klayout...
[INFO]: current step index: 46
[INFO]: Screenshot taken.
[INFO]: Running SPEF Extraction...
[INFO]: current step index: 47
[INFO]: Running Static Timing Analysis...
[INFO]: current step index: 48
[INFO]: Calculating Runtime From the Start...
[INFO]: Routing completed for picorv32a/06-05_00-21 in 5h34m18s
