Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Tue Jan 09 17:07:43 2018
| Host         : DESKTOP-K2NDLO3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   436 |
| Minimum Number of register sites lost to control set restrictions |   992 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1413 |          389 |
| No           | No                    | Yes                    |             465 |          140 |
| No           | Yes                   | No                     |            1229 |          379 |
| Yes          | No                    | No                     |            2906 |          854 |
| Yes          | No                    | Yes                    |             310 |           82 |
| Yes          | Yes                   | No                     |            1533 |          506 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                        |                                                                                                                 Enable Signal                                                                                                                |                                                                                                            Set/Reset Signal                                                                                                           | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/UPDATE_temp                                   |                                                                                                                                                                                                                                              | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                    |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                  |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                   | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                                                                |                                                                                                                                                                                                                                       |                1 |              1 |
|  dbg_hub/inst/idrck                                         |                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                      |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                            |                                                                                                                                                                                                                                       |                1 |              1 |
|  dbg_hub/inst/idrck                                         |                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/WrChnl_BRAM_Addr_Rst                                                                                                               |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/p_2_out                                                                                                                                        |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                            |                                                                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                      |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0    |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0                                 |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                            |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                    |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                             |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                               |                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                           |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                               |                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                          |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                          |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0 |                1 |              2 |
|  dbg_hub/inst/idrck                                         |                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                    |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                          |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__3_n_0  |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__1_n_0 |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__2_n_0  |                1 |              2 |
|  dbg_hub/inst/idrck                                         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[1]                                                                                                                                                                                      |                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]      |                                                                                                                                                                                                                                       |                1 |              2 |
|  dbg_hub/inst/idrck                                         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_1                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/idrck                                         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_1                                                                                                                                                                                           |                                                                                                                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/idrck                                         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg_0                                                                                                                                                                                           |                                                                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0    |                2 |              3 |
|  dbg_hub/inst/idrck                                         |                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0                                 |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0  |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                                                     |                                                                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0 |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_0  |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/idrck                                         |                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                         |                2 |              4 |
|  dbg_hub/inst/idrck                                         |                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0][0]                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                             |                2 |              4 |
|  dbg_hub/inst/idrck                                         |                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                   |                1 |              4 |
|  dbg_hub/inst/idrck                                         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_en_reg                                                                                                                                                                                             |                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                   |                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                                                     |                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                          |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[7]_i_1_n_0                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                  |                                                                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_2_n_0                                                                                                                                                                   | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                  | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                  |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                                                                                                | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]                                                                                   |                                                                                                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                  |                                                                                                                                                                                                                                       |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/PutP_reg[2][0]                                                                                                                                                                       | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/PutP_reg[0]_0                                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/E[0]                                                                                                                                                                                 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/PutP_reg[0]_0                                                                                                                                                                   |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/RegState_reg[0][0]                                                                                                                                                                   | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/PutP_reg[0]_0                                                                                                                                                                   |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/FSM_sequential_RegState[3]_i_1_n_0                                                                                                                                                   | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/PutP_reg[0]_0                                                                                                                                                                   |                3 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                                            |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[2]                                            |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[2]                                             |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[2]                                            |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/GetP_reg[4][0]                                                                                                                                                                       | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/PutP_reg[0]_0                                                                                                                                                                   |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[2]                                            |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[2]                                             |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                                                                                                             |                2 |              6 |
|  dbg_hub/inst/idrck                                         |                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT_reg[0][0]                                                                                                                                                                               |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg_n_0_[23][0]                                                                                                                                                                      | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[35][7]_i_1_n_0                                                                                                                                                             |                2 |              6 |
|  dbg_hub/inst/idrck                                         |                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                  |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg_n_0_[23][0]                                                                                                                                                                      | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[38][13]_i_1_n_0                                                                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg_n_0_[23][0]                                                                                                                                                                      | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[37][7]_i_1_n_0                                                                                                                                                             |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg_n_0_[23][0]                                                                                                                                                                      | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[33][7]_i_1_n_0                                                                                                                                                             |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg_n_0_[23][0]                                                                                                                                                                      | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[31][7]_i_1_n_0                                                                                                                                                             |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg_n_0_[23][0]                                                                                                                                                                      | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[27][7]_i_1_n_0                                                                                                                                                             |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg_n_0_[23][0]                                                                                                                                                                      | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[29][7]_i_1_n_0                                                                                                                                                             |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                        |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/E[0]                                                                                                                                                                                 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/PutP_reg[0]_0                                                                                                                                                                   |                2 |              6 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                   | design_1_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                     |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                        |                2 |              6 |
|  dbg_hub/inst/idrck                                         |                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                             |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                    |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden0                                                                                                                                                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden1                                                                                                                                                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg_n_0_[23][0]                                                                                                                                                                      | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][12]_i_1_n_0                                                                                                                                                            |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg_n_0_[23][0]                                                                                                                                                                      | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[35][13]_i_1_n_0                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                                                                                                      | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                                                                                               |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                          | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                      |                1 |              7 |
|  dbg_hub/inst/idrck                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/SR[0]                                                                                                         |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       |                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gc0.count_reg[0][0]                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                            |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                        | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                             |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                       | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[2]                                            |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                                                                                   | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                          |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                 |                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                        | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[2]                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                |                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                        | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[2]                                             |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                       | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/SR[0]                                                                                                         |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                       | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[2]                                            |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                 |                                                                                                                                                                                                                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                 |                                                                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                       | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[2]                                            |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                        | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                             |                2 |              8 |
|  dbg_hub/inst/idrck                                         |                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]                                                                                                                                                                                            |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                |                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                     |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]                                                                                 |                                                                                                                                                                                                                                       |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/BusController16_1/inst/B16AXI32/AXI32Control/FSM_onehot_RegState[8]_i_1_n_0                                                                                                                                                       | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/PutP_reg[0]_0                                                                                                                                                                   |                4 |              9 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                           |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                           |                5 |             10 |
|  dbg_hub/inst/idrck                                         | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET_reg[15][0]                                                                                                                                                                                       | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                                                             |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                |                3 |             10 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[2]                                                                                                        | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/WrChnl_BRAM_Addr_Rst                                                                                                               |                5 |             10 |
|  dbg_hub/inst/idrck                                         |                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                       |                7 |             11 |
|  dbg_hub/inst/idrck                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                                        |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                       | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                       |                5 |             12 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                        |                                                                                                                                                                                                                                       |                5 |             12 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                 |                                                                                                                                                                                                                                       |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                 |                                                                                                                                                                                                                                       |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                     |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                  |                                                                                                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                     |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                     |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                        | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                      |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                        | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                      |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                    |                                                                                                                                                                                                                                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                  |                                                                                                                                                                                                                                       |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                 |                                                                                                                                                                                                                                       |                6 |             12 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                        |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                 |                                                                                                                                                                                                                                       |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11]                                                                        |                                                                                                                                                                                                                                       |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                 |                                                                                                                                                                                                                                       |                6 |             12 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                                                                                    |                                                                                                                                                                                                                                       |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]                                                                                 |                                                                                                                                                                                                                                       |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                          | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                             |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out2 | design_1_i/BusController16_1/inst/sel                                                                                                                                                                                                        | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/PutP_reg[0]_0                                                                                                                                                                   |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/iscnt_reg[12]                                                                                                                                    | design_1_i/ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/iscnt_reg[0]                                                                                                                            |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                              |                                                                                                                                                                                                                                       |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                                                                                         | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                          |                3 |             13 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/current_state[0]                                                                                                                                                 |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/current_state[0]                                                                                                                                                  |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/current_state[0]                                                                                                                                                 |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/current_state[0]                                                                                                                                                 |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/current_state[0]                                                                                                                                                 |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state[0]                                                                                                                                                 |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/current_state[0]                                                                                                                                                  |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/current_state[0]                                                                                                                                                  |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/current_state[0]                                                                                                                                                  |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state[0]                                                                                                                                                 |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/current_state[0]                                                                                                                                                  |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/current_state[0]                                                                                                                                                 |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/current_state[0]                                                                                                                                                 |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/current_state[0]                                                                                                                                                 |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state[0]                                                                                                                                                 |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/current_state[0]                                                                                                                                                 |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                          |                                                                                                                                                                                                                                       |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/current_state[0]                                                                                                                                                  |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/current_state[0]                                                                                                                                                  |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/current_state[0]                                                                                                                                                  |                6 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/current_state[0]                                                                                                                                                 |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/current_state[0]                                                                                                                                                 |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/current_state[0]                                                                                                                                                 |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/current_state[0]                                                                                                                                                  |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/current_state[0]                                                                                                                                                           |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/current_state[0]                                                                                                                                                 |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                          |                7 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/current_state[0]                                                                                                                                                 |                6 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/current_state[0]                                                                                                                                                 |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/current_state[0]                                                                                                                                                 |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/current_state[0]                                                                                                                                                  |                5 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/current_state[0]                                                                                                                                                 |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/current_state[0]                                                                                                                                                 |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/current_state[0]                                                                                                                                                  |                4 |             15 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                             |                                                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                             |                                                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                             |                                                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                    |                                                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                       |                8 |             16 |
|  dbg_hub/inst/idrck                                         |                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                            |                3 |             16 |
|  dbg_hub/inst/idrck                                         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/idrck                                         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15]_0[0]                                                                                                                                                                                | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/idrck                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[0][0]                                  |                                                                                                                                                                                                                                       |                3 |             16 |
|  dbg_hub/inst/idrck                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[15][0]                                     |                                                                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[9][15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[8][15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                       |                9 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[7][15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                       |                8 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[6][15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[5][15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[3][15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[2][15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[1][15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0         |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[4][15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[15][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                       |                7 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[14][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[13][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[12][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[11][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[10][15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                                                                                                        | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                                                                                                 |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[0][15]_i_2_n_0                                                                                                                                                                   | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoU[0][15]_i_1_n_0                                                                                                                                                            |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[9][15]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                                                       |               10 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[8][15]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                                                       |               10 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[7][15]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                                                       |                8 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[6][15]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[5][15]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[4][15]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[3][15]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[1][15]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[15][15]_i_1__0_n_0                                                                                                                                                               |                                                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[14][15]_i_1__0_n_0                                                                                                                                                               |                                                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[13][15]_i_1__0_n_0                                                                                                                                                               |                                                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[12][15]_i_1__0_n_0                                                                                                                                                               |                                                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[11][15]_i_1__0_n_0                                                                                                                                                               |                                                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[10][15]_i_1__0_n_0                                                                                                                                                               |                                                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_2_n_0                                                                                                                                                                   | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[0][15]_i_1_n_0                                                                                                                                                            |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/FifoL[2][15]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                           |                8 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                             |                                                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                            |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[0][0]                                                                                                                                                                |                                                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                            |                                                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                        |                                                                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                             |                                                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                             |                                                                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                             |                                                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                             |                                                                                                                                                                                                                                       |                6 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                            |                                                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                             |                                                                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                             |                                                                                                                                                                                                                                       |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                             |                                                                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                       |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                       |                5 |             17 |
|  dbg_hub/inst/idrck                                         |                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                                        |                3 |             17 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                 |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                     |                3 |             18 |
|  dbg_hub/inst/idrck                                         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                       |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                       |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                        |                7 |             19 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg_0         |                8 |             19 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                 |                                                                                                                                                                                                                                       |                4 |             20 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                      |                4 |             20 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                |                                                                                                                                                                                                                                       |                5 |             20 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                        |                4 |             20 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                               |                                                                                                                                                                                                                                       |                5 |             20 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[1]                                             |                3 |             20 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                |                                                                                                                                                                                                                                       |                6 |             20 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                     |                4 |             20 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[1]                                            |                4 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                      |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                     |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[1]                                            |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                             |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[1]                                            |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]      |                                                                                                                                                                                                                                       |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[61][0]  |                                                                                                                                                                                                                                       |                4 |             24 |
|  dbg_hub/inst/idrck                                         | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                       |                                                                                                                                                                                                                                       |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                                                                                |                                                                                                                                                                                                                                       |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]       |                                                                                                                                                                                                                                       |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[61][0] |                                                                                                                                                                                                                                       |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                       |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                               |                                                                                                                                                                                                                                       |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                 |                                                                                                                                                                                                                                       |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                                                                                |                                                                                                                                                                                                                                       |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                       |                8 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                              | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                       |                7 |             25 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                       |                7 |             25 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                       |                5 |             25 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                       |                5 |             25 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                       |                7 |             25 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                       |                8 |             25 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                       |                6 |             25 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                       |                7 |             25 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                       |                7 |             25 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                       |                6 |             25 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                       |                6 |             25 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                       |                5 |             25 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                       |                8 |             25 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                       |                6 |             25 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                       |                8 |             25 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                       |                7 |             25 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                       |                6 |             25 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                       |                5 |             25 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                       |                7 |             25 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                       |                5 |             25 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                       |                6 |             25 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                       |                5 |             25 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                       |                7 |             25 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                       |                6 |             25 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                       |               15 |             27 |
|  dbg_hub/inst/idrck                                         | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[27]                                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                       |                4 |             28 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                       |                7 |             28 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                          |               15 |             30 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | design_1_i/BusController16_1/inst/B16AXI32/Bus16Control/CTLStart16                                                                                                                                                                           | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/PutP_reg[0]_0                                                                                                                                                                   |               16 |             30 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/FifoL[11][15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                       |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/FifoL[12][15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                       |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                  | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[0][31][0]                                                                                                                                          | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[10][31][0]                                                                                                                                         | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[13][31][0]                                                                                                                                         | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[11][31][0]                                                                                                                                         | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[12][31][0]                                                                                                                                         | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[14][31][0]                                                                                                                                         | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[15][31][0]                                                                                                                                         | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31][0]                                                                                                                                         | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[17][31][0]                                                                                                                                         | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[18][31][0]                                                                                                                                         | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[19][31][0]                                                                                                                                         | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[1][31][0]                                                                                                                                          | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[21][31][0]                                                                                                                                         | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[22][31][0]                                                                                                                                         | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[23][31][0]                                                                                                                                         | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[24][31][0]                                                                                                                                         | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[25][31][0]                                                                                                                                         | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[26][31][0]                                                                                                                                         | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |               14 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[27][31][0]                                                                                                                                         | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[28][31][0]                                                                                                                                         | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[29][31][0]                                                                                                                                         | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[2][31][0]                                                                                                                                          | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[30][31][0]                                                                                                                                         | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[31][31][0]                                                                                                                                         | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |               17 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[3][31][0]                                                                                                                                          | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[4][31][0]                                                                                                                                          | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |               12 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[5][31][0]                                                                                                                                          | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[6][31][0]                                                                                                                                          | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[7][31][0]                                                                                                                                          | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |               16 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[8][0][0]                                                                                                                                           | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[9][31][0]                                                                                                                                          | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                           |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/FifoL[13][15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                       |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/FifoL[14][15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                       |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/FifoL[15][15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                       |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/FifoL[0][15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                       |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/FifoL[9][15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                       |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/FifoL[1][15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                       |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/FifoL[2][15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                       |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/FifoL[3][15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                       |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                          | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_1_out                                                                                                                                        |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/FifoL[4][15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                       |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/FifoL[5][15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                       |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/FifoL[6][15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                       |               14 |             32 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/FifoL[10][15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                       |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                        | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                                                                                                          |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/FifoL[7][15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                       |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                         |                                                                                                                                                                                                                                       |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/BusController16_1/inst/B16AXI32/GReadFIFO/FifoL[8][15]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                       |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                       |                7 |             33 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                       |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                   | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                       |               14 |             33 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                               |                                                                                                                                                                                                                                       |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                               |                                                                                                                                                                                                                                       |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                 |                                                                                                                                                                                                                                       |                6 |             35 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                               |                                                                                                                                                                                                                                       |               13 |             35 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                         |                                                                                                                                                                                                                                       |                7 |             35 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]       |                                                                                                                                                                                                                                       |                5 |             35 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[35][0]  |                                                                                                                                                                                                                                       |                5 |             35 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                 |                                                                                                                                                                                                                                       |                8 |             35 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                          |                                                                                                                                                                                                                                       |                9 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                               |                                                                                                                                                                                                                                       |                7 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[36][0] |                                                                                                                                                                                                                                       |                9 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i_reg[0][0]      |                                                                                                                                                                                                                                       |                7 |             36 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                          |                                                                                                                                                                                                                                       |               10 |             36 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                              | design_1_i/BusController16_1/inst/B16AXI32/GWriteFIFO/PutP_reg[0]_0                                                                                                                                                                   |               11 |             38 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       |                                                                                                                                                                                                                                       |                5 |             40 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                        |                                                                                                                                                                                                                                       |                5 |             40 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                   |               10 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                   |               10 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                        |                                                                                                                                                                                                                                       |                6 |             48 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                       |                9 |             49 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                       |               10 |             49 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                       |                8 |             49 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                       |               10 |             49 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                       |                8 |             49 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       |                                                                                                                                                                                                                                       |                7 |             56 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                   | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                 |               17 |             56 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                             |               37 |             92 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                       |               23 |            102 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/ram_clk_config_reg_n_0_[23][0]                                                                                                                                                                      |                                                                                                                                                                                                                                       |               56 |            134 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                       |               62 |            138 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              | design_1_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/use_probe_debug_circuit                                                                                                                                      |               55 |            184 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out3 |                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                       |              348 |           1469 |
+-------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


