
SDIO_FATFS_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ff0  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000010c  08006178  08006178  00016178  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006284  08006284  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08006284  08006284  00016284  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800628c  0800628c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800628c  0800628c  0001628c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006290  08006290  00016290  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08006294  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
 10 .bss          000006e0  2000000c  2000000c  0002000c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200006ec  200006ec  0002000c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ca63  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000022fb  00000000  00000000  0002ca9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b50  00000000  00000000  0002eda0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000a38  00000000  00000000  0002f8f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021ef9  00000000  00000000  00030328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000ebed  00000000  00000000  00052221  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c652e  00000000  00000000  00060e0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012733c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002d2c  00000000  00000000  0012738c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006160 	.word	0x08006160

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08006160 	.word	0x08006160

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b974 	b.w	80004c8 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468e      	mov	lr, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14d      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000206:	428a      	cmp	r2, r1
 8000208:	4694      	mov	ip, r2
 800020a:	d969      	bls.n	80002e0 <__udivmoddi4+0xe8>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b152      	cbz	r2, 8000228 <__udivmoddi4+0x30>
 8000212:	fa01 f302 	lsl.w	r3, r1, r2
 8000216:	f1c2 0120 	rsb	r1, r2, #32
 800021a:	fa20 f101 	lsr.w	r1, r0, r1
 800021e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000222:	ea41 0e03 	orr.w	lr, r1, r3
 8000226:	4094      	lsls	r4, r2
 8000228:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800022c:	0c21      	lsrs	r1, r4, #16
 800022e:	fbbe f6f8 	udiv	r6, lr, r8
 8000232:	fa1f f78c 	uxth.w	r7, ip
 8000236:	fb08 e316 	mls	r3, r8, r6, lr
 800023a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800023e:	fb06 f107 	mul.w	r1, r6, r7
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f106 30ff 	add.w	r0, r6, #4294967295
 800024e:	f080 811f 	bcs.w	8000490 <__udivmoddi4+0x298>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 811c 	bls.w	8000490 <__udivmoddi4+0x298>
 8000258:	3e02      	subs	r6, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a5b      	subs	r3, r3, r1
 800025e:	b2a4      	uxth	r4, r4
 8000260:	fbb3 f0f8 	udiv	r0, r3, r8
 8000264:	fb08 3310 	mls	r3, r8, r0, r3
 8000268:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800026c:	fb00 f707 	mul.w	r7, r0, r7
 8000270:	42a7      	cmp	r7, r4
 8000272:	d90a      	bls.n	800028a <__udivmoddi4+0x92>
 8000274:	eb1c 0404 	adds.w	r4, ip, r4
 8000278:	f100 33ff 	add.w	r3, r0, #4294967295
 800027c:	f080 810a 	bcs.w	8000494 <__udivmoddi4+0x29c>
 8000280:	42a7      	cmp	r7, r4
 8000282:	f240 8107 	bls.w	8000494 <__udivmoddi4+0x29c>
 8000286:	4464      	add	r4, ip
 8000288:	3802      	subs	r0, #2
 800028a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800028e:	1be4      	subs	r4, r4, r7
 8000290:	2600      	movs	r6, #0
 8000292:	b11d      	cbz	r5, 800029c <__udivmoddi4+0xa4>
 8000294:	40d4      	lsrs	r4, r2
 8000296:	2300      	movs	r3, #0
 8000298:	e9c5 4300 	strd	r4, r3, [r5]
 800029c:	4631      	mov	r1, r6
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0xc2>
 80002a6:	2d00      	cmp	r5, #0
 80002a8:	f000 80ef 	beq.w	800048a <__udivmoddi4+0x292>
 80002ac:	2600      	movs	r6, #0
 80002ae:	e9c5 0100 	strd	r0, r1, [r5]
 80002b2:	4630      	mov	r0, r6
 80002b4:	4631      	mov	r1, r6
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	fab3 f683 	clz	r6, r3
 80002be:	2e00      	cmp	r6, #0
 80002c0:	d14a      	bne.n	8000358 <__udivmoddi4+0x160>
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xd4>
 80002c6:	4282      	cmp	r2, r0
 80002c8:	f200 80f9 	bhi.w	80004be <__udivmoddi4+0x2c6>
 80002cc:	1a84      	subs	r4, r0, r2
 80002ce:	eb61 0303 	sbc.w	r3, r1, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	469e      	mov	lr, r3
 80002d6:	2d00      	cmp	r5, #0
 80002d8:	d0e0      	beq.n	800029c <__udivmoddi4+0xa4>
 80002da:	e9c5 4e00 	strd	r4, lr, [r5]
 80002de:	e7dd      	b.n	800029c <__udivmoddi4+0xa4>
 80002e0:	b902      	cbnz	r2, 80002e4 <__udivmoddi4+0xec>
 80002e2:	deff      	udf	#255	; 0xff
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	2a00      	cmp	r2, #0
 80002ea:	f040 8092 	bne.w	8000412 <__udivmoddi4+0x21a>
 80002ee:	eba1 010c 	sub.w	r1, r1, ip
 80002f2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f6:	fa1f fe8c 	uxth.w	lr, ip
 80002fa:	2601      	movs	r6, #1
 80002fc:	0c20      	lsrs	r0, r4, #16
 80002fe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000302:	fb07 1113 	mls	r1, r7, r3, r1
 8000306:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800030a:	fb0e f003 	mul.w	r0, lr, r3
 800030e:	4288      	cmp	r0, r1
 8000310:	d908      	bls.n	8000324 <__udivmoddi4+0x12c>
 8000312:	eb1c 0101 	adds.w	r1, ip, r1
 8000316:	f103 38ff 	add.w	r8, r3, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x12a>
 800031c:	4288      	cmp	r0, r1
 800031e:	f200 80cb 	bhi.w	80004b8 <__udivmoddi4+0x2c0>
 8000322:	4643      	mov	r3, r8
 8000324:	1a09      	subs	r1, r1, r0
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb1 f0f7 	udiv	r0, r1, r7
 800032c:	fb07 1110 	mls	r1, r7, r0, r1
 8000330:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000334:	fb0e fe00 	mul.w	lr, lr, r0
 8000338:	45a6      	cmp	lr, r4
 800033a:	d908      	bls.n	800034e <__udivmoddi4+0x156>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 31ff 	add.w	r1, r0, #4294967295
 8000344:	d202      	bcs.n	800034c <__udivmoddi4+0x154>
 8000346:	45a6      	cmp	lr, r4
 8000348:	f200 80bb 	bhi.w	80004c2 <__udivmoddi4+0x2ca>
 800034c:	4608      	mov	r0, r1
 800034e:	eba4 040e 	sub.w	r4, r4, lr
 8000352:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000356:	e79c      	b.n	8000292 <__udivmoddi4+0x9a>
 8000358:	f1c6 0720 	rsb	r7, r6, #32
 800035c:	40b3      	lsls	r3, r6
 800035e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000362:	ea4c 0c03 	orr.w	ip, ip, r3
 8000366:	fa20 f407 	lsr.w	r4, r0, r7
 800036a:	fa01 f306 	lsl.w	r3, r1, r6
 800036e:	431c      	orrs	r4, r3
 8000370:	40f9      	lsrs	r1, r7
 8000372:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000376:	fa00 f306 	lsl.w	r3, r0, r6
 800037a:	fbb1 f8f9 	udiv	r8, r1, r9
 800037e:	0c20      	lsrs	r0, r4, #16
 8000380:	fa1f fe8c 	uxth.w	lr, ip
 8000384:	fb09 1118 	mls	r1, r9, r8, r1
 8000388:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800038c:	fb08 f00e 	mul.w	r0, r8, lr
 8000390:	4288      	cmp	r0, r1
 8000392:	fa02 f206 	lsl.w	r2, r2, r6
 8000396:	d90b      	bls.n	80003b0 <__udivmoddi4+0x1b8>
 8000398:	eb1c 0101 	adds.w	r1, ip, r1
 800039c:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a0:	f080 8088 	bcs.w	80004b4 <__udivmoddi4+0x2bc>
 80003a4:	4288      	cmp	r0, r1
 80003a6:	f240 8085 	bls.w	80004b4 <__udivmoddi4+0x2bc>
 80003aa:	f1a8 0802 	sub.w	r8, r8, #2
 80003ae:	4461      	add	r1, ip
 80003b0:	1a09      	subs	r1, r1, r0
 80003b2:	b2a4      	uxth	r4, r4
 80003b4:	fbb1 f0f9 	udiv	r0, r1, r9
 80003b8:	fb09 1110 	mls	r1, r9, r0, r1
 80003bc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003c4:	458e      	cmp	lr, r1
 80003c6:	d908      	bls.n	80003da <__udivmoddi4+0x1e2>
 80003c8:	eb1c 0101 	adds.w	r1, ip, r1
 80003cc:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d0:	d26c      	bcs.n	80004ac <__udivmoddi4+0x2b4>
 80003d2:	458e      	cmp	lr, r1
 80003d4:	d96a      	bls.n	80004ac <__udivmoddi4+0x2b4>
 80003d6:	3802      	subs	r0, #2
 80003d8:	4461      	add	r1, ip
 80003da:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003de:	fba0 9402 	umull	r9, r4, r0, r2
 80003e2:	eba1 010e 	sub.w	r1, r1, lr
 80003e6:	42a1      	cmp	r1, r4
 80003e8:	46c8      	mov	r8, r9
 80003ea:	46a6      	mov	lr, r4
 80003ec:	d356      	bcc.n	800049c <__udivmoddi4+0x2a4>
 80003ee:	d053      	beq.n	8000498 <__udivmoddi4+0x2a0>
 80003f0:	b15d      	cbz	r5, 800040a <__udivmoddi4+0x212>
 80003f2:	ebb3 0208 	subs.w	r2, r3, r8
 80003f6:	eb61 010e 	sbc.w	r1, r1, lr
 80003fa:	fa01 f707 	lsl.w	r7, r1, r7
 80003fe:	fa22 f306 	lsr.w	r3, r2, r6
 8000402:	40f1      	lsrs	r1, r6
 8000404:	431f      	orrs	r7, r3
 8000406:	e9c5 7100 	strd	r7, r1, [r5]
 800040a:	2600      	movs	r6, #0
 800040c:	4631      	mov	r1, r6
 800040e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000412:	f1c2 0320 	rsb	r3, r2, #32
 8000416:	40d8      	lsrs	r0, r3
 8000418:	fa0c fc02 	lsl.w	ip, ip, r2
 800041c:	fa21 f303 	lsr.w	r3, r1, r3
 8000420:	4091      	lsls	r1, r2
 8000422:	4301      	orrs	r1, r0
 8000424:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000430:	fb07 3610 	mls	r6, r7, r0, r3
 8000434:	0c0b      	lsrs	r3, r1, #16
 8000436:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800043a:	fb00 f60e 	mul.w	r6, r0, lr
 800043e:	429e      	cmp	r6, r3
 8000440:	fa04 f402 	lsl.w	r4, r4, r2
 8000444:	d908      	bls.n	8000458 <__udivmoddi4+0x260>
 8000446:	eb1c 0303 	adds.w	r3, ip, r3
 800044a:	f100 38ff 	add.w	r8, r0, #4294967295
 800044e:	d22f      	bcs.n	80004b0 <__udivmoddi4+0x2b8>
 8000450:	429e      	cmp	r6, r3
 8000452:	d92d      	bls.n	80004b0 <__udivmoddi4+0x2b8>
 8000454:	3802      	subs	r0, #2
 8000456:	4463      	add	r3, ip
 8000458:	1b9b      	subs	r3, r3, r6
 800045a:	b289      	uxth	r1, r1
 800045c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000460:	fb07 3316 	mls	r3, r7, r6, r3
 8000464:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000468:	fb06 f30e 	mul.w	r3, r6, lr
 800046c:	428b      	cmp	r3, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x28a>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f106 38ff 	add.w	r8, r6, #4294967295
 8000478:	d216      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 800047a:	428b      	cmp	r3, r1
 800047c:	d914      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800047e:	3e02      	subs	r6, #2
 8000480:	4461      	add	r1, ip
 8000482:	1ac9      	subs	r1, r1, r3
 8000484:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000488:	e738      	b.n	80002fc <__udivmoddi4+0x104>
 800048a:	462e      	mov	r6, r5
 800048c:	4628      	mov	r0, r5
 800048e:	e705      	b.n	800029c <__udivmoddi4+0xa4>
 8000490:	4606      	mov	r6, r0
 8000492:	e6e3      	b.n	800025c <__udivmoddi4+0x64>
 8000494:	4618      	mov	r0, r3
 8000496:	e6f8      	b.n	800028a <__udivmoddi4+0x92>
 8000498:	454b      	cmp	r3, r9
 800049a:	d2a9      	bcs.n	80003f0 <__udivmoddi4+0x1f8>
 800049c:	ebb9 0802 	subs.w	r8, r9, r2
 80004a0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004a4:	3801      	subs	r0, #1
 80004a6:	e7a3      	b.n	80003f0 <__udivmoddi4+0x1f8>
 80004a8:	4646      	mov	r6, r8
 80004aa:	e7ea      	b.n	8000482 <__udivmoddi4+0x28a>
 80004ac:	4620      	mov	r0, r4
 80004ae:	e794      	b.n	80003da <__udivmoddi4+0x1e2>
 80004b0:	4640      	mov	r0, r8
 80004b2:	e7d1      	b.n	8000458 <__udivmoddi4+0x260>
 80004b4:	46d0      	mov	r8, sl
 80004b6:	e77b      	b.n	80003b0 <__udivmoddi4+0x1b8>
 80004b8:	3b02      	subs	r3, #2
 80004ba:	4461      	add	r1, ip
 80004bc:	e732      	b.n	8000324 <__udivmoddi4+0x12c>
 80004be:	4630      	mov	r0, r6
 80004c0:	e709      	b.n	80002d6 <__udivmoddi4+0xde>
 80004c2:	4464      	add	r4, ip
 80004c4:	3802      	subs	r0, #2
 80004c6:	e742      	b.n	800034e <__udivmoddi4+0x156>

080004c8 <__aeabi_idiv0>:
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop

080004cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b084      	sub	sp, #16
 80004d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d2:	f000 fab9 	bl	8000a48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d6:	f000 f87d 	bl	80005d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004da:	f000 f925 	bl	8000728 <MX_GPIO_Init>
  MX_DMA_Init();
 80004de:	f000 f903 	bl	80006e8 <MX_DMA_Init>
  MX_SDIO_SD_Init();
 80004e2:	f000 f8e1 	bl	80006a8 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 80004e6:	f003 f93d 	bl	8003764 <MX_FATFS_Init>



  //uint8_t var[300];
  //uint16_t i = 0;
  for(i = 0; i<300; i = i+1){
 80004ea:	4b30      	ldr	r3, [pc, #192]	; (80005ac <main+0xe0>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	801a      	strh	r2, [r3, #0]
 80004f0:	e00b      	b.n	800050a <main+0x3e>
	  var[i] = 12;
 80004f2:	4b2e      	ldr	r3, [pc, #184]	; (80005ac <main+0xe0>)
 80004f4:	881b      	ldrh	r3, [r3, #0]
 80004f6:	461a      	mov	r2, r3
 80004f8:	4b2d      	ldr	r3, [pc, #180]	; (80005b0 <main+0xe4>)
 80004fa:	210c      	movs	r1, #12
 80004fc:	5499      	strb	r1, [r3, r2]
  for(i = 0; i<300; i = i+1){
 80004fe:	4b2b      	ldr	r3, [pc, #172]	; (80005ac <main+0xe0>)
 8000500:	881b      	ldrh	r3, [r3, #0]
 8000502:	3301      	adds	r3, #1
 8000504:	b29a      	uxth	r2, r3
 8000506:	4b29      	ldr	r3, [pc, #164]	; (80005ac <main+0xe0>)
 8000508:	801a      	strh	r2, [r3, #0]
 800050a:	4b28      	ldr	r3, [pc, #160]	; (80005ac <main+0xe0>)
 800050c:	881b      	ldrh	r3, [r3, #0]
 800050e:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8000512:	d3ee      	bcc.n	80004f2 <main+0x26>
  }



  HAL_SD_Init(&hsd);
 8000514:	4827      	ldr	r0, [pc, #156]	; (80005b4 <main+0xe8>)
 8000516:	f001 fd7b 	bl	8002010 <HAL_SD_Init>
//    DIR testDir;
//    uint8_t testBuffer[16] = "SD write success";
//    UINT testBytes;
//    FRESULT res;

    res = f_mount(&fileSystem, SDPath, 1);
 800051a:	2201      	movs	r2, #1
 800051c:	4926      	ldr	r1, [pc, #152]	; (80005b8 <main+0xec>)
 800051e:	4827      	ldr	r0, [pc, #156]	; (80005bc <main+0xf0>)
 8000520:	f005 f86e 	bl	8005600 <f_mount>
 8000524:	4603      	mov	r3, r0
 8000526:	461a      	mov	r2, r3
 8000528:	4b25      	ldr	r3, [pc, #148]	; (80005c0 <main+0xf4>)
 800052a:	701a      	strb	r2, [r3, #0]
    while(res == 3){
 800052c:	e00b      	b.n	8000546 <main+0x7a>
    	HAL_Delay(100);
 800052e:	2064      	movs	r0, #100	; 0x64
 8000530:	f000 fafc 	bl	8000b2c <HAL_Delay>
    	res = f_mount(&fileSystem, SDPath, 1);
 8000534:	2201      	movs	r2, #1
 8000536:	4920      	ldr	r1, [pc, #128]	; (80005b8 <main+0xec>)
 8000538:	4820      	ldr	r0, [pc, #128]	; (80005bc <main+0xf0>)
 800053a:	f005 f861 	bl	8005600 <f_mount>
 800053e:	4603      	mov	r3, r0
 8000540:	461a      	mov	r2, r3
 8000542:	4b1f      	ldr	r3, [pc, #124]	; (80005c0 <main+0xf4>)
 8000544:	701a      	strb	r2, [r3, #0]
    while(res == 3){
 8000546:	4b1e      	ldr	r3, [pc, #120]	; (80005c0 <main+0xf4>)
 8000548:	781b      	ldrb	r3, [r3, #0]
 800054a:	2b03      	cmp	r3, #3
 800054c:	d0ef      	beq.n	800052e <main+0x62>
    }
    if(res == FR_OK)
 800054e:	4b1c      	ldr	r3, [pc, #112]	; (80005c0 <main+0xf4>)
 8000550:	781b      	ldrb	r3, [r3, #0]
 8000552:	2b00      	cmp	r3, #0
 8000554:	d129      	bne.n	80005aa <main+0xde>
    {
       uint8_t path[14] = "FsDma.txt";
 8000556:	4a1b      	ldr	r2, [pc, #108]	; (80005c4 <main+0xf8>)
 8000558:	463b      	mov	r3, r7
 800055a:	ca07      	ldmia	r2, {r0, r1, r2}
 800055c:	c303      	stmia	r3!, {r0, r1}
 800055e:	801a      	strh	r2, [r3, #0]
 8000560:	f107 030a 	add.w	r3, r7, #10
 8000564:	2200      	movs	r2, #0
 8000566:	601a      	str	r2, [r3, #0]
       path[13] = '\0';
 8000568:	2300      	movs	r3, #0
 800056a:	737b      	strb	r3, [r7, #13]
       res = f_open(&testFile, (char*)path, FA_WRITE | FA_READ | FA_CREATE_ALWAYS);
 800056c:	463b      	mov	r3, r7
 800056e:	220b      	movs	r2, #11
 8000570:	4619      	mov	r1, r3
 8000572:	4815      	ldr	r0, [pc, #84]	; (80005c8 <main+0xfc>)
 8000574:	f005 f88a 	bl	800568c <f_open>
 8000578:	4603      	mov	r3, r0
 800057a:	461a      	mov	r2, r3
 800057c:	4b10      	ldr	r3, [pc, #64]	; (80005c0 <main+0xf4>)
 800057e:	701a      	strb	r2, [r3, #0]
       //res = f_puts("It works", &testFile);
       res = f_write(&testFile, &var[0], /*1000*/300/* * 5*/, &testBytes);
 8000580:	4b12      	ldr	r3, [pc, #72]	; (80005cc <main+0x100>)
 8000582:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000586:	490a      	ldr	r1, [pc, #40]	; (80005b0 <main+0xe4>)
 8000588:	480f      	ldr	r0, [pc, #60]	; (80005c8 <main+0xfc>)
 800058a:	f005 fa3d 	bl	8005a08 <f_write>
 800058e:	4603      	mov	r3, r0
 8000590:	461a      	mov	r2, r3
 8000592:	4b0b      	ldr	r3, [pc, #44]	; (80005c0 <main+0xf4>)
 8000594:	701a      	strb	r2, [r3, #0]
       res = f_close(&testFile);
 8000596:	480c      	ldr	r0, [pc, #48]	; (80005c8 <main+0xfc>)
 8000598:	f005 fc29 	bl	8005dee <f_close>
 800059c:	4603      	mov	r3, r0
 800059e:	461a      	mov	r2, r3
 80005a0:	4b07      	ldr	r3, [pc, #28]	; (80005c0 <main+0xf4>)
 80005a2:	701a      	strb	r2, [r3, #0]
       f_mkdir("/signal_Dir");
 80005a4:	480a      	ldr	r0, [pc, #40]	; (80005d0 <main+0x104>)
 80005a6:	f005 fc4c 	bl	8005e42 <f_mkdir>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005aa:	e7fe      	b.n	80005aa <main+0xde>
 80005ac:	200006a0 	.word	0x200006a0
 80005b0:	20000574 	.word	0x20000574
 80005b4:	20000028 	.word	0x20000028
 80005b8:	200006ac 	.word	0x200006ac
 80005bc:	2000010c 	.word	0x2000010c
 80005c0:	20000570 	.word	0x20000570
 80005c4:	08006184 	.word	0x08006184
 80005c8:	2000033c 	.word	0x2000033c
 80005cc:	2000056c 	.word	0x2000056c
 80005d0:	08006178 	.word	0x08006178

080005d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b094      	sub	sp, #80	; 0x50
 80005d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005da:	f107 0320 	add.w	r3, r7, #32
 80005de:	2230      	movs	r2, #48	; 0x30
 80005e0:	2100      	movs	r1, #0
 80005e2:	4618      	mov	r0, r3
 80005e4:	f005 fdb4 	bl	8006150 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005e8:	f107 030c 	add.w	r3, r7, #12
 80005ec:	2200      	movs	r2, #0
 80005ee:	601a      	str	r2, [r3, #0]
 80005f0:	605a      	str	r2, [r3, #4]
 80005f2:	609a      	str	r2, [r3, #8]
 80005f4:	60da      	str	r2, [r3, #12]
 80005f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005f8:	2300      	movs	r3, #0
 80005fa:	60bb      	str	r3, [r7, #8]
 80005fc:	4b28      	ldr	r3, [pc, #160]	; (80006a0 <SystemClock_Config+0xcc>)
 80005fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000600:	4a27      	ldr	r2, [pc, #156]	; (80006a0 <SystemClock_Config+0xcc>)
 8000602:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000606:	6413      	str	r3, [r2, #64]	; 0x40
 8000608:	4b25      	ldr	r3, [pc, #148]	; (80006a0 <SystemClock_Config+0xcc>)
 800060a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800060c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000610:	60bb      	str	r3, [r7, #8]
 8000612:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000614:	2300      	movs	r3, #0
 8000616:	607b      	str	r3, [r7, #4]
 8000618:	4b22      	ldr	r3, [pc, #136]	; (80006a4 <SystemClock_Config+0xd0>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	4a21      	ldr	r2, [pc, #132]	; (80006a4 <SystemClock_Config+0xd0>)
 800061e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000622:	6013      	str	r3, [r2, #0]
 8000624:	4b1f      	ldr	r3, [pc, #124]	; (80006a4 <SystemClock_Config+0xd0>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800062c:	607b      	str	r3, [r7, #4]
 800062e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000630:	2301      	movs	r3, #1
 8000632:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000634:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000638:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800063a:	2302      	movs	r3, #2
 800063c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800063e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000642:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000644:	2319      	movs	r3, #25
 8000646:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000648:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800064c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800064e:	2302      	movs	r3, #2
 8000650:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000652:	2307      	movs	r3, #7
 8000654:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000656:	f107 0320 	add.w	r3, r7, #32
 800065a:	4618      	mov	r0, r3
 800065c:	f001 f8b4 	bl	80017c8 <HAL_RCC_OscConfig>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000666:	f000 f8a3 	bl	80007b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800066a:	230f      	movs	r3, #15
 800066c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800066e:	2302      	movs	r3, #2
 8000670:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000672:	2300      	movs	r3, #0
 8000674:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000676:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800067a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800067c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000680:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000682:	f107 030c 	add.w	r3, r7, #12
 8000686:	2105      	movs	r1, #5
 8000688:	4618      	mov	r0, r3
 800068a:	f001 fb15 	bl	8001cb8 <HAL_RCC_ClockConfig>
 800068e:	4603      	mov	r3, r0
 8000690:	2b00      	cmp	r3, #0
 8000692:	d001      	beq.n	8000698 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000694:	f000 f88c 	bl	80007b0 <Error_Handler>
  }
}
 8000698:	bf00      	nop
 800069a:	3750      	adds	r7, #80	; 0x50
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}
 80006a0:	40023800 	.word	0x40023800
 80006a4:	40007000 	.word	0x40007000

080006a8 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 80006ac:	4b0c      	ldr	r3, [pc, #48]	; (80006e0 <MX_SDIO_SD_Init+0x38>)
 80006ae:	4a0d      	ldr	r2, [pc, #52]	; (80006e4 <MX_SDIO_SD_Init+0x3c>)
 80006b0:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80006b2:	4b0b      	ldr	r3, [pc, #44]	; (80006e0 <MX_SDIO_SD_Init+0x38>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80006b8:	4b09      	ldr	r3, [pc, #36]	; (80006e0 <MX_SDIO_SD_Init+0x38>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80006be:	4b08      	ldr	r3, [pc, #32]	; (80006e0 <MX_SDIO_SD_Init+0x38>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 80006c4:	4b06      	ldr	r3, [pc, #24]	; (80006e0 <MX_SDIO_SD_Init+0x38>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80006ca:	4b05      	ldr	r3, [pc, #20]	; (80006e0 <MX_SDIO_SD_Init+0x38>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 80006d0:	4b03      	ldr	r3, [pc, #12]	; (80006e0 <MX_SDIO_SD_Init+0x38>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 80006d6:	bf00      	nop
 80006d8:	46bd      	mov	sp, r7
 80006da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006de:	4770      	bx	lr
 80006e0:	20000028 	.word	0x20000028
 80006e4:	40012c00 	.word	0x40012c00

080006e8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b082      	sub	sp, #8
 80006ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80006ee:	2300      	movs	r3, #0
 80006f0:	607b      	str	r3, [r7, #4]
 80006f2:	4b0c      	ldr	r3, [pc, #48]	; (8000724 <MX_DMA_Init+0x3c>)
 80006f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006f6:	4a0b      	ldr	r2, [pc, #44]	; (8000724 <MX_DMA_Init+0x3c>)
 80006f8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80006fc:	6313      	str	r3, [r2, #48]	; 0x30
 80006fe:	4b09      	ldr	r3, [pc, #36]	; (8000724 <MX_DMA_Init+0x3c>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000702:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000706:	607b      	str	r3, [r7, #4]
 8000708:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800070a:	2200      	movs	r2, #0
 800070c:	2100      	movs	r1, #0
 800070e:	203b      	movs	r0, #59	; 0x3b
 8000710:	f000 fb0b 	bl	8000d2a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000714:	203b      	movs	r0, #59	; 0x3b
 8000716:	f000 fb24 	bl	8000d62 <HAL_NVIC_EnableIRQ>

}
 800071a:	bf00      	nop
 800071c:	3708      	adds	r7, #8
 800071e:	46bd      	mov	sp, r7
 8000720:	bd80      	pop	{r7, pc}
 8000722:	bf00      	nop
 8000724:	40023800 	.word	0x40023800

08000728 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000728:	b480      	push	{r7}
 800072a:	b085      	sub	sp, #20
 800072c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800072e:	2300      	movs	r3, #0
 8000730:	60fb      	str	r3, [r7, #12]
 8000732:	4b1e      	ldr	r3, [pc, #120]	; (80007ac <MX_GPIO_Init+0x84>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000736:	4a1d      	ldr	r2, [pc, #116]	; (80007ac <MX_GPIO_Init+0x84>)
 8000738:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800073c:	6313      	str	r3, [r2, #48]	; 0x30
 800073e:	4b1b      	ldr	r3, [pc, #108]	; (80007ac <MX_GPIO_Init+0x84>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000742:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000746:	60fb      	str	r3, [r7, #12]
 8000748:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800074a:	2300      	movs	r3, #0
 800074c:	60bb      	str	r3, [r7, #8]
 800074e:	4b17      	ldr	r3, [pc, #92]	; (80007ac <MX_GPIO_Init+0x84>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000752:	4a16      	ldr	r2, [pc, #88]	; (80007ac <MX_GPIO_Init+0x84>)
 8000754:	f043 0304 	orr.w	r3, r3, #4
 8000758:	6313      	str	r3, [r2, #48]	; 0x30
 800075a:	4b14      	ldr	r3, [pc, #80]	; (80007ac <MX_GPIO_Init+0x84>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075e:	f003 0304 	and.w	r3, r3, #4
 8000762:	60bb      	str	r3, [r7, #8]
 8000764:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000766:	2300      	movs	r3, #0
 8000768:	607b      	str	r3, [r7, #4]
 800076a:	4b10      	ldr	r3, [pc, #64]	; (80007ac <MX_GPIO_Init+0x84>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076e:	4a0f      	ldr	r2, [pc, #60]	; (80007ac <MX_GPIO_Init+0x84>)
 8000770:	f043 0301 	orr.w	r3, r3, #1
 8000774:	6313      	str	r3, [r2, #48]	; 0x30
 8000776:	4b0d      	ldr	r3, [pc, #52]	; (80007ac <MX_GPIO_Init+0x84>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077a:	f003 0301 	and.w	r3, r3, #1
 800077e:	607b      	str	r3, [r7, #4]
 8000780:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000782:	2300      	movs	r3, #0
 8000784:	603b      	str	r3, [r7, #0]
 8000786:	4b09      	ldr	r3, [pc, #36]	; (80007ac <MX_GPIO_Init+0x84>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078a:	4a08      	ldr	r2, [pc, #32]	; (80007ac <MX_GPIO_Init+0x84>)
 800078c:	f043 0308 	orr.w	r3, r3, #8
 8000790:	6313      	str	r3, [r2, #48]	; 0x30
 8000792:	4b06      	ldr	r3, [pc, #24]	; (80007ac <MX_GPIO_Init+0x84>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000796:	f003 0308 	and.w	r3, r3, #8
 800079a:	603b      	str	r3, [r7, #0]
 800079c:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800079e:	bf00      	nop
 80007a0:	3714      	adds	r7, #20
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	40023800 	.word	0x40023800

080007b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007b4:	b672      	cpsid	i
}
 80007b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007b8:	e7fe      	b.n	80007b8 <Error_Handler+0x8>
	...

080007bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	b083      	sub	sp, #12
 80007c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007c2:	2300      	movs	r3, #0
 80007c4:	607b      	str	r3, [r7, #4]
 80007c6:	4b10      	ldr	r3, [pc, #64]	; (8000808 <HAL_MspInit+0x4c>)
 80007c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007ca:	4a0f      	ldr	r2, [pc, #60]	; (8000808 <HAL_MspInit+0x4c>)
 80007cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007d0:	6453      	str	r3, [r2, #68]	; 0x44
 80007d2:	4b0d      	ldr	r3, [pc, #52]	; (8000808 <HAL_MspInit+0x4c>)
 80007d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007da:	607b      	str	r3, [r7, #4]
 80007dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007de:	2300      	movs	r3, #0
 80007e0:	603b      	str	r3, [r7, #0]
 80007e2:	4b09      	ldr	r3, [pc, #36]	; (8000808 <HAL_MspInit+0x4c>)
 80007e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007e6:	4a08      	ldr	r2, [pc, #32]	; (8000808 <HAL_MspInit+0x4c>)
 80007e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007ec:	6413      	str	r3, [r2, #64]	; 0x40
 80007ee:	4b06      	ldr	r3, [pc, #24]	; (8000808 <HAL_MspInit+0x4c>)
 80007f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007f6:	603b      	str	r3, [r7, #0]
 80007f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007fa:	bf00      	nop
 80007fc:	370c      	adds	r7, #12
 80007fe:	46bd      	mov	sp, r7
 8000800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000804:	4770      	bx	lr
 8000806:	bf00      	nop
 8000808:	40023800 	.word	0x40023800

0800080c <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b08a      	sub	sp, #40	; 0x28
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000814:	f107 0314 	add.w	r3, r7, #20
 8000818:	2200      	movs	r2, #0
 800081a:	601a      	str	r2, [r3, #0]
 800081c:	605a      	str	r2, [r3, #4]
 800081e:	609a      	str	r2, [r3, #8]
 8000820:	60da      	str	r2, [r3, #12]
 8000822:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	4a49      	ldr	r2, [pc, #292]	; (8000950 <HAL_SD_MspInit+0x144>)
 800082a:	4293      	cmp	r3, r2
 800082c:	f040 808c 	bne.w	8000948 <HAL_SD_MspInit+0x13c>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8000830:	2300      	movs	r3, #0
 8000832:	613b      	str	r3, [r7, #16]
 8000834:	4b47      	ldr	r3, [pc, #284]	; (8000954 <HAL_SD_MspInit+0x148>)
 8000836:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000838:	4a46      	ldr	r2, [pc, #280]	; (8000954 <HAL_SD_MspInit+0x148>)
 800083a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800083e:	6453      	str	r3, [r2, #68]	; 0x44
 8000840:	4b44      	ldr	r3, [pc, #272]	; (8000954 <HAL_SD_MspInit+0x148>)
 8000842:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000844:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000848:	613b      	str	r3, [r7, #16]
 800084a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800084c:	2300      	movs	r3, #0
 800084e:	60fb      	str	r3, [r7, #12]
 8000850:	4b40      	ldr	r3, [pc, #256]	; (8000954 <HAL_SD_MspInit+0x148>)
 8000852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000854:	4a3f      	ldr	r2, [pc, #252]	; (8000954 <HAL_SD_MspInit+0x148>)
 8000856:	f043 0304 	orr.w	r3, r3, #4
 800085a:	6313      	str	r3, [r2, #48]	; 0x30
 800085c:	4b3d      	ldr	r3, [pc, #244]	; (8000954 <HAL_SD_MspInit+0x148>)
 800085e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000860:	f003 0304 	and.w	r3, r3, #4
 8000864:	60fb      	str	r3, [r7, #12]
 8000866:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000868:	2300      	movs	r3, #0
 800086a:	60bb      	str	r3, [r7, #8]
 800086c:	4b39      	ldr	r3, [pc, #228]	; (8000954 <HAL_SD_MspInit+0x148>)
 800086e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000870:	4a38      	ldr	r2, [pc, #224]	; (8000954 <HAL_SD_MspInit+0x148>)
 8000872:	f043 0308 	orr.w	r3, r3, #8
 8000876:	6313      	str	r3, [r2, #48]	; 0x30
 8000878:	4b36      	ldr	r3, [pc, #216]	; (8000954 <HAL_SD_MspInit+0x148>)
 800087a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087c:	f003 0308 	and.w	r3, r3, #8
 8000880:	60bb      	str	r3, [r7, #8]
 8000882:	68bb      	ldr	r3, [r7, #8]
    /**SDIO GPIO Configuration
    PC8     ------> SDIO_D0
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 8000884:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 8000888:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800088a:	2302      	movs	r3, #2
 800088c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088e:	2300      	movs	r3, #0
 8000890:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000892:	2303      	movs	r3, #3
 8000894:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8000896:	230c      	movs	r3, #12
 8000898:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800089a:	f107 0314 	add.w	r3, r7, #20
 800089e:	4619      	mov	r1, r3
 80008a0:	482d      	ldr	r0, [pc, #180]	; (8000958 <HAL_SD_MspInit+0x14c>)
 80008a2:	f000 fdf5 	bl	8001490 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80008a6:	2304      	movs	r3, #4
 80008a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008aa:	2302      	movs	r3, #2
 80008ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ae:	2300      	movs	r3, #0
 80008b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008b2:	2303      	movs	r3, #3
 80008b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80008b6:	230c      	movs	r3, #12
 80008b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008ba:	f107 0314 	add.w	r3, r7, #20
 80008be:	4619      	mov	r1, r3
 80008c0:	4826      	ldr	r0, [pc, #152]	; (800095c <HAL_SD_MspInit+0x150>)
 80008c2:	f000 fde5 	bl	8001490 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO Init */
    hdma_sdio.Instance = DMA2_Stream3;
 80008c6:	4b26      	ldr	r3, [pc, #152]	; (8000960 <HAL_SD_MspInit+0x154>)
 80008c8:	4a26      	ldr	r2, [pc, #152]	; (8000964 <HAL_SD_MspInit+0x158>)
 80008ca:	601a      	str	r2, [r3, #0]
    hdma_sdio.Init.Channel = DMA_CHANNEL_4;
 80008cc:	4b24      	ldr	r3, [pc, #144]	; (8000960 <HAL_SD_MspInit+0x154>)
 80008ce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80008d2:	605a      	str	r2, [r3, #4]
    hdma_sdio.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80008d4:	4b22      	ldr	r3, [pc, #136]	; (8000960 <HAL_SD_MspInit+0x154>)
 80008d6:	2240      	movs	r2, #64	; 0x40
 80008d8:	609a      	str	r2, [r3, #8]
    hdma_sdio.Init.PeriphInc = DMA_PINC_DISABLE;
 80008da:	4b21      	ldr	r3, [pc, #132]	; (8000960 <HAL_SD_MspInit+0x154>)
 80008dc:	2200      	movs	r2, #0
 80008de:	60da      	str	r2, [r3, #12]
    hdma_sdio.Init.MemInc = DMA_MINC_ENABLE;
 80008e0:	4b1f      	ldr	r3, [pc, #124]	; (8000960 <HAL_SD_MspInit+0x154>)
 80008e2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80008e6:	611a      	str	r2, [r3, #16]
    hdma_sdio.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80008e8:	4b1d      	ldr	r3, [pc, #116]	; (8000960 <HAL_SD_MspInit+0x154>)
 80008ea:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80008ee:	615a      	str	r2, [r3, #20]
    hdma_sdio.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80008f0:	4b1b      	ldr	r3, [pc, #108]	; (8000960 <HAL_SD_MspInit+0x154>)
 80008f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80008f6:	619a      	str	r2, [r3, #24]
    hdma_sdio.Init.Mode = DMA_PFCTRL;
 80008f8:	4b19      	ldr	r3, [pc, #100]	; (8000960 <HAL_SD_MspInit+0x154>)
 80008fa:	2220      	movs	r2, #32
 80008fc:	61da      	str	r2, [r3, #28]
    hdma_sdio.Init.Priority = DMA_PRIORITY_LOW;
 80008fe:	4b18      	ldr	r3, [pc, #96]	; (8000960 <HAL_SD_MspInit+0x154>)
 8000900:	2200      	movs	r2, #0
 8000902:	621a      	str	r2, [r3, #32]
    hdma_sdio.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000904:	4b16      	ldr	r3, [pc, #88]	; (8000960 <HAL_SD_MspInit+0x154>)
 8000906:	2204      	movs	r2, #4
 8000908:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800090a:	4b15      	ldr	r3, [pc, #84]	; (8000960 <HAL_SD_MspInit+0x154>)
 800090c:	2203      	movs	r2, #3
 800090e:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio.Init.MemBurst = DMA_MBURST_INC4;
 8000910:	4b13      	ldr	r3, [pc, #76]	; (8000960 <HAL_SD_MspInit+0x154>)
 8000912:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000916:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio.Init.PeriphBurst = DMA_PBURST_INC4;
 8000918:	4b11      	ldr	r3, [pc, #68]	; (8000960 <HAL_SD_MspInit+0x154>)
 800091a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800091e:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio) != HAL_OK)
 8000920:	480f      	ldr	r0, [pc, #60]	; (8000960 <HAL_SD_MspInit+0x154>)
 8000922:	f000 fa39 	bl	8000d98 <HAL_DMA_Init>
 8000926:	4603      	mov	r3, r0
 8000928:	2b00      	cmp	r3, #0
 800092a:	d001      	beq.n	8000930 <HAL_SD_MspInit+0x124>
    {
      Error_Handler();
 800092c:	f7ff ff40 	bl	80007b0 <Error_Handler>

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    /* Be sure to change transfer direction before calling
     HAL_SD_ReadBlocks_DMA or HAL_SD_WriteBlocks_DMA. */
    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio);
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	4a0b      	ldr	r2, [pc, #44]	; (8000960 <HAL_SD_MspInit+0x154>)
 8000934:	641a      	str	r2, [r3, #64]	; 0x40
 8000936:	4a0a      	ldr	r2, [pc, #40]	; (8000960 <HAL_SD_MspInit+0x154>)
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio);
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	4a08      	ldr	r2, [pc, #32]	; (8000960 <HAL_SD_MspInit+0x154>)
 8000940:	63da      	str	r2, [r3, #60]	; 0x3c
 8000942:	4a07      	ldr	r2, [pc, #28]	; (8000960 <HAL_SD_MspInit+0x154>)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8000948:	bf00      	nop
 800094a:	3728      	adds	r7, #40	; 0x28
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	40012c00 	.word	0x40012c00
 8000954:	40023800 	.word	0x40023800
 8000958:	40020800 	.word	0x40020800
 800095c:	40020c00 	.word	0x40020c00
 8000960:	200000ac 	.word	0x200000ac
 8000964:	40026458 	.word	0x40026458

08000968 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800096c:	e7fe      	b.n	800096c <NMI_Handler+0x4>

0800096e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800096e:	b480      	push	{r7}
 8000970:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000972:	e7fe      	b.n	8000972 <HardFault_Handler+0x4>

08000974 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000978:	e7fe      	b.n	8000978 <MemManage_Handler+0x4>

0800097a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800097a:	b480      	push	{r7}
 800097c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800097e:	e7fe      	b.n	800097e <BusFault_Handler+0x4>

08000980 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000984:	e7fe      	b.n	8000984 <UsageFault_Handler+0x4>

08000986 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000986:	b480      	push	{r7}
 8000988:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800098a:	bf00      	nop
 800098c:	46bd      	mov	sp, r7
 800098e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000992:	4770      	bx	lr

08000994 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000998:	bf00      	nop
 800099a:	46bd      	mov	sp, r7
 800099c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a0:	4770      	bx	lr

080009a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009a2:	b480      	push	{r7}
 80009a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009a6:	bf00      	nop
 80009a8:	46bd      	mov	sp, r7
 80009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ae:	4770      	bx	lr

080009b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009b4:	f000 f89a 	bl	8000aec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009b8:	bf00      	nop
 80009ba:	bd80      	pop	{r7, pc}

080009bc <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio);
 80009c0:	4802      	ldr	r0, [pc, #8]	; (80009cc <DMA2_Stream3_IRQHandler+0x10>)
 80009c2:	f000 faef 	bl	8000fa4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80009c6:	bf00      	nop
 80009c8:	bd80      	pop	{r7, pc}
 80009ca:	bf00      	nop
 80009cc:	200000ac 	.word	0x200000ac

080009d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009d4:	4b06      	ldr	r3, [pc, #24]	; (80009f0 <SystemInit+0x20>)
 80009d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80009da:	4a05      	ldr	r2, [pc, #20]	; (80009f0 <SystemInit+0x20>)
 80009dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80009e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009e4:	bf00      	nop
 80009e6:	46bd      	mov	sp, r7
 80009e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop
 80009f0:	e000ed00 	.word	0xe000ed00

080009f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80009f4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000a2c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80009f8:	480d      	ldr	r0, [pc, #52]	; (8000a30 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80009fa:	490e      	ldr	r1, [pc, #56]	; (8000a34 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80009fc:	4a0e      	ldr	r2, [pc, #56]	; (8000a38 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80009fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a00:	e002      	b.n	8000a08 <LoopCopyDataInit>

08000a02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a06:	3304      	adds	r3, #4

08000a08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a0c:	d3f9      	bcc.n	8000a02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a0e:	4a0b      	ldr	r2, [pc, #44]	; (8000a3c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000a10:	4c0b      	ldr	r4, [pc, #44]	; (8000a40 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000a12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a14:	e001      	b.n	8000a1a <LoopFillZerobss>

08000a16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a18:	3204      	adds	r2, #4

08000a1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a1c:	d3fb      	bcc.n	8000a16 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000a1e:	f7ff ffd7 	bl	80009d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a22:	f005 fb71 	bl	8006108 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000a26:	f7ff fd51 	bl	80004cc <main>
  bx  lr    
 8000a2a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000a2c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000a30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a34:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000a38:	08006294 	.word	0x08006294
  ldr r2, =_sbss
 8000a3c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000a40:	200006ec 	.word	0x200006ec

08000a44 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000a44:	e7fe      	b.n	8000a44 <ADC_IRQHandler>
	...

08000a48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000a4c:	4b0e      	ldr	r3, [pc, #56]	; (8000a88 <HAL_Init+0x40>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	4a0d      	ldr	r2, [pc, #52]	; (8000a88 <HAL_Init+0x40>)
 8000a52:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000a56:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000a58:	4b0b      	ldr	r3, [pc, #44]	; (8000a88 <HAL_Init+0x40>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	4a0a      	ldr	r2, [pc, #40]	; (8000a88 <HAL_Init+0x40>)
 8000a5e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000a62:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a64:	4b08      	ldr	r3, [pc, #32]	; (8000a88 <HAL_Init+0x40>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	4a07      	ldr	r2, [pc, #28]	; (8000a88 <HAL_Init+0x40>)
 8000a6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a6e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a70:	2003      	movs	r0, #3
 8000a72:	f000 f94f 	bl	8000d14 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a76:	200f      	movs	r0, #15
 8000a78:	f000 f808 	bl	8000a8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a7c:	f7ff fe9e 	bl	80007bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a80:	2300      	movs	r3, #0
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	40023c00 	.word	0x40023c00

08000a8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a94:	4b12      	ldr	r3, [pc, #72]	; (8000ae0 <HAL_InitTick+0x54>)
 8000a96:	681a      	ldr	r2, [r3, #0]
 8000a98:	4b12      	ldr	r3, [pc, #72]	; (8000ae4 <HAL_InitTick+0x58>)
 8000a9a:	781b      	ldrb	r3, [r3, #0]
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000aa2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000aa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f000 f967 	bl	8000d7e <HAL_SYSTICK_Config>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d001      	beq.n	8000aba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	e00e      	b.n	8000ad8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	2b0f      	cmp	r3, #15
 8000abe:	d80a      	bhi.n	8000ad6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	6879      	ldr	r1, [r7, #4]
 8000ac4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac8:	f000 f92f 	bl	8000d2a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000acc:	4a06      	ldr	r2, [pc, #24]	; (8000ae8 <HAL_InitTick+0x5c>)
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	e000      	b.n	8000ad8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ad6:	2301      	movs	r3, #1
}
 8000ad8:	4618      	mov	r0, r3
 8000ada:	3708      	adds	r7, #8
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	20000000 	.word	0x20000000
 8000ae4:	20000008 	.word	0x20000008
 8000ae8:	20000004 	.word	0x20000004

08000aec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000af0:	4b06      	ldr	r3, [pc, #24]	; (8000b0c <HAL_IncTick+0x20>)
 8000af2:	781b      	ldrb	r3, [r3, #0]
 8000af4:	461a      	mov	r2, r3
 8000af6:	4b06      	ldr	r3, [pc, #24]	; (8000b10 <HAL_IncTick+0x24>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	4413      	add	r3, r2
 8000afc:	4a04      	ldr	r2, [pc, #16]	; (8000b10 <HAL_IncTick+0x24>)
 8000afe:	6013      	str	r3, [r2, #0]
}
 8000b00:	bf00      	nop
 8000b02:	46bd      	mov	sp, r7
 8000b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop
 8000b0c:	20000008 	.word	0x20000008
 8000b10:	200006a4 	.word	0x200006a4

08000b14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b14:	b480      	push	{r7}
 8000b16:	af00      	add	r7, sp, #0
  return uwTick;
 8000b18:	4b03      	ldr	r3, [pc, #12]	; (8000b28 <HAL_GetTick+0x14>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
}
 8000b1c:	4618      	mov	r0, r3
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop
 8000b28:	200006a4 	.word	0x200006a4

08000b2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b084      	sub	sp, #16
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b34:	f7ff ffee 	bl	8000b14 <HAL_GetTick>
 8000b38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b44:	d005      	beq.n	8000b52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b46:	4b0a      	ldr	r3, [pc, #40]	; (8000b70 <HAL_Delay+0x44>)
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	461a      	mov	r2, r3
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	4413      	add	r3, r2
 8000b50:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000b52:	bf00      	nop
 8000b54:	f7ff ffde 	bl	8000b14 <HAL_GetTick>
 8000b58:	4602      	mov	r2, r0
 8000b5a:	68bb      	ldr	r3, [r7, #8]
 8000b5c:	1ad3      	subs	r3, r2, r3
 8000b5e:	68fa      	ldr	r2, [r7, #12]
 8000b60:	429a      	cmp	r2, r3
 8000b62:	d8f7      	bhi.n	8000b54 <HAL_Delay+0x28>
  {
  }
}
 8000b64:	bf00      	nop
 8000b66:	bf00      	nop
 8000b68:	3710      	adds	r7, #16
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	20000008 	.word	0x20000008

08000b74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b74:	b480      	push	{r7}
 8000b76:	b085      	sub	sp, #20
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	f003 0307 	and.w	r3, r3, #7
 8000b82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b84:	4b0c      	ldr	r3, [pc, #48]	; (8000bb8 <__NVIC_SetPriorityGrouping+0x44>)
 8000b86:	68db      	ldr	r3, [r3, #12]
 8000b88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b8a:	68ba      	ldr	r2, [r7, #8]
 8000b8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000b90:	4013      	ands	r3, r2
 8000b92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b98:	68bb      	ldr	r3, [r7, #8]
 8000b9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b9c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ba0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ba4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ba6:	4a04      	ldr	r2, [pc, #16]	; (8000bb8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ba8:	68bb      	ldr	r3, [r7, #8]
 8000baa:	60d3      	str	r3, [r2, #12]
}
 8000bac:	bf00      	nop
 8000bae:	3714      	adds	r7, #20
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb6:	4770      	bx	lr
 8000bb8:	e000ed00 	.word	0xe000ed00

08000bbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bc0:	4b04      	ldr	r3, [pc, #16]	; (8000bd4 <__NVIC_GetPriorityGrouping+0x18>)
 8000bc2:	68db      	ldr	r3, [r3, #12]
 8000bc4:	0a1b      	lsrs	r3, r3, #8
 8000bc6:	f003 0307 	and.w	r3, r3, #7
}
 8000bca:	4618      	mov	r0, r3
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr
 8000bd4:	e000ed00 	.word	0xe000ed00

08000bd8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b083      	sub	sp, #12
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	4603      	mov	r3, r0
 8000be0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	db0b      	blt.n	8000c02 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bea:	79fb      	ldrb	r3, [r7, #7]
 8000bec:	f003 021f 	and.w	r2, r3, #31
 8000bf0:	4907      	ldr	r1, [pc, #28]	; (8000c10 <__NVIC_EnableIRQ+0x38>)
 8000bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bf6:	095b      	lsrs	r3, r3, #5
 8000bf8:	2001      	movs	r0, #1
 8000bfa:	fa00 f202 	lsl.w	r2, r0, r2
 8000bfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000c02:	bf00      	nop
 8000c04:	370c      	adds	r7, #12
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	e000e100 	.word	0xe000e100

08000c14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c14:	b480      	push	{r7}
 8000c16:	b083      	sub	sp, #12
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	6039      	str	r1, [r7, #0]
 8000c1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	db0a      	blt.n	8000c3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c28:	683b      	ldr	r3, [r7, #0]
 8000c2a:	b2da      	uxtb	r2, r3
 8000c2c:	490c      	ldr	r1, [pc, #48]	; (8000c60 <__NVIC_SetPriority+0x4c>)
 8000c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c32:	0112      	lsls	r2, r2, #4
 8000c34:	b2d2      	uxtb	r2, r2
 8000c36:	440b      	add	r3, r1
 8000c38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c3c:	e00a      	b.n	8000c54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c3e:	683b      	ldr	r3, [r7, #0]
 8000c40:	b2da      	uxtb	r2, r3
 8000c42:	4908      	ldr	r1, [pc, #32]	; (8000c64 <__NVIC_SetPriority+0x50>)
 8000c44:	79fb      	ldrb	r3, [r7, #7]
 8000c46:	f003 030f 	and.w	r3, r3, #15
 8000c4a:	3b04      	subs	r3, #4
 8000c4c:	0112      	lsls	r2, r2, #4
 8000c4e:	b2d2      	uxtb	r2, r2
 8000c50:	440b      	add	r3, r1
 8000c52:	761a      	strb	r2, [r3, #24]
}
 8000c54:	bf00      	nop
 8000c56:	370c      	adds	r7, #12
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5e:	4770      	bx	lr
 8000c60:	e000e100 	.word	0xe000e100
 8000c64:	e000ed00 	.word	0xe000ed00

08000c68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	b089      	sub	sp, #36	; 0x24
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	60f8      	str	r0, [r7, #12]
 8000c70:	60b9      	str	r1, [r7, #8]
 8000c72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	f003 0307 	and.w	r3, r3, #7
 8000c7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c7c:	69fb      	ldr	r3, [r7, #28]
 8000c7e:	f1c3 0307 	rsb	r3, r3, #7
 8000c82:	2b04      	cmp	r3, #4
 8000c84:	bf28      	it	cs
 8000c86:	2304      	movcs	r3, #4
 8000c88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c8a:	69fb      	ldr	r3, [r7, #28]
 8000c8c:	3304      	adds	r3, #4
 8000c8e:	2b06      	cmp	r3, #6
 8000c90:	d902      	bls.n	8000c98 <NVIC_EncodePriority+0x30>
 8000c92:	69fb      	ldr	r3, [r7, #28]
 8000c94:	3b03      	subs	r3, #3
 8000c96:	e000      	b.n	8000c9a <NVIC_EncodePriority+0x32>
 8000c98:	2300      	movs	r3, #0
 8000c9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c9c:	f04f 32ff 	mov.w	r2, #4294967295
 8000ca0:	69bb      	ldr	r3, [r7, #24]
 8000ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca6:	43da      	mvns	r2, r3
 8000ca8:	68bb      	ldr	r3, [r7, #8]
 8000caa:	401a      	ands	r2, r3
 8000cac:	697b      	ldr	r3, [r7, #20]
 8000cae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cb0:	f04f 31ff 	mov.w	r1, #4294967295
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8000cba:	43d9      	mvns	r1, r3
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cc0:	4313      	orrs	r3, r2
         );
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	3724      	adds	r7, #36	; 0x24
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ccc:	4770      	bx	lr
	...

08000cd0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	3b01      	subs	r3, #1
 8000cdc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ce0:	d301      	bcc.n	8000ce6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	e00f      	b.n	8000d06 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ce6:	4a0a      	ldr	r2, [pc, #40]	; (8000d10 <SysTick_Config+0x40>)
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	3b01      	subs	r3, #1
 8000cec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cee:	210f      	movs	r1, #15
 8000cf0:	f04f 30ff 	mov.w	r0, #4294967295
 8000cf4:	f7ff ff8e 	bl	8000c14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cf8:	4b05      	ldr	r3, [pc, #20]	; (8000d10 <SysTick_Config+0x40>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cfe:	4b04      	ldr	r3, [pc, #16]	; (8000d10 <SysTick_Config+0x40>)
 8000d00:	2207      	movs	r2, #7
 8000d02:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d04:	2300      	movs	r3, #0
}
 8000d06:	4618      	mov	r0, r3
 8000d08:	3708      	adds	r7, #8
 8000d0a:	46bd      	mov	sp, r7
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	bf00      	nop
 8000d10:	e000e010 	.word	0xe000e010

08000d14 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d1c:	6878      	ldr	r0, [r7, #4]
 8000d1e:	f7ff ff29 	bl	8000b74 <__NVIC_SetPriorityGrouping>
}
 8000d22:	bf00      	nop
 8000d24:	3708      	adds	r7, #8
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}

08000d2a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d2a:	b580      	push	{r7, lr}
 8000d2c:	b086      	sub	sp, #24
 8000d2e:	af00      	add	r7, sp, #0
 8000d30:	4603      	mov	r3, r0
 8000d32:	60b9      	str	r1, [r7, #8]
 8000d34:	607a      	str	r2, [r7, #4]
 8000d36:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d3c:	f7ff ff3e 	bl	8000bbc <__NVIC_GetPriorityGrouping>
 8000d40:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d42:	687a      	ldr	r2, [r7, #4]
 8000d44:	68b9      	ldr	r1, [r7, #8]
 8000d46:	6978      	ldr	r0, [r7, #20]
 8000d48:	f7ff ff8e 	bl	8000c68 <NVIC_EncodePriority>
 8000d4c:	4602      	mov	r2, r0
 8000d4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d52:	4611      	mov	r1, r2
 8000d54:	4618      	mov	r0, r3
 8000d56:	f7ff ff5d 	bl	8000c14 <__NVIC_SetPriority>
}
 8000d5a:	bf00      	nop
 8000d5c:	3718      	adds	r7, #24
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	bd80      	pop	{r7, pc}

08000d62 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d62:	b580      	push	{r7, lr}
 8000d64:	b082      	sub	sp, #8
 8000d66:	af00      	add	r7, sp, #0
 8000d68:	4603      	mov	r3, r0
 8000d6a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d70:	4618      	mov	r0, r3
 8000d72:	f7ff ff31 	bl	8000bd8 <__NVIC_EnableIRQ>
}
 8000d76:	bf00      	nop
 8000d78:	3708      	adds	r7, #8
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}

08000d7e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d7e:	b580      	push	{r7, lr}
 8000d80:	b082      	sub	sp, #8
 8000d82:	af00      	add	r7, sp, #0
 8000d84:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d86:	6878      	ldr	r0, [r7, #4]
 8000d88:	f7ff ffa2 	bl	8000cd0 <SysTick_Config>
 8000d8c:	4603      	mov	r3, r0
}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	3708      	adds	r7, #8
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
	...

08000d98 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b086      	sub	sp, #24
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000da0:	2300      	movs	r3, #0
 8000da2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8000da4:	f7ff feb6 	bl	8000b14 <HAL_GetTick>
 8000da8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	d101      	bne.n	8000db4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8000db0:	2301      	movs	r3, #1
 8000db2:	e099      	b.n	8000ee8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	2202      	movs	r2, #2
 8000db8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	681a      	ldr	r2, [r3, #0]
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	681b      	ldr	r3, [r3, #0]
 8000dce:	f022 0201 	bic.w	r2, r2, #1
 8000dd2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000dd4:	e00f      	b.n	8000df6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000dd6:	f7ff fe9d 	bl	8000b14 <HAL_GetTick>
 8000dda:	4602      	mov	r2, r0
 8000ddc:	693b      	ldr	r3, [r7, #16]
 8000dde:	1ad3      	subs	r3, r2, r3
 8000de0:	2b05      	cmp	r3, #5
 8000de2:	d908      	bls.n	8000df6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	2220      	movs	r2, #32
 8000de8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	2203      	movs	r2, #3
 8000dee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8000df2:	2303      	movs	r3, #3
 8000df4:	e078      	b.n	8000ee8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	f003 0301 	and.w	r3, r3, #1
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d1e8      	bne.n	8000dd6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	681b      	ldr	r3, [r3, #0]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000e0c:	697a      	ldr	r2, [r7, #20]
 8000e0e:	4b38      	ldr	r3, [pc, #224]	; (8000ef0 <HAL_DMA_Init+0x158>)
 8000e10:	4013      	ands	r3, r2
 8000e12:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	685a      	ldr	r2, [r3, #4]
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	689b      	ldr	r3, [r3, #8]
 8000e1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000e22:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	691b      	ldr	r3, [r3, #16]
 8000e28:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e2e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	699b      	ldr	r3, [r3, #24]
 8000e34:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e3a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	6a1b      	ldr	r3, [r3, #32]
 8000e40:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000e42:	697a      	ldr	r2, [r7, #20]
 8000e44:	4313      	orrs	r3, r2
 8000e46:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e4c:	2b04      	cmp	r3, #4
 8000e4e:	d107      	bne.n	8000e60 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	697a      	ldr	r2, [r7, #20]
 8000e5c:	4313      	orrs	r3, r2
 8000e5e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	697a      	ldr	r2, [r7, #20]
 8000e66:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	695b      	ldr	r3, [r3, #20]
 8000e6e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	f023 0307 	bic.w	r3, r3, #7
 8000e76:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e7c:	697a      	ldr	r2, [r7, #20]
 8000e7e:	4313      	orrs	r3, r2
 8000e80:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e86:	2b04      	cmp	r3, #4
 8000e88:	d117      	bne.n	8000eba <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e8e:	697a      	ldr	r2, [r7, #20]
 8000e90:	4313      	orrs	r3, r2
 8000e92:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d00e      	beq.n	8000eba <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000e9c:	6878      	ldr	r0, [r7, #4]
 8000e9e:	f000 fa7b 	bl	8001398 <DMA_CheckFifoParam>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d008      	beq.n	8000eba <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	2240      	movs	r2, #64	; 0x40
 8000eac:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	e016      	b.n	8000ee8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	697a      	ldr	r2, [r7, #20]
 8000ec0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000ec2:	6878      	ldr	r0, [r7, #4]
 8000ec4:	f000 fa32 	bl	800132c <DMA_CalcBaseAndBitshift>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000ed0:	223f      	movs	r2, #63	; 0x3f
 8000ed2:	409a      	lsls	r2, r3
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	2200      	movs	r2, #0
 8000edc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8000ee6:	2300      	movs	r3, #0
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	3718      	adds	r7, #24
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	f010803f 	.word	0xf010803f

08000ef4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b086      	sub	sp, #24
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	60f8      	str	r0, [r7, #12]
 8000efc:	60b9      	str	r1, [r7, #8]
 8000efe:	607a      	str	r2, [r7, #4]
 8000f00:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000f02:	2300      	movs	r3, #0
 8000f04:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f0a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8000f0c:	68fb      	ldr	r3, [r7, #12]
 8000f0e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000f12:	2b01      	cmp	r3, #1
 8000f14:	d101      	bne.n	8000f1a <HAL_DMA_Start_IT+0x26>
 8000f16:	2302      	movs	r3, #2
 8000f18:	e040      	b.n	8000f9c <HAL_DMA_Start_IT+0xa8>
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	2b01      	cmp	r3, #1
 8000f2c:	d12f      	bne.n	8000f8e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000f2e:	68fb      	ldr	r3, [r7, #12]
 8000f30:	2202      	movs	r2, #2
 8000f32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	2200      	movs	r2, #0
 8000f3a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000f3c:	683b      	ldr	r3, [r7, #0]
 8000f3e:	687a      	ldr	r2, [r7, #4]
 8000f40:	68b9      	ldr	r1, [r7, #8]
 8000f42:	68f8      	ldr	r0, [r7, #12]
 8000f44:	f000 f9c4 	bl	80012d0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000f4c:	223f      	movs	r2, #63	; 0x3f
 8000f4e:	409a      	lsls	r2, r3
 8000f50:	693b      	ldr	r3, [r7, #16]
 8000f52:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	681a      	ldr	r2, [r3, #0]
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f042 0216 	orr.w	r2, r2, #22
 8000f62:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d007      	beq.n	8000f7c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	681a      	ldr	r2, [r3, #0]
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	f042 0208 	orr.w	r2, r2, #8
 8000f7a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	681a      	ldr	r2, [r3, #0]
 8000f82:	68fb      	ldr	r3, [r7, #12]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	f042 0201 	orr.w	r2, r2, #1
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	e005      	b.n	8000f9a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	2200      	movs	r2, #0
 8000f92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8000f96:	2302      	movs	r3, #2
 8000f98:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8000f9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3718      	adds	r7, #24
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}

08000fa4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b086      	sub	sp, #24
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8000fac:	2300      	movs	r3, #0
 8000fae:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8000fb0:	4b8e      	ldr	r3, [pc, #568]	; (80011ec <HAL_DMA_IRQHandler+0x248>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a8e      	ldr	r2, [pc, #568]	; (80011f0 <HAL_DMA_IRQHandler+0x24c>)
 8000fb6:	fba2 2303 	umull	r2, r3, r2, r3
 8000fba:	0a9b      	lsrs	r3, r3, #10
 8000fbc:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fc2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8000fc4:	693b      	ldr	r3, [r7, #16]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000fce:	2208      	movs	r2, #8
 8000fd0:	409a      	lsls	r2, r3
 8000fd2:	68fb      	ldr	r3, [r7, #12]
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d01a      	beq.n	8001010 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f003 0304 	and.w	r3, r3, #4
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d013      	beq.n	8001010 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f022 0204 	bic.w	r2, r2, #4
 8000ff6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000ffc:	2208      	movs	r2, #8
 8000ffe:	409a      	lsls	r2, r3
 8001000:	693b      	ldr	r3, [r7, #16]
 8001002:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001008:	f043 0201 	orr.w	r2, r3, #1
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001014:	2201      	movs	r2, #1
 8001016:	409a      	lsls	r2, r3
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	4013      	ands	r3, r2
 800101c:	2b00      	cmp	r3, #0
 800101e:	d012      	beq.n	8001046 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	695b      	ldr	r3, [r3, #20]
 8001026:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800102a:	2b00      	cmp	r3, #0
 800102c:	d00b      	beq.n	8001046 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001032:	2201      	movs	r2, #1
 8001034:	409a      	lsls	r2, r3
 8001036:	693b      	ldr	r3, [r7, #16]
 8001038:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800103e:	f043 0202 	orr.w	r2, r3, #2
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800104a:	2204      	movs	r2, #4
 800104c:	409a      	lsls	r2, r3
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	4013      	ands	r3, r2
 8001052:	2b00      	cmp	r3, #0
 8001054:	d012      	beq.n	800107c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f003 0302 	and.w	r3, r3, #2
 8001060:	2b00      	cmp	r3, #0
 8001062:	d00b      	beq.n	800107c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001068:	2204      	movs	r2, #4
 800106a:	409a      	lsls	r2, r3
 800106c:	693b      	ldr	r3, [r7, #16]
 800106e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001074:	f043 0204 	orr.w	r2, r3, #4
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001080:	2210      	movs	r2, #16
 8001082:	409a      	lsls	r2, r3
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	4013      	ands	r3, r2
 8001088:	2b00      	cmp	r3, #0
 800108a:	d043      	beq.n	8001114 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	f003 0308 	and.w	r3, r3, #8
 8001096:	2b00      	cmp	r3, #0
 8001098:	d03c      	beq.n	8001114 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800109e:	2210      	movs	r2, #16
 80010a0:	409a      	lsls	r2, r3
 80010a2:	693b      	ldr	r3, [r7, #16]
 80010a4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d018      	beq.n	80010e6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d108      	bne.n	80010d4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d024      	beq.n	8001114 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	4798      	blx	r3
 80010d2:	e01f      	b.n	8001114 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d01b      	beq.n	8001114 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80010e0:	6878      	ldr	r0, [r7, #4]
 80010e2:	4798      	blx	r3
 80010e4:	e016      	b.n	8001114 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d107      	bne.n	8001104 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	681a      	ldr	r2, [r3, #0]
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f022 0208 	bic.w	r2, r2, #8
 8001102:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001108:	2b00      	cmp	r3, #0
 800110a:	d003      	beq.n	8001114 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001110:	6878      	ldr	r0, [r7, #4]
 8001112:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001118:	2220      	movs	r2, #32
 800111a:	409a      	lsls	r2, r3
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	4013      	ands	r3, r2
 8001120:	2b00      	cmp	r3, #0
 8001122:	f000 808f 	beq.w	8001244 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	f003 0310 	and.w	r3, r3, #16
 8001130:	2b00      	cmp	r3, #0
 8001132:	f000 8087 	beq.w	8001244 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800113a:	2220      	movs	r2, #32
 800113c:	409a      	lsls	r2, r3
 800113e:	693b      	ldr	r3, [r7, #16]
 8001140:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001148:	b2db      	uxtb	r3, r3
 800114a:	2b05      	cmp	r3, #5
 800114c:	d136      	bne.n	80011bc <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	681a      	ldr	r2, [r3, #0]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f022 0216 	bic.w	r2, r2, #22
 800115c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	695a      	ldr	r2, [r3, #20]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800116c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001172:	2b00      	cmp	r3, #0
 8001174:	d103      	bne.n	800117e <HAL_DMA_IRQHandler+0x1da>
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800117a:	2b00      	cmp	r3, #0
 800117c:	d007      	beq.n	800118e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	681a      	ldr	r2, [r3, #0]
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f022 0208 	bic.w	r2, r2, #8
 800118c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001192:	223f      	movs	r2, #63	; 0x3f
 8001194:	409a      	lsls	r2, r3
 8001196:	693b      	ldr	r3, [r7, #16]
 8001198:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	2201      	movs	r2, #1
 800119e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	2200      	movs	r2, #0
 80011a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d07e      	beq.n	80012b0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80011b6:	6878      	ldr	r0, [r7, #4]
 80011b8:	4798      	blx	r3
        }
        return;
 80011ba:	e079      	b.n	80012b0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d01d      	beq.n	8001206 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d10d      	bne.n	80011f4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d031      	beq.n	8001244 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011e4:	6878      	ldr	r0, [r7, #4]
 80011e6:	4798      	blx	r3
 80011e8:	e02c      	b.n	8001244 <HAL_DMA_IRQHandler+0x2a0>
 80011ea:	bf00      	nop
 80011ec:	20000000 	.word	0x20000000
 80011f0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d023      	beq.n	8001244 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001200:	6878      	ldr	r0, [r7, #4]
 8001202:	4798      	blx	r3
 8001204:	e01e      	b.n	8001244 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001210:	2b00      	cmp	r3, #0
 8001212:	d10f      	bne.n	8001234 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	681a      	ldr	r2, [r3, #0]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f022 0210 	bic.w	r2, r2, #16
 8001222:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	2201      	movs	r2, #1
 8001228:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2200      	movs	r2, #0
 8001230:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001238:	2b00      	cmp	r3, #0
 800123a:	d003      	beq.n	8001244 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001240:	6878      	ldr	r0, [r7, #4]
 8001242:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001248:	2b00      	cmp	r3, #0
 800124a:	d032      	beq.n	80012b2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001250:	f003 0301 	and.w	r3, r3, #1
 8001254:	2b00      	cmp	r3, #0
 8001256:	d022      	beq.n	800129e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2205      	movs	r2, #5
 800125c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f022 0201 	bic.w	r2, r2, #1
 800126e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	3301      	adds	r3, #1
 8001274:	60bb      	str	r3, [r7, #8]
 8001276:	697a      	ldr	r2, [r7, #20]
 8001278:	429a      	cmp	r2, r3
 800127a:	d307      	bcc.n	800128c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f003 0301 	and.w	r3, r3, #1
 8001286:	2b00      	cmp	r3, #0
 8001288:	d1f2      	bne.n	8001270 <HAL_DMA_IRQHandler+0x2cc>
 800128a:	e000      	b.n	800128e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800128c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2201      	movs	r2, #1
 8001292:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	2200      	movs	r2, #0
 800129a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d005      	beq.n	80012b2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	4798      	blx	r3
 80012ae:	e000      	b.n	80012b2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80012b0:	bf00      	nop
    }
  }
}
 80012b2:	3718      	adds	r7, #24
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}

080012b8 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b083      	sub	sp, #12
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	370c      	adds	r7, #12
 80012c8:	46bd      	mov	sp, r7
 80012ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ce:	4770      	bx	lr

080012d0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b085      	sub	sp, #20
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	60f8      	str	r0, [r7, #12]
 80012d8:	60b9      	str	r1, [r7, #8]
 80012da:	607a      	str	r2, [r7, #4]
 80012dc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80012ec:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	683a      	ldr	r2, [r7, #0]
 80012f4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	689b      	ldr	r3, [r3, #8]
 80012fa:	2b40      	cmp	r3, #64	; 0x40
 80012fc:	d108      	bne.n	8001310 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	687a      	ldr	r2, [r7, #4]
 8001304:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	68ba      	ldr	r2, [r7, #8]
 800130c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800130e:	e007      	b.n	8001320 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	68ba      	ldr	r2, [r7, #8]
 8001316:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	687a      	ldr	r2, [r7, #4]
 800131e:	60da      	str	r2, [r3, #12]
}
 8001320:	bf00      	nop
 8001322:	3714      	adds	r7, #20
 8001324:	46bd      	mov	sp, r7
 8001326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132a:	4770      	bx	lr

0800132c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800132c:	b480      	push	{r7}
 800132e:	b085      	sub	sp, #20
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	b2db      	uxtb	r3, r3
 800133a:	3b10      	subs	r3, #16
 800133c:	4a14      	ldr	r2, [pc, #80]	; (8001390 <DMA_CalcBaseAndBitshift+0x64>)
 800133e:	fba2 2303 	umull	r2, r3, r2, r3
 8001342:	091b      	lsrs	r3, r3, #4
 8001344:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001346:	4a13      	ldr	r2, [pc, #76]	; (8001394 <DMA_CalcBaseAndBitshift+0x68>)
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	4413      	add	r3, r2
 800134c:	781b      	ldrb	r3, [r3, #0]
 800134e:	461a      	mov	r2, r3
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	2b03      	cmp	r3, #3
 8001358:	d909      	bls.n	800136e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001362:	f023 0303 	bic.w	r3, r3, #3
 8001366:	1d1a      	adds	r2, r3, #4
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	659a      	str	r2, [r3, #88]	; 0x58
 800136c:	e007      	b.n	800137e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001376:	f023 0303 	bic.w	r3, r3, #3
 800137a:	687a      	ldr	r2, [r7, #4]
 800137c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001382:	4618      	mov	r0, r3
 8001384:	3714      	adds	r7, #20
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr
 800138e:	bf00      	nop
 8001390:	aaaaaaab 	.word	0xaaaaaaab
 8001394:	080061e8 	.word	0x080061e8

08001398 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001398:	b480      	push	{r7}
 800139a:	b085      	sub	sp, #20
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013a0:	2300      	movs	r3, #0
 80013a2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013a8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	699b      	ldr	r3, [r3, #24]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d11f      	bne.n	80013f2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80013b2:	68bb      	ldr	r3, [r7, #8]
 80013b4:	2b03      	cmp	r3, #3
 80013b6:	d856      	bhi.n	8001466 <DMA_CheckFifoParam+0xce>
 80013b8:	a201      	add	r2, pc, #4	; (adr r2, 80013c0 <DMA_CheckFifoParam+0x28>)
 80013ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013be:	bf00      	nop
 80013c0:	080013d1 	.word	0x080013d1
 80013c4:	080013e3 	.word	0x080013e3
 80013c8:	080013d1 	.word	0x080013d1
 80013cc:	08001467 	.word	0x08001467
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013d4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d046      	beq.n	800146a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80013dc:	2301      	movs	r3, #1
 80013de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80013e0:	e043      	b.n	800146a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013e6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80013ea:	d140      	bne.n	800146e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80013ec:	2301      	movs	r3, #1
 80013ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80013f0:	e03d      	b.n	800146e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	699b      	ldr	r3, [r3, #24]
 80013f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80013fa:	d121      	bne.n	8001440 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	2b03      	cmp	r3, #3
 8001400:	d837      	bhi.n	8001472 <DMA_CheckFifoParam+0xda>
 8001402:	a201      	add	r2, pc, #4	; (adr r2, 8001408 <DMA_CheckFifoParam+0x70>)
 8001404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001408:	08001419 	.word	0x08001419
 800140c:	0800141f 	.word	0x0800141f
 8001410:	08001419 	.word	0x08001419
 8001414:	08001431 	.word	0x08001431
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001418:	2301      	movs	r3, #1
 800141a:	73fb      	strb	r3, [r7, #15]
      break;
 800141c:	e030      	b.n	8001480 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001422:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001426:	2b00      	cmp	r3, #0
 8001428:	d025      	beq.n	8001476 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800142e:	e022      	b.n	8001476 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001434:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001438:	d11f      	bne.n	800147a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800143a:	2301      	movs	r3, #1
 800143c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800143e:	e01c      	b.n	800147a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001440:	68bb      	ldr	r3, [r7, #8]
 8001442:	2b02      	cmp	r3, #2
 8001444:	d903      	bls.n	800144e <DMA_CheckFifoParam+0xb6>
 8001446:	68bb      	ldr	r3, [r7, #8]
 8001448:	2b03      	cmp	r3, #3
 800144a:	d003      	beq.n	8001454 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800144c:	e018      	b.n	8001480 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800144e:	2301      	movs	r3, #1
 8001450:	73fb      	strb	r3, [r7, #15]
      break;
 8001452:	e015      	b.n	8001480 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001458:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800145c:	2b00      	cmp	r3, #0
 800145e:	d00e      	beq.n	800147e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001460:	2301      	movs	r3, #1
 8001462:	73fb      	strb	r3, [r7, #15]
      break;
 8001464:	e00b      	b.n	800147e <DMA_CheckFifoParam+0xe6>
      break;
 8001466:	bf00      	nop
 8001468:	e00a      	b.n	8001480 <DMA_CheckFifoParam+0xe8>
      break;
 800146a:	bf00      	nop
 800146c:	e008      	b.n	8001480 <DMA_CheckFifoParam+0xe8>
      break;
 800146e:	bf00      	nop
 8001470:	e006      	b.n	8001480 <DMA_CheckFifoParam+0xe8>
      break;
 8001472:	bf00      	nop
 8001474:	e004      	b.n	8001480 <DMA_CheckFifoParam+0xe8>
      break;
 8001476:	bf00      	nop
 8001478:	e002      	b.n	8001480 <DMA_CheckFifoParam+0xe8>
      break;   
 800147a:	bf00      	nop
 800147c:	e000      	b.n	8001480 <DMA_CheckFifoParam+0xe8>
      break;
 800147e:	bf00      	nop
    }
  } 
  
  return status; 
 8001480:	7bfb      	ldrb	r3, [r7, #15]
}
 8001482:	4618      	mov	r0, r3
 8001484:	3714      	adds	r7, #20
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop

08001490 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001490:	b480      	push	{r7}
 8001492:	b089      	sub	sp, #36	; 0x24
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
 8001498:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800149a:	2300      	movs	r3, #0
 800149c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800149e:	2300      	movs	r3, #0
 80014a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80014a2:	2300      	movs	r3, #0
 80014a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014a6:	2300      	movs	r3, #0
 80014a8:	61fb      	str	r3, [r7, #28]
 80014aa:	e16b      	b.n	8001784 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80014ac:	2201      	movs	r2, #1
 80014ae:	69fb      	ldr	r3, [r7, #28]
 80014b0:	fa02 f303 	lsl.w	r3, r2, r3
 80014b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	697a      	ldr	r2, [r7, #20]
 80014bc:	4013      	ands	r3, r2
 80014be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80014c0:	693a      	ldr	r2, [r7, #16]
 80014c2:	697b      	ldr	r3, [r7, #20]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	f040 815a 	bne.w	800177e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	f003 0303 	and.w	r3, r3, #3
 80014d2:	2b01      	cmp	r3, #1
 80014d4:	d005      	beq.n	80014e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80014de:	2b02      	cmp	r3, #2
 80014e0:	d130      	bne.n	8001544 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	689b      	ldr	r3, [r3, #8]
 80014e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80014e8:	69fb      	ldr	r3, [r7, #28]
 80014ea:	005b      	lsls	r3, r3, #1
 80014ec:	2203      	movs	r2, #3
 80014ee:	fa02 f303 	lsl.w	r3, r2, r3
 80014f2:	43db      	mvns	r3, r3
 80014f4:	69ba      	ldr	r2, [r7, #24]
 80014f6:	4013      	ands	r3, r2
 80014f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80014fa:	683b      	ldr	r3, [r7, #0]
 80014fc:	68da      	ldr	r2, [r3, #12]
 80014fe:	69fb      	ldr	r3, [r7, #28]
 8001500:	005b      	lsls	r3, r3, #1
 8001502:	fa02 f303 	lsl.w	r3, r2, r3
 8001506:	69ba      	ldr	r2, [r7, #24]
 8001508:	4313      	orrs	r3, r2
 800150a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	69ba      	ldr	r2, [r7, #24]
 8001510:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001518:	2201      	movs	r2, #1
 800151a:	69fb      	ldr	r3, [r7, #28]
 800151c:	fa02 f303 	lsl.w	r3, r2, r3
 8001520:	43db      	mvns	r3, r3
 8001522:	69ba      	ldr	r2, [r7, #24]
 8001524:	4013      	ands	r3, r2
 8001526:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	091b      	lsrs	r3, r3, #4
 800152e:	f003 0201 	and.w	r2, r3, #1
 8001532:	69fb      	ldr	r3, [r7, #28]
 8001534:	fa02 f303 	lsl.w	r3, r2, r3
 8001538:	69ba      	ldr	r2, [r7, #24]
 800153a:	4313      	orrs	r3, r2
 800153c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	69ba      	ldr	r2, [r7, #24]
 8001542:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	f003 0303 	and.w	r3, r3, #3
 800154c:	2b03      	cmp	r3, #3
 800154e:	d017      	beq.n	8001580 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	68db      	ldr	r3, [r3, #12]
 8001554:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001556:	69fb      	ldr	r3, [r7, #28]
 8001558:	005b      	lsls	r3, r3, #1
 800155a:	2203      	movs	r2, #3
 800155c:	fa02 f303 	lsl.w	r3, r2, r3
 8001560:	43db      	mvns	r3, r3
 8001562:	69ba      	ldr	r2, [r7, #24]
 8001564:	4013      	ands	r3, r2
 8001566:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	689a      	ldr	r2, [r3, #8]
 800156c:	69fb      	ldr	r3, [r7, #28]
 800156e:	005b      	lsls	r3, r3, #1
 8001570:	fa02 f303 	lsl.w	r3, r2, r3
 8001574:	69ba      	ldr	r2, [r7, #24]
 8001576:	4313      	orrs	r3, r2
 8001578:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	69ba      	ldr	r2, [r7, #24]
 800157e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	f003 0303 	and.w	r3, r3, #3
 8001588:	2b02      	cmp	r3, #2
 800158a:	d123      	bne.n	80015d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800158c:	69fb      	ldr	r3, [r7, #28]
 800158e:	08da      	lsrs	r2, r3, #3
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	3208      	adds	r2, #8
 8001594:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001598:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800159a:	69fb      	ldr	r3, [r7, #28]
 800159c:	f003 0307 	and.w	r3, r3, #7
 80015a0:	009b      	lsls	r3, r3, #2
 80015a2:	220f      	movs	r2, #15
 80015a4:	fa02 f303 	lsl.w	r3, r2, r3
 80015a8:	43db      	mvns	r3, r3
 80015aa:	69ba      	ldr	r2, [r7, #24]
 80015ac:	4013      	ands	r3, r2
 80015ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	691a      	ldr	r2, [r3, #16]
 80015b4:	69fb      	ldr	r3, [r7, #28]
 80015b6:	f003 0307 	and.w	r3, r3, #7
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	fa02 f303 	lsl.w	r3, r2, r3
 80015c0:	69ba      	ldr	r2, [r7, #24]
 80015c2:	4313      	orrs	r3, r2
 80015c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80015c6:	69fb      	ldr	r3, [r7, #28]
 80015c8:	08da      	lsrs	r2, r3, #3
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	3208      	adds	r2, #8
 80015ce:	69b9      	ldr	r1, [r7, #24]
 80015d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80015da:	69fb      	ldr	r3, [r7, #28]
 80015dc:	005b      	lsls	r3, r3, #1
 80015de:	2203      	movs	r2, #3
 80015e0:	fa02 f303 	lsl.w	r3, r2, r3
 80015e4:	43db      	mvns	r3, r3
 80015e6:	69ba      	ldr	r2, [r7, #24]
 80015e8:	4013      	ands	r3, r2
 80015ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	685b      	ldr	r3, [r3, #4]
 80015f0:	f003 0203 	and.w	r2, r3, #3
 80015f4:	69fb      	ldr	r3, [r7, #28]
 80015f6:	005b      	lsls	r3, r3, #1
 80015f8:	fa02 f303 	lsl.w	r3, r2, r3
 80015fc:	69ba      	ldr	r2, [r7, #24]
 80015fe:	4313      	orrs	r3, r2
 8001600:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	69ba      	ldr	r2, [r7, #24]
 8001606:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001610:	2b00      	cmp	r3, #0
 8001612:	f000 80b4 	beq.w	800177e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001616:	2300      	movs	r3, #0
 8001618:	60fb      	str	r3, [r7, #12]
 800161a:	4b60      	ldr	r3, [pc, #384]	; (800179c <HAL_GPIO_Init+0x30c>)
 800161c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800161e:	4a5f      	ldr	r2, [pc, #380]	; (800179c <HAL_GPIO_Init+0x30c>)
 8001620:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001624:	6453      	str	r3, [r2, #68]	; 0x44
 8001626:	4b5d      	ldr	r3, [pc, #372]	; (800179c <HAL_GPIO_Init+0x30c>)
 8001628:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800162a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800162e:	60fb      	str	r3, [r7, #12]
 8001630:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001632:	4a5b      	ldr	r2, [pc, #364]	; (80017a0 <HAL_GPIO_Init+0x310>)
 8001634:	69fb      	ldr	r3, [r7, #28]
 8001636:	089b      	lsrs	r3, r3, #2
 8001638:	3302      	adds	r3, #2
 800163a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800163e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001640:	69fb      	ldr	r3, [r7, #28]
 8001642:	f003 0303 	and.w	r3, r3, #3
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	220f      	movs	r2, #15
 800164a:	fa02 f303 	lsl.w	r3, r2, r3
 800164e:	43db      	mvns	r3, r3
 8001650:	69ba      	ldr	r2, [r7, #24]
 8001652:	4013      	ands	r3, r2
 8001654:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	4a52      	ldr	r2, [pc, #328]	; (80017a4 <HAL_GPIO_Init+0x314>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d02b      	beq.n	80016b6 <HAL_GPIO_Init+0x226>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	4a51      	ldr	r2, [pc, #324]	; (80017a8 <HAL_GPIO_Init+0x318>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d025      	beq.n	80016b2 <HAL_GPIO_Init+0x222>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	4a50      	ldr	r2, [pc, #320]	; (80017ac <HAL_GPIO_Init+0x31c>)
 800166a:	4293      	cmp	r3, r2
 800166c:	d01f      	beq.n	80016ae <HAL_GPIO_Init+0x21e>
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	4a4f      	ldr	r2, [pc, #316]	; (80017b0 <HAL_GPIO_Init+0x320>)
 8001672:	4293      	cmp	r3, r2
 8001674:	d019      	beq.n	80016aa <HAL_GPIO_Init+0x21a>
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	4a4e      	ldr	r2, [pc, #312]	; (80017b4 <HAL_GPIO_Init+0x324>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d013      	beq.n	80016a6 <HAL_GPIO_Init+0x216>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4a4d      	ldr	r2, [pc, #308]	; (80017b8 <HAL_GPIO_Init+0x328>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d00d      	beq.n	80016a2 <HAL_GPIO_Init+0x212>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	4a4c      	ldr	r2, [pc, #304]	; (80017bc <HAL_GPIO_Init+0x32c>)
 800168a:	4293      	cmp	r3, r2
 800168c:	d007      	beq.n	800169e <HAL_GPIO_Init+0x20e>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	4a4b      	ldr	r2, [pc, #300]	; (80017c0 <HAL_GPIO_Init+0x330>)
 8001692:	4293      	cmp	r3, r2
 8001694:	d101      	bne.n	800169a <HAL_GPIO_Init+0x20a>
 8001696:	2307      	movs	r3, #7
 8001698:	e00e      	b.n	80016b8 <HAL_GPIO_Init+0x228>
 800169a:	2308      	movs	r3, #8
 800169c:	e00c      	b.n	80016b8 <HAL_GPIO_Init+0x228>
 800169e:	2306      	movs	r3, #6
 80016a0:	e00a      	b.n	80016b8 <HAL_GPIO_Init+0x228>
 80016a2:	2305      	movs	r3, #5
 80016a4:	e008      	b.n	80016b8 <HAL_GPIO_Init+0x228>
 80016a6:	2304      	movs	r3, #4
 80016a8:	e006      	b.n	80016b8 <HAL_GPIO_Init+0x228>
 80016aa:	2303      	movs	r3, #3
 80016ac:	e004      	b.n	80016b8 <HAL_GPIO_Init+0x228>
 80016ae:	2302      	movs	r3, #2
 80016b0:	e002      	b.n	80016b8 <HAL_GPIO_Init+0x228>
 80016b2:	2301      	movs	r3, #1
 80016b4:	e000      	b.n	80016b8 <HAL_GPIO_Init+0x228>
 80016b6:	2300      	movs	r3, #0
 80016b8:	69fa      	ldr	r2, [r7, #28]
 80016ba:	f002 0203 	and.w	r2, r2, #3
 80016be:	0092      	lsls	r2, r2, #2
 80016c0:	4093      	lsls	r3, r2
 80016c2:	69ba      	ldr	r2, [r7, #24]
 80016c4:	4313      	orrs	r3, r2
 80016c6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80016c8:	4935      	ldr	r1, [pc, #212]	; (80017a0 <HAL_GPIO_Init+0x310>)
 80016ca:	69fb      	ldr	r3, [r7, #28]
 80016cc:	089b      	lsrs	r3, r3, #2
 80016ce:	3302      	adds	r3, #2
 80016d0:	69ba      	ldr	r2, [r7, #24]
 80016d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80016d6:	4b3b      	ldr	r3, [pc, #236]	; (80017c4 <HAL_GPIO_Init+0x334>)
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	43db      	mvns	r3, r3
 80016e0:	69ba      	ldr	r2, [r7, #24]
 80016e2:	4013      	ands	r3, r2
 80016e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d003      	beq.n	80016fa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80016f2:	69ba      	ldr	r2, [r7, #24]
 80016f4:	693b      	ldr	r3, [r7, #16]
 80016f6:	4313      	orrs	r3, r2
 80016f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80016fa:	4a32      	ldr	r2, [pc, #200]	; (80017c4 <HAL_GPIO_Init+0x334>)
 80016fc:	69bb      	ldr	r3, [r7, #24]
 80016fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001700:	4b30      	ldr	r3, [pc, #192]	; (80017c4 <HAL_GPIO_Init+0x334>)
 8001702:	68db      	ldr	r3, [r3, #12]
 8001704:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	43db      	mvns	r3, r3
 800170a:	69ba      	ldr	r2, [r7, #24]
 800170c:	4013      	ands	r3, r2
 800170e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001718:	2b00      	cmp	r3, #0
 800171a:	d003      	beq.n	8001724 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800171c:	69ba      	ldr	r2, [r7, #24]
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	4313      	orrs	r3, r2
 8001722:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001724:	4a27      	ldr	r2, [pc, #156]	; (80017c4 <HAL_GPIO_Init+0x334>)
 8001726:	69bb      	ldr	r3, [r7, #24]
 8001728:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800172a:	4b26      	ldr	r3, [pc, #152]	; (80017c4 <HAL_GPIO_Init+0x334>)
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001730:	693b      	ldr	r3, [r7, #16]
 8001732:	43db      	mvns	r3, r3
 8001734:	69ba      	ldr	r2, [r7, #24]
 8001736:	4013      	ands	r3, r2
 8001738:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	685b      	ldr	r3, [r3, #4]
 800173e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001742:	2b00      	cmp	r3, #0
 8001744:	d003      	beq.n	800174e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001746:	69ba      	ldr	r2, [r7, #24]
 8001748:	693b      	ldr	r3, [r7, #16]
 800174a:	4313      	orrs	r3, r2
 800174c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800174e:	4a1d      	ldr	r2, [pc, #116]	; (80017c4 <HAL_GPIO_Init+0x334>)
 8001750:	69bb      	ldr	r3, [r7, #24]
 8001752:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001754:	4b1b      	ldr	r3, [pc, #108]	; (80017c4 <HAL_GPIO_Init+0x334>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800175a:	693b      	ldr	r3, [r7, #16]
 800175c:	43db      	mvns	r3, r3
 800175e:	69ba      	ldr	r2, [r7, #24]
 8001760:	4013      	ands	r3, r2
 8001762:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800176c:	2b00      	cmp	r3, #0
 800176e:	d003      	beq.n	8001778 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001770:	69ba      	ldr	r2, [r7, #24]
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	4313      	orrs	r3, r2
 8001776:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001778:	4a12      	ldr	r2, [pc, #72]	; (80017c4 <HAL_GPIO_Init+0x334>)
 800177a:	69bb      	ldr	r3, [r7, #24]
 800177c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800177e:	69fb      	ldr	r3, [r7, #28]
 8001780:	3301      	adds	r3, #1
 8001782:	61fb      	str	r3, [r7, #28]
 8001784:	69fb      	ldr	r3, [r7, #28]
 8001786:	2b0f      	cmp	r3, #15
 8001788:	f67f ae90 	bls.w	80014ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800178c:	bf00      	nop
 800178e:	bf00      	nop
 8001790:	3724      	adds	r7, #36	; 0x24
 8001792:	46bd      	mov	sp, r7
 8001794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001798:	4770      	bx	lr
 800179a:	bf00      	nop
 800179c:	40023800 	.word	0x40023800
 80017a0:	40013800 	.word	0x40013800
 80017a4:	40020000 	.word	0x40020000
 80017a8:	40020400 	.word	0x40020400
 80017ac:	40020800 	.word	0x40020800
 80017b0:	40020c00 	.word	0x40020c00
 80017b4:	40021000 	.word	0x40021000
 80017b8:	40021400 	.word	0x40021400
 80017bc:	40021800 	.word	0x40021800
 80017c0:	40021c00 	.word	0x40021c00
 80017c4:	40013c00 	.word	0x40013c00

080017c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b086      	sub	sp, #24
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d101      	bne.n	80017da <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e267      	b.n	8001caa <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f003 0301 	and.w	r3, r3, #1
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d075      	beq.n	80018d2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80017e6:	4b88      	ldr	r3, [pc, #544]	; (8001a08 <HAL_RCC_OscConfig+0x240>)
 80017e8:	689b      	ldr	r3, [r3, #8]
 80017ea:	f003 030c 	and.w	r3, r3, #12
 80017ee:	2b04      	cmp	r3, #4
 80017f0:	d00c      	beq.n	800180c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017f2:	4b85      	ldr	r3, [pc, #532]	; (8001a08 <HAL_RCC_OscConfig+0x240>)
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80017fa:	2b08      	cmp	r3, #8
 80017fc:	d112      	bne.n	8001824 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80017fe:	4b82      	ldr	r3, [pc, #520]	; (8001a08 <HAL_RCC_OscConfig+0x240>)
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001806:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800180a:	d10b      	bne.n	8001824 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800180c:	4b7e      	ldr	r3, [pc, #504]	; (8001a08 <HAL_RCC_OscConfig+0x240>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001814:	2b00      	cmp	r3, #0
 8001816:	d05b      	beq.n	80018d0 <HAL_RCC_OscConfig+0x108>
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d157      	bne.n	80018d0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001820:	2301      	movs	r3, #1
 8001822:	e242      	b.n	8001caa <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	685b      	ldr	r3, [r3, #4]
 8001828:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800182c:	d106      	bne.n	800183c <HAL_RCC_OscConfig+0x74>
 800182e:	4b76      	ldr	r3, [pc, #472]	; (8001a08 <HAL_RCC_OscConfig+0x240>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4a75      	ldr	r2, [pc, #468]	; (8001a08 <HAL_RCC_OscConfig+0x240>)
 8001834:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001838:	6013      	str	r3, [r2, #0]
 800183a:	e01d      	b.n	8001878 <HAL_RCC_OscConfig+0xb0>
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001844:	d10c      	bne.n	8001860 <HAL_RCC_OscConfig+0x98>
 8001846:	4b70      	ldr	r3, [pc, #448]	; (8001a08 <HAL_RCC_OscConfig+0x240>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a6f      	ldr	r2, [pc, #444]	; (8001a08 <HAL_RCC_OscConfig+0x240>)
 800184c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001850:	6013      	str	r3, [r2, #0]
 8001852:	4b6d      	ldr	r3, [pc, #436]	; (8001a08 <HAL_RCC_OscConfig+0x240>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a6c      	ldr	r2, [pc, #432]	; (8001a08 <HAL_RCC_OscConfig+0x240>)
 8001858:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800185c:	6013      	str	r3, [r2, #0]
 800185e:	e00b      	b.n	8001878 <HAL_RCC_OscConfig+0xb0>
 8001860:	4b69      	ldr	r3, [pc, #420]	; (8001a08 <HAL_RCC_OscConfig+0x240>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a68      	ldr	r2, [pc, #416]	; (8001a08 <HAL_RCC_OscConfig+0x240>)
 8001866:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800186a:	6013      	str	r3, [r2, #0]
 800186c:	4b66      	ldr	r3, [pc, #408]	; (8001a08 <HAL_RCC_OscConfig+0x240>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a65      	ldr	r2, [pc, #404]	; (8001a08 <HAL_RCC_OscConfig+0x240>)
 8001872:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001876:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	2b00      	cmp	r3, #0
 800187e:	d013      	beq.n	80018a8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001880:	f7ff f948 	bl	8000b14 <HAL_GetTick>
 8001884:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001886:	e008      	b.n	800189a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001888:	f7ff f944 	bl	8000b14 <HAL_GetTick>
 800188c:	4602      	mov	r2, r0
 800188e:	693b      	ldr	r3, [r7, #16]
 8001890:	1ad3      	subs	r3, r2, r3
 8001892:	2b64      	cmp	r3, #100	; 0x64
 8001894:	d901      	bls.n	800189a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001896:	2303      	movs	r3, #3
 8001898:	e207      	b.n	8001caa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800189a:	4b5b      	ldr	r3, [pc, #364]	; (8001a08 <HAL_RCC_OscConfig+0x240>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d0f0      	beq.n	8001888 <HAL_RCC_OscConfig+0xc0>
 80018a6:	e014      	b.n	80018d2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018a8:	f7ff f934 	bl	8000b14 <HAL_GetTick>
 80018ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ae:	e008      	b.n	80018c2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80018b0:	f7ff f930 	bl	8000b14 <HAL_GetTick>
 80018b4:	4602      	mov	r2, r0
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	2b64      	cmp	r3, #100	; 0x64
 80018bc:	d901      	bls.n	80018c2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80018be:	2303      	movs	r3, #3
 80018c0:	e1f3      	b.n	8001caa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018c2:	4b51      	ldr	r3, [pc, #324]	; (8001a08 <HAL_RCC_OscConfig+0x240>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d1f0      	bne.n	80018b0 <HAL_RCC_OscConfig+0xe8>
 80018ce:	e000      	b.n	80018d2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018d0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f003 0302 	and.w	r3, r3, #2
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d063      	beq.n	80019a6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80018de:	4b4a      	ldr	r3, [pc, #296]	; (8001a08 <HAL_RCC_OscConfig+0x240>)
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	f003 030c 	and.w	r3, r3, #12
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d00b      	beq.n	8001902 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80018ea:	4b47      	ldr	r3, [pc, #284]	; (8001a08 <HAL_RCC_OscConfig+0x240>)
 80018ec:	689b      	ldr	r3, [r3, #8]
 80018ee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80018f2:	2b08      	cmp	r3, #8
 80018f4:	d11c      	bne.n	8001930 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80018f6:	4b44      	ldr	r3, [pc, #272]	; (8001a08 <HAL_RCC_OscConfig+0x240>)
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d116      	bne.n	8001930 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001902:	4b41      	ldr	r3, [pc, #260]	; (8001a08 <HAL_RCC_OscConfig+0x240>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f003 0302 	and.w	r3, r3, #2
 800190a:	2b00      	cmp	r3, #0
 800190c:	d005      	beq.n	800191a <HAL_RCC_OscConfig+0x152>
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	68db      	ldr	r3, [r3, #12]
 8001912:	2b01      	cmp	r3, #1
 8001914:	d001      	beq.n	800191a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001916:	2301      	movs	r3, #1
 8001918:	e1c7      	b.n	8001caa <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800191a:	4b3b      	ldr	r3, [pc, #236]	; (8001a08 <HAL_RCC_OscConfig+0x240>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	691b      	ldr	r3, [r3, #16]
 8001926:	00db      	lsls	r3, r3, #3
 8001928:	4937      	ldr	r1, [pc, #220]	; (8001a08 <HAL_RCC_OscConfig+0x240>)
 800192a:	4313      	orrs	r3, r2
 800192c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800192e:	e03a      	b.n	80019a6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	68db      	ldr	r3, [r3, #12]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d020      	beq.n	800197a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001938:	4b34      	ldr	r3, [pc, #208]	; (8001a0c <HAL_RCC_OscConfig+0x244>)
 800193a:	2201      	movs	r2, #1
 800193c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800193e:	f7ff f8e9 	bl	8000b14 <HAL_GetTick>
 8001942:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001944:	e008      	b.n	8001958 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001946:	f7ff f8e5 	bl	8000b14 <HAL_GetTick>
 800194a:	4602      	mov	r2, r0
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	1ad3      	subs	r3, r2, r3
 8001950:	2b02      	cmp	r3, #2
 8001952:	d901      	bls.n	8001958 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001954:	2303      	movs	r3, #3
 8001956:	e1a8      	b.n	8001caa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001958:	4b2b      	ldr	r3, [pc, #172]	; (8001a08 <HAL_RCC_OscConfig+0x240>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f003 0302 	and.w	r3, r3, #2
 8001960:	2b00      	cmp	r3, #0
 8001962:	d0f0      	beq.n	8001946 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001964:	4b28      	ldr	r3, [pc, #160]	; (8001a08 <HAL_RCC_OscConfig+0x240>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	691b      	ldr	r3, [r3, #16]
 8001970:	00db      	lsls	r3, r3, #3
 8001972:	4925      	ldr	r1, [pc, #148]	; (8001a08 <HAL_RCC_OscConfig+0x240>)
 8001974:	4313      	orrs	r3, r2
 8001976:	600b      	str	r3, [r1, #0]
 8001978:	e015      	b.n	80019a6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800197a:	4b24      	ldr	r3, [pc, #144]	; (8001a0c <HAL_RCC_OscConfig+0x244>)
 800197c:	2200      	movs	r2, #0
 800197e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001980:	f7ff f8c8 	bl	8000b14 <HAL_GetTick>
 8001984:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001986:	e008      	b.n	800199a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001988:	f7ff f8c4 	bl	8000b14 <HAL_GetTick>
 800198c:	4602      	mov	r2, r0
 800198e:	693b      	ldr	r3, [r7, #16]
 8001990:	1ad3      	subs	r3, r2, r3
 8001992:	2b02      	cmp	r3, #2
 8001994:	d901      	bls.n	800199a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001996:	2303      	movs	r3, #3
 8001998:	e187      	b.n	8001caa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800199a:	4b1b      	ldr	r3, [pc, #108]	; (8001a08 <HAL_RCC_OscConfig+0x240>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f003 0302 	and.w	r3, r3, #2
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d1f0      	bne.n	8001988 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f003 0308 	and.w	r3, r3, #8
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d036      	beq.n	8001a20 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	695b      	ldr	r3, [r3, #20]
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d016      	beq.n	80019e8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019ba:	4b15      	ldr	r3, [pc, #84]	; (8001a10 <HAL_RCC_OscConfig+0x248>)
 80019bc:	2201      	movs	r2, #1
 80019be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019c0:	f7ff f8a8 	bl	8000b14 <HAL_GetTick>
 80019c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019c6:	e008      	b.n	80019da <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019c8:	f7ff f8a4 	bl	8000b14 <HAL_GetTick>
 80019cc:	4602      	mov	r2, r0
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	2b02      	cmp	r3, #2
 80019d4:	d901      	bls.n	80019da <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80019d6:	2303      	movs	r3, #3
 80019d8:	e167      	b.n	8001caa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019da:	4b0b      	ldr	r3, [pc, #44]	; (8001a08 <HAL_RCC_OscConfig+0x240>)
 80019dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80019de:	f003 0302 	and.w	r3, r3, #2
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d0f0      	beq.n	80019c8 <HAL_RCC_OscConfig+0x200>
 80019e6:	e01b      	b.n	8001a20 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019e8:	4b09      	ldr	r3, [pc, #36]	; (8001a10 <HAL_RCC_OscConfig+0x248>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019ee:	f7ff f891 	bl	8000b14 <HAL_GetTick>
 80019f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80019f4:	e00e      	b.n	8001a14 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80019f6:	f7ff f88d 	bl	8000b14 <HAL_GetTick>
 80019fa:	4602      	mov	r2, r0
 80019fc:	693b      	ldr	r3, [r7, #16]
 80019fe:	1ad3      	subs	r3, r2, r3
 8001a00:	2b02      	cmp	r3, #2
 8001a02:	d907      	bls.n	8001a14 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001a04:	2303      	movs	r3, #3
 8001a06:	e150      	b.n	8001caa <HAL_RCC_OscConfig+0x4e2>
 8001a08:	40023800 	.word	0x40023800
 8001a0c:	42470000 	.word	0x42470000
 8001a10:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a14:	4b88      	ldr	r3, [pc, #544]	; (8001c38 <HAL_RCC_OscConfig+0x470>)
 8001a16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001a18:	f003 0302 	and.w	r3, r3, #2
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d1ea      	bne.n	80019f6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f003 0304 	and.w	r3, r3, #4
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	f000 8097 	beq.w	8001b5c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a32:	4b81      	ldr	r3, [pc, #516]	; (8001c38 <HAL_RCC_OscConfig+0x470>)
 8001a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d10f      	bne.n	8001a5e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a3e:	2300      	movs	r3, #0
 8001a40:	60bb      	str	r3, [r7, #8]
 8001a42:	4b7d      	ldr	r3, [pc, #500]	; (8001c38 <HAL_RCC_OscConfig+0x470>)
 8001a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a46:	4a7c      	ldr	r2, [pc, #496]	; (8001c38 <HAL_RCC_OscConfig+0x470>)
 8001a48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a4c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a4e:	4b7a      	ldr	r3, [pc, #488]	; (8001c38 <HAL_RCC_OscConfig+0x470>)
 8001a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a56:	60bb      	str	r3, [r7, #8]
 8001a58:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a5e:	4b77      	ldr	r3, [pc, #476]	; (8001c3c <HAL_RCC_OscConfig+0x474>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d118      	bne.n	8001a9c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a6a:	4b74      	ldr	r3, [pc, #464]	; (8001c3c <HAL_RCC_OscConfig+0x474>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	4a73      	ldr	r2, [pc, #460]	; (8001c3c <HAL_RCC_OscConfig+0x474>)
 8001a70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a74:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a76:	f7ff f84d 	bl	8000b14 <HAL_GetTick>
 8001a7a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a7c:	e008      	b.n	8001a90 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a7e:	f7ff f849 	bl	8000b14 <HAL_GetTick>
 8001a82:	4602      	mov	r2, r0
 8001a84:	693b      	ldr	r3, [r7, #16]
 8001a86:	1ad3      	subs	r3, r2, r3
 8001a88:	2b02      	cmp	r3, #2
 8001a8a:	d901      	bls.n	8001a90 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001a8c:	2303      	movs	r3, #3
 8001a8e:	e10c      	b.n	8001caa <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a90:	4b6a      	ldr	r3, [pc, #424]	; (8001c3c <HAL_RCC_OscConfig+0x474>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d0f0      	beq.n	8001a7e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	689b      	ldr	r3, [r3, #8]
 8001aa0:	2b01      	cmp	r3, #1
 8001aa2:	d106      	bne.n	8001ab2 <HAL_RCC_OscConfig+0x2ea>
 8001aa4:	4b64      	ldr	r3, [pc, #400]	; (8001c38 <HAL_RCC_OscConfig+0x470>)
 8001aa6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001aa8:	4a63      	ldr	r2, [pc, #396]	; (8001c38 <HAL_RCC_OscConfig+0x470>)
 8001aaa:	f043 0301 	orr.w	r3, r3, #1
 8001aae:	6713      	str	r3, [r2, #112]	; 0x70
 8001ab0:	e01c      	b.n	8001aec <HAL_RCC_OscConfig+0x324>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	689b      	ldr	r3, [r3, #8]
 8001ab6:	2b05      	cmp	r3, #5
 8001ab8:	d10c      	bne.n	8001ad4 <HAL_RCC_OscConfig+0x30c>
 8001aba:	4b5f      	ldr	r3, [pc, #380]	; (8001c38 <HAL_RCC_OscConfig+0x470>)
 8001abc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001abe:	4a5e      	ldr	r2, [pc, #376]	; (8001c38 <HAL_RCC_OscConfig+0x470>)
 8001ac0:	f043 0304 	orr.w	r3, r3, #4
 8001ac4:	6713      	str	r3, [r2, #112]	; 0x70
 8001ac6:	4b5c      	ldr	r3, [pc, #368]	; (8001c38 <HAL_RCC_OscConfig+0x470>)
 8001ac8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001aca:	4a5b      	ldr	r2, [pc, #364]	; (8001c38 <HAL_RCC_OscConfig+0x470>)
 8001acc:	f043 0301 	orr.w	r3, r3, #1
 8001ad0:	6713      	str	r3, [r2, #112]	; 0x70
 8001ad2:	e00b      	b.n	8001aec <HAL_RCC_OscConfig+0x324>
 8001ad4:	4b58      	ldr	r3, [pc, #352]	; (8001c38 <HAL_RCC_OscConfig+0x470>)
 8001ad6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ad8:	4a57      	ldr	r2, [pc, #348]	; (8001c38 <HAL_RCC_OscConfig+0x470>)
 8001ada:	f023 0301 	bic.w	r3, r3, #1
 8001ade:	6713      	str	r3, [r2, #112]	; 0x70
 8001ae0:	4b55      	ldr	r3, [pc, #340]	; (8001c38 <HAL_RCC_OscConfig+0x470>)
 8001ae2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ae4:	4a54      	ldr	r2, [pc, #336]	; (8001c38 <HAL_RCC_OscConfig+0x470>)
 8001ae6:	f023 0304 	bic.w	r3, r3, #4
 8001aea:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d015      	beq.n	8001b20 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001af4:	f7ff f80e 	bl	8000b14 <HAL_GetTick>
 8001af8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001afa:	e00a      	b.n	8001b12 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001afc:	f7ff f80a 	bl	8000b14 <HAL_GetTick>
 8001b00:	4602      	mov	r2, r0
 8001b02:	693b      	ldr	r3, [r7, #16]
 8001b04:	1ad3      	subs	r3, r2, r3
 8001b06:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d901      	bls.n	8001b12 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001b0e:	2303      	movs	r3, #3
 8001b10:	e0cb      	b.n	8001caa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b12:	4b49      	ldr	r3, [pc, #292]	; (8001c38 <HAL_RCC_OscConfig+0x470>)
 8001b14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b16:	f003 0302 	and.w	r3, r3, #2
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d0ee      	beq.n	8001afc <HAL_RCC_OscConfig+0x334>
 8001b1e:	e014      	b.n	8001b4a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b20:	f7fe fff8 	bl	8000b14 <HAL_GetTick>
 8001b24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b26:	e00a      	b.n	8001b3e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b28:	f7fe fff4 	bl	8000b14 <HAL_GetTick>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d901      	bls.n	8001b3e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001b3a:	2303      	movs	r3, #3
 8001b3c:	e0b5      	b.n	8001caa <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b3e:	4b3e      	ldr	r3, [pc, #248]	; (8001c38 <HAL_RCC_OscConfig+0x470>)
 8001b40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001b42:	f003 0302 	and.w	r3, r3, #2
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d1ee      	bne.n	8001b28 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001b4a:	7dfb      	ldrb	r3, [r7, #23]
 8001b4c:	2b01      	cmp	r3, #1
 8001b4e:	d105      	bne.n	8001b5c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b50:	4b39      	ldr	r3, [pc, #228]	; (8001c38 <HAL_RCC_OscConfig+0x470>)
 8001b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b54:	4a38      	ldr	r2, [pc, #224]	; (8001c38 <HAL_RCC_OscConfig+0x470>)
 8001b56:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b5a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	699b      	ldr	r3, [r3, #24]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	f000 80a1 	beq.w	8001ca8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001b66:	4b34      	ldr	r3, [pc, #208]	; (8001c38 <HAL_RCC_OscConfig+0x470>)
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	f003 030c 	and.w	r3, r3, #12
 8001b6e:	2b08      	cmp	r3, #8
 8001b70:	d05c      	beq.n	8001c2c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	699b      	ldr	r3, [r3, #24]
 8001b76:	2b02      	cmp	r3, #2
 8001b78:	d141      	bne.n	8001bfe <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b7a:	4b31      	ldr	r3, [pc, #196]	; (8001c40 <HAL_RCC_OscConfig+0x478>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b80:	f7fe ffc8 	bl	8000b14 <HAL_GetTick>
 8001b84:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b86:	e008      	b.n	8001b9a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b88:	f7fe ffc4 	bl	8000b14 <HAL_GetTick>
 8001b8c:	4602      	mov	r2, r0
 8001b8e:	693b      	ldr	r3, [r7, #16]
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	2b02      	cmp	r3, #2
 8001b94:	d901      	bls.n	8001b9a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001b96:	2303      	movs	r3, #3
 8001b98:	e087      	b.n	8001caa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b9a:	4b27      	ldr	r3, [pc, #156]	; (8001c38 <HAL_RCC_OscConfig+0x470>)
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d1f0      	bne.n	8001b88 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	69da      	ldr	r2, [r3, #28]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	6a1b      	ldr	r3, [r3, #32]
 8001bae:	431a      	orrs	r2, r3
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bb4:	019b      	lsls	r3, r3, #6
 8001bb6:	431a      	orrs	r2, r3
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001bbc:	085b      	lsrs	r3, r3, #1
 8001bbe:	3b01      	subs	r3, #1
 8001bc0:	041b      	lsls	r3, r3, #16
 8001bc2:	431a      	orrs	r2, r3
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bc8:	061b      	lsls	r3, r3, #24
 8001bca:	491b      	ldr	r1, [pc, #108]	; (8001c38 <HAL_RCC_OscConfig+0x470>)
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001bd0:	4b1b      	ldr	r3, [pc, #108]	; (8001c40 <HAL_RCC_OscConfig+0x478>)
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bd6:	f7fe ff9d 	bl	8000b14 <HAL_GetTick>
 8001bda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bdc:	e008      	b.n	8001bf0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bde:	f7fe ff99 	bl	8000b14 <HAL_GetTick>
 8001be2:	4602      	mov	r2, r0
 8001be4:	693b      	ldr	r3, [r7, #16]
 8001be6:	1ad3      	subs	r3, r2, r3
 8001be8:	2b02      	cmp	r3, #2
 8001bea:	d901      	bls.n	8001bf0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001bec:	2303      	movs	r3, #3
 8001bee:	e05c      	b.n	8001caa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bf0:	4b11      	ldr	r3, [pc, #68]	; (8001c38 <HAL_RCC_OscConfig+0x470>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d0f0      	beq.n	8001bde <HAL_RCC_OscConfig+0x416>
 8001bfc:	e054      	b.n	8001ca8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bfe:	4b10      	ldr	r3, [pc, #64]	; (8001c40 <HAL_RCC_OscConfig+0x478>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c04:	f7fe ff86 	bl	8000b14 <HAL_GetTick>
 8001c08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c0a:	e008      	b.n	8001c1e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c0c:	f7fe ff82 	bl	8000b14 <HAL_GetTick>
 8001c10:	4602      	mov	r2, r0
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	2b02      	cmp	r3, #2
 8001c18:	d901      	bls.n	8001c1e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	e045      	b.n	8001caa <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c1e:	4b06      	ldr	r3, [pc, #24]	; (8001c38 <HAL_RCC_OscConfig+0x470>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d1f0      	bne.n	8001c0c <HAL_RCC_OscConfig+0x444>
 8001c2a:	e03d      	b.n	8001ca8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	699b      	ldr	r3, [r3, #24]
 8001c30:	2b01      	cmp	r3, #1
 8001c32:	d107      	bne.n	8001c44 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001c34:	2301      	movs	r3, #1
 8001c36:	e038      	b.n	8001caa <HAL_RCC_OscConfig+0x4e2>
 8001c38:	40023800 	.word	0x40023800
 8001c3c:	40007000 	.word	0x40007000
 8001c40:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001c44:	4b1b      	ldr	r3, [pc, #108]	; (8001cb4 <HAL_RCC_OscConfig+0x4ec>)
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	699b      	ldr	r3, [r3, #24]
 8001c4e:	2b01      	cmp	r3, #1
 8001c50:	d028      	beq.n	8001ca4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	d121      	bne.n	8001ca4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c6a:	429a      	cmp	r2, r3
 8001c6c:	d11a      	bne.n	8001ca4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c6e:	68fa      	ldr	r2, [r7, #12]
 8001c70:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001c74:	4013      	ands	r3, r2
 8001c76:	687a      	ldr	r2, [r7, #4]
 8001c78:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001c7a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d111      	bne.n	8001ca4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c8a:	085b      	lsrs	r3, r3, #1
 8001c8c:	3b01      	subs	r3, #1
 8001c8e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d107      	bne.n	8001ca4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c9e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	d001      	beq.n	8001ca8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	e000      	b.n	8001caa <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001ca8:	2300      	movs	r3, #0
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3718      	adds	r7, #24
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	40023800 	.word	0x40023800

08001cb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b084      	sub	sp, #16
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d101      	bne.n	8001ccc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	e0cc      	b.n	8001e66 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ccc:	4b68      	ldr	r3, [pc, #416]	; (8001e70 <HAL_RCC_ClockConfig+0x1b8>)
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	f003 0307 	and.w	r3, r3, #7
 8001cd4:	683a      	ldr	r2, [r7, #0]
 8001cd6:	429a      	cmp	r2, r3
 8001cd8:	d90c      	bls.n	8001cf4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cda:	4b65      	ldr	r3, [pc, #404]	; (8001e70 <HAL_RCC_ClockConfig+0x1b8>)
 8001cdc:	683a      	ldr	r2, [r7, #0]
 8001cde:	b2d2      	uxtb	r2, r2
 8001ce0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ce2:	4b63      	ldr	r3, [pc, #396]	; (8001e70 <HAL_RCC_ClockConfig+0x1b8>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f003 0307 	and.w	r3, r3, #7
 8001cea:	683a      	ldr	r2, [r7, #0]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d001      	beq.n	8001cf4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e0b8      	b.n	8001e66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0302 	and.w	r3, r3, #2
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d020      	beq.n	8001d42 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f003 0304 	and.w	r3, r3, #4
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d005      	beq.n	8001d18 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d0c:	4b59      	ldr	r3, [pc, #356]	; (8001e74 <HAL_RCC_ClockConfig+0x1bc>)
 8001d0e:	689b      	ldr	r3, [r3, #8]
 8001d10:	4a58      	ldr	r2, [pc, #352]	; (8001e74 <HAL_RCC_ClockConfig+0x1bc>)
 8001d12:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001d16:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f003 0308 	and.w	r3, r3, #8
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d005      	beq.n	8001d30 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d24:	4b53      	ldr	r3, [pc, #332]	; (8001e74 <HAL_RCC_ClockConfig+0x1bc>)
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	4a52      	ldr	r2, [pc, #328]	; (8001e74 <HAL_RCC_ClockConfig+0x1bc>)
 8001d2a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001d2e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d30:	4b50      	ldr	r3, [pc, #320]	; (8001e74 <HAL_RCC_ClockConfig+0x1bc>)
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	494d      	ldr	r1, [pc, #308]	; (8001e74 <HAL_RCC_ClockConfig+0x1bc>)
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 0301 	and.w	r3, r3, #1
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d044      	beq.n	8001dd8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	2b01      	cmp	r3, #1
 8001d54:	d107      	bne.n	8001d66 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d56:	4b47      	ldr	r3, [pc, #284]	; (8001e74 <HAL_RCC_ClockConfig+0x1bc>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d119      	bne.n	8001d96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e07f      	b.n	8001e66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	2b02      	cmp	r3, #2
 8001d6c:	d003      	beq.n	8001d76 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001d72:	2b03      	cmp	r3, #3
 8001d74:	d107      	bne.n	8001d86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d76:	4b3f      	ldr	r3, [pc, #252]	; (8001e74 <HAL_RCC_ClockConfig+0x1bc>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d109      	bne.n	8001d96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d82:	2301      	movs	r3, #1
 8001d84:	e06f      	b.n	8001e66 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d86:	4b3b      	ldr	r3, [pc, #236]	; (8001e74 <HAL_RCC_ClockConfig+0x1bc>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f003 0302 	and.w	r3, r3, #2
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d101      	bne.n	8001d96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e067      	b.n	8001e66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d96:	4b37      	ldr	r3, [pc, #220]	; (8001e74 <HAL_RCC_ClockConfig+0x1bc>)
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	f023 0203 	bic.w	r2, r3, #3
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	685b      	ldr	r3, [r3, #4]
 8001da2:	4934      	ldr	r1, [pc, #208]	; (8001e74 <HAL_RCC_ClockConfig+0x1bc>)
 8001da4:	4313      	orrs	r3, r2
 8001da6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001da8:	f7fe feb4 	bl	8000b14 <HAL_GetTick>
 8001dac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dae:	e00a      	b.n	8001dc6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001db0:	f7fe feb0 	bl	8000b14 <HAL_GetTick>
 8001db4:	4602      	mov	r2, r0
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d901      	bls.n	8001dc6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001dc2:	2303      	movs	r3, #3
 8001dc4:	e04f      	b.n	8001e66 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dc6:	4b2b      	ldr	r3, [pc, #172]	; (8001e74 <HAL_RCC_ClockConfig+0x1bc>)
 8001dc8:	689b      	ldr	r3, [r3, #8]
 8001dca:	f003 020c 	and.w	r2, r3, #12
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	685b      	ldr	r3, [r3, #4]
 8001dd2:	009b      	lsls	r3, r3, #2
 8001dd4:	429a      	cmp	r2, r3
 8001dd6:	d1eb      	bne.n	8001db0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001dd8:	4b25      	ldr	r3, [pc, #148]	; (8001e70 <HAL_RCC_ClockConfig+0x1b8>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f003 0307 	and.w	r3, r3, #7
 8001de0:	683a      	ldr	r2, [r7, #0]
 8001de2:	429a      	cmp	r2, r3
 8001de4:	d20c      	bcs.n	8001e00 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001de6:	4b22      	ldr	r3, [pc, #136]	; (8001e70 <HAL_RCC_ClockConfig+0x1b8>)
 8001de8:	683a      	ldr	r2, [r7, #0]
 8001dea:	b2d2      	uxtb	r2, r2
 8001dec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dee:	4b20      	ldr	r3, [pc, #128]	; (8001e70 <HAL_RCC_ClockConfig+0x1b8>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0307 	and.w	r3, r3, #7
 8001df6:	683a      	ldr	r2, [r7, #0]
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d001      	beq.n	8001e00 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	e032      	b.n	8001e66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f003 0304 	and.w	r3, r3, #4
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d008      	beq.n	8001e1e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e0c:	4b19      	ldr	r3, [pc, #100]	; (8001e74 <HAL_RCC_ClockConfig+0x1bc>)
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	68db      	ldr	r3, [r3, #12]
 8001e18:	4916      	ldr	r1, [pc, #88]	; (8001e74 <HAL_RCC_ClockConfig+0x1bc>)
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f003 0308 	and.w	r3, r3, #8
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d009      	beq.n	8001e3e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e2a:	4b12      	ldr	r3, [pc, #72]	; (8001e74 <HAL_RCC_ClockConfig+0x1bc>)
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	691b      	ldr	r3, [r3, #16]
 8001e36:	00db      	lsls	r3, r3, #3
 8001e38:	490e      	ldr	r1, [pc, #56]	; (8001e74 <HAL_RCC_ClockConfig+0x1bc>)
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e3e:	f000 f821 	bl	8001e84 <HAL_RCC_GetSysClockFreq>
 8001e42:	4602      	mov	r2, r0
 8001e44:	4b0b      	ldr	r3, [pc, #44]	; (8001e74 <HAL_RCC_ClockConfig+0x1bc>)
 8001e46:	689b      	ldr	r3, [r3, #8]
 8001e48:	091b      	lsrs	r3, r3, #4
 8001e4a:	f003 030f 	and.w	r3, r3, #15
 8001e4e:	490a      	ldr	r1, [pc, #40]	; (8001e78 <HAL_RCC_ClockConfig+0x1c0>)
 8001e50:	5ccb      	ldrb	r3, [r1, r3]
 8001e52:	fa22 f303 	lsr.w	r3, r2, r3
 8001e56:	4a09      	ldr	r2, [pc, #36]	; (8001e7c <HAL_RCC_ClockConfig+0x1c4>)
 8001e58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001e5a:	4b09      	ldr	r3, [pc, #36]	; (8001e80 <HAL_RCC_ClockConfig+0x1c8>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f7fe fe14 	bl	8000a8c <HAL_InitTick>

  return HAL_OK;
 8001e64:	2300      	movs	r3, #0
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3710      	adds	r7, #16
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	40023c00 	.word	0x40023c00
 8001e74:	40023800 	.word	0x40023800
 8001e78:	080061d8 	.word	0x080061d8
 8001e7c:	20000000 	.word	0x20000000
 8001e80:	20000004 	.word	0x20000004

08001e84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e88:	b090      	sub	sp, #64	; 0x40
 8001e8a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	637b      	str	r3, [r7, #52]	; 0x34
 8001e90:	2300      	movs	r3, #0
 8001e92:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e94:	2300      	movs	r3, #0
 8001e96:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e9c:	4b59      	ldr	r3, [pc, #356]	; (8002004 <HAL_RCC_GetSysClockFreq+0x180>)
 8001e9e:	689b      	ldr	r3, [r3, #8]
 8001ea0:	f003 030c 	and.w	r3, r3, #12
 8001ea4:	2b08      	cmp	r3, #8
 8001ea6:	d00d      	beq.n	8001ec4 <HAL_RCC_GetSysClockFreq+0x40>
 8001ea8:	2b08      	cmp	r3, #8
 8001eaa:	f200 80a1 	bhi.w	8001ff0 <HAL_RCC_GetSysClockFreq+0x16c>
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d002      	beq.n	8001eb8 <HAL_RCC_GetSysClockFreq+0x34>
 8001eb2:	2b04      	cmp	r3, #4
 8001eb4:	d003      	beq.n	8001ebe <HAL_RCC_GetSysClockFreq+0x3a>
 8001eb6:	e09b      	b.n	8001ff0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001eb8:	4b53      	ldr	r3, [pc, #332]	; (8002008 <HAL_RCC_GetSysClockFreq+0x184>)
 8001eba:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8001ebc:	e09b      	b.n	8001ff6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001ebe:	4b53      	ldr	r3, [pc, #332]	; (800200c <HAL_RCC_GetSysClockFreq+0x188>)
 8001ec0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001ec2:	e098      	b.n	8001ff6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ec4:	4b4f      	ldr	r3, [pc, #316]	; (8002004 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001ecc:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001ece:	4b4d      	ldr	r3, [pc, #308]	; (8002004 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d028      	beq.n	8001f2c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001eda:	4b4a      	ldr	r3, [pc, #296]	; (8002004 <HAL_RCC_GetSysClockFreq+0x180>)
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	099b      	lsrs	r3, r3, #6
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	623b      	str	r3, [r7, #32]
 8001ee4:	627a      	str	r2, [r7, #36]	; 0x24
 8001ee6:	6a3b      	ldr	r3, [r7, #32]
 8001ee8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001eec:	2100      	movs	r1, #0
 8001eee:	4b47      	ldr	r3, [pc, #284]	; (800200c <HAL_RCC_GetSysClockFreq+0x188>)
 8001ef0:	fb03 f201 	mul.w	r2, r3, r1
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	fb00 f303 	mul.w	r3, r0, r3
 8001efa:	4413      	add	r3, r2
 8001efc:	4a43      	ldr	r2, [pc, #268]	; (800200c <HAL_RCC_GetSysClockFreq+0x188>)
 8001efe:	fba0 1202 	umull	r1, r2, r0, r2
 8001f02:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001f04:	460a      	mov	r2, r1
 8001f06:	62ba      	str	r2, [r7, #40]	; 0x28
 8001f08:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001f0a:	4413      	add	r3, r2
 8001f0c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f10:	2200      	movs	r2, #0
 8001f12:	61bb      	str	r3, [r7, #24]
 8001f14:	61fa      	str	r2, [r7, #28]
 8001f16:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001f1a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001f1e:	f7fe f953 	bl	80001c8 <__aeabi_uldivmod>
 8001f22:	4602      	mov	r2, r0
 8001f24:	460b      	mov	r3, r1
 8001f26:	4613      	mov	r3, r2
 8001f28:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001f2a:	e053      	b.n	8001fd4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f2c:	4b35      	ldr	r3, [pc, #212]	; (8002004 <HAL_RCC_GetSysClockFreq+0x180>)
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	099b      	lsrs	r3, r3, #6
 8001f32:	2200      	movs	r2, #0
 8001f34:	613b      	str	r3, [r7, #16]
 8001f36:	617a      	str	r2, [r7, #20]
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001f3e:	f04f 0b00 	mov.w	fp, #0
 8001f42:	4652      	mov	r2, sl
 8001f44:	465b      	mov	r3, fp
 8001f46:	f04f 0000 	mov.w	r0, #0
 8001f4a:	f04f 0100 	mov.w	r1, #0
 8001f4e:	0159      	lsls	r1, r3, #5
 8001f50:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f54:	0150      	lsls	r0, r2, #5
 8001f56:	4602      	mov	r2, r0
 8001f58:	460b      	mov	r3, r1
 8001f5a:	ebb2 080a 	subs.w	r8, r2, sl
 8001f5e:	eb63 090b 	sbc.w	r9, r3, fp
 8001f62:	f04f 0200 	mov.w	r2, #0
 8001f66:	f04f 0300 	mov.w	r3, #0
 8001f6a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001f6e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001f72:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001f76:	ebb2 0408 	subs.w	r4, r2, r8
 8001f7a:	eb63 0509 	sbc.w	r5, r3, r9
 8001f7e:	f04f 0200 	mov.w	r2, #0
 8001f82:	f04f 0300 	mov.w	r3, #0
 8001f86:	00eb      	lsls	r3, r5, #3
 8001f88:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001f8c:	00e2      	lsls	r2, r4, #3
 8001f8e:	4614      	mov	r4, r2
 8001f90:	461d      	mov	r5, r3
 8001f92:	eb14 030a 	adds.w	r3, r4, sl
 8001f96:	603b      	str	r3, [r7, #0]
 8001f98:	eb45 030b 	adc.w	r3, r5, fp
 8001f9c:	607b      	str	r3, [r7, #4]
 8001f9e:	f04f 0200 	mov.w	r2, #0
 8001fa2:	f04f 0300 	mov.w	r3, #0
 8001fa6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001faa:	4629      	mov	r1, r5
 8001fac:	028b      	lsls	r3, r1, #10
 8001fae:	4621      	mov	r1, r4
 8001fb0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001fb4:	4621      	mov	r1, r4
 8001fb6:	028a      	lsls	r2, r1, #10
 8001fb8:	4610      	mov	r0, r2
 8001fba:	4619      	mov	r1, r3
 8001fbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	60bb      	str	r3, [r7, #8]
 8001fc2:	60fa      	str	r2, [r7, #12]
 8001fc4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001fc8:	f7fe f8fe 	bl	80001c8 <__aeabi_uldivmod>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	460b      	mov	r3, r1
 8001fd0:	4613      	mov	r3, r2
 8001fd2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001fd4:	4b0b      	ldr	r3, [pc, #44]	; (8002004 <HAL_RCC_GetSysClockFreq+0x180>)
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	0c1b      	lsrs	r3, r3, #16
 8001fda:	f003 0303 	and.w	r3, r3, #3
 8001fde:	3301      	adds	r3, #1
 8001fe0:	005b      	lsls	r3, r3, #1
 8001fe2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001fe4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001fe6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fe8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fec:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001fee:	e002      	b.n	8001ff6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ff0:	4b05      	ldr	r3, [pc, #20]	; (8002008 <HAL_RCC_GetSysClockFreq+0x184>)
 8001ff2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001ff4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ff6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3740      	adds	r7, #64	; 0x40
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002002:	bf00      	nop
 8002004:	40023800 	.word	0x40023800
 8002008:	00f42400 	.word	0x00f42400
 800200c:	017d7840 	.word	0x017d7840

08002010 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d101      	bne.n	8002022 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800201e:	2301      	movs	r3, #1
 8002020:	e022      	b.n	8002068 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002028:	b2db      	uxtb	r3, r3
 800202a:	2b00      	cmp	r3, #0
 800202c:	d105      	bne.n	800203a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2200      	movs	r2, #0
 8002032:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8002034:	6878      	ldr	r0, [r7, #4]
 8002036:	f7fe fbe9 	bl	800080c <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2203      	movs	r2, #3
 800203e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8002042:	6878      	ldr	r0, [r7, #4]
 8002044:	f000 f814 	bl	8002070 <HAL_SD_InitCard>
 8002048:	4603      	mov	r3, r0
 800204a:	2b00      	cmp	r3, #0
 800204c:	d001      	beq.n	8002052 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800204e:	2301      	movs	r3, #1
 8002050:	e00a      	b.n	8002068 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2200      	movs	r2, #0
 8002056:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2200      	movs	r2, #0
 800205c:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2201      	movs	r2, #1
 8002062:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002066:	2300      	movs	r3, #0
}
 8002068:	4618      	mov	r0, r3
 800206a:	3708      	adds	r7, #8
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}

08002070 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8002070:	b5b0      	push	{r4, r5, r7, lr}
 8002072:	b08e      	sub	sp, #56	; 0x38
 8002074:	af04      	add	r7, sp, #16
 8002076:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8002078:	2300      	movs	r3, #0
 800207a:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800207c:	2300      	movs	r3, #0
 800207e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002080:	2300      	movs	r3, #0
 8002082:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8002084:	2300      	movs	r3, #0
 8002086:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8002088:	2300      	movs	r3, #0
 800208a:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800208c:	2376      	movs	r3, #118	; 0x76
 800208e:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681d      	ldr	r5, [r3, #0]
 8002094:	466c      	mov	r4, sp
 8002096:	f107 0314 	add.w	r3, r7, #20
 800209a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800209e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80020a2:	f107 0308 	add.w	r3, r7, #8
 80020a6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80020a8:	4628      	mov	r0, r5
 80020aa:	f000 fe47 	bl	8002d3c <SDIO_Init>
 80020ae:	4603      	mov	r3, r0
 80020b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 80020b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d001      	beq.n	80020c0 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 80020bc:	2301      	movs	r3, #1
 80020be:	e04f      	b.n	8002160 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 80020c0:	4b29      	ldr	r3, [pc, #164]	; (8002168 <HAL_SD_InitCard+0xf8>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4618      	mov	r0, r3
 80020cc:	f000 fe61 	bl	8002d92 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80020d0:	4b25      	ldr	r3, [pc, #148]	; (8002168 <HAL_SD_InitCard+0xf8>)
 80020d2:	2201      	movs	r2, #1
 80020d4:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 80020d6:	2002      	movs	r0, #2
 80020d8:	f7fe fd28 	bl	8000b2c <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	f000 fd77 	bl	8002bd0 <SD_PowerON>
 80020e2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80020e4:	6a3b      	ldr	r3, [r7, #32]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d00b      	beq.n	8002102 <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2201      	movs	r2, #1
 80020ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80020f6:	6a3b      	ldr	r3, [r7, #32]
 80020f8:	431a      	orrs	r2, r3
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e02e      	b.n	8002160 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f000 fc96 	bl	8002a34 <SD_InitCard>
 8002108:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800210a:	6a3b      	ldr	r3, [r7, #32]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d00b      	beq.n	8002128 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2201      	movs	r2, #1
 8002114:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800211c:	6a3b      	ldr	r3, [r7, #32]
 800211e:	431a      	orrs	r2, r3
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8002124:	2301      	movs	r3, #1
 8002126:	e01b      	b.n	8002160 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002130:	4618      	mov	r0, r3
 8002132:	f000 fec0 	bl	8002eb6 <SDMMC_CmdBlockLength>
 8002136:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8002138:	6a3b      	ldr	r3, [r7, #32]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d00f      	beq.n	800215e <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4a0a      	ldr	r2, [pc, #40]	; (800216c <HAL_SD_InitCard+0xfc>)
 8002144:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800214a:	6a3b      	ldr	r3, [r7, #32]
 800214c:	431a      	orrs	r2, r3
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2201      	movs	r2, #1
 8002156:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800215a:	2301      	movs	r3, #1
 800215c:	e000      	b.n	8002160 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 800215e:	2300      	movs	r3, #0
}
 8002160:	4618      	mov	r0, r3
 8002162:	3728      	adds	r7, #40	; 0x28
 8002164:	46bd      	mov	sp, r7
 8002166:	bdb0      	pop	{r4, r5, r7, pc}
 8002168:	422580a0 	.word	0x422580a0
 800216c:	004005ff 	.word	0x004005ff

08002170 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b08c      	sub	sp, #48	; 0x30
 8002174:	af00      	add	r7, sp, #0
 8002176:	60f8      	str	r0, [r7, #12]
 8002178:	60b9      	str	r1, [r7, #8]
 800217a:	607a      	str	r2, [r7, #4]
 800217c:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8002182:	68bb      	ldr	r3, [r7, #8]
 8002184:	2b00      	cmp	r3, #0
 8002186:	d107      	bne.n	8002198 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800218c:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8002194:	2301      	movs	r3, #1
 8002196:	e0c0      	b.n	800231a <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800219e:	b2db      	uxtb	r3, r3
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	f040 80b9 	bne.w	8002318 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	2200      	movs	r2, #0
 80021aa:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80021ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	441a      	add	r2, r3
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021b6:	429a      	cmp	r2, r3
 80021b8:	d907      	bls.n	80021ca <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021be:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	e0a7      	b.n	800231a <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	2203      	movs	r2, #3
 80021ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	2200      	movs	r2, #0
 80021d8:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021e0:	68fa      	ldr	r2, [r7, #12]
 80021e2:	6812      	ldr	r2, [r2, #0]
 80021e4:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 80021e8:	f043 0302 	orr.w	r3, r3, #2
 80021ec:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f2:	4a4c      	ldr	r2, [pc, #304]	; (8002324 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 80021f4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021fa:	4a4b      	ldr	r2, [pc, #300]	; (8002328 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 80021fc:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002202:	2200      	movs	r2, #0
 8002204:	651a      	str	r2, [r3, #80]	; 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800220a:	2200      	movs	r2, #0
 800220c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800221e:	689a      	ldr	r2, [r3, #8]
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	430a      	orrs	r2, r1
 8002228:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	3380      	adds	r3, #128	; 0x80
 8002234:	4619      	mov	r1, r3
 8002236:	68ba      	ldr	r2, [r7, #8]
 8002238:	683b      	ldr	r3, [r7, #0]
 800223a:	025b      	lsls	r3, r3, #9
 800223c:	089b      	lsrs	r3, r3, #2
 800223e:	f7fe fe59 	bl	8000ef4 <HAL_DMA_Start_IT>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d017      	beq.n	8002278 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 8002256:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a33      	ldr	r2, [pc, #204]	; (800232c <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800225e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002264:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	2201      	movs	r2, #1
 8002270:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8002274:	2301      	movs	r3, #1
 8002276:	e050      	b.n	800231a <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8002278:	4b2d      	ldr	r3, [pc, #180]	; (8002330 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800227a:	2201      	movs	r2, #1
 800227c:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002282:	2b01      	cmp	r3, #1
 8002284:	d002      	beq.n	800228c <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 8002286:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002288:	025b      	lsls	r3, r3, #9
 800228a:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800228c:	f04f 33ff 	mov.w	r3, #4294967295
 8002290:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	025b      	lsls	r3, r3, #9
 8002296:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8002298:	2390      	movs	r3, #144	; 0x90
 800229a:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800229c:	2302      	movs	r3, #2
 800229e:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80022a0:	2300      	movs	r3, #0
 80022a2:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80022a4:	2301      	movs	r3, #1
 80022a6:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f107 0210 	add.w	r2, r7, #16
 80022b0:	4611      	mov	r1, r2
 80022b2:	4618      	mov	r0, r3
 80022b4:	f000 fdd3 	bl	8002e5e <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	2b01      	cmp	r3, #1
 80022bc:	d90a      	bls.n	80022d4 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	2282      	movs	r2, #130	; 0x82
 80022c2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80022ca:	4618      	mov	r0, r3
 80022cc:	f000 fe37 	bl	8002f3e <SDMMC_CmdReadMultiBlock>
 80022d0:	62f8      	str	r0, [r7, #44]	; 0x2c
 80022d2:	e009      	b.n	80022e8 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	2281      	movs	r2, #129	; 0x81
 80022d8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80022e0:	4618      	mov	r0, r3
 80022e2:	f000 fe0a 	bl	8002efa <SDMMC_CmdReadSingleBlock>
 80022e6:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 80022e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d012      	beq.n	8002314 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a0e      	ldr	r2, [pc, #56]	; (800232c <HAL_SD_ReadBlocks_DMA+0x1bc>)
 80022f4:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80022fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80022fc:	431a      	orrs	r2, r3
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2201      	movs	r2, #1
 8002306:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	2200      	movs	r2, #0
 800230e:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8002310:	2301      	movs	r3, #1
 8002312:	e002      	b.n	800231a <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 8002314:	2300      	movs	r3, #0
 8002316:	e000      	b.n	800231a <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 8002318:	2302      	movs	r3, #2
  }
}
 800231a:	4618      	mov	r0, r3
 800231c:	3730      	adds	r7, #48	; 0x30
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	0800291f 	.word	0x0800291f
 8002328:	08002991 	.word	0x08002991
 800232c:	004005ff 	.word	0x004005ff
 8002330:	4225858c 	.word	0x4225858c

08002334 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b08c      	sub	sp, #48	; 0x30
 8002338:	af00      	add	r7, sp, #0
 800233a:	60f8      	str	r0, [r7, #12]
 800233c:	60b9      	str	r1, [r7, #8]
 800233e:	607a      	str	r2, [r7, #4]
 8002340:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 8002346:	68bb      	ldr	r3, [r7, #8]
 8002348:	2b00      	cmp	r3, #0
 800234a:	d107      	bne.n	800235c <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002350:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8002358:	2301      	movs	r3, #1
 800235a:	e0c5      	b.n	80024e8 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002362:	b2db      	uxtb	r3, r3
 8002364:	2b01      	cmp	r3, #1
 8002366:	f040 80be 	bne.w	80024e6 <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	2200      	movs	r2, #0
 800236e:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8002370:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	441a      	add	r2, r3
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800237a:	429a      	cmp	r2, r3
 800237c:	d907      	bls.n	800238e <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002382:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	e0ac      	b.n	80024e8 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	2203      	movs	r2, #3
 8002392:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	2200      	movs	r2, #0
 800239c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023a4:	68fa      	ldr	r2, [r7, #12]
 80023a6:	6812      	ldr	r2, [r2, #0]
 80023a8:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 80023ac:	f043 0302 	orr.w	r3, r3, #2
 80023b0:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023b6:	4a4e      	ldr	r2, [pc, #312]	; (80024f0 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 80023b8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023be:	4a4d      	ldr	r2, [pc, #308]	; (80024f4 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 80023c0:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023c6:	2200      	movs	r2, #0
 80023c8:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d002      	beq.n	80023d8 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 80023d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023d4:	025b      	lsls	r3, r3, #9
 80023d6:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80023d8:	683b      	ldr	r3, [r7, #0]
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d90a      	bls.n	80023f4 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	22a0      	movs	r2, #160	; 0xa0
 80023e2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80023ea:	4618      	mov	r0, r3
 80023ec:	f000 fdeb 	bl	8002fc6 <SDMMC_CmdWriteMultiBlock>
 80023f0:	62f8      	str	r0, [r7, #44]	; 0x2c
 80023f2:	e009      	b.n	8002408 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	2290      	movs	r2, #144	; 0x90
 80023f8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002400:	4618      	mov	r0, r3
 8002402:	f000 fdbe 	bl	8002f82 <SDMMC_CmdWriteSingleBlock>
 8002406:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8002408:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800240a:	2b00      	cmp	r3, #0
 800240c:	d012      	beq.n	8002434 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a39      	ldr	r2, [pc, #228]	; (80024f8 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8002414:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800241a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800241c:	431a      	orrs	r2, r3
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	2201      	movs	r2, #1
 8002426:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	2200      	movs	r2, #0
 800242e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	e059      	b.n	80024e8 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8002434:	4b31      	ldr	r3, [pc, #196]	; (80024fc <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8002436:	2201      	movs	r2, #1
 8002438:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800243e:	2240      	movs	r2, #64	; 0x40
 8002440:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002452:	689a      	ldr	r2, [r3, #8]
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	430a      	orrs	r2, r1
 800245c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8002462:	68b9      	ldr	r1, [r7, #8]
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	3380      	adds	r3, #128	; 0x80
 800246a:	461a      	mov	r2, r3
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	025b      	lsls	r3, r3, #9
 8002470:	089b      	lsrs	r3, r3, #2
 8002472:	f7fe fd3f 	bl	8000ef4 <HAL_DMA_Start_IT>
 8002476:	4603      	mov	r3, r0
 8002478:	2b00      	cmp	r3, #0
 800247a:	d01c      	beq.n	80024b6 <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002482:	68fa      	ldr	r2, [r7, #12]
 8002484:	6812      	ldr	r2, [r2, #0]
 8002486:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 800248a:	f023 0302 	bic.w	r3, r3, #2
 800248e:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a18      	ldr	r2, [pc, #96]	; (80024f8 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8002496:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800249c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	2201      	movs	r2, #1
 80024a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	2200      	movs	r2, #0
 80024b0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e018      	b.n	80024e8 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80024b6:	f04f 33ff 	mov.w	r3, #4294967295
 80024ba:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 80024bc:	683b      	ldr	r3, [r7, #0]
 80024be:	025b      	lsls	r3, r3, #9
 80024c0:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80024c2:	2390      	movs	r3, #144	; 0x90
 80024c4:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80024c6:	2300      	movs	r3, #0
 80024c8:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80024ca:	2300      	movs	r3, #0
 80024cc:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 80024ce:	2301      	movs	r3, #1
 80024d0:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f107 0210 	add.w	r2, r7, #16
 80024da:	4611      	mov	r1, r2
 80024dc:	4618      	mov	r0, r3
 80024de:	f000 fcbe 	bl	8002e5e <SDIO_ConfigData>

      return HAL_OK;
 80024e2:	2300      	movs	r3, #0
 80024e4:	e000      	b.n	80024e8 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 80024e6:	2302      	movs	r3, #2
  }
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	3730      	adds	r7, #48	; 0x30
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	080028f5 	.word	0x080028f5
 80024f4:	08002991 	.word	0x08002991
 80024f8:	004005ff 	.word	0x004005ff
 80024fc:	4225858c 	.word	0x4225858c

08002500 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8002508:	bf00      	nop
 800250a:	370c      	adds	r7, #12
 800250c:	46bd      	mov	sp, r7
 800250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002512:	4770      	bx	lr

08002514 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8002514:	b480      	push	{r7}
 8002516:	b083      	sub	sp, #12
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002522:	0f9b      	lsrs	r3, r3, #30
 8002524:	b2da      	uxtb	r2, r3
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800252e:	0e9b      	lsrs	r3, r3, #26
 8002530:	b2db      	uxtb	r3, r3
 8002532:	f003 030f 	and.w	r3, r3, #15
 8002536:	b2da      	uxtb	r2, r3
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002540:	0e1b      	lsrs	r3, r3, #24
 8002542:	b2db      	uxtb	r3, r3
 8002544:	f003 0303 	and.w	r3, r3, #3
 8002548:	b2da      	uxtb	r2, r3
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002552:	0c1b      	lsrs	r3, r3, #16
 8002554:	b2da      	uxtb	r2, r3
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800255e:	0a1b      	lsrs	r3, r3, #8
 8002560:	b2da      	uxtb	r2, r3
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800256a:	b2da      	uxtb	r2, r3
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002574:	0d1b      	lsrs	r3, r3, #20
 8002576:	b29a      	uxth	r2, r3
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002580:	0c1b      	lsrs	r3, r3, #16
 8002582:	b2db      	uxtb	r3, r3
 8002584:	f003 030f 	and.w	r3, r3, #15
 8002588:	b2da      	uxtb	r2, r3
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002592:	0bdb      	lsrs	r3, r3, #15
 8002594:	b2db      	uxtb	r3, r3
 8002596:	f003 0301 	and.w	r3, r3, #1
 800259a:	b2da      	uxtb	r2, r3
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80025a4:	0b9b      	lsrs	r3, r3, #14
 80025a6:	b2db      	uxtb	r3, r3
 80025a8:	f003 0301 	and.w	r3, r3, #1
 80025ac:	b2da      	uxtb	r2, r3
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80025b6:	0b5b      	lsrs	r3, r3, #13
 80025b8:	b2db      	uxtb	r3, r3
 80025ba:	f003 0301 	and.w	r3, r3, #1
 80025be:	b2da      	uxtb	r2, r3
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80025c8:	0b1b      	lsrs	r3, r3, #12
 80025ca:	b2db      	uxtb	r3, r3
 80025cc:	f003 0301 	and.w	r3, r3, #1
 80025d0:	b2da      	uxtb	r2, r3
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	2200      	movs	r2, #0
 80025da:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d163      	bne.n	80026ac <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80025e8:	009a      	lsls	r2, r3, #2
 80025ea:	f640 73fc 	movw	r3, #4092	; 0xffc
 80025ee:	4013      	ands	r3, r2
 80025f0:	687a      	ldr	r2, [r7, #4]
 80025f2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80025f4:	0f92      	lsrs	r2, r2, #30
 80025f6:	431a      	orrs	r2, r3
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002600:	0edb      	lsrs	r3, r3, #27
 8002602:	b2db      	uxtb	r3, r3
 8002604:	f003 0307 	and.w	r3, r3, #7
 8002608:	b2da      	uxtb	r2, r3
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002612:	0e1b      	lsrs	r3, r3, #24
 8002614:	b2db      	uxtb	r3, r3
 8002616:	f003 0307 	and.w	r3, r3, #7
 800261a:	b2da      	uxtb	r2, r3
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002624:	0d5b      	lsrs	r3, r3, #21
 8002626:	b2db      	uxtb	r3, r3
 8002628:	f003 0307 	and.w	r3, r3, #7
 800262c:	b2da      	uxtb	r2, r3
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002636:	0c9b      	lsrs	r3, r3, #18
 8002638:	b2db      	uxtb	r3, r3
 800263a:	f003 0307 	and.w	r3, r3, #7
 800263e:	b2da      	uxtb	r2, r3
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002648:	0bdb      	lsrs	r3, r3, #15
 800264a:	b2db      	uxtb	r3, r3
 800264c:	f003 0307 	and.w	r3, r3, #7
 8002650:	b2da      	uxtb	r2, r3
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8002656:	683b      	ldr	r3, [r7, #0]
 8002658:	691b      	ldr	r3, [r3, #16]
 800265a:	1c5a      	adds	r2, r3, #1
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	7e1b      	ldrb	r3, [r3, #24]
 8002664:	b2db      	uxtb	r3, r3
 8002666:	f003 0307 	and.w	r3, r3, #7
 800266a:	3302      	adds	r3, #2
 800266c:	2201      	movs	r2, #1
 800266e:	fa02 f303 	lsl.w	r3, r2, r3
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8002676:	fb03 f202 	mul.w	r2, r3, r2
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	7a1b      	ldrb	r3, [r3, #8]
 8002682:	b2db      	uxtb	r3, r3
 8002684:	f003 030f 	and.w	r3, r3, #15
 8002688:	2201      	movs	r2, #1
 800268a:	409a      	lsls	r2, r3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002694:	687a      	ldr	r2, [r7, #4]
 8002696:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002698:	0a52      	lsrs	r2, r2, #9
 800269a:	fb03 f202 	mul.w	r2, r3, r2
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80026a8:	661a      	str	r2, [r3, #96]	; 0x60
 80026aa:	e031      	b.n	8002710 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026b0:	2b01      	cmp	r3, #1
 80026b2:	d11d      	bne.n	80026f0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80026b8:	041b      	lsls	r3, r3, #16
 80026ba:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80026c2:	0c1b      	lsrs	r3, r3, #16
 80026c4:	431a      	orrs	r2, r3
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	691b      	ldr	r3, [r3, #16]
 80026ce:	3301      	adds	r3, #1
 80026d0:	029a      	lsls	r2, r3, #10
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80026e4:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	661a      	str	r2, [r3, #96]	; 0x60
 80026ee:	e00f      	b.n	8002710 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	4a58      	ldr	r2, [pc, #352]	; (8002858 <HAL_SD_GetCardCSD+0x344>)
 80026f6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026fc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2201      	movs	r2, #1
 8002708:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800270c:	2301      	movs	r3, #1
 800270e:	e09d      	b.n	800284c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002714:	0b9b      	lsrs	r3, r3, #14
 8002716:	b2db      	uxtb	r3, r3
 8002718:	f003 0301 	and.w	r3, r3, #1
 800271c:	b2da      	uxtb	r2, r3
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002726:	09db      	lsrs	r3, r3, #7
 8002728:	b2db      	uxtb	r3, r3
 800272a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800272e:	b2da      	uxtb	r2, r3
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002738:	b2db      	uxtb	r3, r3
 800273a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800273e:	b2da      	uxtb	r2, r3
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002748:	0fdb      	lsrs	r3, r3, #31
 800274a:	b2da      	uxtb	r2, r3
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002754:	0f5b      	lsrs	r3, r3, #29
 8002756:	b2db      	uxtb	r3, r3
 8002758:	f003 0303 	and.w	r3, r3, #3
 800275c:	b2da      	uxtb	r2, r3
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002766:	0e9b      	lsrs	r3, r3, #26
 8002768:	b2db      	uxtb	r3, r3
 800276a:	f003 0307 	and.w	r3, r3, #7
 800276e:	b2da      	uxtb	r2, r3
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002778:	0d9b      	lsrs	r3, r3, #22
 800277a:	b2db      	uxtb	r3, r3
 800277c:	f003 030f 	and.w	r3, r3, #15
 8002780:	b2da      	uxtb	r2, r3
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800278a:	0d5b      	lsrs	r3, r3, #21
 800278c:	b2db      	uxtb	r3, r3
 800278e:	f003 0301 	and.w	r3, r3, #1
 8002792:	b2da      	uxtb	r2, r3
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	2200      	movs	r2, #0
 800279e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027a6:	0c1b      	lsrs	r3, r3, #16
 80027a8:	b2db      	uxtb	r3, r3
 80027aa:	f003 0301 	and.w	r3, r3, #1
 80027ae:	b2da      	uxtb	r2, r3
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027ba:	0bdb      	lsrs	r3, r3, #15
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	f003 0301 	and.w	r3, r3, #1
 80027c2:	b2da      	uxtb	r2, r3
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027ce:	0b9b      	lsrs	r3, r3, #14
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	f003 0301 	and.w	r3, r3, #1
 80027d6:	b2da      	uxtb	r2, r3
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027e2:	0b5b      	lsrs	r3, r3, #13
 80027e4:	b2db      	uxtb	r3, r3
 80027e6:	f003 0301 	and.w	r3, r3, #1
 80027ea:	b2da      	uxtb	r2, r3
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027f6:	0b1b      	lsrs	r3, r3, #12
 80027f8:	b2db      	uxtb	r3, r3
 80027fa:	f003 0301 	and.w	r3, r3, #1
 80027fe:	b2da      	uxtb	r2, r3
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800280a:	0a9b      	lsrs	r3, r3, #10
 800280c:	b2db      	uxtb	r3, r3
 800280e:	f003 0303 	and.w	r3, r3, #3
 8002812:	b2da      	uxtb	r2, r3
 8002814:	683b      	ldr	r3, [r7, #0]
 8002816:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800281e:	0a1b      	lsrs	r3, r3, #8
 8002820:	b2db      	uxtb	r3, r3
 8002822:	f003 0303 	and.w	r3, r3, #3
 8002826:	b2da      	uxtb	r2, r3
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002832:	085b      	lsrs	r3, r3, #1
 8002834:	b2db      	uxtb	r3, r3
 8002836:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800283a:	b2da      	uxtb	r2, r3
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	2201      	movs	r2, #1
 8002846:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800284a:	2300      	movs	r3, #0
}
 800284c:	4618      	mov	r0, r3
 800284e:	370c      	adds	r7, #12
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr
 8002858:	004005ff 	.word	0x004005ff

0800285c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800285c:	b480      	push	{r7}
 800285e:	b083      	sub	sp, #12
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
 8002864:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80028a6:	2300      	movs	r3, #0
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	370c      	adds	r7, #12
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr

080028b4 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b086      	sub	sp, #24
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80028bc:	2300      	movs	r3, #0
 80028be:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80028c0:	f107 030c 	add.w	r3, r7, #12
 80028c4:	4619      	mov	r1, r3
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	f000 fa10 	bl	8002cec <SD_SendStatus>
 80028cc:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d005      	beq.n	80028e0 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80028d8:	697b      	ldr	r3, [r7, #20]
 80028da:	431a      	orrs	r2, r3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	0a5b      	lsrs	r3, r3, #9
 80028e4:	f003 030f 	and.w	r3, r3, #15
 80028e8:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80028ea:	693b      	ldr	r3, [r7, #16]
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3718      	adds	r7, #24
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}

080028f4 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b085      	sub	sp, #20
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002900:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002910:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002912:	bf00      	nop
 8002914:	3714      	adds	r7, #20
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr

0800291e <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800291e:	b580      	push	{r7, lr}
 8002920:	b084      	sub	sp, #16
 8002922:	af00      	add	r7, sp, #0
 8002924:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800292a:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002930:	2b82      	cmp	r3, #130	; 0x82
 8002932:	d111      	bne.n	8002958 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4618      	mov	r0, r3
 800293a:	f000 fb67 	bl	800300c <SDMMC_CmdStopTransfer>
 800293e:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8002940:	68bb      	ldr	r3, [r7, #8]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d008      	beq.n	8002958 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	431a      	orrs	r2, r3
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8002952:	68f8      	ldr	r0, [r7, #12]
 8002954:	f7ff fdd4 	bl	8002500 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f022 0208 	bic.w	r2, r2, #8
 8002966:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f240 523a 	movw	r2, #1338	; 0x53a
 8002970:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2201      	movs	r2, #1
 8002976:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	2200      	movs	r2, #0
 800297e:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8002980:	68f8      	ldr	r0, [r7, #12]
 8002982:	f000 ff73 	bl	800386c <HAL_SD_RxCpltCallback>
#endif
}
 8002986:	bf00      	nop
 8002988:	3710      	adds	r7, #16
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
	...

08002990 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8002990:	b580      	push	{r7, lr}
 8002992:	b086      	sub	sp, #24
 8002994:	af00      	add	r7, sp, #0
 8002996:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800299c:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800299e:	6878      	ldr	r0, [r7, #4]
 80029a0:	f7fe fc8a 	bl	80012b8 <HAL_DMA_GetError>
 80029a4:	4603      	mov	r3, r0
 80029a6:	2b02      	cmp	r3, #2
 80029a8:	d03e      	beq.n	8002a28 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 80029aa:	697b      	ldr	r3, [r7, #20]
 80029ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029b0:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029b8:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 80029ba:	693b      	ldr	r3, [r7, #16]
 80029bc:	2b01      	cmp	r3, #1
 80029be:	d002      	beq.n	80029c6 <SD_DMAError+0x36>
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2b01      	cmp	r3, #1
 80029c4:	d12d      	bne.n	8002a22 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80029c6:	697b      	ldr	r3, [r7, #20]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a19      	ldr	r2, [pc, #100]	; (8002a30 <SD_DMAError+0xa0>)
 80029cc:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 80029dc:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029e2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80029e6:	697b      	ldr	r3, [r7, #20]
 80029e8:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 80029ea:	6978      	ldr	r0, [r7, #20]
 80029ec:	f7ff ff62 	bl	80028b4 <HAL_SD_GetCardState>
 80029f0:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	2b06      	cmp	r3, #6
 80029f6:	d002      	beq.n	80029fe <SD_DMAError+0x6e>
 80029f8:	68bb      	ldr	r3, [r7, #8]
 80029fa:	2b05      	cmp	r3, #5
 80029fc:	d10a      	bne.n	8002a14 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4618      	mov	r0, r3
 8002a04:	f000 fb02 	bl	800300c <SDMMC_CmdStopTransfer>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a0e:	431a      	orrs	r2, r3
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	2201      	movs	r2, #1
 8002a18:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8002a1c:	697b      	ldr	r3, [r7, #20]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8002a22:	6978      	ldr	r0, [r7, #20]
 8002a24:	f7ff fd6c 	bl	8002500 <HAL_SD_ErrorCallback>
#endif
  }
}
 8002a28:	bf00      	nop
 8002a2a:	3718      	adds	r7, #24
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}
 8002a30:	004005ff 	.word	0x004005ff

08002a34 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8002a34:	b5b0      	push	{r4, r5, r7, lr}
 8002a36:	b094      	sub	sp, #80	; 0x50
 8002a38:	af04      	add	r7, sp, #16
 8002a3a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4618      	mov	r0, r3
 8002a46:	f000 f9b2 	bl	8002dae <SDIO_GetPowerState>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d102      	bne.n	8002a56 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8002a50:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8002a54:	e0b8      	b.n	8002bc8 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a5a:	2b03      	cmp	r3, #3
 8002a5c:	d02f      	beq.n	8002abe <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	4618      	mov	r0, r3
 8002a64:	f000 fb99 	bl	800319a <SDMMC_CmdSendCID>
 8002a68:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8002a6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d001      	beq.n	8002a74 <SD_InitCard+0x40>
    {
      return errorstate;
 8002a70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a72:	e0a9      	b.n	8002bc8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	2100      	movs	r1, #0
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f000 f9dc 	bl	8002e38 <SDIO_GetResponse>
 8002a80:	4602      	mov	r2, r0
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	2104      	movs	r1, #4
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f000 f9d3 	bl	8002e38 <SDIO_GetResponse>
 8002a92:	4602      	mov	r2, r0
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	2108      	movs	r1, #8
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f000 f9ca 	bl	8002e38 <SDIO_GetResponse>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	210c      	movs	r1, #12
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f000 f9c1 	bl	8002e38 <SDIO_GetResponse>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ac2:	2b03      	cmp	r3, #3
 8002ac4:	d00d      	beq.n	8002ae2 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f107 020e 	add.w	r2, r7, #14
 8002ace:	4611      	mov	r1, r2
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f000 fb9f 	bl	8003214 <SDMMC_CmdSetRelAdd>
 8002ad6:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8002ad8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d001      	beq.n	8002ae2 <SD_InitCard+0xae>
    {
      return errorstate;
 8002ade:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ae0:	e072      	b.n	8002bc8 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ae6:	2b03      	cmp	r3, #3
 8002ae8:	d036      	beq.n	8002b58 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8002aea:	89fb      	ldrh	r3, [r7, #14]
 8002aec:	461a      	mov	r2, r3
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002afa:	041b      	lsls	r3, r3, #16
 8002afc:	4619      	mov	r1, r3
 8002afe:	4610      	mov	r0, r2
 8002b00:	f000 fb69 	bl	80031d6 <SDMMC_CmdSendCSD>
 8002b04:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8002b06:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d001      	beq.n	8002b10 <SD_InitCard+0xdc>
    {
      return errorstate;
 8002b0c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002b0e:	e05b      	b.n	8002bc8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	2100      	movs	r1, #0
 8002b16:	4618      	mov	r0, r3
 8002b18:	f000 f98e 	bl	8002e38 <SDIO_GetResponse>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	2104      	movs	r1, #4
 8002b28:	4618      	mov	r0, r3
 8002b2a:	f000 f985 	bl	8002e38 <SDIO_GetResponse>
 8002b2e:	4602      	mov	r2, r0
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2108      	movs	r1, #8
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f000 f97c 	bl	8002e38 <SDIO_GetResponse>
 8002b40:	4602      	mov	r2, r0
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	210c      	movs	r1, #12
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	f000 f973 	bl	8002e38 <SDIO_GetResponse>
 8002b52:	4602      	mov	r2, r0
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	2104      	movs	r1, #4
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f000 f96a 	bl	8002e38 <SDIO_GetResponse>
 8002b64:	4603      	mov	r3, r0
 8002b66:	0d1a      	lsrs	r2, r3, #20
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8002b6c:	f107 0310 	add.w	r3, r7, #16
 8002b70:	4619      	mov	r1, r3
 8002b72:	6878      	ldr	r0, [r7, #4]
 8002b74:	f7ff fcce 	bl	8002514 <HAL_SD_GetCardCSD>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d002      	beq.n	8002b84 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8002b7e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002b82:	e021      	b.n	8002bc8 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6819      	ldr	r1, [r3, #0]
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b8c:	041b      	lsls	r3, r3, #16
 8002b8e:	2200      	movs	r2, #0
 8002b90:	461c      	mov	r4, r3
 8002b92:	4615      	mov	r5, r2
 8002b94:	4622      	mov	r2, r4
 8002b96:	462b      	mov	r3, r5
 8002b98:	4608      	mov	r0, r1
 8002b9a:	f000 fa59 	bl	8003050 <SDMMC_CmdSelDesel>
 8002b9e:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8002ba0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d001      	beq.n	8002baa <SD_InitCard+0x176>
  {
    return errorstate;
 8002ba6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002ba8:	e00e      	b.n	8002bc8 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681d      	ldr	r5, [r3, #0]
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	466c      	mov	r4, sp
 8002bb2:	f103 0210 	add.w	r2, r3, #16
 8002bb6:	ca07      	ldmia	r2, {r0, r1, r2}
 8002bb8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002bbc:	3304      	adds	r3, #4
 8002bbe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002bc0:	4628      	mov	r0, r5
 8002bc2:	f000 f8bb 	bl	8002d3c <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8002bc6:	2300      	movs	r3, #0
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3740      	adds	r7, #64	; 0x40
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bdb0      	pop	{r4, r5, r7, pc}

08002bd0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b086      	sub	sp, #24
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	617b      	str	r3, [r7, #20]
 8002be0:	2300      	movs	r3, #0
 8002be2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4618      	mov	r0, r3
 8002bea:	f000 fa54 	bl	8003096 <SDMMC_CmdGoIdleState>
 8002bee:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d001      	beq.n	8002bfa <SD_PowerON+0x2a>
  {
    return errorstate;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	e072      	b.n	8002ce0 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f000 fa67 	bl	80030d2 <SDMMC_CmdOperCond>
 8002c04:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d00d      	beq.n	8002c28 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4618      	mov	r0, r3
 8002c18:	f000 fa3d 	bl	8003096 <SDMMC_CmdGoIdleState>
 8002c1c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d004      	beq.n	8002c2e <SD_PowerON+0x5e>
    {
      return errorstate;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	e05b      	b.n	8002ce0 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2201      	movs	r2, #1
 8002c2c:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d137      	bne.n	8002ca6 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	2100      	movs	r1, #0
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f000 fa67 	bl	8003110 <SDMMC_CmdAppCommand>
 8002c42:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d02d      	beq.n	8002ca6 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8002c4a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002c4e:	e047      	b.n	8002ce0 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	2100      	movs	r1, #0
 8002c56:	4618      	mov	r0, r3
 8002c58:	f000 fa5a 	bl	8003110 <SDMMC_CmdAppCommand>
 8002c5c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d001      	beq.n	8002c68 <SD_PowerON+0x98>
    {
      return errorstate;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	e03b      	b.n	8002ce0 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	491e      	ldr	r1, [pc, #120]	; (8002ce8 <SD_PowerON+0x118>)
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f000 fa70 	bl	8003154 <SDMMC_CmdAppOperCommand>
 8002c74:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d002      	beq.n	8002c82 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8002c7c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8002c80:	e02e      	b.n	8002ce0 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	2100      	movs	r1, #0
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f000 f8d5 	bl	8002e38 <SDIO_GetResponse>
 8002c8e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	0fdb      	lsrs	r3, r3, #31
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d101      	bne.n	8002c9c <SD_PowerON+0xcc>
 8002c98:	2301      	movs	r3, #1
 8002c9a:	e000      	b.n	8002c9e <SD_PowerON+0xce>
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	613b      	str	r3, [r7, #16]

    count++;
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	3301      	adds	r3, #1
 8002ca4:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d802      	bhi.n	8002cb6 <SD_PowerON+0xe6>
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d0cc      	beq.n	8002c50 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8002cb6:	68bb      	ldr	r3, [r7, #8]
 8002cb8:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d902      	bls.n	8002cc6 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8002cc0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002cc4:	e00c      	b.n	8002ce0 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d003      	beq.n	8002cd8 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2201      	movs	r2, #1
 8002cd4:	645a      	str	r2, [r3, #68]	; 0x44
 8002cd6:	e002      	b.n	8002cde <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8002cde:	2300      	movs	r3, #0
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3718      	adds	r7, #24
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	c1100000 	.word	0xc1100000

08002cec <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b084      	sub	sp, #16
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
 8002cf4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8002cf6:	683b      	ldr	r3, [r7, #0]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d102      	bne.n	8002d02 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8002cfc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002d00:	e018      	b.n	8002d34 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d0a:	041b      	lsls	r3, r3, #16
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	4610      	mov	r0, r2
 8002d10:	f000 faa1 	bl	8003256 <SDMMC_CmdSendStatus>
 8002d14:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d001      	beq.n	8002d20 <SD_SendStatus+0x34>
  {
    return errorstate;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	e009      	b.n	8002d34 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	2100      	movs	r1, #0
 8002d26:	4618      	mov	r0, r3
 8002d28:	f000 f886 	bl	8002e38 <SDIO_GetResponse>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8002d32:	2300      	movs	r3, #0
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	3710      	adds	r7, #16
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}

08002d3c <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8002d3c:	b084      	sub	sp, #16
 8002d3e:	b480      	push	{r7}
 8002d40:	b085      	sub	sp, #20
 8002d42:	af00      	add	r7, sp, #0
 8002d44:	6078      	str	r0, [r7, #4]
 8002d46:	f107 001c 	add.w	r0, r7, #28
 8002d4a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8002d52:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8002d54:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8002d56:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8002d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8002d5a:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8002d5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 8002d5e:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8002d60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 8002d62:	431a      	orrs	r2, r3
             Init.ClockDiv
 8002d64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8002d66:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8002d68:	68fa      	ldr	r2, [r7, #12]
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8002d76:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002d7a:	68fa      	ldr	r2, [r7, #12]
 8002d7c:	431a      	orrs	r2, r3
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8002d82:	2300      	movs	r3, #0
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3714      	adds	r7, #20
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	b004      	add	sp, #16
 8002d90:	4770      	bx	lr

08002d92 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8002d92:	b480      	push	{r7}
 8002d94:	b083      	sub	sp, #12
 8002d96:	af00      	add	r7, sp, #0
 8002d98:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2203      	movs	r2, #3
 8002d9e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8002da0:	2300      	movs	r3, #0
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	370c      	adds	r7, #12
 8002da6:	46bd      	mov	sp, r7
 8002da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dac:	4770      	bx	lr

08002dae <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8002dae:	b480      	push	{r7}
 8002db0:	b083      	sub	sp, #12
 8002db2:	af00      	add	r7, sp, #0
 8002db4:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f003 0303 	and.w	r3, r3, #3
}
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	370c      	adds	r7, #12
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc8:	4770      	bx	lr

08002dca <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8002dca:	b480      	push	{r7}
 8002dcc:	b085      	sub	sp, #20
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	6078      	str	r0, [r7, #4]
 8002dd2:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8002de8:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8002dee:	431a      	orrs	r2, r3
                       Command->CPSM);
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8002df4:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8002df6:	68fa      	ldr	r2, [r7, #12]
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	68db      	ldr	r3, [r3, #12]
 8002e00:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8002e04:	f023 030f 	bic.w	r3, r3, #15
 8002e08:	68fa      	ldr	r2, [r7, #12]
 8002e0a:	431a      	orrs	r2, r3
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8002e10:	2300      	movs	r3, #0
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	3714      	adds	r7, #20
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr

08002e1e <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8002e1e:	b480      	push	{r7}
 8002e20:	b083      	sub	sp, #12
 8002e22:	af00      	add	r7, sp, #0
 8002e24:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	691b      	ldr	r3, [r3, #16]
 8002e2a:	b2db      	uxtb	r3, r3
}
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	370c      	adds	r7, #12
 8002e30:	46bd      	mov	sp, r7
 8002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e36:	4770      	bx	lr

08002e38 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	b085      	sub	sp, #20
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
 8002e40:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	3314      	adds	r3, #20
 8002e46:	461a      	mov	r2, r3
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	4413      	add	r3, r2
 8002e4c:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
}  
 8002e52:	4618      	mov	r0, r3
 8002e54:	3714      	adds	r7, #20
 8002e56:	46bd      	mov	sp, r7
 8002e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5c:	4770      	bx	lr

08002e5e <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8002e5e:	b480      	push	{r7}
 8002e60:	b085      	sub	sp, #20
 8002e62:	af00      	add	r7, sp, #0
 8002e64:	6078      	str	r0, [r7, #4]
 8002e66:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	685a      	ldr	r2, [r3, #4]
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8002e84:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8002e8a:	431a      	orrs	r2, r3
                       Data->DPSM);
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8002e90:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8002e92:	68fa      	ldr	r2, [r7, #12]
 8002e94:	4313      	orrs	r3, r2
 8002e96:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e9c:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	431a      	orrs	r2, r3
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8002ea8:	2300      	movs	r3, #0

}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	3714      	adds	r7, #20
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr

08002eb6 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8002eb6:	b580      	push	{r7, lr}
 8002eb8:	b088      	sub	sp, #32
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	6078      	str	r0, [r7, #4]
 8002ebe:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8002ec4:	2310      	movs	r3, #16
 8002ec6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8002ec8:	2340      	movs	r3, #64	; 0x40
 8002eca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8002ed0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ed4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8002ed6:	f107 0308 	add.w	r3, r7, #8
 8002eda:	4619      	mov	r1, r3
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	f7ff ff74 	bl	8002dca <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8002ee2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ee6:	2110      	movs	r1, #16
 8002ee8:	6878      	ldr	r0, [r7, #4]
 8002eea:	f000 f9d7 	bl	800329c <SDMMC_GetCmdResp1>
 8002eee:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8002ef0:	69fb      	ldr	r3, [r7, #28]
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	3720      	adds	r7, #32
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}

08002efa <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8002efa:	b580      	push	{r7, lr}
 8002efc:	b088      	sub	sp, #32
 8002efe:	af00      	add	r7, sp, #0
 8002f00:	6078      	str	r0, [r7, #4]
 8002f02:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8002f08:	2311      	movs	r3, #17
 8002f0a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8002f0c:	2340      	movs	r3, #64	; 0x40
 8002f0e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8002f10:	2300      	movs	r3, #0
 8002f12:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8002f14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f18:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8002f1a:	f107 0308 	add.w	r3, r7, #8
 8002f1e:	4619      	mov	r1, r3
 8002f20:	6878      	ldr	r0, [r7, #4]
 8002f22:	f7ff ff52 	bl	8002dca <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8002f26:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f2a:	2111      	movs	r1, #17
 8002f2c:	6878      	ldr	r0, [r7, #4]
 8002f2e:	f000 f9b5 	bl	800329c <SDMMC_GetCmdResp1>
 8002f32:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8002f34:	69fb      	ldr	r3, [r7, #28]
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3720      	adds	r7, #32
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}

08002f3e <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8002f3e:	b580      	push	{r7, lr}
 8002f40:	b088      	sub	sp, #32
 8002f42:	af00      	add	r7, sp, #0
 8002f44:	6078      	str	r0, [r7, #4]
 8002f46:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8002f4c:	2312      	movs	r3, #18
 8002f4e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8002f50:	2340      	movs	r3, #64	; 0x40
 8002f52:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8002f54:	2300      	movs	r3, #0
 8002f56:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8002f58:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002f5c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8002f5e:	f107 0308 	add.w	r3, r7, #8
 8002f62:	4619      	mov	r1, r3
 8002f64:	6878      	ldr	r0, [r7, #4]
 8002f66:	f7ff ff30 	bl	8002dca <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8002f6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f6e:	2112      	movs	r1, #18
 8002f70:	6878      	ldr	r0, [r7, #4]
 8002f72:	f000 f993 	bl	800329c <SDMMC_GetCmdResp1>
 8002f76:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8002f78:	69fb      	ldr	r3, [r7, #28]
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3720      	adds	r7, #32
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bd80      	pop	{r7, pc}

08002f82 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8002f82:	b580      	push	{r7, lr}
 8002f84:	b088      	sub	sp, #32
 8002f86:	af00      	add	r7, sp, #0
 8002f88:	6078      	str	r0, [r7, #4]
 8002f8a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8002f90:	2318      	movs	r3, #24
 8002f92:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8002f94:	2340      	movs	r3, #64	; 0x40
 8002f96:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8002f9c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002fa0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8002fa2:	f107 0308 	add.w	r3, r7, #8
 8002fa6:	4619      	mov	r1, r3
 8002fa8:	6878      	ldr	r0, [r7, #4]
 8002faa:	f7ff ff0e 	bl	8002dca <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8002fae:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fb2:	2118      	movs	r1, #24
 8002fb4:	6878      	ldr	r0, [r7, #4]
 8002fb6:	f000 f971 	bl	800329c <SDMMC_GetCmdResp1>
 8002fba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8002fbc:	69fb      	ldr	r3, [r7, #28]
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3720      	adds	r7, #32
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}

08002fc6 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8002fc6:	b580      	push	{r7, lr}
 8002fc8:	b088      	sub	sp, #32
 8002fca:	af00      	add	r7, sp, #0
 8002fcc:	6078      	str	r0, [r7, #4]
 8002fce:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8002fd4:	2319      	movs	r3, #25
 8002fd6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8002fd8:	2340      	movs	r3, #64	; 0x40
 8002fda:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8002fe0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002fe4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8002fe6:	f107 0308 	add.w	r3, r7, #8
 8002fea:	4619      	mov	r1, r3
 8002fec:	6878      	ldr	r0, [r7, #4]
 8002fee:	f7ff feec 	bl	8002dca <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8002ff2:	f241 3288 	movw	r2, #5000	; 0x1388
 8002ff6:	2119      	movs	r1, #25
 8002ff8:	6878      	ldr	r0, [r7, #4]
 8002ffa:	f000 f94f 	bl	800329c <SDMMC_GetCmdResp1>
 8002ffe:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003000:	69fb      	ldr	r3, [r7, #28]
}
 8003002:	4618      	mov	r0, r3
 8003004:	3720      	adds	r7, #32
 8003006:	46bd      	mov	sp, r7
 8003008:	bd80      	pop	{r7, pc}
	...

0800300c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b088      	sub	sp, #32
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8003014:	2300      	movs	r3, #0
 8003016:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8003018:	230c      	movs	r3, #12
 800301a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800301c:	2340      	movs	r3, #64	; 0x40
 800301e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003020:	2300      	movs	r3, #0
 8003022:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003024:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003028:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800302a:	f107 0308 	add.w	r3, r7, #8
 800302e:	4619      	mov	r1, r3
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f7ff feca 	bl	8002dca <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8003036:	4a05      	ldr	r2, [pc, #20]	; (800304c <SDMMC_CmdStopTransfer+0x40>)
 8003038:	210c      	movs	r1, #12
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f000 f92e 	bl	800329c <SDMMC_GetCmdResp1>
 8003040:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003042:	69fb      	ldr	r3, [r7, #28]
}
 8003044:	4618      	mov	r0, r3
 8003046:	3720      	adds	r7, #32
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}
 800304c:	05f5e100 	.word	0x05f5e100

08003050 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b08a      	sub	sp, #40	; 0x28
 8003054:	af00      	add	r7, sp, #0
 8003056:	60f8      	str	r0, [r7, #12]
 8003058:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8003060:	2307      	movs	r3, #7
 8003062:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003064:	2340      	movs	r3, #64	; 0x40
 8003066:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003068:	2300      	movs	r3, #0
 800306a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800306c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003070:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003072:	f107 0310 	add.w	r3, r7, #16
 8003076:	4619      	mov	r1, r3
 8003078:	68f8      	ldr	r0, [r7, #12]
 800307a:	f7ff fea6 	bl	8002dca <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800307e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003082:	2107      	movs	r1, #7
 8003084:	68f8      	ldr	r0, [r7, #12]
 8003086:	f000 f909 	bl	800329c <SDMMC_GetCmdResp1>
 800308a:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800308c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800308e:	4618      	mov	r0, r3
 8003090:	3728      	adds	r7, #40	; 0x28
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}

08003096 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 8003096:	b580      	push	{r7, lr}
 8003098:	b088      	sub	sp, #32
 800309a:	af00      	add	r7, sp, #0
 800309c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800309e:	2300      	movs	r3, #0
 80030a0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80030a2:	2300      	movs	r3, #0
 80030a4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 80030a6:	2300      	movs	r3, #0
 80030a8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80030aa:	2300      	movs	r3, #0
 80030ac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80030ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80030b2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80030b4:	f107 0308 	add.w	r3, r7, #8
 80030b8:	4619      	mov	r1, r3
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	f7ff fe85 	bl	8002dca <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 80030c0:	6878      	ldr	r0, [r7, #4]
 80030c2:	f000 fb23 	bl	800370c <SDMMC_GetCmdError>
 80030c6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80030c8:	69fb      	ldr	r3, [r7, #28]
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	3720      	adds	r7, #32
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}

080030d2 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 80030d2:	b580      	push	{r7, lr}
 80030d4:	b088      	sub	sp, #32
 80030d6:	af00      	add	r7, sp, #0
 80030d8:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80030da:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80030de:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80030e0:	2308      	movs	r3, #8
 80030e2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80030e4:	2340      	movs	r3, #64	; 0x40
 80030e6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80030e8:	2300      	movs	r3, #0
 80030ea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80030ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80030f0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80030f2:	f107 0308 	add.w	r3, r7, #8
 80030f6:	4619      	mov	r1, r3
 80030f8:	6878      	ldr	r0, [r7, #4]
 80030fa:	f7ff fe66 	bl	8002dca <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	f000 fab6 	bl	8003670 <SDMMC_GetCmdResp7>
 8003104:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003106:	69fb      	ldr	r3, [r7, #28]
}
 8003108:	4618      	mov	r0, r3
 800310a:	3720      	adds	r7, #32
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}

08003110 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b088      	sub	sp, #32
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
 8003118:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800311e:	2337      	movs	r3, #55	; 0x37
 8003120:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003122:	2340      	movs	r3, #64	; 0x40
 8003124:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003126:	2300      	movs	r3, #0
 8003128:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800312a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800312e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003130:	f107 0308 	add.w	r3, r7, #8
 8003134:	4619      	mov	r1, r3
 8003136:	6878      	ldr	r0, [r7, #4]
 8003138:	f7ff fe47 	bl	8002dca <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800313c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003140:	2137      	movs	r1, #55	; 0x37
 8003142:	6878      	ldr	r0, [r7, #4]
 8003144:	f000 f8aa 	bl	800329c <SDMMC_GetCmdResp1>
 8003148:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800314a:	69fb      	ldr	r3, [r7, #28]
}
 800314c:	4618      	mov	r0, r3
 800314e:	3720      	adds	r7, #32
 8003150:	46bd      	mov	sp, r7
 8003152:	bd80      	pop	{r7, pc}

08003154 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b088      	sub	sp, #32
 8003158:	af00      	add	r7, sp, #0
 800315a:	6078      	str	r0, [r7, #4]
 800315c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003164:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003168:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800316a:	2329      	movs	r3, #41	; 0x29
 800316c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800316e:	2340      	movs	r3, #64	; 0x40
 8003170:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8003172:	2300      	movs	r3, #0
 8003174:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003176:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800317a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800317c:	f107 0308 	add.w	r3, r7, #8
 8003180:	4619      	mov	r1, r3
 8003182:	6878      	ldr	r0, [r7, #4]
 8003184:	f7ff fe21 	bl	8002dca <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8003188:	6878      	ldr	r0, [r7, #4]
 800318a:	f000 f9bd 	bl	8003508 <SDMMC_GetCmdResp3>
 800318e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003190:	69fb      	ldr	r3, [r7, #28]
}
 8003192:	4618      	mov	r0, r3
 8003194:	3720      	adds	r7, #32
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}

0800319a <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800319a:	b580      	push	{r7, lr}
 800319c:	b088      	sub	sp, #32
 800319e:	af00      	add	r7, sp, #0
 80031a0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80031a2:	2300      	movs	r3, #0
 80031a4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80031a6:	2302      	movs	r3, #2
 80031a8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80031aa:	23c0      	movs	r3, #192	; 0xc0
 80031ac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80031ae:	2300      	movs	r3, #0
 80031b0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80031b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80031b6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80031b8:	f107 0308 	add.w	r3, r7, #8
 80031bc:	4619      	mov	r1, r3
 80031be:	6878      	ldr	r0, [r7, #4]
 80031c0:	f7ff fe03 	bl	8002dca <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 80031c4:	6878      	ldr	r0, [r7, #4]
 80031c6:	f000 f957 	bl	8003478 <SDMMC_GetCmdResp2>
 80031ca:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80031cc:	69fb      	ldr	r3, [r7, #28]
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3720      	adds	r7, #32
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}

080031d6 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80031d6:	b580      	push	{r7, lr}
 80031d8:	b088      	sub	sp, #32
 80031da:	af00      	add	r7, sp, #0
 80031dc:	6078      	str	r0, [r7, #4]
 80031de:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80031e4:	2309      	movs	r3, #9
 80031e6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80031e8:	23c0      	movs	r3, #192	; 0xc0
 80031ea:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80031ec:	2300      	movs	r3, #0
 80031ee:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80031f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80031f4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80031f6:	f107 0308 	add.w	r3, r7, #8
 80031fa:	4619      	mov	r1, r3
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	f7ff fde4 	bl	8002dca <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	f000 f938 	bl	8003478 <SDMMC_GetCmdResp2>
 8003208:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800320a:	69fb      	ldr	r3, [r7, #28]
}
 800320c:	4618      	mov	r0, r3
 800320e:	3720      	adds	r7, #32
 8003210:	46bd      	mov	sp, r7
 8003212:	bd80      	pop	{r7, pc}

08003214 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b088      	sub	sp, #32
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
 800321c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800321e:	2300      	movs	r3, #0
 8003220:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8003222:	2303      	movs	r3, #3
 8003224:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003226:	2340      	movs	r3, #64	; 0x40
 8003228:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800322a:	2300      	movs	r3, #0
 800322c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800322e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003232:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003234:	f107 0308 	add.w	r3, r7, #8
 8003238:	4619      	mov	r1, r3
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	f7ff fdc5 	bl	8002dca <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8003240:	683a      	ldr	r2, [r7, #0]
 8003242:	2103      	movs	r1, #3
 8003244:	6878      	ldr	r0, [r7, #4]
 8003246:	f000 f99d 	bl	8003584 <SDMMC_GetCmdResp6>
 800324a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800324c:	69fb      	ldr	r3, [r7, #28]
}
 800324e:	4618      	mov	r0, r3
 8003250:	3720      	adds	r7, #32
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}

08003256 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8003256:	b580      	push	{r7, lr}
 8003258:	b088      	sub	sp, #32
 800325a:	af00      	add	r7, sp, #0
 800325c:	6078      	str	r0, [r7, #4]
 800325e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8003264:	230d      	movs	r3, #13
 8003266:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8003268:	2340      	movs	r3, #64	; 0x40
 800326a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800326c:	2300      	movs	r3, #0
 800326e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8003270:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003274:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8003276:	f107 0308 	add.w	r3, r7, #8
 800327a:	4619      	mov	r1, r3
 800327c:	6878      	ldr	r0, [r7, #4]
 800327e:	f7ff fda4 	bl	8002dca <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8003282:	f241 3288 	movw	r2, #5000	; 0x1388
 8003286:	210d      	movs	r1, #13
 8003288:	6878      	ldr	r0, [r7, #4]
 800328a:	f000 f807 	bl	800329c <SDMMC_GetCmdResp1>
 800328e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8003290:	69fb      	ldr	r3, [r7, #28]
}
 8003292:	4618      	mov	r0, r3
 8003294:	3720      	adds	r7, #32
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}
	...

0800329c <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b088      	sub	sp, #32
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	60f8      	str	r0, [r7, #12]
 80032a4:	460b      	mov	r3, r1
 80032a6:	607a      	str	r2, [r7, #4]
 80032a8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80032aa:	4b70      	ldr	r3, [pc, #448]	; (800346c <SDMMC_GetCmdResp1+0x1d0>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	4a70      	ldr	r2, [pc, #448]	; (8003470 <SDMMC_GetCmdResp1+0x1d4>)
 80032b0:	fba2 2303 	umull	r2, r3, r2, r3
 80032b4:	0a5a      	lsrs	r2, r3, #9
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	fb02 f303 	mul.w	r3, r2, r3
 80032bc:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80032be:	69fb      	ldr	r3, [r7, #28]
 80032c0:	1e5a      	subs	r2, r3, #1
 80032c2:	61fa      	str	r2, [r7, #28]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d102      	bne.n	80032ce <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 80032c8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80032cc:	e0c9      	b.n	8003462 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032d2:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80032d4:	69bb      	ldr	r3, [r7, #24]
 80032d6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d0ef      	beq.n	80032be <SDMMC_GetCmdResp1+0x22>
 80032de:	69bb      	ldr	r3, [r7, #24]
 80032e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d1ea      	bne.n	80032be <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032ec:	f003 0304 	and.w	r3, r3, #4
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d004      	beq.n	80032fe <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2204      	movs	r2, #4
 80032f8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80032fa:	2304      	movs	r3, #4
 80032fc:	e0b1      	b.n	8003462 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003302:	f003 0301 	and.w	r3, r3, #1
 8003306:	2b00      	cmp	r3, #0
 8003308:	d004      	beq.n	8003314 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	2201      	movs	r2, #1
 800330e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8003310:	2301      	movs	r3, #1
 8003312:	e0a6      	b.n	8003462 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	22c5      	movs	r2, #197	; 0xc5
 8003318:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800331a:	68f8      	ldr	r0, [r7, #12]
 800331c:	f7ff fd7f 	bl	8002e1e <SDIO_GetCommandResponse>
 8003320:	4603      	mov	r3, r0
 8003322:	461a      	mov	r2, r3
 8003324:	7afb      	ldrb	r3, [r7, #11]
 8003326:	4293      	cmp	r3, r2
 8003328:	d001      	beq.n	800332e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800332a:	2301      	movs	r3, #1
 800332c:	e099      	b.n	8003462 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800332e:	2100      	movs	r1, #0
 8003330:	68f8      	ldr	r0, [r7, #12]
 8003332:	f7ff fd81 	bl	8002e38 <SDIO_GetResponse>
 8003336:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8003338:	697a      	ldr	r2, [r7, #20]
 800333a:	4b4e      	ldr	r3, [pc, #312]	; (8003474 <SDMMC_GetCmdResp1+0x1d8>)
 800333c:	4013      	ands	r3, r2
 800333e:	2b00      	cmp	r3, #0
 8003340:	d101      	bne.n	8003346 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8003342:	2300      	movs	r3, #0
 8003344:	e08d      	b.n	8003462 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	2b00      	cmp	r3, #0
 800334a:	da02      	bge.n	8003352 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800334c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003350:	e087      	b.n	8003462 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8003352:	697b      	ldr	r3, [r7, #20]
 8003354:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003358:	2b00      	cmp	r3, #0
 800335a:	d001      	beq.n	8003360 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800335c:	2340      	movs	r3, #64	; 0x40
 800335e:	e080      	b.n	8003462 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003366:	2b00      	cmp	r3, #0
 8003368:	d001      	beq.n	800336e <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800336a:	2380      	movs	r3, #128	; 0x80
 800336c:	e079      	b.n	8003462 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003374:	2b00      	cmp	r3, #0
 8003376:	d002      	beq.n	800337e <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8003378:	f44f 7380 	mov.w	r3, #256	; 0x100
 800337c:	e071      	b.n	8003462 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003384:	2b00      	cmp	r3, #0
 8003386:	d002      	beq.n	800338e <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8003388:	f44f 7300 	mov.w	r3, #512	; 0x200
 800338c:	e069      	b.n	8003462 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003394:	2b00      	cmp	r3, #0
 8003396:	d002      	beq.n	800339e <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8003398:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800339c:	e061      	b.n	8003462 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d002      	beq.n	80033ae <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80033a8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80033ac:	e059      	b.n	8003462 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d002      	beq.n	80033be <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80033b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033bc:	e051      	b.n	8003462 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d002      	beq.n	80033ce <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80033c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80033cc:	e049      	b.n	8003462 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d002      	beq.n	80033de <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80033d8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80033dc:	e041      	b.n	8003462 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d002      	beq.n	80033ee <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 80033e8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80033ec:	e039      	b.n	8003462 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d002      	beq.n	80033fe <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 80033f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80033fc:	e031      	b.n	8003462 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003404:	2b00      	cmp	r3, #0
 8003406:	d002      	beq.n	800340e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8003408:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800340c:	e029      	b.n	8003462 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800340e:	697b      	ldr	r3, [r7, #20]
 8003410:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003414:	2b00      	cmp	r3, #0
 8003416:	d002      	beq.n	800341e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8003418:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800341c:	e021      	b.n	8003462 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003424:	2b00      	cmp	r3, #0
 8003426:	d002      	beq.n	800342e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8003428:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800342c:	e019      	b.n	8003462 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800342e:	697b      	ldr	r3, [r7, #20]
 8003430:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003434:	2b00      	cmp	r3, #0
 8003436:	d002      	beq.n	800343e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8003438:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800343c:	e011      	b.n	8003462 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003444:	2b00      	cmp	r3, #0
 8003446:	d002      	beq.n	800344e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8003448:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800344c:	e009      	b.n	8003462 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	f003 0308 	and.w	r3, r3, #8
 8003454:	2b00      	cmp	r3, #0
 8003456:	d002      	beq.n	800345e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8003458:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800345c:	e001      	b.n	8003462 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800345e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8003462:	4618      	mov	r0, r3
 8003464:	3720      	adds	r7, #32
 8003466:	46bd      	mov	sp, r7
 8003468:	bd80      	pop	{r7, pc}
 800346a:	bf00      	nop
 800346c:	20000000 	.word	0x20000000
 8003470:	10624dd3 	.word	0x10624dd3
 8003474:	fdffe008 	.word	0xfdffe008

08003478 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8003478:	b480      	push	{r7}
 800347a:	b085      	sub	sp, #20
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8003480:	4b1f      	ldr	r3, [pc, #124]	; (8003500 <SDMMC_GetCmdResp2+0x88>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a1f      	ldr	r2, [pc, #124]	; (8003504 <SDMMC_GetCmdResp2+0x8c>)
 8003486:	fba2 2303 	umull	r2, r3, r2, r3
 800348a:	0a5b      	lsrs	r3, r3, #9
 800348c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003490:	fb02 f303 	mul.w	r3, r2, r3
 8003494:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	1e5a      	subs	r2, r3, #1
 800349a:	60fa      	str	r2, [r7, #12]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d102      	bne.n	80034a6 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80034a0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80034a4:	e026      	b.n	80034f4 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034aa:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d0ef      	beq.n	8003496 <SDMMC_GetCmdResp2+0x1e>
 80034b6:	68bb      	ldr	r3, [r7, #8]
 80034b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d1ea      	bne.n	8003496 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034c4:	f003 0304 	and.w	r3, r3, #4
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d004      	beq.n	80034d6 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2204      	movs	r2, #4
 80034d0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80034d2:	2304      	movs	r3, #4
 80034d4:	e00e      	b.n	80034f4 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034da:	f003 0301 	and.w	r3, r3, #1
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d004      	beq.n	80034ec <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2201      	movs	r2, #1
 80034e6:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80034e8:	2301      	movs	r3, #1
 80034ea:	e003      	b.n	80034f4 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	22c5      	movs	r2, #197	; 0xc5
 80034f0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80034f2:	2300      	movs	r3, #0
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	3714      	adds	r7, #20
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr
 8003500:	20000000 	.word	0x20000000
 8003504:	10624dd3 	.word	0x10624dd3

08003508 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8003508:	b480      	push	{r7}
 800350a:	b085      	sub	sp, #20
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8003510:	4b1a      	ldr	r3, [pc, #104]	; (800357c <SDMMC_GetCmdResp3+0x74>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a1a      	ldr	r2, [pc, #104]	; (8003580 <SDMMC_GetCmdResp3+0x78>)
 8003516:	fba2 2303 	umull	r2, r3, r2, r3
 800351a:	0a5b      	lsrs	r3, r3, #9
 800351c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003520:	fb02 f303 	mul.w	r3, r2, r3
 8003524:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	1e5a      	subs	r2, r3, #1
 800352a:	60fa      	str	r2, [r7, #12]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d102      	bne.n	8003536 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8003530:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003534:	e01b      	b.n	800356e <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800353a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8003542:	2b00      	cmp	r3, #0
 8003544:	d0ef      	beq.n	8003526 <SDMMC_GetCmdResp3+0x1e>
 8003546:	68bb      	ldr	r3, [r7, #8]
 8003548:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800354c:	2b00      	cmp	r3, #0
 800354e:	d1ea      	bne.n	8003526 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003554:	f003 0304 	and.w	r3, r3, #4
 8003558:	2b00      	cmp	r3, #0
 800355a:	d004      	beq.n	8003566 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2204      	movs	r2, #4
 8003560:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8003562:	2304      	movs	r3, #4
 8003564:	e003      	b.n	800356e <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	22c5      	movs	r2, #197	; 0xc5
 800356a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800356c:	2300      	movs	r3, #0
}
 800356e:	4618      	mov	r0, r3
 8003570:	3714      	adds	r7, #20
 8003572:	46bd      	mov	sp, r7
 8003574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003578:	4770      	bx	lr
 800357a:	bf00      	nop
 800357c:	20000000 	.word	0x20000000
 8003580:	10624dd3 	.word	0x10624dd3

08003584 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b088      	sub	sp, #32
 8003588:	af00      	add	r7, sp, #0
 800358a:	60f8      	str	r0, [r7, #12]
 800358c:	460b      	mov	r3, r1
 800358e:	607a      	str	r2, [r7, #4]
 8003590:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8003592:	4b35      	ldr	r3, [pc, #212]	; (8003668 <SDMMC_GetCmdResp6+0xe4>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4a35      	ldr	r2, [pc, #212]	; (800366c <SDMMC_GetCmdResp6+0xe8>)
 8003598:	fba2 2303 	umull	r2, r3, r2, r3
 800359c:	0a5b      	lsrs	r3, r3, #9
 800359e:	f241 3288 	movw	r2, #5000	; 0x1388
 80035a2:	fb02 f303 	mul.w	r3, r2, r3
 80035a6:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80035a8:	69fb      	ldr	r3, [r7, #28]
 80035aa:	1e5a      	subs	r2, r3, #1
 80035ac:	61fa      	str	r2, [r7, #28]
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d102      	bne.n	80035b8 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 80035b2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80035b6:	e052      	b.n	800365e <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035bc:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80035be:	69bb      	ldr	r3, [r7, #24]
 80035c0:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d0ef      	beq.n	80035a8 <SDMMC_GetCmdResp6+0x24>
 80035c8:	69bb      	ldr	r3, [r7, #24]
 80035ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d1ea      	bne.n	80035a8 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035d6:	f003 0304 	and.w	r3, r3, #4
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d004      	beq.n	80035e8 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	2204      	movs	r2, #4
 80035e2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80035e4:	2304      	movs	r3, #4
 80035e6:	e03a      	b.n	800365e <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035ec:	f003 0301 	and.w	r3, r3, #1
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d004      	beq.n	80035fe <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	2201      	movs	r2, #1
 80035f8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80035fa:	2301      	movs	r3, #1
 80035fc:	e02f      	b.n	800365e <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80035fe:	68f8      	ldr	r0, [r7, #12]
 8003600:	f7ff fc0d 	bl	8002e1e <SDIO_GetCommandResponse>
 8003604:	4603      	mov	r3, r0
 8003606:	461a      	mov	r2, r3
 8003608:	7afb      	ldrb	r3, [r7, #11]
 800360a:	4293      	cmp	r3, r2
 800360c:	d001      	beq.n	8003612 <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800360e:	2301      	movs	r3, #1
 8003610:	e025      	b.n	800365e <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	22c5      	movs	r2, #197	; 0xc5
 8003616:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8003618:	2100      	movs	r1, #0
 800361a:	68f8      	ldr	r0, [r7, #12]
 800361c:	f7ff fc0c 	bl	8002e38 <SDIO_GetResponse>
 8003620:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8003628:	2b00      	cmp	r3, #0
 800362a:	d106      	bne.n	800363a <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	0c1b      	lsrs	r3, r3, #16
 8003630:	b29a      	uxth	r2, r3
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8003636:	2300      	movs	r3, #0
 8003638:	e011      	b.n	800365e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003640:	2b00      	cmp	r3, #0
 8003642:	d002      	beq.n	800364a <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8003644:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003648:	e009      	b.n	800365e <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800364a:	697b      	ldr	r3, [r7, #20]
 800364c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003650:	2b00      	cmp	r3, #0
 8003652:	d002      	beq.n	800365a <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8003654:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003658:	e001      	b.n	800365e <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800365a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800365e:	4618      	mov	r0, r3
 8003660:	3720      	adds	r7, #32
 8003662:	46bd      	mov	sp, r7
 8003664:	bd80      	pop	{r7, pc}
 8003666:	bf00      	nop
 8003668:	20000000 	.word	0x20000000
 800366c:	10624dd3 	.word	0x10624dd3

08003670 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8003670:	b480      	push	{r7}
 8003672:	b085      	sub	sp, #20
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8003678:	4b22      	ldr	r3, [pc, #136]	; (8003704 <SDMMC_GetCmdResp7+0x94>)
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a22      	ldr	r2, [pc, #136]	; (8003708 <SDMMC_GetCmdResp7+0x98>)
 800367e:	fba2 2303 	umull	r2, r3, r2, r3
 8003682:	0a5b      	lsrs	r3, r3, #9
 8003684:	f241 3288 	movw	r2, #5000	; 0x1388
 8003688:	fb02 f303 	mul.w	r3, r2, r3
 800368c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	1e5a      	subs	r2, r3, #1
 8003692:	60fa      	str	r2, [r7, #12]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d102      	bne.n	800369e <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8003698:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800369c:	e02c      	b.n	80036f8 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036a2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d0ef      	beq.n	800368e <SDMMC_GetCmdResp7+0x1e>
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d1ea      	bne.n	800368e <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036bc:	f003 0304 	and.w	r3, r3, #4
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d004      	beq.n	80036ce <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2204      	movs	r2, #4
 80036c8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80036ca:	2304      	movs	r3, #4
 80036cc:	e014      	b.n	80036f8 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036d2:	f003 0301 	and.w	r3, r3, #1
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d004      	beq.n	80036e4 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2201      	movs	r2, #1
 80036de:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80036e0:	2301      	movs	r3, #1
 80036e2:	e009      	b.n	80036f8 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d002      	beq.n	80036f6 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2240      	movs	r2, #64	; 0x40
 80036f4:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80036f6:	2300      	movs	r3, #0
  
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3714      	adds	r7, #20
 80036fc:	46bd      	mov	sp, r7
 80036fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003702:	4770      	bx	lr
 8003704:	20000000 	.word	0x20000000
 8003708:	10624dd3 	.word	0x10624dd3

0800370c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800370c:	b480      	push	{r7}
 800370e:	b085      	sub	sp, #20
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8003714:	4b11      	ldr	r3, [pc, #68]	; (800375c <SDMMC_GetCmdError+0x50>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a11      	ldr	r2, [pc, #68]	; (8003760 <SDMMC_GetCmdError+0x54>)
 800371a:	fba2 2303 	umull	r2, r3, r2, r3
 800371e:	0a5b      	lsrs	r3, r3, #9
 8003720:	f241 3288 	movw	r2, #5000	; 0x1388
 8003724:	fb02 f303 	mul.w	r3, r2, r3
 8003728:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	1e5a      	subs	r2, r3, #1
 800372e:	60fa      	str	r2, [r7, #12]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d102      	bne.n	800373a <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8003734:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003738:	e009      	b.n	800374e <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800373e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003742:	2b00      	cmp	r3, #0
 8003744:	d0f1      	beq.n	800372a <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	22c5      	movs	r2, #197	; 0xc5
 800374a:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800374c:	2300      	movs	r3, #0
}
 800374e:	4618      	mov	r0, r3
 8003750:	3714      	adds	r7, #20
 8003752:	46bd      	mov	sp, r7
 8003754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003758:	4770      	bx	lr
 800375a:	bf00      	nop
 800375c:	20000000 	.word	0x20000000
 8003760:	10624dd3 	.word	0x10624dd3

08003764 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8003768:	4904      	ldr	r1, [pc, #16]	; (800377c <MX_FATFS_Init+0x18>)
 800376a:	4805      	ldr	r0, [pc, #20]	; (8003780 <MX_FATFS_Init+0x1c>)
 800376c:	f002 fcbc 	bl	80060e8 <FATFS_LinkDriver>
 8003770:	4603      	mov	r3, r0
 8003772:	461a      	mov	r2, r3
 8003774:	4b03      	ldr	r3, [pc, #12]	; (8003784 <MX_FATFS_Init+0x20>)
 8003776:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8003778:	bf00      	nop
 800377a:	bd80      	pop	{r7, pc}
 800377c:	200006ac 	.word	0x200006ac
 8003780:	080061f0 	.word	0x080061f0
 8003784:	200006a8 	.word	0x200006a8

08003788 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8003788:	b480      	push	{r7}
 800378a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800378c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800378e:	4618      	mov	r0, r3
 8003790:	46bd      	mov	sp, r7
 8003792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003796:	4770      	bx	lr

08003798 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b082      	sub	sp, #8
 800379c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800379e:	2300      	movs	r3, #0
 80037a0:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 80037a2:	f000 f86d 	bl	8003880 <BSP_SD_IsDetected>
 80037a6:	4603      	mov	r3, r0
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d001      	beq.n	80037b0 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 80037ac:	2301      	movs	r3, #1
 80037ae:	e005      	b.n	80037bc <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 80037b0:	4804      	ldr	r0, [pc, #16]	; (80037c4 <BSP_SD_Init+0x2c>)
 80037b2:	f7fe fc2d 	bl	8002010 <HAL_SD_Init>
 80037b6:	4603      	mov	r3, r0
 80037b8:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 80037ba:	79fb      	ldrb	r3, [r7, #7]
}
 80037bc:	4618      	mov	r0, r3
 80037be:	3708      	adds	r7, #8
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	20000028 	.word	0x20000028

080037c8 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b086      	sub	sp, #24
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	60f8      	str	r0, [r7, #12]
 80037d0:	60b9      	str	r1, [r7, #8]
 80037d2:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 80037d4:	2300      	movs	r3, #0
 80037d6:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	68ba      	ldr	r2, [r7, #8]
 80037dc:	68f9      	ldr	r1, [r7, #12]
 80037de:	4806      	ldr	r0, [pc, #24]	; (80037f8 <BSP_SD_ReadBlocks_DMA+0x30>)
 80037e0:	f7fe fcc6 	bl	8002170 <HAL_SD_ReadBlocks_DMA>
 80037e4:	4603      	mov	r3, r0
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d001      	beq.n	80037ee <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80037ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	3718      	adds	r7, #24
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}
 80037f8:	20000028 	.word	0x20000028

080037fc <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b086      	sub	sp, #24
 8003800:	af00      	add	r7, sp, #0
 8003802:	60f8      	str	r0, [r7, #12]
 8003804:	60b9      	str	r1, [r7, #8]
 8003806:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 8003808:	2300      	movs	r3, #0
 800380a:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	68ba      	ldr	r2, [r7, #8]
 8003810:	68f9      	ldr	r1, [r7, #12]
 8003812:	4806      	ldr	r0, [pc, #24]	; (800382c <BSP_SD_WriteBlocks_DMA+0x30>)
 8003814:	f7fe fd8e 	bl	8002334 <HAL_SD_WriteBlocks_DMA>
 8003818:	4603      	mov	r3, r0
 800381a:	2b00      	cmp	r3, #0
 800381c:	d001      	beq.n	8003822 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8003822:	7dfb      	ldrb	r3, [r7, #23]
}
 8003824:	4618      	mov	r0, r3
 8003826:	3718      	adds	r7, #24
 8003828:	46bd      	mov	sp, r7
 800382a:	bd80      	pop	{r7, pc}
 800382c:	20000028 	.word	0x20000028

08003830 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8003834:	4805      	ldr	r0, [pc, #20]	; (800384c <BSP_SD_GetCardState+0x1c>)
 8003836:	f7ff f83d 	bl	80028b4 <HAL_SD_GetCardState>
 800383a:	4603      	mov	r3, r0
 800383c:	2b04      	cmp	r3, #4
 800383e:	bf14      	ite	ne
 8003840:	2301      	movne	r3, #1
 8003842:	2300      	moveq	r3, #0
 8003844:	b2db      	uxtb	r3, r3
}
 8003846:	4618      	mov	r0, r3
 8003848:	bd80      	pop	{r7, pc}
 800384a:	bf00      	nop
 800384c:	20000028 	.word	0x20000028

08003850 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b082      	sub	sp, #8
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8003858:	6879      	ldr	r1, [r7, #4]
 800385a:	4803      	ldr	r0, [pc, #12]	; (8003868 <BSP_SD_GetCardInfo+0x18>)
 800385c:	f7fe fffe 	bl	800285c <HAL_SD_GetCardInfo>
}
 8003860:	bf00      	nop
 8003862:	3708      	adds	r7, #8
 8003864:	46bd      	mov	sp, r7
 8003866:	bd80      	pop	{r7, pc}
 8003868:	20000028 	.word	0x20000028

0800386c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b082      	sub	sp, #8
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8003874:	f000 f97a 	bl	8003b6c <BSP_SD_ReadCpltCallback>
}
 8003878:	bf00      	nop
 800387a:	3708      	adds	r7, #8
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}

08003880 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8003880:	b480      	push	{r7}
 8003882:	b083      	sub	sp, #12
 8003884:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8003886:	2301      	movs	r3, #1
 8003888:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800388a:	79fb      	ldrb	r3, [r7, #7]
 800388c:	b2db      	uxtb	r3, r3
}
 800388e:	4618      	mov	r0, r3
 8003890:	370c      	adds	r7, #12
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr

0800389a <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800389a:	b580      	push	{r7, lr}
 800389c:	b084      	sub	sp, #16
 800389e:	af00      	add	r7, sp, #0
 80038a0:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 80038a2:	f7fd f937 	bl	8000b14 <HAL_GetTick>
 80038a6:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 80038a8:	e006      	b.n	80038b8 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80038aa:	f7ff ffc1 	bl	8003830 <BSP_SD_GetCardState>
 80038ae:	4603      	mov	r3, r0
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d101      	bne.n	80038b8 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 80038b4:	2300      	movs	r3, #0
 80038b6:	e009      	b.n	80038cc <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 80038b8:	f7fd f92c 	bl	8000b14 <HAL_GetTick>
 80038bc:	4602      	mov	r2, r0
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	1ad3      	subs	r3, r2, r3
 80038c2:	687a      	ldr	r2, [r7, #4]
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d8f0      	bhi.n	80038aa <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 80038c8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80038cc:	4618      	mov	r0, r3
 80038ce:	3710      	adds	r7, #16
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}

080038d4 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b082      	sub	sp, #8
 80038d8:	af00      	add	r7, sp, #0
 80038da:	4603      	mov	r3, r0
 80038dc:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80038de:	4b0b      	ldr	r3, [pc, #44]	; (800390c <SD_CheckStatus+0x38>)
 80038e0:	2201      	movs	r2, #1
 80038e2:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 80038e4:	f7ff ffa4 	bl	8003830 <BSP_SD_GetCardState>
 80038e8:	4603      	mov	r3, r0
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d107      	bne.n	80038fe <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80038ee:	4b07      	ldr	r3, [pc, #28]	; (800390c <SD_CheckStatus+0x38>)
 80038f0:	781b      	ldrb	r3, [r3, #0]
 80038f2:	b2db      	uxtb	r3, r3
 80038f4:	f023 0301 	bic.w	r3, r3, #1
 80038f8:	b2da      	uxtb	r2, r3
 80038fa:	4b04      	ldr	r3, [pc, #16]	; (800390c <SD_CheckStatus+0x38>)
 80038fc:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80038fe:	4b03      	ldr	r3, [pc, #12]	; (800390c <SD_CheckStatus+0x38>)
 8003900:	781b      	ldrb	r3, [r3, #0]
 8003902:	b2db      	uxtb	r3, r3
}
 8003904:	4618      	mov	r0, r3
 8003906:	3708      	adds	r7, #8
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}
 800390c:	20000009 	.word	0x20000009

08003910 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b082      	sub	sp, #8
 8003914:	af00      	add	r7, sp, #0
 8003916:	4603      	mov	r3, r0
 8003918:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800391a:	f7ff ff3d 	bl	8003798 <BSP_SD_Init>
 800391e:	4603      	mov	r3, r0
 8003920:	2b00      	cmp	r3, #0
 8003922:	d107      	bne.n	8003934 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 8003924:	79fb      	ldrb	r3, [r7, #7]
 8003926:	4618      	mov	r0, r3
 8003928:	f7ff ffd4 	bl	80038d4 <SD_CheckStatus>
 800392c:	4603      	mov	r3, r0
 800392e:	461a      	mov	r2, r3
 8003930:	4b04      	ldr	r3, [pc, #16]	; (8003944 <SD_initialize+0x34>)
 8003932:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8003934:	4b03      	ldr	r3, [pc, #12]	; (8003944 <SD_initialize+0x34>)
 8003936:	781b      	ldrb	r3, [r3, #0]
 8003938:	b2db      	uxtb	r3, r3
}
 800393a:	4618      	mov	r0, r3
 800393c:	3708      	adds	r7, #8
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}
 8003942:	bf00      	nop
 8003944:	20000009 	.word	0x20000009

08003948 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b082      	sub	sp, #8
 800394c:	af00      	add	r7, sp, #0
 800394e:	4603      	mov	r3, r0
 8003950:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8003952:	79fb      	ldrb	r3, [r7, #7]
 8003954:	4618      	mov	r0, r3
 8003956:	f7ff ffbd 	bl	80038d4 <SD_CheckStatus>
 800395a:	4603      	mov	r3, r0
}
 800395c:	4618      	mov	r0, r3
 800395e:	3708      	adds	r7, #8
 8003960:	46bd      	mov	sp, r7
 8003962:	bd80      	pop	{r7, pc}

08003964 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b086      	sub	sp, #24
 8003968:	af00      	add	r7, sp, #0
 800396a:	60b9      	str	r1, [r7, #8]
 800396c:	607a      	str	r2, [r7, #4]
 800396e:	603b      	str	r3, [r7, #0]
 8003970:	4603      	mov	r3, r0
 8003972:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8003978:	f247 5030 	movw	r0, #30000	; 0x7530
 800397c:	f7ff ff8d 	bl	800389a <SD_CheckStatusWithTimeout>
 8003980:	4603      	mov	r3, r0
 8003982:	2b00      	cmp	r3, #0
 8003984:	da01      	bge.n	800398a <SD_read+0x26>
  {
    return res;
 8003986:	7dfb      	ldrb	r3, [r7, #23]
 8003988:	e03b      	b.n	8003a02 <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800398a:	683a      	ldr	r2, [r7, #0]
 800398c:	6879      	ldr	r1, [r7, #4]
 800398e:	68b8      	ldr	r0, [r7, #8]
 8003990:	f7ff ff1a 	bl	80037c8 <BSP_SD_ReadBlocks_DMA>
 8003994:	4603      	mov	r3, r0
 8003996:	2b00      	cmp	r3, #0
 8003998:	d132      	bne.n	8003a00 <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800399a:	4b1c      	ldr	r3, [pc, #112]	; (8003a0c <SD_read+0xa8>)
 800399c:	2200      	movs	r2, #0
 800399e:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 80039a0:	f7fd f8b8 	bl	8000b14 <HAL_GetTick>
 80039a4:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 80039a6:	bf00      	nop
 80039a8:	4b18      	ldr	r3, [pc, #96]	; (8003a0c <SD_read+0xa8>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d108      	bne.n	80039c2 <SD_read+0x5e>
 80039b0:	f7fd f8b0 	bl	8000b14 <HAL_GetTick>
 80039b4:	4602      	mov	r2, r0
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	1ad3      	subs	r3, r2, r3
 80039ba:	f247 522f 	movw	r2, #29999	; 0x752f
 80039be:	4293      	cmp	r3, r2
 80039c0:	d9f2      	bls.n	80039a8 <SD_read+0x44>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 80039c2:	4b12      	ldr	r3, [pc, #72]	; (8003a0c <SD_read+0xa8>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d102      	bne.n	80039d0 <SD_read+0x6c>
      {
        res = RES_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	75fb      	strb	r3, [r7, #23]
 80039ce:	e017      	b.n	8003a00 <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 80039d0:	4b0e      	ldr	r3, [pc, #56]	; (8003a0c <SD_read+0xa8>)
 80039d2:	2200      	movs	r2, #0
 80039d4:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 80039d6:	f7fd f89d 	bl	8000b14 <HAL_GetTick>
 80039da:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80039dc:	e007      	b.n	80039ee <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80039de:	f7ff ff27 	bl	8003830 <BSP_SD_GetCardState>
 80039e2:	4603      	mov	r3, r0
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d102      	bne.n	80039ee <SD_read+0x8a>
          {
            res = RES_OK;
 80039e8:	2300      	movs	r3, #0
 80039ea:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 80039ec:	e008      	b.n	8003a00 <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 80039ee:	f7fd f891 	bl	8000b14 <HAL_GetTick>
 80039f2:	4602      	mov	r2, r0
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	1ad3      	subs	r3, r2, r3
 80039f8:	f247 522f 	movw	r2, #29999	; 0x752f
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d9ee      	bls.n	80039de <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 8003a00:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3718      	adds	r7, #24
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}
 8003a0a:	bf00      	nop
 8003a0c:	200006b4 	.word	0x200006b4

08003a10 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b086      	sub	sp, #24
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	60b9      	str	r1, [r7, #8]
 8003a18:	607a      	str	r2, [r7, #4]
 8003a1a:	603b      	str	r3, [r7, #0]
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 8003a24:	4b24      	ldr	r3, [pc, #144]	; (8003ab8 <SD_write+0xa8>)
 8003a26:	2200      	movs	r2, #0
 8003a28:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8003a2a:	f247 5030 	movw	r0, #30000	; 0x7530
 8003a2e:	f7ff ff34 	bl	800389a <SD_CheckStatusWithTimeout>
 8003a32:	4603      	mov	r3, r0
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	da01      	bge.n	8003a3c <SD_write+0x2c>
  {
    return res;
 8003a38:	7dfb      	ldrb	r3, [r7, #23]
 8003a3a:	e038      	b.n	8003aae <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 8003a3c:	683a      	ldr	r2, [r7, #0]
 8003a3e:	6879      	ldr	r1, [r7, #4]
 8003a40:	68b8      	ldr	r0, [r7, #8]
 8003a42:	f7ff fedb 	bl	80037fc <BSP_SD_WriteBlocks_DMA>
 8003a46:	4603      	mov	r3, r0
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d12f      	bne.n	8003aac <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 8003a4c:	f7fd f862 	bl	8000b14 <HAL_GetTick>
 8003a50:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 8003a52:	bf00      	nop
 8003a54:	4b18      	ldr	r3, [pc, #96]	; (8003ab8 <SD_write+0xa8>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d108      	bne.n	8003a6e <SD_write+0x5e>
 8003a5c:	f7fd f85a 	bl	8000b14 <HAL_GetTick>
 8003a60:	4602      	mov	r2, r0
 8003a62:	693b      	ldr	r3, [r7, #16]
 8003a64:	1ad3      	subs	r3, r2, r3
 8003a66:	f247 522f 	movw	r2, #29999	; 0x752f
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d9f2      	bls.n	8003a54 <SD_write+0x44>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 8003a6e:	4b12      	ldr	r3, [pc, #72]	; (8003ab8 <SD_write+0xa8>)
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d102      	bne.n	8003a7c <SD_write+0x6c>
      {
        res = RES_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	75fb      	strb	r3, [r7, #23]
 8003a7a:	e017      	b.n	8003aac <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 8003a7c:	4b0e      	ldr	r3, [pc, #56]	; (8003ab8 <SD_write+0xa8>)
 8003a7e:	2200      	movs	r2, #0
 8003a80:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 8003a82:	f7fd f847 	bl	8000b14 <HAL_GetTick>
 8003a86:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8003a88:	e007      	b.n	8003a9a <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8003a8a:	f7ff fed1 	bl	8003830 <BSP_SD_GetCardState>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d102      	bne.n	8003a9a <SD_write+0x8a>
          {
            res = RES_OK;
 8003a94:	2300      	movs	r3, #0
 8003a96:	75fb      	strb	r3, [r7, #23]
            break;
 8003a98:	e008      	b.n	8003aac <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 8003a9a:	f7fd f83b 	bl	8000b14 <HAL_GetTick>
 8003a9e:	4602      	mov	r2, r0
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	1ad3      	subs	r3, r2, r3
 8003aa4:	f247 522f 	movw	r2, #29999	; 0x752f
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d9ee      	bls.n	8003a8a <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 8003aac:	7dfb      	ldrb	r3, [r7, #23]
}
 8003aae:	4618      	mov	r0, r3
 8003ab0:	3718      	adds	r7, #24
 8003ab2:	46bd      	mov	sp, r7
 8003ab4:	bd80      	pop	{r7, pc}
 8003ab6:	bf00      	nop
 8003ab8:	200006b0 	.word	0x200006b0

08003abc <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b08c      	sub	sp, #48	; 0x30
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	603a      	str	r2, [r7, #0]
 8003ac6:	71fb      	strb	r3, [r7, #7]
 8003ac8:	460b      	mov	r3, r1
 8003aca:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8003ad2:	4b25      	ldr	r3, [pc, #148]	; (8003b68 <SD_ioctl+0xac>)
 8003ad4:	781b      	ldrb	r3, [r3, #0]
 8003ad6:	b2db      	uxtb	r3, r3
 8003ad8:	f003 0301 	and.w	r3, r3, #1
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d001      	beq.n	8003ae4 <SD_ioctl+0x28>
 8003ae0:	2303      	movs	r3, #3
 8003ae2:	e03c      	b.n	8003b5e <SD_ioctl+0xa2>

  switch (cmd)
 8003ae4:	79bb      	ldrb	r3, [r7, #6]
 8003ae6:	2b03      	cmp	r3, #3
 8003ae8:	d834      	bhi.n	8003b54 <SD_ioctl+0x98>
 8003aea:	a201      	add	r2, pc, #4	; (adr r2, 8003af0 <SD_ioctl+0x34>)
 8003aec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003af0:	08003b01 	.word	0x08003b01
 8003af4:	08003b09 	.word	0x08003b09
 8003af8:	08003b21 	.word	0x08003b21
 8003afc:	08003b3b 	.word	0x08003b3b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8003b00:	2300      	movs	r3, #0
 8003b02:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8003b06:	e028      	b.n	8003b5a <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8003b08:	f107 030c 	add.w	r3, r7, #12
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f7ff fe9f 	bl	8003850 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8003b12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8003b1e:	e01c      	b.n	8003b5a <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8003b20:	f107 030c 	add.w	r3, r7, #12
 8003b24:	4618      	mov	r0, r3
 8003b26:	f7ff fe93 	bl	8003850 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8003b2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b2c:	b29a      	uxth	r2, r3
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8003b32:	2300      	movs	r3, #0
 8003b34:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8003b38:	e00f      	b.n	8003b5a <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8003b3a:	f107 030c 	add.w	r3, r7, #12
 8003b3e:	4618      	mov	r0, r3
 8003b40:	f7ff fe86 	bl	8003850 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8003b44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b46:	0a5a      	lsrs	r2, r3, #9
 8003b48:	683b      	ldr	r3, [r7, #0]
 8003b4a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8003b52:	e002      	b.n	8003b5a <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8003b54:	2304      	movs	r3, #4
 8003b56:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8003b5a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	3730      	adds	r7, #48	; 0x30
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}
 8003b66:	bf00      	nop
 8003b68:	20000009 	.word	0x20000009

08003b6c <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 8003b70:	4b03      	ldr	r3, [pc, #12]	; (8003b80 <BSP_SD_ReadCpltCallback+0x14>)
 8003b72:	2201      	movs	r2, #1
 8003b74:	601a      	str	r2, [r3, #0]
}
 8003b76:	bf00      	nop
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7e:	4770      	bx	lr
 8003b80:	200006b4 	.word	0x200006b4

08003b84 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b084      	sub	sp, #16
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	4603      	mov	r3, r0
 8003b8c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8003b8e:	79fb      	ldrb	r3, [r7, #7]
 8003b90:	4a08      	ldr	r2, [pc, #32]	; (8003bb4 <disk_status+0x30>)
 8003b92:	009b      	lsls	r3, r3, #2
 8003b94:	4413      	add	r3, r2
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	685b      	ldr	r3, [r3, #4]
 8003b9a:	79fa      	ldrb	r2, [r7, #7]
 8003b9c:	4905      	ldr	r1, [pc, #20]	; (8003bb4 <disk_status+0x30>)
 8003b9e:	440a      	add	r2, r1
 8003ba0:	7a12      	ldrb	r2, [r2, #8]
 8003ba2:	4610      	mov	r0, r2
 8003ba4:	4798      	blx	r3
 8003ba6:	4603      	mov	r3, r0
 8003ba8:	73fb      	strb	r3, [r7, #15]
  return stat;
 8003baa:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bac:	4618      	mov	r0, r3
 8003bae:	3710      	adds	r7, #16
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	200006e0 	.word	0x200006e0

08003bb8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8003bc6:	79fb      	ldrb	r3, [r7, #7]
 8003bc8:	4a0d      	ldr	r2, [pc, #52]	; (8003c00 <disk_initialize+0x48>)
 8003bca:	5cd3      	ldrb	r3, [r2, r3]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d111      	bne.n	8003bf4 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8003bd0:	79fb      	ldrb	r3, [r7, #7]
 8003bd2:	4a0b      	ldr	r2, [pc, #44]	; (8003c00 <disk_initialize+0x48>)
 8003bd4:	2101      	movs	r1, #1
 8003bd6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8003bd8:	79fb      	ldrb	r3, [r7, #7]
 8003bda:	4a09      	ldr	r2, [pc, #36]	; (8003c00 <disk_initialize+0x48>)
 8003bdc:	009b      	lsls	r3, r3, #2
 8003bde:	4413      	add	r3, r2
 8003be0:	685b      	ldr	r3, [r3, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	79fa      	ldrb	r2, [r7, #7]
 8003be6:	4906      	ldr	r1, [pc, #24]	; (8003c00 <disk_initialize+0x48>)
 8003be8:	440a      	add	r2, r1
 8003bea:	7a12      	ldrb	r2, [r2, #8]
 8003bec:	4610      	mov	r0, r2
 8003bee:	4798      	blx	r3
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8003bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	3710      	adds	r7, #16
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}
 8003bfe:	bf00      	nop
 8003c00:	200006e0 	.word	0x200006e0

08003c04 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8003c04:	b590      	push	{r4, r7, lr}
 8003c06:	b087      	sub	sp, #28
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	60b9      	str	r1, [r7, #8]
 8003c0c:	607a      	str	r2, [r7, #4]
 8003c0e:	603b      	str	r3, [r7, #0]
 8003c10:	4603      	mov	r3, r0
 8003c12:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8003c14:	7bfb      	ldrb	r3, [r7, #15]
 8003c16:	4a0a      	ldr	r2, [pc, #40]	; (8003c40 <disk_read+0x3c>)
 8003c18:	009b      	lsls	r3, r3, #2
 8003c1a:	4413      	add	r3, r2
 8003c1c:	685b      	ldr	r3, [r3, #4]
 8003c1e:	689c      	ldr	r4, [r3, #8]
 8003c20:	7bfb      	ldrb	r3, [r7, #15]
 8003c22:	4a07      	ldr	r2, [pc, #28]	; (8003c40 <disk_read+0x3c>)
 8003c24:	4413      	add	r3, r2
 8003c26:	7a18      	ldrb	r0, [r3, #8]
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	687a      	ldr	r2, [r7, #4]
 8003c2c:	68b9      	ldr	r1, [r7, #8]
 8003c2e:	47a0      	blx	r4
 8003c30:	4603      	mov	r3, r0
 8003c32:	75fb      	strb	r3, [r7, #23]
  return res;
 8003c34:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c36:	4618      	mov	r0, r3
 8003c38:	371c      	adds	r7, #28
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bd90      	pop	{r4, r7, pc}
 8003c3e:	bf00      	nop
 8003c40:	200006e0 	.word	0x200006e0

08003c44 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8003c44:	b590      	push	{r4, r7, lr}
 8003c46:	b087      	sub	sp, #28
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	60b9      	str	r1, [r7, #8]
 8003c4c:	607a      	str	r2, [r7, #4]
 8003c4e:	603b      	str	r3, [r7, #0]
 8003c50:	4603      	mov	r3, r0
 8003c52:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8003c54:	7bfb      	ldrb	r3, [r7, #15]
 8003c56:	4a0a      	ldr	r2, [pc, #40]	; (8003c80 <disk_write+0x3c>)
 8003c58:	009b      	lsls	r3, r3, #2
 8003c5a:	4413      	add	r3, r2
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	68dc      	ldr	r4, [r3, #12]
 8003c60:	7bfb      	ldrb	r3, [r7, #15]
 8003c62:	4a07      	ldr	r2, [pc, #28]	; (8003c80 <disk_write+0x3c>)
 8003c64:	4413      	add	r3, r2
 8003c66:	7a18      	ldrb	r0, [r3, #8]
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	68b9      	ldr	r1, [r7, #8]
 8003c6e:	47a0      	blx	r4
 8003c70:	4603      	mov	r3, r0
 8003c72:	75fb      	strb	r3, [r7, #23]
  return res;
 8003c74:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	371c      	adds	r7, #28
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bd90      	pop	{r4, r7, pc}
 8003c7e:	bf00      	nop
 8003c80:	200006e0 	.word	0x200006e0

08003c84 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b084      	sub	sp, #16
 8003c88:	af00      	add	r7, sp, #0
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	603a      	str	r2, [r7, #0]
 8003c8e:	71fb      	strb	r3, [r7, #7]
 8003c90:	460b      	mov	r3, r1
 8003c92:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8003c94:	79fb      	ldrb	r3, [r7, #7]
 8003c96:	4a09      	ldr	r2, [pc, #36]	; (8003cbc <disk_ioctl+0x38>)
 8003c98:	009b      	lsls	r3, r3, #2
 8003c9a:	4413      	add	r3, r2
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	691b      	ldr	r3, [r3, #16]
 8003ca0:	79fa      	ldrb	r2, [r7, #7]
 8003ca2:	4906      	ldr	r1, [pc, #24]	; (8003cbc <disk_ioctl+0x38>)
 8003ca4:	440a      	add	r2, r1
 8003ca6:	7a10      	ldrb	r0, [r2, #8]
 8003ca8:	79b9      	ldrb	r1, [r7, #6]
 8003caa:	683a      	ldr	r2, [r7, #0]
 8003cac:	4798      	blx	r3
 8003cae:	4603      	mov	r3, r0
 8003cb0:	73fb      	strb	r3, [r7, #15]
  return res;
 8003cb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	3710      	adds	r7, #16
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}
 8003cbc:	200006e0 	.word	0x200006e0

08003cc0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b085      	sub	sp, #20
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	3301      	adds	r3, #1
 8003ccc:	781b      	ldrb	r3, [r3, #0]
 8003cce:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8003cd0:	89fb      	ldrh	r3, [r7, #14]
 8003cd2:	021b      	lsls	r3, r3, #8
 8003cd4:	b21a      	sxth	r2, r3
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	781b      	ldrb	r3, [r3, #0]
 8003cda:	b21b      	sxth	r3, r3
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	b21b      	sxth	r3, r3
 8003ce0:	81fb      	strh	r3, [r7, #14]
	return rv;
 8003ce2:	89fb      	ldrh	r3, [r7, #14]
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	3714      	adds	r7, #20
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr

08003cf0 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8003cf0:	b480      	push	{r7}
 8003cf2:	b085      	sub	sp, #20
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	3303      	adds	r3, #3
 8003cfc:	781b      	ldrb	r3, [r3, #0]
 8003cfe:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	021b      	lsls	r3, r3, #8
 8003d04:	687a      	ldr	r2, [r7, #4]
 8003d06:	3202      	adds	r2, #2
 8003d08:	7812      	ldrb	r2, [r2, #0]
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	021b      	lsls	r3, r3, #8
 8003d12:	687a      	ldr	r2, [r7, #4]
 8003d14:	3201      	adds	r2, #1
 8003d16:	7812      	ldrb	r2, [r2, #0]
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	021b      	lsls	r3, r3, #8
 8003d20:	687a      	ldr	r2, [r7, #4]
 8003d22:	7812      	ldrb	r2, [r2, #0]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	60fb      	str	r3, [r7, #12]
	return rv;
 8003d28:	68fb      	ldr	r3, [r7, #12]
}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	3714      	adds	r7, #20
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d34:	4770      	bx	lr

08003d36 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8003d36:	b480      	push	{r7}
 8003d38:	b083      	sub	sp, #12
 8003d3a:	af00      	add	r7, sp, #0
 8003d3c:	6078      	str	r0, [r7, #4]
 8003d3e:	460b      	mov	r3, r1
 8003d40:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	1c5a      	adds	r2, r3, #1
 8003d46:	607a      	str	r2, [r7, #4]
 8003d48:	887a      	ldrh	r2, [r7, #2]
 8003d4a:	b2d2      	uxtb	r2, r2
 8003d4c:	701a      	strb	r2, [r3, #0]
 8003d4e:	887b      	ldrh	r3, [r7, #2]
 8003d50:	0a1b      	lsrs	r3, r3, #8
 8003d52:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	1c5a      	adds	r2, r3, #1
 8003d58:	607a      	str	r2, [r7, #4]
 8003d5a:	887a      	ldrh	r2, [r7, #2]
 8003d5c:	b2d2      	uxtb	r2, r2
 8003d5e:	701a      	strb	r2, [r3, #0]
}
 8003d60:	bf00      	nop
 8003d62:	370c      	adds	r7, #12
 8003d64:	46bd      	mov	sp, r7
 8003d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6a:	4770      	bx	lr

08003d6c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b083      	sub	sp, #12
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
 8003d74:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	1c5a      	adds	r2, r3, #1
 8003d7a:	607a      	str	r2, [r7, #4]
 8003d7c:	683a      	ldr	r2, [r7, #0]
 8003d7e:	b2d2      	uxtb	r2, r2
 8003d80:	701a      	strb	r2, [r3, #0]
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	0a1b      	lsrs	r3, r3, #8
 8003d86:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	1c5a      	adds	r2, r3, #1
 8003d8c:	607a      	str	r2, [r7, #4]
 8003d8e:	683a      	ldr	r2, [r7, #0]
 8003d90:	b2d2      	uxtb	r2, r2
 8003d92:	701a      	strb	r2, [r3, #0]
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	0a1b      	lsrs	r3, r3, #8
 8003d98:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	1c5a      	adds	r2, r3, #1
 8003d9e:	607a      	str	r2, [r7, #4]
 8003da0:	683a      	ldr	r2, [r7, #0]
 8003da2:	b2d2      	uxtb	r2, r2
 8003da4:	701a      	strb	r2, [r3, #0]
 8003da6:	683b      	ldr	r3, [r7, #0]
 8003da8:	0a1b      	lsrs	r3, r3, #8
 8003daa:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	1c5a      	adds	r2, r3, #1
 8003db0:	607a      	str	r2, [r7, #4]
 8003db2:	683a      	ldr	r2, [r7, #0]
 8003db4:	b2d2      	uxtb	r2, r2
 8003db6:	701a      	strb	r2, [r3, #0]
}
 8003db8:	bf00      	nop
 8003dba:	370c      	adds	r7, #12
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc2:	4770      	bx	lr

08003dc4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8003dc4:	b480      	push	{r7}
 8003dc6:	b087      	sub	sp, #28
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	60f8      	str	r0, [r7, #12]
 8003dcc:	60b9      	str	r1, [r7, #8]
 8003dce:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d00d      	beq.n	8003dfa <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8003dde:	693a      	ldr	r2, [r7, #16]
 8003de0:	1c53      	adds	r3, r2, #1
 8003de2:	613b      	str	r3, [r7, #16]
 8003de4:	697b      	ldr	r3, [r7, #20]
 8003de6:	1c59      	adds	r1, r3, #1
 8003de8:	6179      	str	r1, [r7, #20]
 8003dea:	7812      	ldrb	r2, [r2, #0]
 8003dec:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	3b01      	subs	r3, #1
 8003df2:	607b      	str	r3, [r7, #4]
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d1f1      	bne.n	8003dde <mem_cpy+0x1a>
	}
}
 8003dfa:	bf00      	nop
 8003dfc:	371c      	adds	r7, #28
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e04:	4770      	bx	lr

08003e06 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8003e06:	b480      	push	{r7}
 8003e08:	b087      	sub	sp, #28
 8003e0a:	af00      	add	r7, sp, #0
 8003e0c:	60f8      	str	r0, [r7, #12]
 8003e0e:	60b9      	str	r1, [r7, #8]
 8003e10:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	1c5a      	adds	r2, r3, #1
 8003e1a:	617a      	str	r2, [r7, #20]
 8003e1c:	68ba      	ldr	r2, [r7, #8]
 8003e1e:	b2d2      	uxtb	r2, r2
 8003e20:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	3b01      	subs	r3, #1
 8003e26:	607b      	str	r3, [r7, #4]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d1f3      	bne.n	8003e16 <mem_set+0x10>
}
 8003e2e:	bf00      	nop
 8003e30:	bf00      	nop
 8003e32:	371c      	adds	r7, #28
 8003e34:	46bd      	mov	sp, r7
 8003e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3a:	4770      	bx	lr

08003e3c <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8003e3c:	b480      	push	{r7}
 8003e3e:	b089      	sub	sp, #36	; 0x24
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	60f8      	str	r0, [r7, #12]
 8003e44:	60b9      	str	r1, [r7, #8]
 8003e46:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	61fb      	str	r3, [r7, #28]
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8003e50:	2300      	movs	r3, #0
 8003e52:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8003e54:	69fb      	ldr	r3, [r7, #28]
 8003e56:	1c5a      	adds	r2, r3, #1
 8003e58:	61fa      	str	r2, [r7, #28]
 8003e5a:	781b      	ldrb	r3, [r3, #0]
 8003e5c:	4619      	mov	r1, r3
 8003e5e:	69bb      	ldr	r3, [r7, #24]
 8003e60:	1c5a      	adds	r2, r3, #1
 8003e62:	61ba      	str	r2, [r7, #24]
 8003e64:	781b      	ldrb	r3, [r3, #0]
 8003e66:	1acb      	subs	r3, r1, r3
 8003e68:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	3b01      	subs	r3, #1
 8003e6e:	607b      	str	r3, [r7, #4]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d002      	beq.n	8003e7c <mem_cmp+0x40>
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d0eb      	beq.n	8003e54 <mem_cmp+0x18>

	return r;
 8003e7c:	697b      	ldr	r3, [r7, #20]
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	3724      	adds	r7, #36	; 0x24
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr

08003e8a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8003e8a:	b480      	push	{r7}
 8003e8c:	b083      	sub	sp, #12
 8003e8e:	af00      	add	r7, sp, #0
 8003e90:	6078      	str	r0, [r7, #4]
 8003e92:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8003e94:	e002      	b.n	8003e9c <chk_chr+0x12>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	3301      	adds	r3, #1
 8003e9a:	607b      	str	r3, [r7, #4]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	781b      	ldrb	r3, [r3, #0]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d005      	beq.n	8003eb0 <chk_chr+0x26>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	461a      	mov	r2, r3
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	4293      	cmp	r3, r2
 8003eae:	d1f2      	bne.n	8003e96 <chk_chr+0xc>
	return *str;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	781b      	ldrb	r3, [r3, #0]
}
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	370c      	adds	r7, #12
 8003eb8:	46bd      	mov	sp, r7
 8003eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebe:	4770      	bx	lr

08003ec0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b085      	sub	sp, #20
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
 8003ec8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8003eca:	2300      	movs	r3, #0
 8003ecc:	60bb      	str	r3, [r7, #8]
 8003ece:	68bb      	ldr	r3, [r7, #8]
 8003ed0:	60fb      	str	r3, [r7, #12]
 8003ed2:	e029      	b.n	8003f28 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8003ed4:	4a27      	ldr	r2, [pc, #156]	; (8003f74 <chk_lock+0xb4>)
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	011b      	lsls	r3, r3, #4
 8003eda:	4413      	add	r3, r2
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d01d      	beq.n	8003f1e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8003ee2:	4a24      	ldr	r2, [pc, #144]	; (8003f74 <chk_lock+0xb4>)
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	011b      	lsls	r3, r3, #4
 8003ee8:	4413      	add	r3, r2
 8003eea:	681a      	ldr	r2, [r3, #0]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	429a      	cmp	r2, r3
 8003ef2:	d116      	bne.n	8003f22 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8003ef4:	4a1f      	ldr	r2, [pc, #124]	; (8003f74 <chk_lock+0xb4>)
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	011b      	lsls	r3, r3, #4
 8003efa:	4413      	add	r3, r2
 8003efc:	3304      	adds	r3, #4
 8003efe:	681a      	ldr	r2, [r3, #0]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d10c      	bne.n	8003f22 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8003f08:	4a1a      	ldr	r2, [pc, #104]	; (8003f74 <chk_lock+0xb4>)
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	011b      	lsls	r3, r3, #4
 8003f0e:	4413      	add	r3, r2
 8003f10:	3308      	adds	r3, #8
 8003f12:	681a      	ldr	r2, [r3, #0]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8003f18:	429a      	cmp	r2, r3
 8003f1a:	d102      	bne.n	8003f22 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8003f1c:	e007      	b.n	8003f2e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	3301      	adds	r3, #1
 8003f26:	60fb      	str	r3, [r7, #12]
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	2b01      	cmp	r3, #1
 8003f2c:	d9d2      	bls.n	8003ed4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	2b02      	cmp	r3, #2
 8003f32:	d109      	bne.n	8003f48 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d102      	bne.n	8003f40 <chk_lock+0x80>
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	2b02      	cmp	r3, #2
 8003f3e:	d101      	bne.n	8003f44 <chk_lock+0x84>
 8003f40:	2300      	movs	r3, #0
 8003f42:	e010      	b.n	8003f66 <chk_lock+0xa6>
 8003f44:	2312      	movs	r3, #18
 8003f46:	e00e      	b.n	8003f66 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d108      	bne.n	8003f60 <chk_lock+0xa0>
 8003f4e:	4a09      	ldr	r2, [pc, #36]	; (8003f74 <chk_lock+0xb4>)
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	011b      	lsls	r3, r3, #4
 8003f54:	4413      	add	r3, r2
 8003f56:	330c      	adds	r3, #12
 8003f58:	881b      	ldrh	r3, [r3, #0]
 8003f5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f5e:	d101      	bne.n	8003f64 <chk_lock+0xa4>
 8003f60:	2310      	movs	r3, #16
 8003f62:	e000      	b.n	8003f66 <chk_lock+0xa6>
 8003f64:	2300      	movs	r3, #0
}
 8003f66:	4618      	mov	r0, r3
 8003f68:	3714      	adds	r7, #20
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f70:	4770      	bx	lr
 8003f72:	bf00      	nop
 8003f74:	200006c0 	.word	0x200006c0

08003f78 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b083      	sub	sp, #12
 8003f7c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8003f7e:	2300      	movs	r3, #0
 8003f80:	607b      	str	r3, [r7, #4]
 8003f82:	e002      	b.n	8003f8a <enq_lock+0x12>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	3301      	adds	r3, #1
 8003f88:	607b      	str	r3, [r7, #4]
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d806      	bhi.n	8003f9e <enq_lock+0x26>
 8003f90:	4a09      	ldr	r2, [pc, #36]	; (8003fb8 <enq_lock+0x40>)
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	011b      	lsls	r3, r3, #4
 8003f96:	4413      	add	r3, r2
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d1f2      	bne.n	8003f84 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2b02      	cmp	r3, #2
 8003fa2:	bf14      	ite	ne
 8003fa4:	2301      	movne	r3, #1
 8003fa6:	2300      	moveq	r3, #0
 8003fa8:	b2db      	uxtb	r3, r3
}
 8003faa:	4618      	mov	r0, r3
 8003fac:	370c      	adds	r7, #12
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb4:	4770      	bx	lr
 8003fb6:	bf00      	nop
 8003fb8:	200006c0 	.word	0x200006c0

08003fbc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b085      	sub	sp, #20
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
 8003fc4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	60fb      	str	r3, [r7, #12]
 8003fca:	e01f      	b.n	800400c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8003fcc:	4a41      	ldr	r2, [pc, #260]	; (80040d4 <inc_lock+0x118>)
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	011b      	lsls	r3, r3, #4
 8003fd2:	4413      	add	r3, r2
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	d113      	bne.n	8004006 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8003fde:	4a3d      	ldr	r2, [pc, #244]	; (80040d4 <inc_lock+0x118>)
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	011b      	lsls	r3, r3, #4
 8003fe4:	4413      	add	r3, r2
 8003fe6:	3304      	adds	r3, #4
 8003fe8:	681a      	ldr	r2, [r3, #0]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8003fee:	429a      	cmp	r2, r3
 8003ff0:	d109      	bne.n	8004006 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8003ff2:	4a38      	ldr	r2, [pc, #224]	; (80040d4 <inc_lock+0x118>)
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	011b      	lsls	r3, r3, #4
 8003ff8:	4413      	add	r3, r2
 8003ffa:	3308      	adds	r3, #8
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8004002:	429a      	cmp	r2, r3
 8004004:	d006      	beq.n	8004014 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	3301      	adds	r3, #1
 800400a:	60fb      	str	r3, [r7, #12]
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	2b01      	cmp	r3, #1
 8004010:	d9dc      	bls.n	8003fcc <inc_lock+0x10>
 8004012:	e000      	b.n	8004016 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8004014:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2b02      	cmp	r3, #2
 800401a:	d132      	bne.n	8004082 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800401c:	2300      	movs	r3, #0
 800401e:	60fb      	str	r3, [r7, #12]
 8004020:	e002      	b.n	8004028 <inc_lock+0x6c>
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	3301      	adds	r3, #1
 8004026:	60fb      	str	r3, [r7, #12]
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2b01      	cmp	r3, #1
 800402c:	d806      	bhi.n	800403c <inc_lock+0x80>
 800402e:	4a29      	ldr	r2, [pc, #164]	; (80040d4 <inc_lock+0x118>)
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	011b      	lsls	r3, r3, #4
 8004034:	4413      	add	r3, r2
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d1f2      	bne.n	8004022 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2b02      	cmp	r3, #2
 8004040:	d101      	bne.n	8004046 <inc_lock+0x8a>
 8004042:	2300      	movs	r3, #0
 8004044:	e040      	b.n	80040c8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	4922      	ldr	r1, [pc, #136]	; (80040d4 <inc_lock+0x118>)
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	011b      	lsls	r3, r3, #4
 8004050:	440b      	add	r3, r1
 8004052:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	689a      	ldr	r2, [r3, #8]
 8004058:	491e      	ldr	r1, [pc, #120]	; (80040d4 <inc_lock+0x118>)
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	011b      	lsls	r3, r3, #4
 800405e:	440b      	add	r3, r1
 8004060:	3304      	adds	r3, #4
 8004062:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	695a      	ldr	r2, [r3, #20]
 8004068:	491a      	ldr	r1, [pc, #104]	; (80040d4 <inc_lock+0x118>)
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	011b      	lsls	r3, r3, #4
 800406e:	440b      	add	r3, r1
 8004070:	3308      	adds	r3, #8
 8004072:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8004074:	4a17      	ldr	r2, [pc, #92]	; (80040d4 <inc_lock+0x118>)
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	011b      	lsls	r3, r3, #4
 800407a:	4413      	add	r3, r2
 800407c:	330c      	adds	r3, #12
 800407e:	2200      	movs	r2, #0
 8004080:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d009      	beq.n	800409c <inc_lock+0xe0>
 8004088:	4a12      	ldr	r2, [pc, #72]	; (80040d4 <inc_lock+0x118>)
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	011b      	lsls	r3, r3, #4
 800408e:	4413      	add	r3, r2
 8004090:	330c      	adds	r3, #12
 8004092:	881b      	ldrh	r3, [r3, #0]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d001      	beq.n	800409c <inc_lock+0xe0>
 8004098:	2300      	movs	r3, #0
 800409a:	e015      	b.n	80040c8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d108      	bne.n	80040b4 <inc_lock+0xf8>
 80040a2:	4a0c      	ldr	r2, [pc, #48]	; (80040d4 <inc_lock+0x118>)
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	011b      	lsls	r3, r3, #4
 80040a8:	4413      	add	r3, r2
 80040aa:	330c      	adds	r3, #12
 80040ac:	881b      	ldrh	r3, [r3, #0]
 80040ae:	3301      	adds	r3, #1
 80040b0:	b29a      	uxth	r2, r3
 80040b2:	e001      	b.n	80040b8 <inc_lock+0xfc>
 80040b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80040b8:	4906      	ldr	r1, [pc, #24]	; (80040d4 <inc_lock+0x118>)
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	011b      	lsls	r3, r3, #4
 80040be:	440b      	add	r3, r1
 80040c0:	330c      	adds	r3, #12
 80040c2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	3301      	adds	r3, #1
}
 80040c8:	4618      	mov	r0, r3
 80040ca:	3714      	adds	r7, #20
 80040cc:	46bd      	mov	sp, r7
 80040ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d2:	4770      	bx	lr
 80040d4:	200006c0 	.word	0x200006c0

080040d8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80040d8:	b480      	push	{r7}
 80040da:	b085      	sub	sp, #20
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	3b01      	subs	r3, #1
 80040e4:	607b      	str	r3, [r7, #4]
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d825      	bhi.n	8004138 <dec_lock+0x60>
		n = Files[i].ctr;
 80040ec:	4a17      	ldr	r2, [pc, #92]	; (800414c <dec_lock+0x74>)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	011b      	lsls	r3, r3, #4
 80040f2:	4413      	add	r3, r2
 80040f4:	330c      	adds	r3, #12
 80040f6:	881b      	ldrh	r3, [r3, #0]
 80040f8:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80040fa:	89fb      	ldrh	r3, [r7, #14]
 80040fc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004100:	d101      	bne.n	8004106 <dec_lock+0x2e>
 8004102:	2300      	movs	r3, #0
 8004104:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8004106:	89fb      	ldrh	r3, [r7, #14]
 8004108:	2b00      	cmp	r3, #0
 800410a:	d002      	beq.n	8004112 <dec_lock+0x3a>
 800410c:	89fb      	ldrh	r3, [r7, #14]
 800410e:	3b01      	subs	r3, #1
 8004110:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8004112:	4a0e      	ldr	r2, [pc, #56]	; (800414c <dec_lock+0x74>)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	011b      	lsls	r3, r3, #4
 8004118:	4413      	add	r3, r2
 800411a:	330c      	adds	r3, #12
 800411c:	89fa      	ldrh	r2, [r7, #14]
 800411e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8004120:	89fb      	ldrh	r3, [r7, #14]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d105      	bne.n	8004132 <dec_lock+0x5a>
 8004126:	4a09      	ldr	r2, [pc, #36]	; (800414c <dec_lock+0x74>)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	011b      	lsls	r3, r3, #4
 800412c:	4413      	add	r3, r2
 800412e:	2200      	movs	r2, #0
 8004130:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8004132:	2300      	movs	r3, #0
 8004134:	737b      	strb	r3, [r7, #13]
 8004136:	e001      	b.n	800413c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8004138:	2302      	movs	r3, #2
 800413a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800413c:	7b7b      	ldrb	r3, [r7, #13]
}
 800413e:	4618      	mov	r0, r3
 8004140:	3714      	adds	r7, #20
 8004142:	46bd      	mov	sp, r7
 8004144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004148:	4770      	bx	lr
 800414a:	bf00      	nop
 800414c:	200006c0 	.word	0x200006c0

08004150 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8004150:	b480      	push	{r7}
 8004152:	b085      	sub	sp, #20
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8004158:	2300      	movs	r3, #0
 800415a:	60fb      	str	r3, [r7, #12]
 800415c:	e010      	b.n	8004180 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800415e:	4a0d      	ldr	r2, [pc, #52]	; (8004194 <clear_lock+0x44>)
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	011b      	lsls	r3, r3, #4
 8004164:	4413      	add	r3, r2
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	687a      	ldr	r2, [r7, #4]
 800416a:	429a      	cmp	r2, r3
 800416c:	d105      	bne.n	800417a <clear_lock+0x2a>
 800416e:	4a09      	ldr	r2, [pc, #36]	; (8004194 <clear_lock+0x44>)
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	011b      	lsls	r3, r3, #4
 8004174:	4413      	add	r3, r2
 8004176:	2200      	movs	r2, #0
 8004178:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	3301      	adds	r3, #1
 800417e:	60fb      	str	r3, [r7, #12]
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2b01      	cmp	r3, #1
 8004184:	d9eb      	bls.n	800415e <clear_lock+0xe>
	}
}
 8004186:	bf00      	nop
 8004188:	bf00      	nop
 800418a:	3714      	adds	r7, #20
 800418c:	46bd      	mov	sp, r7
 800418e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004192:	4770      	bx	lr
 8004194:	200006c0 	.word	0x200006c0

08004198 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b086      	sub	sp, #24
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80041a0:	2300      	movs	r3, #0
 80041a2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	78db      	ldrb	r3, [r3, #3]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d034      	beq.n	8004216 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041b0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	7858      	ldrb	r0, [r3, #1]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80041bc:	2301      	movs	r3, #1
 80041be:	697a      	ldr	r2, [r7, #20]
 80041c0:	f7ff fd40 	bl	8003c44 <disk_write>
 80041c4:	4603      	mov	r3, r0
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d002      	beq.n	80041d0 <sync_window+0x38>
			res = FR_DISK_ERR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	73fb      	strb	r3, [r7, #15]
 80041ce:	e022      	b.n	8004216 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2200      	movs	r2, #0
 80041d4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	6a1b      	ldr	r3, [r3, #32]
 80041da:	697a      	ldr	r2, [r7, #20]
 80041dc:	1ad2      	subs	r2, r2, r3
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	699b      	ldr	r3, [r3, #24]
 80041e2:	429a      	cmp	r2, r3
 80041e4:	d217      	bcs.n	8004216 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	789b      	ldrb	r3, [r3, #2]
 80041ea:	613b      	str	r3, [r7, #16]
 80041ec:	e010      	b.n	8004210 <sync_window+0x78>
					wsect += fs->fsize;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	699b      	ldr	r3, [r3, #24]
 80041f2:	697a      	ldr	r2, [r7, #20]
 80041f4:	4413      	add	r3, r2
 80041f6:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	7858      	ldrb	r0, [r3, #1]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8004202:	2301      	movs	r3, #1
 8004204:	697a      	ldr	r2, [r7, #20]
 8004206:	f7ff fd1d 	bl	8003c44 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	3b01      	subs	r3, #1
 800420e:	613b      	str	r3, [r7, #16]
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	2b01      	cmp	r3, #1
 8004214:	d8eb      	bhi.n	80041ee <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8004216:	7bfb      	ldrb	r3, [r7, #15]
}
 8004218:	4618      	mov	r0, r3
 800421a:	3718      	adds	r7, #24
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}

08004220 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b084      	sub	sp, #16
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800422a:	2300      	movs	r3, #0
 800422c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004232:	683a      	ldr	r2, [r7, #0]
 8004234:	429a      	cmp	r2, r3
 8004236:	d01b      	beq.n	8004270 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8004238:	6878      	ldr	r0, [r7, #4]
 800423a:	f7ff ffad 	bl	8004198 <sync_window>
 800423e:	4603      	mov	r3, r0
 8004240:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8004242:	7bfb      	ldrb	r3, [r7, #15]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d113      	bne.n	8004270 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	7858      	ldrb	r0, [r3, #1]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8004252:	2301      	movs	r3, #1
 8004254:	683a      	ldr	r2, [r7, #0]
 8004256:	f7ff fcd5 	bl	8003c04 <disk_read>
 800425a:	4603      	mov	r3, r0
 800425c:	2b00      	cmp	r3, #0
 800425e:	d004      	beq.n	800426a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8004260:	f04f 33ff 	mov.w	r3, #4294967295
 8004264:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8004266:	2301      	movs	r3, #1
 8004268:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	683a      	ldr	r2, [r7, #0]
 800426e:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8004270:	7bfb      	ldrb	r3, [r7, #15]
}
 8004272:	4618      	mov	r0, r3
 8004274:	3710      	adds	r7, #16
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
	...

0800427c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b084      	sub	sp, #16
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f7ff ff87 	bl	8004198 <sync_window>
 800428a:	4603      	mov	r3, r0
 800428c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800428e:	7bfb      	ldrb	r3, [r7, #15]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d158      	bne.n	8004346 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	781b      	ldrb	r3, [r3, #0]
 8004298:	2b03      	cmp	r3, #3
 800429a:	d148      	bne.n	800432e <sync_fs+0xb2>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	791b      	ldrb	r3, [r3, #4]
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d144      	bne.n	800432e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	3330      	adds	r3, #48	; 0x30
 80042a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80042ac:	2100      	movs	r1, #0
 80042ae:	4618      	mov	r0, r3
 80042b0:	f7ff fda9 	bl	8003e06 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	3330      	adds	r3, #48	; 0x30
 80042b8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80042bc:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80042c0:	4618      	mov	r0, r3
 80042c2:	f7ff fd38 	bl	8003d36 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	3330      	adds	r3, #48	; 0x30
 80042ca:	4921      	ldr	r1, [pc, #132]	; (8004350 <sync_fs+0xd4>)
 80042cc:	4618      	mov	r0, r3
 80042ce:	f7ff fd4d 	bl	8003d6c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	3330      	adds	r3, #48	; 0x30
 80042d6:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80042da:	491e      	ldr	r1, [pc, #120]	; (8004354 <sync_fs+0xd8>)
 80042dc:	4618      	mov	r0, r3
 80042de:	f7ff fd45 	bl	8003d6c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	3330      	adds	r3, #48	; 0x30
 80042e6:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	691b      	ldr	r3, [r3, #16]
 80042ee:	4619      	mov	r1, r3
 80042f0:	4610      	mov	r0, r2
 80042f2:	f7ff fd3b 	bl	8003d6c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	3330      	adds	r3, #48	; 0x30
 80042fa:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	68db      	ldr	r3, [r3, #12]
 8004302:	4619      	mov	r1, r3
 8004304:	4610      	mov	r0, r2
 8004306:	f7ff fd31 	bl	8003d6c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	69db      	ldr	r3, [r3, #28]
 800430e:	1c5a      	adds	r2, r3, #1
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	7858      	ldrb	r0, [r3, #1]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004322:	2301      	movs	r3, #1
 8004324:	f7ff fc8e 	bl	8003c44 <disk_write>
			fs->fsi_flag = 0;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2200      	movs	r2, #0
 800432c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	785b      	ldrb	r3, [r3, #1]
 8004332:	2200      	movs	r2, #0
 8004334:	2100      	movs	r1, #0
 8004336:	4618      	mov	r0, r3
 8004338:	f7ff fca4 	bl	8003c84 <disk_ioctl>
 800433c:	4603      	mov	r3, r0
 800433e:	2b00      	cmp	r3, #0
 8004340:	d001      	beq.n	8004346 <sync_fs+0xca>
 8004342:	2301      	movs	r3, #1
 8004344:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8004346:	7bfb      	ldrb	r3, [r7, #15]
}
 8004348:	4618      	mov	r0, r3
 800434a:	3710      	adds	r7, #16
 800434c:	46bd      	mov	sp, r7
 800434e:	bd80      	pop	{r7, pc}
 8004350:	41615252 	.word	0x41615252
 8004354:	61417272 	.word	0x61417272

08004358 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8004358:	b480      	push	{r7}
 800435a:	b083      	sub	sp, #12
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
 8004360:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	3b02      	subs	r3, #2
 8004366:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	695b      	ldr	r3, [r3, #20]
 800436c:	3b02      	subs	r3, #2
 800436e:	683a      	ldr	r2, [r7, #0]
 8004370:	429a      	cmp	r2, r3
 8004372:	d301      	bcc.n	8004378 <clust2sect+0x20>
 8004374:	2300      	movs	r3, #0
 8004376:	e008      	b.n	800438a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	895b      	ldrh	r3, [r3, #10]
 800437c:	461a      	mov	r2, r3
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	fb03 f202 	mul.w	r2, r3, r2
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004388:	4413      	add	r3, r2
}
 800438a:	4618      	mov	r0, r3
 800438c:	370c      	adds	r7, #12
 800438e:	46bd      	mov	sp, r7
 8004390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004394:	4770      	bx	lr

08004396 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8004396:	b580      	push	{r7, lr}
 8004398:	b086      	sub	sp, #24
 800439a:	af00      	add	r7, sp, #0
 800439c:	6078      	str	r0, [r7, #4]
 800439e:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d904      	bls.n	80043b6 <get_fat+0x20>
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	695b      	ldr	r3, [r3, #20]
 80043b0:	683a      	ldr	r2, [r7, #0]
 80043b2:	429a      	cmp	r2, r3
 80043b4:	d302      	bcc.n	80043bc <get_fat+0x26>
		val = 1;	/* Internal error */
 80043b6:	2301      	movs	r3, #1
 80043b8:	617b      	str	r3, [r7, #20]
 80043ba:	e08f      	b.n	80044dc <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80043bc:	f04f 33ff 	mov.w	r3, #4294967295
 80043c0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	781b      	ldrb	r3, [r3, #0]
 80043c6:	2b03      	cmp	r3, #3
 80043c8:	d062      	beq.n	8004490 <get_fat+0xfa>
 80043ca:	2b03      	cmp	r3, #3
 80043cc:	dc7c      	bgt.n	80044c8 <get_fat+0x132>
 80043ce:	2b01      	cmp	r3, #1
 80043d0:	d002      	beq.n	80043d8 <get_fat+0x42>
 80043d2:	2b02      	cmp	r3, #2
 80043d4:	d042      	beq.n	800445c <get_fat+0xc6>
 80043d6:	e077      	b.n	80044c8 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	60fb      	str	r3, [r7, #12]
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	085b      	lsrs	r3, r3, #1
 80043e0:	68fa      	ldr	r2, [r7, #12]
 80043e2:	4413      	add	r3, r2
 80043e4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	6a1a      	ldr	r2, [r3, #32]
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	0a5b      	lsrs	r3, r3, #9
 80043ee:	4413      	add	r3, r2
 80043f0:	4619      	mov	r1, r3
 80043f2:	6938      	ldr	r0, [r7, #16]
 80043f4:	f7ff ff14 	bl	8004220 <move_window>
 80043f8:	4603      	mov	r3, r0
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d167      	bne.n	80044ce <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	1c5a      	adds	r2, r3, #1
 8004402:	60fa      	str	r2, [r7, #12]
 8004404:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004408:	693a      	ldr	r2, [r7, #16]
 800440a:	4413      	add	r3, r2
 800440c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004410:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	6a1a      	ldr	r2, [r3, #32]
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	0a5b      	lsrs	r3, r3, #9
 800441a:	4413      	add	r3, r2
 800441c:	4619      	mov	r1, r3
 800441e:	6938      	ldr	r0, [r7, #16]
 8004420:	f7ff fefe 	bl	8004220 <move_window>
 8004424:	4603      	mov	r3, r0
 8004426:	2b00      	cmp	r3, #0
 8004428:	d153      	bne.n	80044d2 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004430:	693a      	ldr	r2, [r7, #16]
 8004432:	4413      	add	r3, r2
 8004434:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004438:	021b      	lsls	r3, r3, #8
 800443a:	461a      	mov	r2, r3
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	4313      	orrs	r3, r2
 8004440:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	f003 0301 	and.w	r3, r3, #1
 8004448:	2b00      	cmp	r3, #0
 800444a:	d002      	beq.n	8004452 <get_fat+0xbc>
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	091b      	lsrs	r3, r3, #4
 8004450:	e002      	b.n	8004458 <get_fat+0xc2>
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004458:	617b      	str	r3, [r7, #20]
			break;
 800445a:	e03f      	b.n	80044dc <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800445c:	693b      	ldr	r3, [r7, #16]
 800445e:	6a1a      	ldr	r2, [r3, #32]
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	0a1b      	lsrs	r3, r3, #8
 8004464:	4413      	add	r3, r2
 8004466:	4619      	mov	r1, r3
 8004468:	6938      	ldr	r0, [r7, #16]
 800446a:	f7ff fed9 	bl	8004220 <move_window>
 800446e:	4603      	mov	r3, r0
 8004470:	2b00      	cmp	r3, #0
 8004472:	d130      	bne.n	80044d6 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8004474:	693b      	ldr	r3, [r7, #16]
 8004476:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	005b      	lsls	r3, r3, #1
 800447e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8004482:	4413      	add	r3, r2
 8004484:	4618      	mov	r0, r3
 8004486:	f7ff fc1b 	bl	8003cc0 <ld_word>
 800448a:	4603      	mov	r3, r0
 800448c:	617b      	str	r3, [r7, #20]
			break;
 800448e:	e025      	b.n	80044dc <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	6a1a      	ldr	r2, [r3, #32]
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	09db      	lsrs	r3, r3, #7
 8004498:	4413      	add	r3, r2
 800449a:	4619      	mov	r1, r3
 800449c:	6938      	ldr	r0, [r7, #16]
 800449e:	f7ff febf 	bl	8004220 <move_window>
 80044a2:	4603      	mov	r3, r0
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d118      	bne.n	80044da <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	009b      	lsls	r3, r3, #2
 80044b2:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80044b6:	4413      	add	r3, r2
 80044b8:	4618      	mov	r0, r3
 80044ba:	f7ff fc19 	bl	8003cf0 <ld_dword>
 80044be:	4603      	mov	r3, r0
 80044c0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80044c4:	617b      	str	r3, [r7, #20]
			break;
 80044c6:	e009      	b.n	80044dc <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80044c8:	2301      	movs	r3, #1
 80044ca:	617b      	str	r3, [r7, #20]
 80044cc:	e006      	b.n	80044dc <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80044ce:	bf00      	nop
 80044d0:	e004      	b.n	80044dc <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80044d2:	bf00      	nop
 80044d4:	e002      	b.n	80044dc <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80044d6:	bf00      	nop
 80044d8:	e000      	b.n	80044dc <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80044da:	bf00      	nop
		}
	}

	return val;
 80044dc:	697b      	ldr	r3, [r7, #20]
}
 80044de:	4618      	mov	r0, r3
 80044e0:	3718      	adds	r7, #24
 80044e2:	46bd      	mov	sp, r7
 80044e4:	bd80      	pop	{r7, pc}

080044e6 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80044e6:	b590      	push	{r4, r7, lr}
 80044e8:	b089      	sub	sp, #36	; 0x24
 80044ea:	af00      	add	r7, sp, #0
 80044ec:	60f8      	str	r0, [r7, #12]
 80044ee:	60b9      	str	r1, [r7, #8]
 80044f0:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80044f2:	2302      	movs	r3, #2
 80044f4:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	2b01      	cmp	r3, #1
 80044fa:	f240 80d2 	bls.w	80046a2 <put_fat+0x1bc>
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	695b      	ldr	r3, [r3, #20]
 8004502:	68ba      	ldr	r2, [r7, #8]
 8004504:	429a      	cmp	r2, r3
 8004506:	f080 80cc 	bcs.w	80046a2 <put_fat+0x1bc>
		switch (fs->fs_type) {
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	781b      	ldrb	r3, [r3, #0]
 800450e:	2b03      	cmp	r3, #3
 8004510:	f000 8096 	beq.w	8004640 <put_fat+0x15a>
 8004514:	2b03      	cmp	r3, #3
 8004516:	f300 80cd 	bgt.w	80046b4 <put_fat+0x1ce>
 800451a:	2b01      	cmp	r3, #1
 800451c:	d002      	beq.n	8004524 <put_fat+0x3e>
 800451e:	2b02      	cmp	r3, #2
 8004520:	d06e      	beq.n	8004600 <put_fat+0x11a>
 8004522:	e0c7      	b.n	80046b4 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	61bb      	str	r3, [r7, #24]
 8004528:	69bb      	ldr	r3, [r7, #24]
 800452a:	085b      	lsrs	r3, r3, #1
 800452c:	69ba      	ldr	r2, [r7, #24]
 800452e:	4413      	add	r3, r2
 8004530:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	6a1a      	ldr	r2, [r3, #32]
 8004536:	69bb      	ldr	r3, [r7, #24]
 8004538:	0a5b      	lsrs	r3, r3, #9
 800453a:	4413      	add	r3, r2
 800453c:	4619      	mov	r1, r3
 800453e:	68f8      	ldr	r0, [r7, #12]
 8004540:	f7ff fe6e 	bl	8004220 <move_window>
 8004544:	4603      	mov	r3, r0
 8004546:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8004548:	7ffb      	ldrb	r3, [r7, #31]
 800454a:	2b00      	cmp	r3, #0
 800454c:	f040 80ab 	bne.w	80046a6 <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8004556:	69bb      	ldr	r3, [r7, #24]
 8004558:	1c59      	adds	r1, r3, #1
 800455a:	61b9      	str	r1, [r7, #24]
 800455c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004560:	4413      	add	r3, r2
 8004562:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	f003 0301 	and.w	r3, r3, #1
 800456a:	2b00      	cmp	r3, #0
 800456c:	d00d      	beq.n	800458a <put_fat+0xa4>
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	781b      	ldrb	r3, [r3, #0]
 8004572:	b25b      	sxtb	r3, r3
 8004574:	f003 030f 	and.w	r3, r3, #15
 8004578:	b25a      	sxtb	r2, r3
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	b2db      	uxtb	r3, r3
 800457e:	011b      	lsls	r3, r3, #4
 8004580:	b25b      	sxtb	r3, r3
 8004582:	4313      	orrs	r3, r2
 8004584:	b25b      	sxtb	r3, r3
 8004586:	b2db      	uxtb	r3, r3
 8004588:	e001      	b.n	800458e <put_fat+0xa8>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	b2db      	uxtb	r3, r3
 800458e:	697a      	ldr	r2, [r7, #20]
 8004590:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2201      	movs	r2, #1
 8004596:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	6a1a      	ldr	r2, [r3, #32]
 800459c:	69bb      	ldr	r3, [r7, #24]
 800459e:	0a5b      	lsrs	r3, r3, #9
 80045a0:	4413      	add	r3, r2
 80045a2:	4619      	mov	r1, r3
 80045a4:	68f8      	ldr	r0, [r7, #12]
 80045a6:	f7ff fe3b 	bl	8004220 <move_window>
 80045aa:	4603      	mov	r3, r0
 80045ac:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80045ae:	7ffb      	ldrb	r3, [r7, #31]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d17a      	bne.n	80046aa <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80045ba:	69bb      	ldr	r3, [r7, #24]
 80045bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045c0:	4413      	add	r3, r2
 80045c2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	f003 0301 	and.w	r3, r3, #1
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d003      	beq.n	80045d6 <put_fat+0xf0>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	091b      	lsrs	r3, r3, #4
 80045d2:	b2db      	uxtb	r3, r3
 80045d4:	e00e      	b.n	80045f4 <put_fat+0x10e>
 80045d6:	697b      	ldr	r3, [r7, #20]
 80045d8:	781b      	ldrb	r3, [r3, #0]
 80045da:	b25b      	sxtb	r3, r3
 80045dc:	f023 030f 	bic.w	r3, r3, #15
 80045e0:	b25a      	sxtb	r2, r3
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	0a1b      	lsrs	r3, r3, #8
 80045e6:	b25b      	sxtb	r3, r3
 80045e8:	f003 030f 	and.w	r3, r3, #15
 80045ec:	b25b      	sxtb	r3, r3
 80045ee:	4313      	orrs	r3, r2
 80045f0:	b25b      	sxtb	r3, r3
 80045f2:	b2db      	uxtb	r3, r3
 80045f4:	697a      	ldr	r2, [r7, #20]
 80045f6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2201      	movs	r2, #1
 80045fc:	70da      	strb	r2, [r3, #3]
			break;
 80045fe:	e059      	b.n	80046b4 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	6a1a      	ldr	r2, [r3, #32]
 8004604:	68bb      	ldr	r3, [r7, #8]
 8004606:	0a1b      	lsrs	r3, r3, #8
 8004608:	4413      	add	r3, r2
 800460a:	4619      	mov	r1, r3
 800460c:	68f8      	ldr	r0, [r7, #12]
 800460e:	f7ff fe07 	bl	8004220 <move_window>
 8004612:	4603      	mov	r3, r0
 8004614:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8004616:	7ffb      	ldrb	r3, [r7, #31]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d148      	bne.n	80046ae <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	005b      	lsls	r3, r3, #1
 8004626:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800462a:	4413      	add	r3, r2
 800462c:	687a      	ldr	r2, [r7, #4]
 800462e:	b292      	uxth	r2, r2
 8004630:	4611      	mov	r1, r2
 8004632:	4618      	mov	r0, r3
 8004634:	f7ff fb7f 	bl	8003d36 <st_word>
			fs->wflag = 1;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	2201      	movs	r2, #1
 800463c:	70da      	strb	r2, [r3, #3]
			break;
 800463e:	e039      	b.n	80046b4 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	6a1a      	ldr	r2, [r3, #32]
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	09db      	lsrs	r3, r3, #7
 8004648:	4413      	add	r3, r2
 800464a:	4619      	mov	r1, r3
 800464c:	68f8      	ldr	r0, [r7, #12]
 800464e:	f7ff fde7 	bl	8004220 <move_window>
 8004652:	4603      	mov	r3, r0
 8004654:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8004656:	7ffb      	ldrb	r3, [r7, #31]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d12a      	bne.n	80046b2 <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	009b      	lsls	r3, r3, #2
 800466c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8004670:	4413      	add	r3, r2
 8004672:	4618      	mov	r0, r3
 8004674:	f7ff fb3c 	bl	8003cf0 <ld_dword>
 8004678:	4603      	mov	r3, r0
 800467a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800467e:	4323      	orrs	r3, r4
 8004680:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	009b      	lsls	r3, r3, #2
 800468c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8004690:	4413      	add	r3, r2
 8004692:	6879      	ldr	r1, [r7, #4]
 8004694:	4618      	mov	r0, r3
 8004696:	f7ff fb69 	bl	8003d6c <st_dword>
			fs->wflag = 1;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	2201      	movs	r2, #1
 800469e:	70da      	strb	r2, [r3, #3]
			break;
 80046a0:	e008      	b.n	80046b4 <put_fat+0x1ce>
		}
	}
 80046a2:	bf00      	nop
 80046a4:	e006      	b.n	80046b4 <put_fat+0x1ce>
			if (res != FR_OK) break;
 80046a6:	bf00      	nop
 80046a8:	e004      	b.n	80046b4 <put_fat+0x1ce>
			if (res != FR_OK) break;
 80046aa:	bf00      	nop
 80046ac:	e002      	b.n	80046b4 <put_fat+0x1ce>
			if (res != FR_OK) break;
 80046ae:	bf00      	nop
 80046b0:	e000      	b.n	80046b4 <put_fat+0x1ce>
			if (res != FR_OK) break;
 80046b2:	bf00      	nop
	return res;
 80046b4:	7ffb      	ldrb	r3, [r7, #31]
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3724      	adds	r7, #36	; 0x24
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd90      	pop	{r4, r7, pc}

080046be <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 80046be:	b580      	push	{r7, lr}
 80046c0:	b088      	sub	sp, #32
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	60f8      	str	r0, [r7, #12]
 80046c6:	60b9      	str	r1, [r7, #8]
 80046c8:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80046ca:	2300      	movs	r3, #0
 80046cc:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	2b01      	cmp	r3, #1
 80046d8:	d904      	bls.n	80046e4 <remove_chain+0x26>
 80046da:	69bb      	ldr	r3, [r7, #24]
 80046dc:	695b      	ldr	r3, [r3, #20]
 80046de:	68ba      	ldr	r2, [r7, #8]
 80046e0:	429a      	cmp	r2, r3
 80046e2:	d301      	bcc.n	80046e8 <remove_chain+0x2a>
 80046e4:	2302      	movs	r3, #2
 80046e6:	e04b      	b.n	8004780 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d00c      	beq.n	8004708 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80046ee:	f04f 32ff 	mov.w	r2, #4294967295
 80046f2:	6879      	ldr	r1, [r7, #4]
 80046f4:	69b8      	ldr	r0, [r7, #24]
 80046f6:	f7ff fef6 	bl	80044e6 <put_fat>
 80046fa:	4603      	mov	r3, r0
 80046fc:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80046fe:	7ffb      	ldrb	r3, [r7, #31]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d001      	beq.n	8004708 <remove_chain+0x4a>
 8004704:	7ffb      	ldrb	r3, [r7, #31]
 8004706:	e03b      	b.n	8004780 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8004708:	68b9      	ldr	r1, [r7, #8]
 800470a:	68f8      	ldr	r0, [r7, #12]
 800470c:	f7ff fe43 	bl	8004396 <get_fat>
 8004710:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8004712:	697b      	ldr	r3, [r7, #20]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d031      	beq.n	800477c <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	2b01      	cmp	r3, #1
 800471c:	d101      	bne.n	8004722 <remove_chain+0x64>
 800471e:	2302      	movs	r3, #2
 8004720:	e02e      	b.n	8004780 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004728:	d101      	bne.n	800472e <remove_chain+0x70>
 800472a:	2301      	movs	r3, #1
 800472c:	e028      	b.n	8004780 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800472e:	2200      	movs	r2, #0
 8004730:	68b9      	ldr	r1, [r7, #8]
 8004732:	69b8      	ldr	r0, [r7, #24]
 8004734:	f7ff fed7 	bl	80044e6 <put_fat>
 8004738:	4603      	mov	r3, r0
 800473a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800473c:	7ffb      	ldrb	r3, [r7, #31]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d001      	beq.n	8004746 <remove_chain+0x88>
 8004742:	7ffb      	ldrb	r3, [r7, #31]
 8004744:	e01c      	b.n	8004780 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8004746:	69bb      	ldr	r3, [r7, #24]
 8004748:	691a      	ldr	r2, [r3, #16]
 800474a:	69bb      	ldr	r3, [r7, #24]
 800474c:	695b      	ldr	r3, [r3, #20]
 800474e:	3b02      	subs	r3, #2
 8004750:	429a      	cmp	r2, r3
 8004752:	d20b      	bcs.n	800476c <remove_chain+0xae>
			fs->free_clst++;
 8004754:	69bb      	ldr	r3, [r7, #24]
 8004756:	691b      	ldr	r3, [r3, #16]
 8004758:	1c5a      	adds	r2, r3, #1
 800475a:	69bb      	ldr	r3, [r7, #24]
 800475c:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800475e:	69bb      	ldr	r3, [r7, #24]
 8004760:	791b      	ldrb	r3, [r3, #4]
 8004762:	f043 0301 	orr.w	r3, r3, #1
 8004766:	b2da      	uxtb	r2, r3
 8004768:	69bb      	ldr	r3, [r7, #24]
 800476a:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8004770:	69bb      	ldr	r3, [r7, #24]
 8004772:	695b      	ldr	r3, [r3, #20]
 8004774:	68ba      	ldr	r2, [r7, #8]
 8004776:	429a      	cmp	r2, r3
 8004778:	d3c6      	bcc.n	8004708 <remove_chain+0x4a>
 800477a:	e000      	b.n	800477e <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800477c:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800477e:	2300      	movs	r3, #0
}
 8004780:	4618      	mov	r0, r3
 8004782:	3720      	adds	r7, #32
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}

08004788 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8004788:	b580      	push	{r7, lr}
 800478a:	b088      	sub	sp, #32
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
 8004790:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d10d      	bne.n	80047ba <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800479e:	693b      	ldr	r3, [r7, #16]
 80047a0:	68db      	ldr	r3, [r3, #12]
 80047a2:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80047a4:	69bb      	ldr	r3, [r7, #24]
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d004      	beq.n	80047b4 <create_chain+0x2c>
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	695b      	ldr	r3, [r3, #20]
 80047ae:	69ba      	ldr	r2, [r7, #24]
 80047b0:	429a      	cmp	r2, r3
 80047b2:	d31b      	bcc.n	80047ec <create_chain+0x64>
 80047b4:	2301      	movs	r3, #1
 80047b6:	61bb      	str	r3, [r7, #24]
 80047b8:	e018      	b.n	80047ec <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80047ba:	6839      	ldr	r1, [r7, #0]
 80047bc:	6878      	ldr	r0, [r7, #4]
 80047be:	f7ff fdea 	bl	8004396 <get_fat>
 80047c2:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2b01      	cmp	r3, #1
 80047c8:	d801      	bhi.n	80047ce <create_chain+0x46>
 80047ca:	2301      	movs	r3, #1
 80047cc:	e070      	b.n	80048b0 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047d4:	d101      	bne.n	80047da <create_chain+0x52>
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	e06a      	b.n	80048b0 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	695b      	ldr	r3, [r3, #20]
 80047de:	68fa      	ldr	r2, [r7, #12]
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d201      	bcs.n	80047e8 <create_chain+0x60>
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	e063      	b.n	80048b0 <create_chain+0x128>
		scl = clst;
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80047ec:	69bb      	ldr	r3, [r7, #24]
 80047ee:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80047f0:	69fb      	ldr	r3, [r7, #28]
 80047f2:	3301      	adds	r3, #1
 80047f4:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	695b      	ldr	r3, [r3, #20]
 80047fa:	69fa      	ldr	r2, [r7, #28]
 80047fc:	429a      	cmp	r2, r3
 80047fe:	d307      	bcc.n	8004810 <create_chain+0x88>
				ncl = 2;
 8004800:	2302      	movs	r3, #2
 8004802:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8004804:	69fa      	ldr	r2, [r7, #28]
 8004806:	69bb      	ldr	r3, [r7, #24]
 8004808:	429a      	cmp	r2, r3
 800480a:	d901      	bls.n	8004810 <create_chain+0x88>
 800480c:	2300      	movs	r3, #0
 800480e:	e04f      	b.n	80048b0 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8004810:	69f9      	ldr	r1, [r7, #28]
 8004812:	6878      	ldr	r0, [r7, #4]
 8004814:	f7ff fdbf 	bl	8004396 <get_fat>
 8004818:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d00e      	beq.n	800483e <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2b01      	cmp	r3, #1
 8004824:	d003      	beq.n	800482e <create_chain+0xa6>
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800482c:	d101      	bne.n	8004832 <create_chain+0xaa>
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	e03e      	b.n	80048b0 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8004832:	69fa      	ldr	r2, [r7, #28]
 8004834:	69bb      	ldr	r3, [r7, #24]
 8004836:	429a      	cmp	r2, r3
 8004838:	d1da      	bne.n	80047f0 <create_chain+0x68>
 800483a:	2300      	movs	r3, #0
 800483c:	e038      	b.n	80048b0 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800483e:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8004840:	f04f 32ff 	mov.w	r2, #4294967295
 8004844:	69f9      	ldr	r1, [r7, #28]
 8004846:	6938      	ldr	r0, [r7, #16]
 8004848:	f7ff fe4d 	bl	80044e6 <put_fat>
 800484c:	4603      	mov	r3, r0
 800484e:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8004850:	7dfb      	ldrb	r3, [r7, #23]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d109      	bne.n	800486a <create_chain+0xe2>
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d006      	beq.n	800486a <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800485c:	69fa      	ldr	r2, [r7, #28]
 800485e:	6839      	ldr	r1, [r7, #0]
 8004860:	6938      	ldr	r0, [r7, #16]
 8004862:	f7ff fe40 	bl	80044e6 <put_fat>
 8004866:	4603      	mov	r3, r0
 8004868:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800486a:	7dfb      	ldrb	r3, [r7, #23]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d116      	bne.n	800489e <create_chain+0x116>
		fs->last_clst = ncl;
 8004870:	693b      	ldr	r3, [r7, #16]
 8004872:	69fa      	ldr	r2, [r7, #28]
 8004874:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	691a      	ldr	r2, [r3, #16]
 800487a:	693b      	ldr	r3, [r7, #16]
 800487c:	695b      	ldr	r3, [r3, #20]
 800487e:	3b02      	subs	r3, #2
 8004880:	429a      	cmp	r2, r3
 8004882:	d804      	bhi.n	800488e <create_chain+0x106>
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	691b      	ldr	r3, [r3, #16]
 8004888:	1e5a      	subs	r2, r3, #1
 800488a:	693b      	ldr	r3, [r7, #16]
 800488c:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	791b      	ldrb	r3, [r3, #4]
 8004892:	f043 0301 	orr.w	r3, r3, #1
 8004896:	b2da      	uxtb	r2, r3
 8004898:	693b      	ldr	r3, [r7, #16]
 800489a:	711a      	strb	r2, [r3, #4]
 800489c:	e007      	b.n	80048ae <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800489e:	7dfb      	ldrb	r3, [r7, #23]
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	d102      	bne.n	80048aa <create_chain+0x122>
 80048a4:	f04f 33ff 	mov.w	r3, #4294967295
 80048a8:	e000      	b.n	80048ac <create_chain+0x124>
 80048aa:	2301      	movs	r3, #1
 80048ac:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80048ae:	69fb      	ldr	r3, [r7, #28]
}
 80048b0:	4618      	mov	r0, r3
 80048b2:	3720      	adds	r7, #32
 80048b4:	46bd      	mov	sp, r7
 80048b6:	bd80      	pop	{r7, pc}

080048b8 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80048b8:	b480      	push	{r7}
 80048ba:	b087      	sub	sp, #28
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
 80048c0:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048cc:	3304      	adds	r3, #4
 80048ce:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80048d0:	683b      	ldr	r3, [r7, #0]
 80048d2:	0a5b      	lsrs	r3, r3, #9
 80048d4:	68fa      	ldr	r2, [r7, #12]
 80048d6:	8952      	ldrh	r2, [r2, #10]
 80048d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80048dc:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	1d1a      	adds	r2, r3, #4
 80048e2:	613a      	str	r2, [r7, #16]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80048e8:	68bb      	ldr	r3, [r7, #8]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d101      	bne.n	80048f2 <clmt_clust+0x3a>
 80048ee:	2300      	movs	r3, #0
 80048f0:	e010      	b.n	8004914 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 80048f2:	697a      	ldr	r2, [r7, #20]
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	429a      	cmp	r2, r3
 80048f8:	d307      	bcc.n	800490a <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 80048fa:	697a      	ldr	r2, [r7, #20]
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	1ad3      	subs	r3, r2, r3
 8004900:	617b      	str	r3, [r7, #20]
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	3304      	adds	r3, #4
 8004906:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8004908:	e7e9      	b.n	80048de <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800490a:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	4413      	add	r3, r2
}
 8004914:	4618      	mov	r0, r3
 8004916:	371c      	adds	r7, #28
 8004918:	46bd      	mov	sp, r7
 800491a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491e:	4770      	bx	lr

08004920 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8004920:	b580      	push	{r7, lr}
 8004922:	b086      	sub	sp, #24
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
 8004928:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004936:	d204      	bcs.n	8004942 <dir_sdi+0x22>
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	f003 031f 	and.w	r3, r3, #31
 800493e:	2b00      	cmp	r3, #0
 8004940:	d001      	beq.n	8004946 <dir_sdi+0x26>
		return FR_INT_ERR;
 8004942:	2302      	movs	r3, #2
 8004944:	e063      	b.n	8004a0e <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	683a      	ldr	r2, [r7, #0]
 800494a:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d106      	bne.n	8004966 <dir_sdi+0x46>
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	781b      	ldrb	r3, [r3, #0]
 800495c:	2b02      	cmp	r3, #2
 800495e:	d902      	bls.n	8004966 <dir_sdi+0x46>
		clst = fs->dirbase;
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004964:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d10c      	bne.n	8004986 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	095b      	lsrs	r3, r3, #5
 8004970:	693a      	ldr	r2, [r7, #16]
 8004972:	8912      	ldrh	r2, [r2, #8]
 8004974:	4293      	cmp	r3, r2
 8004976:	d301      	bcc.n	800497c <dir_sdi+0x5c>
 8004978:	2302      	movs	r3, #2
 800497a:	e048      	b.n	8004a0e <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	61da      	str	r2, [r3, #28]
 8004984:	e029      	b.n	80049da <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8004986:	693b      	ldr	r3, [r7, #16]
 8004988:	895b      	ldrh	r3, [r3, #10]
 800498a:	025b      	lsls	r3, r3, #9
 800498c:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800498e:	e019      	b.n	80049c4 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6979      	ldr	r1, [r7, #20]
 8004994:	4618      	mov	r0, r3
 8004996:	f7ff fcfe 	bl	8004396 <get_fat>
 800499a:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049a2:	d101      	bne.n	80049a8 <dir_sdi+0x88>
 80049a4:	2301      	movs	r3, #1
 80049a6:	e032      	b.n	8004a0e <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d904      	bls.n	80049b8 <dir_sdi+0x98>
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	695b      	ldr	r3, [r3, #20]
 80049b2:	697a      	ldr	r2, [r7, #20]
 80049b4:	429a      	cmp	r2, r3
 80049b6:	d301      	bcc.n	80049bc <dir_sdi+0x9c>
 80049b8:	2302      	movs	r3, #2
 80049ba:	e028      	b.n	8004a0e <dir_sdi+0xee>
			ofs -= csz;
 80049bc:	683a      	ldr	r2, [r7, #0]
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	1ad3      	subs	r3, r2, r3
 80049c2:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80049c4:	683a      	ldr	r2, [r7, #0]
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	429a      	cmp	r2, r3
 80049ca:	d2e1      	bcs.n	8004990 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80049cc:	6979      	ldr	r1, [r7, #20]
 80049ce:	6938      	ldr	r0, [r7, #16]
 80049d0:	f7ff fcc2 	bl	8004358 <clust2sect>
 80049d4:	4602      	mov	r2, r0
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	697a      	ldr	r2, [r7, #20]
 80049de:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	69db      	ldr	r3, [r3, #28]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d101      	bne.n	80049ec <dir_sdi+0xcc>
 80049e8:	2302      	movs	r3, #2
 80049ea:	e010      	b.n	8004a0e <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	69da      	ldr	r2, [r3, #28]
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	0a5b      	lsrs	r3, r3, #9
 80049f4:	441a      	add	r2, r3
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a06:	441a      	add	r2, r3
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8004a0c:	2300      	movs	r3, #0
}
 8004a0e:	4618      	mov	r0, r3
 8004a10:	3718      	adds	r7, #24
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bd80      	pop	{r7, pc}

08004a16 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8004a16:	b580      	push	{r7, lr}
 8004a18:	b086      	sub	sp, #24
 8004a1a:	af00      	add	r7, sp, #0
 8004a1c:	6078      	str	r0, [r7, #4]
 8004a1e:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	695b      	ldr	r3, [r3, #20]
 8004a2a:	3320      	adds	r3, #32
 8004a2c:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	69db      	ldr	r3, [r3, #28]
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d003      	beq.n	8004a3e <dir_next+0x28>
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004a3c:	d301      	bcc.n	8004a42 <dir_next+0x2c>
 8004a3e:	2304      	movs	r3, #4
 8004a40:	e0aa      	b.n	8004b98 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	f040 8098 	bne.w	8004b7e <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	69db      	ldr	r3, [r3, #28]
 8004a52:	1c5a      	adds	r2, r3, #1
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	699b      	ldr	r3, [r3, #24]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d10b      	bne.n	8004a78 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8004a60:	68bb      	ldr	r3, [r7, #8]
 8004a62:	095b      	lsrs	r3, r3, #5
 8004a64:	68fa      	ldr	r2, [r7, #12]
 8004a66:	8912      	ldrh	r2, [r2, #8]
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	f0c0 8088 	bcc.w	8004b7e <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2200      	movs	r2, #0
 8004a72:	61da      	str	r2, [r3, #28]
 8004a74:	2304      	movs	r3, #4
 8004a76:	e08f      	b.n	8004b98 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8004a78:	68bb      	ldr	r3, [r7, #8]
 8004a7a:	0a5b      	lsrs	r3, r3, #9
 8004a7c:	68fa      	ldr	r2, [r7, #12]
 8004a7e:	8952      	ldrh	r2, [r2, #10]
 8004a80:	3a01      	subs	r2, #1
 8004a82:	4013      	ands	r3, r2
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d17a      	bne.n	8004b7e <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8004a88:	687a      	ldr	r2, [r7, #4]
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	699b      	ldr	r3, [r3, #24]
 8004a8e:	4619      	mov	r1, r3
 8004a90:	4610      	mov	r0, r2
 8004a92:	f7ff fc80 	bl	8004396 <get_fat>
 8004a96:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	d801      	bhi.n	8004aa2 <dir_next+0x8c>
 8004a9e:	2302      	movs	r3, #2
 8004aa0:	e07a      	b.n	8004b98 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aa8:	d101      	bne.n	8004aae <dir_next+0x98>
 8004aaa:	2301      	movs	r3, #1
 8004aac:	e074      	b.n	8004b98 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	695b      	ldr	r3, [r3, #20]
 8004ab2:	697a      	ldr	r2, [r7, #20]
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	d358      	bcc.n	8004b6a <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d104      	bne.n	8004ac8 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	61da      	str	r2, [r3, #28]
 8004ac4:	2304      	movs	r3, #4
 8004ac6:	e067      	b.n	8004b98 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8004ac8:	687a      	ldr	r2, [r7, #4]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	699b      	ldr	r3, [r3, #24]
 8004ace:	4619      	mov	r1, r3
 8004ad0:	4610      	mov	r0, r2
 8004ad2:	f7ff fe59 	bl	8004788 <create_chain>
 8004ad6:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d101      	bne.n	8004ae2 <dir_next+0xcc>
 8004ade:	2307      	movs	r3, #7
 8004ae0:	e05a      	b.n	8004b98 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	2b01      	cmp	r3, #1
 8004ae6:	d101      	bne.n	8004aec <dir_next+0xd6>
 8004ae8:	2302      	movs	r3, #2
 8004aea:	e055      	b.n	8004b98 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004af2:	d101      	bne.n	8004af8 <dir_next+0xe2>
 8004af4:	2301      	movs	r3, #1
 8004af6:	e04f      	b.n	8004b98 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8004af8:	68f8      	ldr	r0, [r7, #12]
 8004afa:	f7ff fb4d 	bl	8004198 <sync_window>
 8004afe:	4603      	mov	r3, r0
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d001      	beq.n	8004b08 <dir_next+0xf2>
 8004b04:	2301      	movs	r3, #1
 8004b06:	e047      	b.n	8004b98 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	3330      	adds	r3, #48	; 0x30
 8004b0c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004b10:	2100      	movs	r1, #0
 8004b12:	4618      	mov	r0, r3
 8004b14:	f7ff f977 	bl	8003e06 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8004b18:	2300      	movs	r3, #0
 8004b1a:	613b      	str	r3, [r7, #16]
 8004b1c:	6979      	ldr	r1, [r7, #20]
 8004b1e:	68f8      	ldr	r0, [r7, #12]
 8004b20:	f7ff fc1a 	bl	8004358 <clust2sect>
 8004b24:	4602      	mov	r2, r0
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	62da      	str	r2, [r3, #44]	; 0x2c
 8004b2a:	e012      	b.n	8004b52 <dir_next+0x13c>
						fs->wflag = 1;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2201      	movs	r2, #1
 8004b30:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8004b32:	68f8      	ldr	r0, [r7, #12]
 8004b34:	f7ff fb30 	bl	8004198 <sync_window>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d001      	beq.n	8004b42 <dir_next+0x12c>
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e02a      	b.n	8004b98 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	3301      	adds	r3, #1
 8004b46:	613b      	str	r3, [r7, #16]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b4c:	1c5a      	adds	r2, r3, #1
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	62da      	str	r2, [r3, #44]	; 0x2c
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	895b      	ldrh	r3, [r3, #10]
 8004b56:	461a      	mov	r2, r3
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d3e6      	bcc.n	8004b2c <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	1ad2      	subs	r2, r2, r3
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	697a      	ldr	r2, [r7, #20]
 8004b6e:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8004b70:	6979      	ldr	r1, [r7, #20]
 8004b72:	68f8      	ldr	r0, [r7, #12]
 8004b74:	f7ff fbf0 	bl	8004358 <clust2sect>
 8004b78:	4602      	mov	r2, r0
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	68ba      	ldr	r2, [r7, #8]
 8004b82:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b90:	441a      	add	r2, r3
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8004b96:	2300      	movs	r3, #0
}
 8004b98:	4618      	mov	r0, r3
 8004b9a:	3718      	adds	r7, #24
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	bd80      	pop	{r7, pc}

08004ba0 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b086      	sub	sp, #24
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
 8004ba8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8004bb0:	2100      	movs	r1, #0
 8004bb2:	6878      	ldr	r0, [r7, #4]
 8004bb4:	f7ff feb4 	bl	8004920 <dir_sdi>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8004bbc:	7dfb      	ldrb	r3, [r7, #23]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d12b      	bne.n	8004c1a <dir_alloc+0x7a>
		n = 0;
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	69db      	ldr	r3, [r3, #28]
 8004bca:	4619      	mov	r1, r3
 8004bcc:	68f8      	ldr	r0, [r7, #12]
 8004bce:	f7ff fb27 	bl	8004220 <move_window>
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8004bd6:	7dfb      	ldrb	r3, [r7, #23]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d11d      	bne.n	8004c18 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6a1b      	ldr	r3, [r3, #32]
 8004be0:	781b      	ldrb	r3, [r3, #0]
 8004be2:	2be5      	cmp	r3, #229	; 0xe5
 8004be4:	d004      	beq.n	8004bf0 <dir_alloc+0x50>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6a1b      	ldr	r3, [r3, #32]
 8004bea:	781b      	ldrb	r3, [r3, #0]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d107      	bne.n	8004c00 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	3301      	adds	r3, #1
 8004bf4:	613b      	str	r3, [r7, #16]
 8004bf6:	693a      	ldr	r2, [r7, #16]
 8004bf8:	683b      	ldr	r3, [r7, #0]
 8004bfa:	429a      	cmp	r2, r3
 8004bfc:	d102      	bne.n	8004c04 <dir_alloc+0x64>
 8004bfe:	e00c      	b.n	8004c1a <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8004c00:	2300      	movs	r3, #0
 8004c02:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8004c04:	2101      	movs	r1, #1
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f7ff ff05 	bl	8004a16 <dir_next>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8004c10:	7dfb      	ldrb	r3, [r7, #23]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d0d7      	beq.n	8004bc6 <dir_alloc+0x26>
 8004c16:	e000      	b.n	8004c1a <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8004c18:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8004c1a:	7dfb      	ldrb	r3, [r7, #23]
 8004c1c:	2b04      	cmp	r3, #4
 8004c1e:	d101      	bne.n	8004c24 <dir_alloc+0x84>
 8004c20:	2307      	movs	r3, #7
 8004c22:	75fb      	strb	r3, [r7, #23]
	return res;
 8004c24:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c26:	4618      	mov	r0, r3
 8004c28:	3718      	adds	r7, #24
 8004c2a:	46bd      	mov	sp, r7
 8004c2c:	bd80      	pop	{r7, pc}

08004c2e <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8004c2e:	b580      	push	{r7, lr}
 8004c30:	b084      	sub	sp, #16
 8004c32:	af00      	add	r7, sp, #0
 8004c34:	6078      	str	r0, [r7, #4]
 8004c36:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	331a      	adds	r3, #26
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	f7ff f83f 	bl	8003cc0 <ld_word>
 8004c42:	4603      	mov	r3, r0
 8004c44:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	781b      	ldrb	r3, [r3, #0]
 8004c4a:	2b03      	cmp	r3, #3
 8004c4c:	d109      	bne.n	8004c62 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	3314      	adds	r3, #20
 8004c52:	4618      	mov	r0, r3
 8004c54:	f7ff f834 	bl	8003cc0 <ld_word>
 8004c58:	4603      	mov	r3, r0
 8004c5a:	041b      	lsls	r3, r3, #16
 8004c5c:	68fa      	ldr	r2, [r7, #12]
 8004c5e:	4313      	orrs	r3, r2
 8004c60:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8004c62:	68fb      	ldr	r3, [r7, #12]
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	3710      	adds	r7, #16
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bd80      	pop	{r7, pc}

08004c6c <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b084      	sub	sp, #16
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	60f8      	str	r0, [r7, #12]
 8004c74:	60b9      	str	r1, [r7, #8]
 8004c76:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	331a      	adds	r3, #26
 8004c7c:	687a      	ldr	r2, [r7, #4]
 8004c7e:	b292      	uxth	r2, r2
 8004c80:	4611      	mov	r1, r2
 8004c82:	4618      	mov	r0, r3
 8004c84:	f7ff f857 	bl	8003d36 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	781b      	ldrb	r3, [r3, #0]
 8004c8c:	2b03      	cmp	r3, #3
 8004c8e:	d109      	bne.n	8004ca4 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	f103 0214 	add.w	r2, r3, #20
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	0c1b      	lsrs	r3, r3, #16
 8004c9a:	b29b      	uxth	r3, r3
 8004c9c:	4619      	mov	r1, r3
 8004c9e:	4610      	mov	r0, r2
 8004ca0:	f7ff f849 	bl	8003d36 <st_word>
	}
}
 8004ca4:	bf00      	nop
 8004ca6:	3710      	adds	r7, #16
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bd80      	pop	{r7, pc}

08004cac <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8004cac:	b580      	push	{r7, lr}
 8004cae:	b086      	sub	sp, #24
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8004cba:	2100      	movs	r1, #0
 8004cbc:	6878      	ldr	r0, [r7, #4]
 8004cbe:	f7ff fe2f 	bl	8004920 <dir_sdi>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8004cc6:	7dfb      	ldrb	r3, [r7, #23]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d001      	beq.n	8004cd0 <dir_find+0x24>
 8004ccc:	7dfb      	ldrb	r3, [r7, #23]
 8004cce:	e03e      	b.n	8004d4e <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	69db      	ldr	r3, [r3, #28]
 8004cd4:	4619      	mov	r1, r3
 8004cd6:	6938      	ldr	r0, [r7, #16]
 8004cd8:	f7ff faa2 	bl	8004220 <move_window>
 8004cdc:	4603      	mov	r3, r0
 8004cde:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8004ce0:	7dfb      	ldrb	r3, [r7, #23]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d12f      	bne.n	8004d46 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6a1b      	ldr	r3, [r3, #32]
 8004cea:	781b      	ldrb	r3, [r3, #0]
 8004cec:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8004cee:	7bfb      	ldrb	r3, [r7, #15]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d102      	bne.n	8004cfa <dir_find+0x4e>
 8004cf4:	2304      	movs	r3, #4
 8004cf6:	75fb      	strb	r3, [r7, #23]
 8004cf8:	e028      	b.n	8004d4c <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	6a1b      	ldr	r3, [r3, #32]
 8004cfe:	330b      	adds	r3, #11
 8004d00:	781b      	ldrb	r3, [r3, #0]
 8004d02:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004d06:	b2da      	uxtb	r2, r3
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6a1b      	ldr	r3, [r3, #32]
 8004d10:	330b      	adds	r3, #11
 8004d12:	781b      	ldrb	r3, [r3, #0]
 8004d14:	f003 0308 	and.w	r3, r3, #8
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d10a      	bne.n	8004d32 <dir_find+0x86>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6a18      	ldr	r0, [r3, #32]
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	3324      	adds	r3, #36	; 0x24
 8004d24:	220b      	movs	r2, #11
 8004d26:	4619      	mov	r1, r3
 8004d28:	f7ff f888 	bl	8003e3c <mem_cmp>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d00b      	beq.n	8004d4a <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8004d32:	2100      	movs	r1, #0
 8004d34:	6878      	ldr	r0, [r7, #4]
 8004d36:	f7ff fe6e 	bl	8004a16 <dir_next>
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8004d3e:	7dfb      	ldrb	r3, [r7, #23]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d0c5      	beq.n	8004cd0 <dir_find+0x24>
 8004d44:	e002      	b.n	8004d4c <dir_find+0xa0>
		if (res != FR_OK) break;
 8004d46:	bf00      	nop
 8004d48:	e000      	b.n	8004d4c <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8004d4a:	bf00      	nop

	return res;
 8004d4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3718      	adds	r7, #24
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}

08004d56 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8004d56:	b580      	push	{r7, lr}
 8004d58:	b084      	sub	sp, #16
 8004d5a:	af00      	add	r7, sp, #0
 8004d5c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8004d64:	2101      	movs	r1, #1
 8004d66:	6878      	ldr	r0, [r7, #4]
 8004d68:	f7ff ff1a 	bl	8004ba0 <dir_alloc>
 8004d6c:	4603      	mov	r3, r0
 8004d6e:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8004d70:	7bfb      	ldrb	r3, [r7, #15]
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d11c      	bne.n	8004db0 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	69db      	ldr	r3, [r3, #28]
 8004d7a:	4619      	mov	r1, r3
 8004d7c:	68b8      	ldr	r0, [r7, #8]
 8004d7e:	f7ff fa4f 	bl	8004220 <move_window>
 8004d82:	4603      	mov	r3, r0
 8004d84:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8004d86:	7bfb      	ldrb	r3, [r7, #15]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d111      	bne.n	8004db0 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6a1b      	ldr	r3, [r3, #32]
 8004d90:	2220      	movs	r2, #32
 8004d92:	2100      	movs	r1, #0
 8004d94:	4618      	mov	r0, r3
 8004d96:	f7ff f836 	bl	8003e06 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6a18      	ldr	r0, [r3, #32]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	3324      	adds	r3, #36	; 0x24
 8004da2:	220b      	movs	r2, #11
 8004da4:	4619      	mov	r1, r3
 8004da6:	f7ff f80d 	bl	8003dc4 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8004daa:	68bb      	ldr	r3, [r7, #8]
 8004dac:	2201      	movs	r2, #1
 8004dae:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8004db0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004db2:	4618      	mov	r0, r3
 8004db4:	3710      	adds	r7, #16
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bd80      	pop	{r7, pc}
	...

08004dbc <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b088      	sub	sp, #32
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
 8004dc4:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	60fb      	str	r3, [r7, #12]
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	3324      	adds	r3, #36	; 0x24
 8004dd0:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8004dd2:	220b      	movs	r2, #11
 8004dd4:	2120      	movs	r1, #32
 8004dd6:	68b8      	ldr	r0, [r7, #8]
 8004dd8:	f7ff f815 	bl	8003e06 <mem_set>
	si = i = 0; ni = 8;
 8004ddc:	2300      	movs	r3, #0
 8004dde:	613b      	str	r3, [r7, #16]
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	61fb      	str	r3, [r7, #28]
 8004de4:	2308      	movs	r3, #8
 8004de6:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	1c5a      	adds	r2, r3, #1
 8004dec:	61fa      	str	r2, [r7, #28]
 8004dee:	68fa      	ldr	r2, [r7, #12]
 8004df0:	4413      	add	r3, r2
 8004df2:	781b      	ldrb	r3, [r3, #0]
 8004df4:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8004df6:	7efb      	ldrb	r3, [r7, #27]
 8004df8:	2b20      	cmp	r3, #32
 8004dfa:	d94e      	bls.n	8004e9a <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8004dfc:	7efb      	ldrb	r3, [r7, #27]
 8004dfe:	2b2f      	cmp	r3, #47	; 0x2f
 8004e00:	d006      	beq.n	8004e10 <create_name+0x54>
 8004e02:	7efb      	ldrb	r3, [r7, #27]
 8004e04:	2b5c      	cmp	r3, #92	; 0x5c
 8004e06:	d110      	bne.n	8004e2a <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8004e08:	e002      	b.n	8004e10 <create_name+0x54>
 8004e0a:	69fb      	ldr	r3, [r7, #28]
 8004e0c:	3301      	adds	r3, #1
 8004e0e:	61fb      	str	r3, [r7, #28]
 8004e10:	68fa      	ldr	r2, [r7, #12]
 8004e12:	69fb      	ldr	r3, [r7, #28]
 8004e14:	4413      	add	r3, r2
 8004e16:	781b      	ldrb	r3, [r3, #0]
 8004e18:	2b2f      	cmp	r3, #47	; 0x2f
 8004e1a:	d0f6      	beq.n	8004e0a <create_name+0x4e>
 8004e1c:	68fa      	ldr	r2, [r7, #12]
 8004e1e:	69fb      	ldr	r3, [r7, #28]
 8004e20:	4413      	add	r3, r2
 8004e22:	781b      	ldrb	r3, [r3, #0]
 8004e24:	2b5c      	cmp	r3, #92	; 0x5c
 8004e26:	d0f0      	beq.n	8004e0a <create_name+0x4e>
			break;
 8004e28:	e038      	b.n	8004e9c <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8004e2a:	7efb      	ldrb	r3, [r7, #27]
 8004e2c:	2b2e      	cmp	r3, #46	; 0x2e
 8004e2e:	d003      	beq.n	8004e38 <create_name+0x7c>
 8004e30:	693a      	ldr	r2, [r7, #16]
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	429a      	cmp	r2, r3
 8004e36:	d30c      	bcc.n	8004e52 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8004e38:	697b      	ldr	r3, [r7, #20]
 8004e3a:	2b0b      	cmp	r3, #11
 8004e3c:	d002      	beq.n	8004e44 <create_name+0x88>
 8004e3e:	7efb      	ldrb	r3, [r7, #27]
 8004e40:	2b2e      	cmp	r3, #46	; 0x2e
 8004e42:	d001      	beq.n	8004e48 <create_name+0x8c>
 8004e44:	2306      	movs	r3, #6
 8004e46:	e044      	b.n	8004ed2 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8004e48:	2308      	movs	r3, #8
 8004e4a:	613b      	str	r3, [r7, #16]
 8004e4c:	230b      	movs	r3, #11
 8004e4e:	617b      	str	r3, [r7, #20]
			continue;
 8004e50:	e022      	b.n	8004e98 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 8004e52:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	da04      	bge.n	8004e64 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8004e5a:	7efb      	ldrb	r3, [r7, #27]
 8004e5c:	3b80      	subs	r3, #128	; 0x80
 8004e5e:	4a1f      	ldr	r2, [pc, #124]	; (8004edc <create_name+0x120>)
 8004e60:	5cd3      	ldrb	r3, [r2, r3]
 8004e62:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8004e64:	7efb      	ldrb	r3, [r7, #27]
 8004e66:	4619      	mov	r1, r3
 8004e68:	481d      	ldr	r0, [pc, #116]	; (8004ee0 <create_name+0x124>)
 8004e6a:	f7ff f80e 	bl	8003e8a <chk_chr>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d001      	beq.n	8004e78 <create_name+0xbc>
 8004e74:	2306      	movs	r3, #6
 8004e76:	e02c      	b.n	8004ed2 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8004e78:	7efb      	ldrb	r3, [r7, #27]
 8004e7a:	2b60      	cmp	r3, #96	; 0x60
 8004e7c:	d905      	bls.n	8004e8a <create_name+0xce>
 8004e7e:	7efb      	ldrb	r3, [r7, #27]
 8004e80:	2b7a      	cmp	r3, #122	; 0x7a
 8004e82:	d802      	bhi.n	8004e8a <create_name+0xce>
 8004e84:	7efb      	ldrb	r3, [r7, #27]
 8004e86:	3b20      	subs	r3, #32
 8004e88:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	1c5a      	adds	r2, r3, #1
 8004e8e:	613a      	str	r2, [r7, #16]
 8004e90:	68ba      	ldr	r2, [r7, #8]
 8004e92:	4413      	add	r3, r2
 8004e94:	7efa      	ldrb	r2, [r7, #27]
 8004e96:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8004e98:	e7a6      	b.n	8004de8 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8004e9a:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8004e9c:	68fa      	ldr	r2, [r7, #12]
 8004e9e:	69fb      	ldr	r3, [r7, #28]
 8004ea0:	441a      	add	r2, r3
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8004ea6:	693b      	ldr	r3, [r7, #16]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d101      	bne.n	8004eb0 <create_name+0xf4>
 8004eac:	2306      	movs	r3, #6
 8004eae:	e010      	b.n	8004ed2 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8004eb0:	68bb      	ldr	r3, [r7, #8]
 8004eb2:	781b      	ldrb	r3, [r3, #0]
 8004eb4:	2be5      	cmp	r3, #229	; 0xe5
 8004eb6:	d102      	bne.n	8004ebe <create_name+0x102>
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	2205      	movs	r2, #5
 8004ebc:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8004ebe:	7efb      	ldrb	r3, [r7, #27]
 8004ec0:	2b20      	cmp	r3, #32
 8004ec2:	d801      	bhi.n	8004ec8 <create_name+0x10c>
 8004ec4:	2204      	movs	r2, #4
 8004ec6:	e000      	b.n	8004eca <create_name+0x10e>
 8004ec8:	2200      	movs	r2, #0
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	330b      	adds	r3, #11
 8004ece:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8004ed0:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	3720      	adds	r7, #32
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	08006204 	.word	0x08006204
 8004ee0:	08006194 	.word	0x08006194

08004ee4 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8004ee4:	b580      	push	{r7, lr}
 8004ee6:	b086      	sub	sp, #24
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	6078      	str	r0, [r7, #4]
 8004eec:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8004ef8:	e002      	b.n	8004f00 <follow_path+0x1c>
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	3301      	adds	r3, #1
 8004efe:	603b      	str	r3, [r7, #0]
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	781b      	ldrb	r3, [r3, #0]
 8004f04:	2b2f      	cmp	r3, #47	; 0x2f
 8004f06:	d0f8      	beq.n	8004efa <follow_path+0x16>
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	781b      	ldrb	r3, [r3, #0]
 8004f0c:	2b5c      	cmp	r3, #92	; 0x5c
 8004f0e:	d0f4      	beq.n	8004efa <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8004f10:	693b      	ldr	r3, [r7, #16]
 8004f12:	2200      	movs	r2, #0
 8004f14:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	781b      	ldrb	r3, [r3, #0]
 8004f1a:	2b1f      	cmp	r3, #31
 8004f1c:	d80a      	bhi.n	8004f34 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	2280      	movs	r2, #128	; 0x80
 8004f22:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8004f26:	2100      	movs	r1, #0
 8004f28:	6878      	ldr	r0, [r7, #4]
 8004f2a:	f7ff fcf9 	bl	8004920 <dir_sdi>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	75fb      	strb	r3, [r7, #23]
 8004f32:	e043      	b.n	8004fbc <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8004f34:	463b      	mov	r3, r7
 8004f36:	4619      	mov	r1, r3
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f7ff ff3f 	bl	8004dbc <create_name>
 8004f3e:	4603      	mov	r3, r0
 8004f40:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8004f42:	7dfb      	ldrb	r3, [r7, #23]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d134      	bne.n	8004fb2 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8004f48:	6878      	ldr	r0, [r7, #4]
 8004f4a:	f7ff feaf 	bl	8004cac <dir_find>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8004f58:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8004f5a:	7dfb      	ldrb	r3, [r7, #23]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d00a      	beq.n	8004f76 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8004f60:	7dfb      	ldrb	r3, [r7, #23]
 8004f62:	2b04      	cmp	r3, #4
 8004f64:	d127      	bne.n	8004fb6 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8004f66:	7afb      	ldrb	r3, [r7, #11]
 8004f68:	f003 0304 	and.w	r3, r3, #4
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d122      	bne.n	8004fb6 <follow_path+0xd2>
 8004f70:	2305      	movs	r3, #5
 8004f72:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8004f74:	e01f      	b.n	8004fb6 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8004f76:	7afb      	ldrb	r3, [r7, #11]
 8004f78:	f003 0304 	and.w	r3, r3, #4
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d11c      	bne.n	8004fba <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8004f80:	693b      	ldr	r3, [r7, #16]
 8004f82:	799b      	ldrb	r3, [r3, #6]
 8004f84:	f003 0310 	and.w	r3, r3, #16
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d102      	bne.n	8004f92 <follow_path+0xae>
				res = FR_NO_PATH; break;
 8004f8c:	2305      	movs	r3, #5
 8004f8e:	75fb      	strb	r3, [r7, #23]
 8004f90:	e014      	b.n	8004fbc <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	695b      	ldr	r3, [r3, #20]
 8004f9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fa0:	4413      	add	r3, r2
 8004fa2:	4619      	mov	r1, r3
 8004fa4:	68f8      	ldr	r0, [r7, #12]
 8004fa6:	f7ff fe42 	bl	8004c2e <ld_clust>
 8004faa:	4602      	mov	r2, r0
 8004fac:	693b      	ldr	r3, [r7, #16]
 8004fae:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8004fb0:	e7c0      	b.n	8004f34 <follow_path+0x50>
			if (res != FR_OK) break;
 8004fb2:	bf00      	nop
 8004fb4:	e002      	b.n	8004fbc <follow_path+0xd8>
				break;
 8004fb6:	bf00      	nop
 8004fb8:	e000      	b.n	8004fbc <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8004fba:	bf00      	nop
			}
		}
	}

	return res;
 8004fbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fbe:	4618      	mov	r0, r3
 8004fc0:	3718      	adds	r7, #24
 8004fc2:	46bd      	mov	sp, r7
 8004fc4:	bd80      	pop	{r7, pc}

08004fc6 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8004fc6:	b480      	push	{r7}
 8004fc8:	b087      	sub	sp, #28
 8004fca:	af00      	add	r7, sp, #0
 8004fcc:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8004fce:	f04f 33ff 	mov.w	r3, #4294967295
 8004fd2:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d031      	beq.n	8005040 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	617b      	str	r3, [r7, #20]
 8004fe2:	e002      	b.n	8004fea <get_ldnumber+0x24>
 8004fe4:	697b      	ldr	r3, [r7, #20]
 8004fe6:	3301      	adds	r3, #1
 8004fe8:	617b      	str	r3, [r7, #20]
 8004fea:	697b      	ldr	r3, [r7, #20]
 8004fec:	781b      	ldrb	r3, [r3, #0]
 8004fee:	2b20      	cmp	r3, #32
 8004ff0:	d903      	bls.n	8004ffa <get_ldnumber+0x34>
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	781b      	ldrb	r3, [r3, #0]
 8004ff6:	2b3a      	cmp	r3, #58	; 0x3a
 8004ff8:	d1f4      	bne.n	8004fe4 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8004ffa:	697b      	ldr	r3, [r7, #20]
 8004ffc:	781b      	ldrb	r3, [r3, #0]
 8004ffe:	2b3a      	cmp	r3, #58	; 0x3a
 8005000:	d11c      	bne.n	800503c <get_ldnumber+0x76>
			tp = *path;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	1c5a      	adds	r2, r3, #1
 800500c:	60fa      	str	r2, [r7, #12]
 800500e:	781b      	ldrb	r3, [r3, #0]
 8005010:	3b30      	subs	r3, #48	; 0x30
 8005012:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8005014:	68bb      	ldr	r3, [r7, #8]
 8005016:	2b09      	cmp	r3, #9
 8005018:	d80e      	bhi.n	8005038 <get_ldnumber+0x72>
 800501a:	68fa      	ldr	r2, [r7, #12]
 800501c:	697b      	ldr	r3, [r7, #20]
 800501e:	429a      	cmp	r2, r3
 8005020:	d10a      	bne.n	8005038 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d107      	bne.n	8005038 <get_ldnumber+0x72>
					vol = (int)i;
 8005028:	68bb      	ldr	r3, [r7, #8]
 800502a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800502c:	697b      	ldr	r3, [r7, #20]
 800502e:	3301      	adds	r3, #1
 8005030:	617b      	str	r3, [r7, #20]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	697a      	ldr	r2, [r7, #20]
 8005036:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8005038:	693b      	ldr	r3, [r7, #16]
 800503a:	e002      	b.n	8005042 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800503c:	2300      	movs	r3, #0
 800503e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8005040:	693b      	ldr	r3, [r7, #16]
}
 8005042:	4618      	mov	r0, r3
 8005044:	371c      	adds	r7, #28
 8005046:	46bd      	mov	sp, r7
 8005048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504c:	4770      	bx	lr
	...

08005050 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b082      	sub	sp, #8
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
 8005058:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2200      	movs	r2, #0
 800505e:	70da      	strb	r2, [r3, #3]
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	f04f 32ff 	mov.w	r2, #4294967295
 8005066:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8005068:	6839      	ldr	r1, [r7, #0]
 800506a:	6878      	ldr	r0, [r7, #4]
 800506c:	f7ff f8d8 	bl	8004220 <move_window>
 8005070:	4603      	mov	r3, r0
 8005072:	2b00      	cmp	r3, #0
 8005074:	d001      	beq.n	800507a <check_fs+0x2a>
 8005076:	2304      	movs	r3, #4
 8005078:	e038      	b.n	80050ec <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	3330      	adds	r3, #48	; 0x30
 800507e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8005082:	4618      	mov	r0, r3
 8005084:	f7fe fe1c 	bl	8003cc0 <ld_word>
 8005088:	4603      	mov	r3, r0
 800508a:	461a      	mov	r2, r3
 800508c:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8005090:	429a      	cmp	r2, r3
 8005092:	d001      	beq.n	8005098 <check_fs+0x48>
 8005094:	2303      	movs	r3, #3
 8005096:	e029      	b.n	80050ec <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800509e:	2be9      	cmp	r3, #233	; 0xe9
 80050a0:	d009      	beq.n	80050b6 <check_fs+0x66>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80050a8:	2beb      	cmp	r3, #235	; 0xeb
 80050aa:	d11e      	bne.n	80050ea <check_fs+0x9a>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80050b2:	2b90      	cmp	r3, #144	; 0x90
 80050b4:	d119      	bne.n	80050ea <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	3330      	adds	r3, #48	; 0x30
 80050ba:	3336      	adds	r3, #54	; 0x36
 80050bc:	4618      	mov	r0, r3
 80050be:	f7fe fe17 	bl	8003cf0 <ld_dword>
 80050c2:	4603      	mov	r3, r0
 80050c4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80050c8:	4a0a      	ldr	r2, [pc, #40]	; (80050f4 <check_fs+0xa4>)
 80050ca:	4293      	cmp	r3, r2
 80050cc:	d101      	bne.n	80050d2 <check_fs+0x82>
 80050ce:	2300      	movs	r3, #0
 80050d0:	e00c      	b.n	80050ec <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	3330      	adds	r3, #48	; 0x30
 80050d6:	3352      	adds	r3, #82	; 0x52
 80050d8:	4618      	mov	r0, r3
 80050da:	f7fe fe09 	bl	8003cf0 <ld_dword>
 80050de:	4603      	mov	r3, r0
 80050e0:	4a05      	ldr	r2, [pc, #20]	; (80050f8 <check_fs+0xa8>)
 80050e2:	4293      	cmp	r3, r2
 80050e4:	d101      	bne.n	80050ea <check_fs+0x9a>
 80050e6:	2300      	movs	r3, #0
 80050e8:	e000      	b.n	80050ec <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80050ea:	2302      	movs	r3, #2
}
 80050ec:	4618      	mov	r0, r3
 80050ee:	3708      	adds	r7, #8
 80050f0:	46bd      	mov	sp, r7
 80050f2:	bd80      	pop	{r7, pc}
 80050f4:	00544146 	.word	0x00544146
 80050f8:	33544146 	.word	0x33544146

080050fc <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b096      	sub	sp, #88	; 0x58
 8005100:	af00      	add	r7, sp, #0
 8005102:	60f8      	str	r0, [r7, #12]
 8005104:	60b9      	str	r1, [r7, #8]
 8005106:	4613      	mov	r3, r2
 8005108:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	2200      	movs	r2, #0
 800510e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8005110:	68f8      	ldr	r0, [r7, #12]
 8005112:	f7ff ff58 	bl	8004fc6 <get_ldnumber>
 8005116:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8005118:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800511a:	2b00      	cmp	r3, #0
 800511c:	da01      	bge.n	8005122 <find_volume+0x26>
 800511e:	230b      	movs	r3, #11
 8005120:	e22d      	b.n	800557e <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8005122:	4aa1      	ldr	r2, [pc, #644]	; (80053a8 <find_volume+0x2ac>)
 8005124:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005126:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800512a:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800512c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800512e:	2b00      	cmp	r3, #0
 8005130:	d101      	bne.n	8005136 <find_volume+0x3a>
 8005132:	230c      	movs	r3, #12
 8005134:	e223      	b.n	800557e <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800513a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800513c:	79fb      	ldrb	r3, [r7, #7]
 800513e:	f023 0301 	bic.w	r3, r3, #1
 8005142:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8005144:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005146:	781b      	ldrb	r3, [r3, #0]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d01a      	beq.n	8005182 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800514c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800514e:	785b      	ldrb	r3, [r3, #1]
 8005150:	4618      	mov	r0, r3
 8005152:	f7fe fd17 	bl	8003b84 <disk_status>
 8005156:	4603      	mov	r3, r0
 8005158:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800515c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005160:	f003 0301 	and.w	r3, r3, #1
 8005164:	2b00      	cmp	r3, #0
 8005166:	d10c      	bne.n	8005182 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8005168:	79fb      	ldrb	r3, [r7, #7]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d007      	beq.n	800517e <find_volume+0x82>
 800516e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005172:	f003 0304 	and.w	r3, r3, #4
 8005176:	2b00      	cmp	r3, #0
 8005178:	d001      	beq.n	800517e <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800517a:	230a      	movs	r3, #10
 800517c:	e1ff      	b.n	800557e <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800517e:	2300      	movs	r3, #0
 8005180:	e1fd      	b.n	800557e <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8005182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005184:	2200      	movs	r2, #0
 8005186:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8005188:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800518a:	b2da      	uxtb	r2, r3
 800518c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800518e:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8005190:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005192:	785b      	ldrb	r3, [r3, #1]
 8005194:	4618      	mov	r0, r3
 8005196:	f7fe fd0f 	bl	8003bb8 <disk_initialize>
 800519a:	4603      	mov	r3, r0
 800519c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80051a0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80051a4:	f003 0301 	and.w	r3, r3, #1
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d001      	beq.n	80051b0 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80051ac:	2303      	movs	r3, #3
 80051ae:	e1e6      	b.n	800557e <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80051b0:	79fb      	ldrb	r3, [r7, #7]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d007      	beq.n	80051c6 <find_volume+0xca>
 80051b6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80051ba:	f003 0304 	and.w	r3, r3, #4
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d001      	beq.n	80051c6 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80051c2:	230a      	movs	r3, #10
 80051c4:	e1db      	b.n	800557e <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80051c6:	2300      	movs	r3, #0
 80051c8:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80051ca:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80051cc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80051ce:	f7ff ff3f 	bl	8005050 <check_fs>
 80051d2:	4603      	mov	r3, r0
 80051d4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80051d8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80051dc:	2b02      	cmp	r3, #2
 80051de:	d149      	bne.n	8005274 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80051e0:	2300      	movs	r3, #0
 80051e2:	643b      	str	r3, [r7, #64]	; 0x40
 80051e4:	e01e      	b.n	8005224 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80051e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051e8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80051ec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80051ee:	011b      	lsls	r3, r3, #4
 80051f0:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 80051f4:	4413      	add	r3, r2
 80051f6:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 80051f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051fa:	3304      	adds	r3, #4
 80051fc:	781b      	ldrb	r3, [r3, #0]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d006      	beq.n	8005210 <find_volume+0x114>
 8005202:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005204:	3308      	adds	r3, #8
 8005206:	4618      	mov	r0, r3
 8005208:	f7fe fd72 	bl	8003cf0 <ld_dword>
 800520c:	4602      	mov	r2, r0
 800520e:	e000      	b.n	8005212 <find_volume+0x116>
 8005210:	2200      	movs	r2, #0
 8005212:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005214:	009b      	lsls	r3, r3, #2
 8005216:	3358      	adds	r3, #88	; 0x58
 8005218:	443b      	add	r3, r7
 800521a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800521e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005220:	3301      	adds	r3, #1
 8005222:	643b      	str	r3, [r7, #64]	; 0x40
 8005224:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005226:	2b03      	cmp	r3, #3
 8005228:	d9dd      	bls.n	80051e6 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800522a:	2300      	movs	r3, #0
 800522c:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800522e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005230:	2b00      	cmp	r3, #0
 8005232:	d002      	beq.n	800523a <find_volume+0x13e>
 8005234:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005236:	3b01      	subs	r3, #1
 8005238:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800523a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800523c:	009b      	lsls	r3, r3, #2
 800523e:	3358      	adds	r3, #88	; 0x58
 8005240:	443b      	add	r3, r7
 8005242:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8005246:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8005248:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800524a:	2b00      	cmp	r3, #0
 800524c:	d005      	beq.n	800525a <find_volume+0x15e>
 800524e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005250:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005252:	f7ff fefd 	bl	8005050 <check_fs>
 8005256:	4603      	mov	r3, r0
 8005258:	e000      	b.n	800525c <find_volume+0x160>
 800525a:	2303      	movs	r3, #3
 800525c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8005260:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005264:	2b01      	cmp	r3, #1
 8005266:	d905      	bls.n	8005274 <find_volume+0x178>
 8005268:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800526a:	3301      	adds	r3, #1
 800526c:	643b      	str	r3, [r7, #64]	; 0x40
 800526e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005270:	2b03      	cmp	r3, #3
 8005272:	d9e2      	bls.n	800523a <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8005274:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005278:	2b04      	cmp	r3, #4
 800527a:	d101      	bne.n	8005280 <find_volume+0x184>
 800527c:	2301      	movs	r3, #1
 800527e:	e17e      	b.n	800557e <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8005280:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005284:	2b01      	cmp	r3, #1
 8005286:	d901      	bls.n	800528c <find_volume+0x190>
 8005288:	230d      	movs	r3, #13
 800528a:	e178      	b.n	800557e <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800528c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800528e:	3330      	adds	r3, #48	; 0x30
 8005290:	330b      	adds	r3, #11
 8005292:	4618      	mov	r0, r3
 8005294:	f7fe fd14 	bl	8003cc0 <ld_word>
 8005298:	4603      	mov	r3, r0
 800529a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800529e:	d001      	beq.n	80052a4 <find_volume+0x1a8>
 80052a0:	230d      	movs	r3, #13
 80052a2:	e16c      	b.n	800557e <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80052a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052a6:	3330      	adds	r3, #48	; 0x30
 80052a8:	3316      	adds	r3, #22
 80052aa:	4618      	mov	r0, r3
 80052ac:	f7fe fd08 	bl	8003cc0 <ld_word>
 80052b0:	4603      	mov	r3, r0
 80052b2:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80052b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d106      	bne.n	80052c8 <find_volume+0x1cc>
 80052ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052bc:	3330      	adds	r3, #48	; 0x30
 80052be:	3324      	adds	r3, #36	; 0x24
 80052c0:	4618      	mov	r0, r3
 80052c2:	f7fe fd15 	bl	8003cf0 <ld_dword>
 80052c6:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80052c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052ca:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80052cc:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80052ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052d0:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 80052d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052d6:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80052d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052da:	789b      	ldrb	r3, [r3, #2]
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d005      	beq.n	80052ec <find_volume+0x1f0>
 80052e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052e2:	789b      	ldrb	r3, [r3, #2]
 80052e4:	2b02      	cmp	r3, #2
 80052e6:	d001      	beq.n	80052ec <find_volume+0x1f0>
 80052e8:	230d      	movs	r3, #13
 80052ea:	e148      	b.n	800557e <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80052ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052ee:	789b      	ldrb	r3, [r3, #2]
 80052f0:	461a      	mov	r2, r3
 80052f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052f4:	fb02 f303 	mul.w	r3, r2, r3
 80052f8:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80052fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005300:	b29a      	uxth	r2, r3
 8005302:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005304:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8005306:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005308:	895b      	ldrh	r3, [r3, #10]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d008      	beq.n	8005320 <find_volume+0x224>
 800530e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005310:	895b      	ldrh	r3, [r3, #10]
 8005312:	461a      	mov	r2, r3
 8005314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005316:	895b      	ldrh	r3, [r3, #10]
 8005318:	3b01      	subs	r3, #1
 800531a:	4013      	ands	r3, r2
 800531c:	2b00      	cmp	r3, #0
 800531e:	d001      	beq.n	8005324 <find_volume+0x228>
 8005320:	230d      	movs	r3, #13
 8005322:	e12c      	b.n	800557e <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8005324:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005326:	3330      	adds	r3, #48	; 0x30
 8005328:	3311      	adds	r3, #17
 800532a:	4618      	mov	r0, r3
 800532c:	f7fe fcc8 	bl	8003cc0 <ld_word>
 8005330:	4603      	mov	r3, r0
 8005332:	461a      	mov	r2, r3
 8005334:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005336:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8005338:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800533a:	891b      	ldrh	r3, [r3, #8]
 800533c:	f003 030f 	and.w	r3, r3, #15
 8005340:	b29b      	uxth	r3, r3
 8005342:	2b00      	cmp	r3, #0
 8005344:	d001      	beq.n	800534a <find_volume+0x24e>
 8005346:	230d      	movs	r3, #13
 8005348:	e119      	b.n	800557e <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800534a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800534c:	3330      	adds	r3, #48	; 0x30
 800534e:	3313      	adds	r3, #19
 8005350:	4618      	mov	r0, r3
 8005352:	f7fe fcb5 	bl	8003cc0 <ld_word>
 8005356:	4603      	mov	r3, r0
 8005358:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800535a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800535c:	2b00      	cmp	r3, #0
 800535e:	d106      	bne.n	800536e <find_volume+0x272>
 8005360:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005362:	3330      	adds	r3, #48	; 0x30
 8005364:	3320      	adds	r3, #32
 8005366:	4618      	mov	r0, r3
 8005368:	f7fe fcc2 	bl	8003cf0 <ld_dword>
 800536c:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800536e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005370:	3330      	adds	r3, #48	; 0x30
 8005372:	330e      	adds	r3, #14
 8005374:	4618      	mov	r0, r3
 8005376:	f7fe fca3 	bl	8003cc0 <ld_word>
 800537a:	4603      	mov	r3, r0
 800537c:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800537e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005380:	2b00      	cmp	r3, #0
 8005382:	d101      	bne.n	8005388 <find_volume+0x28c>
 8005384:	230d      	movs	r3, #13
 8005386:	e0fa      	b.n	800557e <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8005388:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800538a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800538c:	4413      	add	r3, r2
 800538e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005390:	8912      	ldrh	r2, [r2, #8]
 8005392:	0912      	lsrs	r2, r2, #4
 8005394:	b292      	uxth	r2, r2
 8005396:	4413      	add	r3, r2
 8005398:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800539a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800539c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800539e:	429a      	cmp	r2, r3
 80053a0:	d204      	bcs.n	80053ac <find_volume+0x2b0>
 80053a2:	230d      	movs	r3, #13
 80053a4:	e0eb      	b.n	800557e <find_volume+0x482>
 80053a6:	bf00      	nop
 80053a8:	200006b8 	.word	0x200006b8
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80053ac:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80053ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053b0:	1ad3      	subs	r3, r2, r3
 80053b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80053b4:	8952      	ldrh	r2, [r2, #10]
 80053b6:	fbb3 f3f2 	udiv	r3, r3, r2
 80053ba:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80053bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d101      	bne.n	80053c6 <find_volume+0x2ca>
 80053c2:	230d      	movs	r3, #13
 80053c4:	e0db      	b.n	800557e <find_volume+0x482>
		fmt = FS_FAT32;
 80053c6:	2303      	movs	r3, #3
 80053c8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80053cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ce:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d802      	bhi.n	80053dc <find_volume+0x2e0>
 80053d6:	2302      	movs	r3, #2
 80053d8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80053dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053de:	f640 72f5 	movw	r2, #4085	; 0xff5
 80053e2:	4293      	cmp	r3, r2
 80053e4:	d802      	bhi.n	80053ec <find_volume+0x2f0>
 80053e6:	2301      	movs	r3, #1
 80053e8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80053ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ee:	1c9a      	adds	r2, r3, #2
 80053f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053f2:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 80053f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053f6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80053f8:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80053fa:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80053fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80053fe:	441a      	add	r2, r3
 8005400:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005402:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8005404:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8005406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005408:	441a      	add	r2, r3
 800540a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800540c:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 800540e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005412:	2b03      	cmp	r3, #3
 8005414:	d11e      	bne.n	8005454 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8005416:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005418:	3330      	adds	r3, #48	; 0x30
 800541a:	332a      	adds	r3, #42	; 0x2a
 800541c:	4618      	mov	r0, r3
 800541e:	f7fe fc4f 	bl	8003cc0 <ld_word>
 8005422:	4603      	mov	r3, r0
 8005424:	2b00      	cmp	r3, #0
 8005426:	d001      	beq.n	800542c <find_volume+0x330>
 8005428:	230d      	movs	r3, #13
 800542a:	e0a8      	b.n	800557e <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800542c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800542e:	891b      	ldrh	r3, [r3, #8]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d001      	beq.n	8005438 <find_volume+0x33c>
 8005434:	230d      	movs	r3, #13
 8005436:	e0a2      	b.n	800557e <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8005438:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800543a:	3330      	adds	r3, #48	; 0x30
 800543c:	332c      	adds	r3, #44	; 0x2c
 800543e:	4618      	mov	r0, r3
 8005440:	f7fe fc56 	bl	8003cf0 <ld_dword>
 8005444:	4602      	mov	r2, r0
 8005446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005448:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800544a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800544c:	695b      	ldr	r3, [r3, #20]
 800544e:	009b      	lsls	r3, r3, #2
 8005450:	647b      	str	r3, [r7, #68]	; 0x44
 8005452:	e01f      	b.n	8005494 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8005454:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005456:	891b      	ldrh	r3, [r3, #8]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d101      	bne.n	8005460 <find_volume+0x364>
 800545c:	230d      	movs	r3, #13
 800545e:	e08e      	b.n	800557e <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8005460:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005462:	6a1a      	ldr	r2, [r3, #32]
 8005464:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005466:	441a      	add	r2, r3
 8005468:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800546a:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800546c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005470:	2b02      	cmp	r3, #2
 8005472:	d103      	bne.n	800547c <find_volume+0x380>
 8005474:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005476:	695b      	ldr	r3, [r3, #20]
 8005478:	005b      	lsls	r3, r3, #1
 800547a:	e00a      	b.n	8005492 <find_volume+0x396>
 800547c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800547e:	695a      	ldr	r2, [r3, #20]
 8005480:	4613      	mov	r3, r2
 8005482:	005b      	lsls	r3, r3, #1
 8005484:	4413      	add	r3, r2
 8005486:	085a      	lsrs	r2, r3, #1
 8005488:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800548a:	695b      	ldr	r3, [r3, #20]
 800548c:	f003 0301 	and.w	r3, r3, #1
 8005490:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8005492:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8005494:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005496:	699a      	ldr	r2, [r3, #24]
 8005498:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800549a:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800549e:	0a5b      	lsrs	r3, r3, #9
 80054a0:	429a      	cmp	r2, r3
 80054a2:	d201      	bcs.n	80054a8 <find_volume+0x3ac>
 80054a4:	230d      	movs	r3, #13
 80054a6:	e06a      	b.n	800557e <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80054a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054aa:	f04f 32ff 	mov.w	r2, #4294967295
 80054ae:	611a      	str	r2, [r3, #16]
 80054b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054b2:	691a      	ldr	r2, [r3, #16]
 80054b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054b6:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 80054b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054ba:	2280      	movs	r2, #128	; 0x80
 80054bc:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80054be:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80054c2:	2b03      	cmp	r3, #3
 80054c4:	d149      	bne.n	800555a <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80054c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054c8:	3330      	adds	r3, #48	; 0x30
 80054ca:	3330      	adds	r3, #48	; 0x30
 80054cc:	4618      	mov	r0, r3
 80054ce:	f7fe fbf7 	bl	8003cc0 <ld_word>
 80054d2:	4603      	mov	r3, r0
 80054d4:	2b01      	cmp	r3, #1
 80054d6:	d140      	bne.n	800555a <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 80054d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80054da:	3301      	adds	r3, #1
 80054dc:	4619      	mov	r1, r3
 80054de:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80054e0:	f7fe fe9e 	bl	8004220 <move_window>
 80054e4:	4603      	mov	r3, r0
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d137      	bne.n	800555a <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 80054ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054ec:	2200      	movs	r2, #0
 80054ee:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80054f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80054f2:	3330      	adds	r3, #48	; 0x30
 80054f4:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80054f8:	4618      	mov	r0, r3
 80054fa:	f7fe fbe1 	bl	8003cc0 <ld_word>
 80054fe:	4603      	mov	r3, r0
 8005500:	461a      	mov	r2, r3
 8005502:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8005506:	429a      	cmp	r2, r3
 8005508:	d127      	bne.n	800555a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800550a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800550c:	3330      	adds	r3, #48	; 0x30
 800550e:	4618      	mov	r0, r3
 8005510:	f7fe fbee 	bl	8003cf0 <ld_dword>
 8005514:	4603      	mov	r3, r0
 8005516:	4a1c      	ldr	r2, [pc, #112]	; (8005588 <find_volume+0x48c>)
 8005518:	4293      	cmp	r3, r2
 800551a:	d11e      	bne.n	800555a <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800551c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800551e:	3330      	adds	r3, #48	; 0x30
 8005520:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8005524:	4618      	mov	r0, r3
 8005526:	f7fe fbe3 	bl	8003cf0 <ld_dword>
 800552a:	4603      	mov	r3, r0
 800552c:	4a17      	ldr	r2, [pc, #92]	; (800558c <find_volume+0x490>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d113      	bne.n	800555a <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8005532:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005534:	3330      	adds	r3, #48	; 0x30
 8005536:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800553a:	4618      	mov	r0, r3
 800553c:	f7fe fbd8 	bl	8003cf0 <ld_dword>
 8005540:	4602      	mov	r2, r0
 8005542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005544:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8005546:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005548:	3330      	adds	r3, #48	; 0x30
 800554a:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800554e:	4618      	mov	r0, r3
 8005550:	f7fe fbce 	bl	8003cf0 <ld_dword>
 8005554:	4602      	mov	r2, r0
 8005556:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005558:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800555a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800555c:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8005560:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8005562:	4b0b      	ldr	r3, [pc, #44]	; (8005590 <find_volume+0x494>)
 8005564:	881b      	ldrh	r3, [r3, #0]
 8005566:	3301      	adds	r3, #1
 8005568:	b29a      	uxth	r2, r3
 800556a:	4b09      	ldr	r3, [pc, #36]	; (8005590 <find_volume+0x494>)
 800556c:	801a      	strh	r2, [r3, #0]
 800556e:	4b08      	ldr	r3, [pc, #32]	; (8005590 <find_volume+0x494>)
 8005570:	881a      	ldrh	r2, [r3, #0]
 8005572:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005574:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8005576:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005578:	f7fe fdea 	bl	8004150 <clear_lock>
#endif
	return FR_OK;
 800557c:	2300      	movs	r3, #0
}
 800557e:	4618      	mov	r0, r3
 8005580:	3758      	adds	r7, #88	; 0x58
 8005582:	46bd      	mov	sp, r7
 8005584:	bd80      	pop	{r7, pc}
 8005586:	bf00      	nop
 8005588:	41615252 	.word	0x41615252
 800558c:	61417272 	.word	0x61417272
 8005590:	200006bc 	.word	0x200006bc

08005594 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b084      	sub	sp, #16
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
 800559c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800559e:	2309      	movs	r3, #9
 80055a0:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d01c      	beq.n	80055e2 <validate+0x4e>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d018      	beq.n	80055e2 <validate+0x4e>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	781b      	ldrb	r3, [r3, #0]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d013      	beq.n	80055e2 <validate+0x4e>
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	889a      	ldrh	r2, [r3, #4]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	88db      	ldrh	r3, [r3, #6]
 80055c4:	429a      	cmp	r2, r3
 80055c6:	d10c      	bne.n	80055e2 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	785b      	ldrb	r3, [r3, #1]
 80055ce:	4618      	mov	r0, r3
 80055d0:	f7fe fad8 	bl	8003b84 <disk_status>
 80055d4:	4603      	mov	r3, r0
 80055d6:	f003 0301 	and.w	r3, r3, #1
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d101      	bne.n	80055e2 <validate+0x4e>
			res = FR_OK;
 80055de:	2300      	movs	r3, #0
 80055e0:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80055e2:	7bfb      	ldrb	r3, [r7, #15]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d102      	bne.n	80055ee <validate+0x5a>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	e000      	b.n	80055f0 <validate+0x5c>
 80055ee:	2300      	movs	r3, #0
 80055f0:	683a      	ldr	r2, [r7, #0]
 80055f2:	6013      	str	r3, [r2, #0]
	return res;
 80055f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3710      	adds	r7, #16
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}
	...

08005600 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b088      	sub	sp, #32
 8005604:	af00      	add	r7, sp, #0
 8005606:	60f8      	str	r0, [r7, #12]
 8005608:	60b9      	str	r1, [r7, #8]
 800560a:	4613      	mov	r3, r2
 800560c:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800560e:	68bb      	ldr	r3, [r7, #8]
 8005610:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8005612:	f107 0310 	add.w	r3, r7, #16
 8005616:	4618      	mov	r0, r3
 8005618:	f7ff fcd5 	bl	8004fc6 <get_ldnumber>
 800561c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800561e:	69fb      	ldr	r3, [r7, #28]
 8005620:	2b00      	cmp	r3, #0
 8005622:	da01      	bge.n	8005628 <f_mount+0x28>
 8005624:	230b      	movs	r3, #11
 8005626:	e02b      	b.n	8005680 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8005628:	4a17      	ldr	r2, [pc, #92]	; (8005688 <f_mount+0x88>)
 800562a:	69fb      	ldr	r3, [r7, #28]
 800562c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005630:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8005632:	69bb      	ldr	r3, [r7, #24]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d005      	beq.n	8005644 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8005638:	69b8      	ldr	r0, [r7, #24]
 800563a:	f7fe fd89 	bl	8004150 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800563e:	69bb      	ldr	r3, [r7, #24]
 8005640:	2200      	movs	r2, #0
 8005642:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d002      	beq.n	8005650 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2200      	movs	r2, #0
 800564e:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8005650:	68fa      	ldr	r2, [r7, #12]
 8005652:	490d      	ldr	r1, [pc, #52]	; (8005688 <f_mount+0x88>)
 8005654:	69fb      	ldr	r3, [r7, #28]
 8005656:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d002      	beq.n	8005666 <f_mount+0x66>
 8005660:	79fb      	ldrb	r3, [r7, #7]
 8005662:	2b01      	cmp	r3, #1
 8005664:	d001      	beq.n	800566a <f_mount+0x6a>
 8005666:	2300      	movs	r3, #0
 8005668:	e00a      	b.n	8005680 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800566a:	f107 010c 	add.w	r1, r7, #12
 800566e:	f107 0308 	add.w	r3, r7, #8
 8005672:	2200      	movs	r2, #0
 8005674:	4618      	mov	r0, r3
 8005676:	f7ff fd41 	bl	80050fc <find_volume>
 800567a:	4603      	mov	r3, r0
 800567c:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800567e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005680:	4618      	mov	r0, r3
 8005682:	3720      	adds	r7, #32
 8005684:	46bd      	mov	sp, r7
 8005686:	bd80      	pop	{r7, pc}
 8005688:	200006b8 	.word	0x200006b8

0800568c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b098      	sub	sp, #96	; 0x60
 8005690:	af00      	add	r7, sp, #0
 8005692:	60f8      	str	r0, [r7, #12]
 8005694:	60b9      	str	r1, [r7, #8]
 8005696:	4613      	mov	r3, r2
 8005698:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d101      	bne.n	80056a4 <f_open+0x18>
 80056a0:	2309      	movs	r3, #9
 80056a2:	e1ad      	b.n	8005a00 <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 80056a4:	79fb      	ldrb	r3, [r7, #7]
 80056a6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80056aa:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 80056ac:	79fa      	ldrb	r2, [r7, #7]
 80056ae:	f107 0110 	add.w	r1, r7, #16
 80056b2:	f107 0308 	add.w	r3, r7, #8
 80056b6:	4618      	mov	r0, r3
 80056b8:	f7ff fd20 	bl	80050fc <find_volume>
 80056bc:	4603      	mov	r3, r0
 80056be:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 80056c2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	f040 8191 	bne.w	80059ee <f_open+0x362>
		dj.obj.fs = fs;
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80056d0:	68ba      	ldr	r2, [r7, #8]
 80056d2:	f107 0314 	add.w	r3, r7, #20
 80056d6:	4611      	mov	r1, r2
 80056d8:	4618      	mov	r0, r3
 80056da:	f7ff fc03 	bl	8004ee4 <follow_path>
 80056de:	4603      	mov	r3, r0
 80056e0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80056e4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d11a      	bne.n	8005722 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80056ec:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80056f0:	b25b      	sxtb	r3, r3
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	da03      	bge.n	80056fe <f_open+0x72>
				res = FR_INVALID_NAME;
 80056f6:	2306      	movs	r3, #6
 80056f8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80056fc:	e011      	b.n	8005722 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80056fe:	79fb      	ldrb	r3, [r7, #7]
 8005700:	f023 0301 	bic.w	r3, r3, #1
 8005704:	2b00      	cmp	r3, #0
 8005706:	bf14      	ite	ne
 8005708:	2301      	movne	r3, #1
 800570a:	2300      	moveq	r3, #0
 800570c:	b2db      	uxtb	r3, r3
 800570e:	461a      	mov	r2, r3
 8005710:	f107 0314 	add.w	r3, r7, #20
 8005714:	4611      	mov	r1, r2
 8005716:	4618      	mov	r0, r3
 8005718:	f7fe fbd2 	bl	8003ec0 <chk_lock>
 800571c:	4603      	mov	r3, r0
 800571e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8005722:	79fb      	ldrb	r3, [r7, #7]
 8005724:	f003 031c 	and.w	r3, r3, #28
 8005728:	2b00      	cmp	r3, #0
 800572a:	d07f      	beq.n	800582c <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800572c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005730:	2b00      	cmp	r3, #0
 8005732:	d017      	beq.n	8005764 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8005734:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005738:	2b04      	cmp	r3, #4
 800573a:	d10e      	bne.n	800575a <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800573c:	f7fe fc1c 	bl	8003f78 <enq_lock>
 8005740:	4603      	mov	r3, r0
 8005742:	2b00      	cmp	r3, #0
 8005744:	d006      	beq.n	8005754 <f_open+0xc8>
 8005746:	f107 0314 	add.w	r3, r7, #20
 800574a:	4618      	mov	r0, r3
 800574c:	f7ff fb03 	bl	8004d56 <dir_register>
 8005750:	4603      	mov	r3, r0
 8005752:	e000      	b.n	8005756 <f_open+0xca>
 8005754:	2312      	movs	r3, #18
 8005756:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800575a:	79fb      	ldrb	r3, [r7, #7]
 800575c:	f043 0308 	orr.w	r3, r3, #8
 8005760:	71fb      	strb	r3, [r7, #7]
 8005762:	e010      	b.n	8005786 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8005764:	7ebb      	ldrb	r3, [r7, #26]
 8005766:	f003 0311 	and.w	r3, r3, #17
 800576a:	2b00      	cmp	r3, #0
 800576c:	d003      	beq.n	8005776 <f_open+0xea>
					res = FR_DENIED;
 800576e:	2307      	movs	r3, #7
 8005770:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8005774:	e007      	b.n	8005786 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8005776:	79fb      	ldrb	r3, [r7, #7]
 8005778:	f003 0304 	and.w	r3, r3, #4
 800577c:	2b00      	cmp	r3, #0
 800577e:	d002      	beq.n	8005786 <f_open+0xfa>
 8005780:	2308      	movs	r3, #8
 8005782:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8005786:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800578a:	2b00      	cmp	r3, #0
 800578c:	d168      	bne.n	8005860 <f_open+0x1d4>
 800578e:	79fb      	ldrb	r3, [r7, #7]
 8005790:	f003 0308 	and.w	r3, r3, #8
 8005794:	2b00      	cmp	r3, #0
 8005796:	d063      	beq.n	8005860 <f_open+0x1d4>
				dw = GET_FATTIME();
 8005798:	f7fd fff6 	bl	8003788 <get_fattime>
 800579c:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800579e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057a0:	330e      	adds	r3, #14
 80057a2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80057a4:	4618      	mov	r0, r3
 80057a6:	f7fe fae1 	bl	8003d6c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80057aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057ac:	3316      	adds	r3, #22
 80057ae:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80057b0:	4618      	mov	r0, r3
 80057b2:	f7fe fadb 	bl	8003d6c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80057b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057b8:	330b      	adds	r3, #11
 80057ba:	2220      	movs	r2, #32
 80057bc:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80057c2:	4611      	mov	r1, r2
 80057c4:	4618      	mov	r0, r3
 80057c6:	f7ff fa32 	bl	8004c2e <ld_clust>
 80057ca:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80057d0:	2200      	movs	r2, #0
 80057d2:	4618      	mov	r0, r3
 80057d4:	f7ff fa4a 	bl	8004c6c <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80057d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057da:	331c      	adds	r3, #28
 80057dc:	2100      	movs	r1, #0
 80057de:	4618      	mov	r0, r3
 80057e0:	f7fe fac4 	bl	8003d6c <st_dword>
					fs->wflag = 1;
 80057e4:	693b      	ldr	r3, [r7, #16]
 80057e6:	2201      	movs	r2, #1
 80057e8:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80057ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d037      	beq.n	8005860 <f_open+0x1d4>
						dw = fs->winsect;
 80057f0:	693b      	ldr	r3, [r7, #16]
 80057f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057f4:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 80057f6:	f107 0314 	add.w	r3, r7, #20
 80057fa:	2200      	movs	r2, #0
 80057fc:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80057fe:	4618      	mov	r0, r3
 8005800:	f7fe ff5d 	bl	80046be <remove_chain>
 8005804:	4603      	mov	r3, r0
 8005806:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800580a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800580e:	2b00      	cmp	r3, #0
 8005810:	d126      	bne.n	8005860 <f_open+0x1d4>
							res = move_window(fs, dw);
 8005812:	693b      	ldr	r3, [r7, #16]
 8005814:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005816:	4618      	mov	r0, r3
 8005818:	f7fe fd02 	bl	8004220 <move_window>
 800581c:	4603      	mov	r3, r0
 800581e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8005822:	693b      	ldr	r3, [r7, #16]
 8005824:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005826:	3a01      	subs	r2, #1
 8005828:	60da      	str	r2, [r3, #12]
 800582a:	e019      	b.n	8005860 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800582c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005830:	2b00      	cmp	r3, #0
 8005832:	d115      	bne.n	8005860 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8005834:	7ebb      	ldrb	r3, [r7, #26]
 8005836:	f003 0310 	and.w	r3, r3, #16
 800583a:	2b00      	cmp	r3, #0
 800583c:	d003      	beq.n	8005846 <f_open+0x1ba>
					res = FR_NO_FILE;
 800583e:	2304      	movs	r3, #4
 8005840:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8005844:	e00c      	b.n	8005860 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8005846:	79fb      	ldrb	r3, [r7, #7]
 8005848:	f003 0302 	and.w	r3, r3, #2
 800584c:	2b00      	cmp	r3, #0
 800584e:	d007      	beq.n	8005860 <f_open+0x1d4>
 8005850:	7ebb      	ldrb	r3, [r7, #26]
 8005852:	f003 0301 	and.w	r3, r3, #1
 8005856:	2b00      	cmp	r3, #0
 8005858:	d002      	beq.n	8005860 <f_open+0x1d4>
						res = FR_DENIED;
 800585a:	2307      	movs	r3, #7
 800585c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8005860:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005864:	2b00      	cmp	r3, #0
 8005866:	d128      	bne.n	80058ba <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8005868:	79fb      	ldrb	r3, [r7, #7]
 800586a:	f003 0308 	and.w	r3, r3, #8
 800586e:	2b00      	cmp	r3, #0
 8005870:	d003      	beq.n	800587a <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8005872:	79fb      	ldrb	r3, [r7, #7]
 8005874:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005878:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800587a:	693b      	ldr	r3, [r7, #16]
 800587c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8005882:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8005888:	79fb      	ldrb	r3, [r7, #7]
 800588a:	f023 0301 	bic.w	r3, r3, #1
 800588e:	2b00      	cmp	r3, #0
 8005890:	bf14      	ite	ne
 8005892:	2301      	movne	r3, #1
 8005894:	2300      	moveq	r3, #0
 8005896:	b2db      	uxtb	r3, r3
 8005898:	461a      	mov	r2, r3
 800589a:	f107 0314 	add.w	r3, r7, #20
 800589e:	4611      	mov	r1, r2
 80058a0:	4618      	mov	r0, r3
 80058a2:	f7fe fb8b 	bl	8003fbc <inc_lock>
 80058a6:	4602      	mov	r2, r0
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	691b      	ldr	r3, [r3, #16]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d102      	bne.n	80058ba <f_open+0x22e>
 80058b4:	2302      	movs	r3, #2
 80058b6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 80058ba:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80058be:	2b00      	cmp	r3, #0
 80058c0:	f040 8095 	bne.w	80059ee <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80058c4:	693b      	ldr	r3, [r7, #16]
 80058c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80058c8:	4611      	mov	r1, r2
 80058ca:	4618      	mov	r0, r3
 80058cc:	f7ff f9af 	bl	8004c2e <ld_clust>
 80058d0:	4602      	mov	r2, r0
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80058d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058d8:	331c      	adds	r3, #28
 80058da:	4618      	mov	r0, r3
 80058dc:	f7fe fa08 	bl	8003cf0 <ld_dword>
 80058e0:	4602      	mov	r2, r0
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	2200      	movs	r2, #0
 80058ea:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80058ec:	693a      	ldr	r2, [r7, #16]
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80058f2:	693b      	ldr	r3, [r7, #16]
 80058f4:	88da      	ldrh	r2, [r3, #6]
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	79fa      	ldrb	r2, [r7, #7]
 80058fe:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	2200      	movs	r2, #0
 8005904:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2200      	movs	r2, #0
 800590a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	2200      	movs	r2, #0
 8005910:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	3330      	adds	r3, #48	; 0x30
 8005916:	f44f 7200 	mov.w	r2, #512	; 0x200
 800591a:	2100      	movs	r1, #0
 800591c:	4618      	mov	r0, r3
 800591e:	f7fe fa72 	bl	8003e06 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8005922:	79fb      	ldrb	r3, [r7, #7]
 8005924:	f003 0320 	and.w	r3, r3, #32
 8005928:	2b00      	cmp	r3, #0
 800592a:	d060      	beq.n	80059ee <f_open+0x362>
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	68db      	ldr	r3, [r3, #12]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d05c      	beq.n	80059ee <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	68da      	ldr	r2, [r3, #12]
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	895b      	ldrh	r3, [r3, #10]
 8005940:	025b      	lsls	r3, r3, #9
 8005942:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	689b      	ldr	r3, [r3, #8]
 8005948:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	68db      	ldr	r3, [r3, #12]
 800594e:	657b      	str	r3, [r7, #84]	; 0x54
 8005950:	e016      	b.n	8005980 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8005956:	4618      	mov	r0, r3
 8005958:	f7fe fd1d 	bl	8004396 <get_fat>
 800595c:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800595e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005960:	2b01      	cmp	r3, #1
 8005962:	d802      	bhi.n	800596a <f_open+0x2de>
 8005964:	2302      	movs	r3, #2
 8005966:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800596a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800596c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005970:	d102      	bne.n	8005978 <f_open+0x2ec>
 8005972:	2301      	movs	r3, #1
 8005974:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8005978:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800597a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800597c:	1ad3      	subs	r3, r2, r3
 800597e:	657b      	str	r3, [r7, #84]	; 0x54
 8005980:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8005984:	2b00      	cmp	r3, #0
 8005986:	d103      	bne.n	8005990 <f_open+0x304>
 8005988:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800598a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800598c:	429a      	cmp	r2, r3
 800598e:	d8e0      	bhi.n	8005952 <f_open+0x2c6>
				}
				fp->clust = clst;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005994:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8005996:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800599a:	2b00      	cmp	r3, #0
 800599c:	d127      	bne.n	80059ee <f_open+0x362>
 800599e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80059a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d022      	beq.n	80059ee <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80059a8:	693b      	ldr	r3, [r7, #16]
 80059aa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80059ac:	4618      	mov	r0, r3
 80059ae:	f7fe fcd3 	bl	8004358 <clust2sect>
 80059b2:	6478      	str	r0, [r7, #68]	; 0x44
 80059b4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d103      	bne.n	80059c2 <f_open+0x336>
						res = FR_INT_ERR;
 80059ba:	2302      	movs	r3, #2
 80059bc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80059c0:	e015      	b.n	80059ee <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80059c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80059c4:	0a5a      	lsrs	r2, r3, #9
 80059c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059c8:	441a      	add	r2, r3
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	7858      	ldrb	r0, [r3, #1]
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	6a1a      	ldr	r2, [r3, #32]
 80059dc:	2301      	movs	r3, #1
 80059de:	f7fe f911 	bl	8003c04 <disk_read>
 80059e2:	4603      	mov	r3, r0
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d002      	beq.n	80059ee <f_open+0x362>
 80059e8:	2301      	movs	r3, #1
 80059ea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80059ee:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d002      	beq.n	80059fc <f_open+0x370>
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2200      	movs	r2, #0
 80059fa:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80059fc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	3760      	adds	r7, #96	; 0x60
 8005a04:	46bd      	mov	sp, r7
 8005a06:	bd80      	pop	{r7, pc}

08005a08 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b08c      	sub	sp, #48	; 0x30
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	60f8      	str	r0, [r7, #12]
 8005a10:	60b9      	str	r1, [r7, #8]
 8005a12:	607a      	str	r2, [r7, #4]
 8005a14:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8005a16:	68bb      	ldr	r3, [r7, #8]
 8005a18:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	f107 0210 	add.w	r2, r7, #16
 8005a26:	4611      	mov	r1, r2
 8005a28:	4618      	mov	r0, r3
 8005a2a:	f7ff fdb3 	bl	8005594 <validate>
 8005a2e:	4603      	mov	r3, r0
 8005a30:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8005a34:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d107      	bne.n	8005a4c <f_write+0x44>
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	7d5b      	ldrb	r3, [r3, #21]
 8005a40:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8005a44:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d002      	beq.n	8005a52 <f_write+0x4a>
 8005a4c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8005a50:	e14b      	b.n	8005cea <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	7d1b      	ldrb	r3, [r3, #20]
 8005a56:	f003 0302 	and.w	r3, r3, #2
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d101      	bne.n	8005a62 <f_write+0x5a>
 8005a5e:	2307      	movs	r3, #7
 8005a60:	e143      	b.n	8005cea <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	699a      	ldr	r2, [r3, #24]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	441a      	add	r2, r3
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	699b      	ldr	r3, [r3, #24]
 8005a6e:	429a      	cmp	r2, r3
 8005a70:	f080 812d 	bcs.w	8005cce <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	699b      	ldr	r3, [r3, #24]
 8005a78:	43db      	mvns	r3, r3
 8005a7a:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw; wbuff += wcnt) {
 8005a7c:	e127      	b.n	8005cce <f_write+0x2c6>

	    fp->fptr += wcnt;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	699a      	ldr	r2, [r3, #24]
 8005a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a84:	441a      	add	r2, r3
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	619a      	str	r2, [r3, #24]
	    fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	68da      	ldr	r2, [r3, #12]
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	699b      	ldr	r3, [r3, #24]
 8005a92:	429a      	cmp	r2, r3
 8005a94:	bf38      	it	cc
 8005a96:	461a      	movcc	r2, r3
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	60da      	str	r2, [r3, #12]
	    *bw += wcnt;
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	681a      	ldr	r2, [r3, #0]
 8005aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aa2:	441a      	add	r2, r3
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	601a      	str	r2, [r3, #0]
	    btw -= wcnt;
 8005aa8:	687a      	ldr	r2, [r7, #4]
 8005aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aac:	1ad3      	subs	r3, r2, r3
 8005aae:	607b      	str	r3, [r7, #4]
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	699b      	ldr	r3, [r3, #24]
 8005ab4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	f040 80e3 	bne.w	8005c84 <f_write+0x27c>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	699b      	ldr	r3, [r3, #24]
 8005ac2:	0a5b      	lsrs	r3, r3, #9
 8005ac4:	693a      	ldr	r2, [r7, #16]
 8005ac6:	8952      	ldrh	r2, [r2, #10]
 8005ac8:	3a01      	subs	r2, #1
 8005aca:	4013      	ands	r3, r2
 8005acc:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8005ace:	69bb      	ldr	r3, [r7, #24]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d143      	bne.n	8005b5c <f_write+0x154>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	699b      	ldr	r3, [r3, #24]
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d10c      	bne.n	8005af6 <f_write+0xee>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8005ae2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d11a      	bne.n	8005b1e <f_write+0x116>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	2100      	movs	r1, #0
 8005aec:	4618      	mov	r0, r3
 8005aee:	f7fe fe4b 	bl	8004788 <create_chain>
 8005af2:	62b8      	str	r0, [r7, #40]	; 0x28
 8005af4:	e013      	b.n	8005b1e <f_write+0x116>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d007      	beq.n	8005b0e <f_write+0x106>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	699b      	ldr	r3, [r3, #24]
 8005b02:	4619      	mov	r1, r3
 8005b04:	68f8      	ldr	r0, [r7, #12]
 8005b06:	f7fe fed7 	bl	80048b8 <clmt_clust>
 8005b0a:	62b8      	str	r0, [r7, #40]	; 0x28
 8005b0c:	e007      	b.n	8005b1e <f_write+0x116>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8005b0e:	68fa      	ldr	r2, [r7, #12]
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	69db      	ldr	r3, [r3, #28]
 8005b14:	4619      	mov	r1, r3
 8005b16:	4610      	mov	r0, r2
 8005b18:	f7fe fe36 	bl	8004788 <create_chain>
 8005b1c:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8005b1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	f000 80d9 	beq.w	8005cd8 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8005b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b28:	2b01      	cmp	r3, #1
 8005b2a:	d104      	bne.n	8005b36 <f_write+0x12e>
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	2202      	movs	r2, #2
 8005b30:	755a      	strb	r2, [r3, #21]
 8005b32:	2302      	movs	r3, #2
 8005b34:	e0d9      	b.n	8005cea <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8005b36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b3c:	d104      	bne.n	8005b48 <f_write+0x140>
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2201      	movs	r2, #1
 8005b42:	755a      	strb	r2, [r3, #21]
 8005b44:	2301      	movs	r3, #1
 8005b46:	e0d0      	b.n	8005cea <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b4c:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	689b      	ldr	r3, [r3, #8]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d102      	bne.n	8005b5c <f_write+0x154>
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b5a:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	7d1b      	ldrb	r3, [r3, #20]
 8005b60:	b25b      	sxtb	r3, r3
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	da18      	bge.n	8005b98 <f_write+0x190>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	7858      	ldrb	r0, [r3, #1]
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	6a1a      	ldr	r2, [r3, #32]
 8005b74:	2301      	movs	r3, #1
 8005b76:	f7fe f865 	bl	8003c44 <disk_write>
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d004      	beq.n	8005b8a <f_write+0x182>
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2201      	movs	r2, #1
 8005b84:	755a      	strb	r2, [r3, #21]
 8005b86:	2301      	movs	r3, #1
 8005b88:	e0af      	b.n	8005cea <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	7d1b      	ldrb	r3, [r3, #20]
 8005b8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b92:	b2da      	uxtb	r2, r3
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8005b98:	693a      	ldr	r2, [r7, #16]
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	69db      	ldr	r3, [r3, #28]
 8005b9e:	4619      	mov	r1, r3
 8005ba0:	4610      	mov	r0, r2
 8005ba2:	f7fe fbd9 	bl	8004358 <clust2sect>
 8005ba6:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d104      	bne.n	8005bb8 <f_write+0x1b0>
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2202      	movs	r2, #2
 8005bb2:	755a      	strb	r2, [r3, #21]
 8005bb4:	2302      	movs	r3, #2
 8005bb6:	e098      	b.n	8005cea <f_write+0x2e2>
			sect += csect;
 8005bb8:	697a      	ldr	r2, [r7, #20]
 8005bba:	69bb      	ldr	r3, [r7, #24]
 8005bbc:	4413      	add	r3, r2
 8005bbe:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	0a5b      	lsrs	r3, r3, #9
 8005bc4:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8005bc6:	6a3b      	ldr	r3, [r7, #32]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d03c      	beq.n	8005c46 <f_write+0x23e>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8005bcc:	69ba      	ldr	r2, [r7, #24]
 8005bce:	6a3b      	ldr	r3, [r7, #32]
 8005bd0:	4413      	add	r3, r2
 8005bd2:	693a      	ldr	r2, [r7, #16]
 8005bd4:	8952      	ldrh	r2, [r2, #10]
 8005bd6:	4293      	cmp	r3, r2
 8005bd8:	d905      	bls.n	8005be6 <f_write+0x1de>
					cc = fs->csize - csect;
 8005bda:	693b      	ldr	r3, [r7, #16]
 8005bdc:	895b      	ldrh	r3, [r3, #10]
 8005bde:	461a      	mov	r2, r3
 8005be0:	69bb      	ldr	r3, [r7, #24]
 8005be2:	1ad3      	subs	r3, r2, r3
 8005be4:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	7858      	ldrb	r0, [r3, #1]
 8005bea:	6a3b      	ldr	r3, [r7, #32]
 8005bec:	697a      	ldr	r2, [r7, #20]
 8005bee:	69f9      	ldr	r1, [r7, #28]
 8005bf0:	f7fe f828 	bl	8003c44 <disk_write>
 8005bf4:	4603      	mov	r3, r0
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d004      	beq.n	8005c04 <f_write+0x1fc>
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	2201      	movs	r2, #1
 8005bfe:	755a      	strb	r2, [r3, #21]
 8005c00:	2301      	movs	r3, #1
 8005c02:	e072      	b.n	8005cea <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	6a1a      	ldr	r2, [r3, #32]
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	1ad3      	subs	r3, r2, r3
 8005c0c:	6a3a      	ldr	r2, [r7, #32]
 8005c0e:	429a      	cmp	r2, r3
 8005c10:	d915      	bls.n	8005c3e <f_write+0x236>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	6a1a      	ldr	r2, [r3, #32]
 8005c1c:	697b      	ldr	r3, [r7, #20]
 8005c1e:	1ad3      	subs	r3, r2, r3
 8005c20:	025b      	lsls	r3, r3, #9
 8005c22:	69fa      	ldr	r2, [r7, #28]
 8005c24:	4413      	add	r3, r2
 8005c26:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c2a:	4619      	mov	r1, r3
 8005c2c:	f7fe f8ca 	bl	8003dc4 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	7d1b      	ldrb	r3, [r3, #20]
 8005c34:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005c38:	b2da      	uxtb	r2, r3
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8005c3e:	6a3b      	ldr	r3, [r7, #32]
 8005c40:	025b      	lsls	r3, r3, #9
 8005c42:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8005c44:	e03f      	b.n	8005cc6 <f_write+0x2be>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	6a1b      	ldr	r3, [r3, #32]
 8005c4a:	697a      	ldr	r2, [r7, #20]
 8005c4c:	429a      	cmp	r2, r3
 8005c4e:	d016      	beq.n	8005c7e <f_write+0x276>
				fp->fptr < fp->obj.objsize &&
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	699a      	ldr	r2, [r3, #24]
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8005c58:	429a      	cmp	r2, r3
 8005c5a:	d210      	bcs.n	8005c7e <f_write+0x276>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8005c5c:	693b      	ldr	r3, [r7, #16]
 8005c5e:	7858      	ldrb	r0, [r3, #1]
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8005c66:	2301      	movs	r3, #1
 8005c68:	697a      	ldr	r2, [r7, #20]
 8005c6a:	f7fd ffcb 	bl	8003c04 <disk_read>
 8005c6e:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d004      	beq.n	8005c7e <f_write+0x276>
					ABORT(fs, FR_DISK_ERR);
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	2201      	movs	r2, #1
 8005c78:	755a      	strb	r2, [r3, #21]
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	e035      	b.n	8005cea <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	697a      	ldr	r2, [r7, #20]
 8005c82:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	699b      	ldr	r3, [r3, #24]
 8005c88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c8c:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8005c90:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8005c92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	429a      	cmp	r2, r3
 8005c98:	d901      	bls.n	8005c9e <f_write+0x296>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	699b      	ldr	r3, [r3, #24]
 8005ca8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cac:	4413      	add	r3, r2
 8005cae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cb0:	69f9      	ldr	r1, [r7, #28]
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f7fe f886 	bl	8003dc4 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	7d1b      	ldrb	r3, [r3, #20]
 8005cbc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005cc0:	b2da      	uxtb	r2, r3
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	751a      	strb	r2, [r3, #20]
	for ( ;  btw; wbuff += wcnt) {
 8005cc6:	69fa      	ldr	r2, [r7, #28]
 8005cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cca:	4413      	add	r3, r2
 8005ccc:	61fb      	str	r3, [r7, #28]
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	f47f aed4 	bne.w	8005a7e <f_write+0x76>
 8005cd6:	e000      	b.n	8005cda <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8005cd8:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	7d1b      	ldrb	r3, [r3, #20]
 8005cde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ce2:	b2da      	uxtb	r2, r3
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8005ce8:	2300      	movs	r3, #0
}
 8005cea:	4618      	mov	r0, r3
 8005cec:	3730      	adds	r7, #48	; 0x30
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	bd80      	pop	{r7, pc}

08005cf2 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8005cf2:	b580      	push	{r7, lr}
 8005cf4:	b086      	sub	sp, #24
 8005cf6:	af00      	add	r7, sp, #0
 8005cf8:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	f107 0208 	add.w	r2, r7, #8
 8005d00:	4611      	mov	r1, r2
 8005d02:	4618      	mov	r0, r3
 8005d04:	f7ff fc46 	bl	8005594 <validate>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8005d0c:	7dfb      	ldrb	r3, [r7, #23]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d168      	bne.n	8005de4 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	7d1b      	ldrb	r3, [r3, #20]
 8005d16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d062      	beq.n	8005de4 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	7d1b      	ldrb	r3, [r3, #20]
 8005d22:	b25b      	sxtb	r3, r3
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	da15      	bge.n	8005d54 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8005d28:	68bb      	ldr	r3, [r7, #8]
 8005d2a:	7858      	ldrb	r0, [r3, #1]
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6a1a      	ldr	r2, [r3, #32]
 8005d36:	2301      	movs	r3, #1
 8005d38:	f7fd ff84 	bl	8003c44 <disk_write>
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d001      	beq.n	8005d46 <f_sync+0x54>
 8005d42:	2301      	movs	r3, #1
 8005d44:	e04f      	b.n	8005de6 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	7d1b      	ldrb	r3, [r3, #20]
 8005d4a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005d4e:	b2da      	uxtb	r2, r3
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8005d54:	f7fd fd18 	bl	8003788 <get_fattime>
 8005d58:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8005d5a:	68ba      	ldr	r2, [r7, #8]
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d60:	4619      	mov	r1, r3
 8005d62:	4610      	mov	r0, r2
 8005d64:	f7fe fa5c 	bl	8004220 <move_window>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8005d6c:	7dfb      	ldrb	r3, [r7, #23]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d138      	bne.n	8005de4 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d76:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	330b      	adds	r3, #11
 8005d7c:	781a      	ldrb	r2, [r3, #0]
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	330b      	adds	r3, #11
 8005d82:	f042 0220 	orr.w	r2, r2, #32
 8005d86:	b2d2      	uxtb	r2, r2
 8005d88:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	6818      	ldr	r0, [r3, #0]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	689b      	ldr	r3, [r3, #8]
 8005d92:	461a      	mov	r2, r3
 8005d94:	68f9      	ldr	r1, [r7, #12]
 8005d96:	f7fe ff69 	bl	8004c6c <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	f103 021c 	add.w	r2, r3, #28
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	68db      	ldr	r3, [r3, #12]
 8005da4:	4619      	mov	r1, r3
 8005da6:	4610      	mov	r0, r2
 8005da8:	f7fd ffe0 	bl	8003d6c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	3316      	adds	r3, #22
 8005db0:	6939      	ldr	r1, [r7, #16]
 8005db2:	4618      	mov	r0, r3
 8005db4:	f7fd ffda 	bl	8003d6c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	3312      	adds	r3, #18
 8005dbc:	2100      	movs	r1, #0
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	f7fd ffb9 	bl	8003d36 <st_word>
					fs->wflag = 1;
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	4618      	mov	r0, r3
 8005dce:	f7fe fa55 	bl	800427c <sync_fs>
 8005dd2:	4603      	mov	r3, r0
 8005dd4:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	7d1b      	ldrb	r3, [r3, #20]
 8005dda:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005dde:	b2da      	uxtb	r2, r3
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8005de4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005de6:	4618      	mov	r0, r3
 8005de8:	3718      	adds	r7, #24
 8005dea:	46bd      	mov	sp, r7
 8005dec:	bd80      	pop	{r7, pc}

08005dee <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8005dee:	b580      	push	{r7, lr}
 8005df0:	b084      	sub	sp, #16
 8005df2:	af00      	add	r7, sp, #0
 8005df4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8005df6:	6878      	ldr	r0, [r7, #4]
 8005df8:	f7ff ff7b 	bl	8005cf2 <f_sync>
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8005e00:	7bfb      	ldrb	r3, [r7, #15]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d118      	bne.n	8005e38 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	f107 0208 	add.w	r2, r7, #8
 8005e0c:	4611      	mov	r1, r2
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f7ff fbc0 	bl	8005594 <validate>
 8005e14:	4603      	mov	r3, r0
 8005e16:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8005e18:	7bfb      	ldrb	r3, [r7, #15]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d10c      	bne.n	8005e38 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	691b      	ldr	r3, [r3, #16]
 8005e22:	4618      	mov	r0, r3
 8005e24:	f7fe f958 	bl	80040d8 <dec_lock>
 8005e28:	4603      	mov	r3, r0
 8005e2a:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8005e2c:	7bfb      	ldrb	r3, [r7, #15]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d102      	bne.n	8005e38 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2200      	movs	r2, #0
 8005e36:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8005e38:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	3710      	adds	r7, #16
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bd80      	pop	{r7, pc}

08005e42 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 8005e42:	b580      	push	{r7, lr}
 8005e44:	b096      	sub	sp, #88	; 0x58
 8005e46:	af00      	add	r7, sp, #0
 8005e48:	6078      	str	r0, [r7, #4]
	DWORD dsc, dcl, pcl, tm;
	DEF_NAMBUF


	/* Get logical drive */
	res = find_volume(&path, &fs, FA_WRITE);
 8005e4a:	f107 0108 	add.w	r1, r7, #8
 8005e4e:	1d3b      	adds	r3, r7, #4
 8005e50:	2202      	movs	r2, #2
 8005e52:	4618      	mov	r0, r3
 8005e54:	f7ff f952 	bl	80050fc <find_volume>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	dj.obj.fs = fs;
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	60fb      	str	r3, [r7, #12]
	if (res == FR_OK) {
 8005e62:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	f040 80ec 	bne.w	8006044 <f_mkdir+0x202>
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 8005e6c:	687a      	ldr	r2, [r7, #4]
 8005e6e:	f107 030c 	add.w	r3, r7, #12
 8005e72:	4611      	mov	r1, r2
 8005e74:	4618      	mov	r0, r3
 8005e76:	f7ff f835 	bl	8004ee4 <follow_path>
 8005e7a:	4603      	mov	r3, r0
 8005e7c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (res == FR_OK) res = FR_EXIST;		/* Any object with same name is already existing */
 8005e80:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d102      	bne.n	8005e8e <f_mkdir+0x4c>
 8005e88:	2308      	movs	r3, #8
 8005e8a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (_FS_RPATH && res == FR_NO_FILE && (dj.fn[NSFLAG] & NS_DOT)) {
			res = FR_INVALID_NAME;
		}
		if (res == FR_NO_FILE) {				/* Can create a new directory */
 8005e8e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005e92:	2b04      	cmp	r3, #4
 8005e94:	f040 80d6 	bne.w	8006044 <f_mkdir+0x202>
			dcl = create_chain(&dj.obj, 0);		/* Allocate a cluster for the new directory table */
 8005e98:	f107 030c 	add.w	r3, r7, #12
 8005e9c:	2100      	movs	r1, #0
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	f7fe fc72 	bl	8004788 <create_chain>
 8005ea4:	6478      	str	r0, [r7, #68]	; 0x44
			dj.obj.objsize = (DWORD)fs->csize * SS(fs);
 8005ea6:	68bb      	ldr	r3, [r7, #8]
 8005ea8:	895b      	ldrh	r3, [r3, #10]
 8005eaa:	025b      	lsls	r3, r3, #9
 8005eac:	61bb      	str	r3, [r7, #24]
			res = FR_OK;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster */
 8005eb4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d102      	bne.n	8005ec0 <f_mkdir+0x7e>
 8005eba:	2307      	movs	r3, #7
 8005ebc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 1) res = FR_INT_ERR;
 8005ec0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ec2:	2b01      	cmp	r3, #1
 8005ec4:	d102      	bne.n	8005ecc <f_mkdir+0x8a>
 8005ec6:	2302      	movs	r3, #2
 8005ec8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;
 8005ecc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ece:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ed2:	d102      	bne.n	8005eda <f_mkdir+0x98>
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			if (res == FR_OK) res = sync_window(fs);	/* Flush FAT */
 8005eda:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d106      	bne.n	8005ef0 <f_mkdir+0xae>
 8005ee2:	68bb      	ldr	r3, [r7, #8]
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	f7fe f957 	bl	8004198 <sync_window>
 8005eea:	4603      	mov	r3, r0
 8005eec:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			tm = GET_FATTIME();
 8005ef0:	f7fd fc4a 	bl	8003788 <get_fattime>
 8005ef4:	6438      	str	r0, [r7, #64]	; 0x40
			if (res == FR_OK) {					/* Initialize the new directory table */
 8005ef6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d16a      	bne.n	8005fd4 <f_mkdir+0x192>
				dsc = clust2sect(fs, dcl);
 8005efe:	68bb      	ldr	r3, [r7, #8]
 8005f00:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005f02:	4618      	mov	r0, r3
 8005f04:	f7fe fa28 	bl	8004358 <clust2sect>
 8005f08:	64f8      	str	r0, [r7, #76]	; 0x4c
				dir = fs->win;
 8005f0a:	68bb      	ldr	r3, [r7, #8]
 8005f0c:	3330      	adds	r3, #48	; 0x30
 8005f0e:	63fb      	str	r3, [r7, #60]	; 0x3c
				mem_set(dir, 0, SS(fs));
 8005f10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005f14:	2100      	movs	r1, #0
 8005f16:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8005f18:	f7fd ff75 	bl	8003e06 <mem_set>
				if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
					mem_set(dir + DIR_Name, ' ', 11);	/* Create "." entry */
 8005f1c:	220b      	movs	r2, #11
 8005f1e:	2120      	movs	r1, #32
 8005f20:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8005f22:	f7fd ff70 	bl	8003e06 <mem_set>
					dir[DIR_Name] = '.';
 8005f26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f28:	222e      	movs	r2, #46	; 0x2e
 8005f2a:	701a      	strb	r2, [r3, #0]
					dir[DIR_Attr] = AM_DIR;
 8005f2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f2e:	330b      	adds	r3, #11
 8005f30:	2210      	movs	r2, #16
 8005f32:	701a      	strb	r2, [r3, #0]
					st_dword(dir + DIR_ModTime, tm);
 8005f34:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f36:	3316      	adds	r3, #22
 8005f38:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005f3a:	4618      	mov	r0, r3
 8005f3c:	f7fd ff16 	bl	8003d6c <st_dword>
					st_clust(fs, dir, dcl);
 8005f40:	68bb      	ldr	r3, [r7, #8]
 8005f42:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005f44:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005f46:	4618      	mov	r0, r3
 8005f48:	f7fe fe90 	bl	8004c6c <st_clust>
					mem_cpy(dir + SZDIRE, dir, SZDIRE); 	/* Create ".." entry */
 8005f4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f4e:	3320      	adds	r3, #32
 8005f50:	2220      	movs	r2, #32
 8005f52:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005f54:	4618      	mov	r0, r3
 8005f56:	f7fd ff35 	bl	8003dc4 <mem_cpy>
					dir[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 8005f5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f5c:	3321      	adds	r3, #33	; 0x21
 8005f5e:	222e      	movs	r2, #46	; 0x2e
 8005f60:	701a      	strb	r2, [r3, #0]
 8005f62:	697b      	ldr	r3, [r7, #20]
 8005f64:	64bb      	str	r3, [r7, #72]	; 0x48
					if (fs->fs_type == FS_FAT32 && pcl == fs->dirbase) pcl = 0;
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	781b      	ldrb	r3, [r3, #0]
 8005f6a:	2b03      	cmp	r3, #3
 8005f6c:	d106      	bne.n	8005f7c <f_mkdir+0x13a>
 8005f6e:	68bb      	ldr	r3, [r7, #8]
 8005f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f72:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005f74:	429a      	cmp	r2, r3
 8005f76:	d101      	bne.n	8005f7c <f_mkdir+0x13a>
 8005f78:	2300      	movs	r3, #0
 8005f7a:	64bb      	str	r3, [r7, #72]	; 0x48
					st_clust(fs, dir + SZDIRE, pcl);
 8005f7c:	68b8      	ldr	r0, [r7, #8]
 8005f7e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f80:	3320      	adds	r3, #32
 8005f82:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005f84:	4619      	mov	r1, r3
 8005f86:	f7fe fe71 	bl	8004c6c <st_clust>
				}
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	895b      	ldrh	r3, [r3, #10]
 8005f8e:	653b      	str	r3, [r7, #80]	; 0x50
 8005f90:	e01b      	b.n	8005fca <f_mkdir+0x188>
					fs->winsect = dsc++;
 8005f92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f94:	1c5a      	adds	r2, r3, #1
 8005f96:	64fa      	str	r2, [r7, #76]	; 0x4c
 8005f98:	68ba      	ldr	r2, [r7, #8]
 8005f9a:	62d3      	str	r3, [r2, #44]	; 0x2c
					fs->wflag = 1;
 8005f9c:	68bb      	ldr	r3, [r7, #8]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	70da      	strb	r2, [r3, #3]
					res = sync_window(fs);
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	4618      	mov	r0, r3
 8005fa6:	f7fe f8f7 	bl	8004198 <sync_window>
 8005faa:	4603      	mov	r3, r0
 8005fac:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					if (res != FR_OK) break;
 8005fb0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d10c      	bne.n	8005fd2 <f_mkdir+0x190>
					mem_set(dir, 0, SS(fs));
 8005fb8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005fbc:	2100      	movs	r1, #0
 8005fbe:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8005fc0:	f7fd ff21 	bl	8003e06 <mem_set>
				for (n = fs->csize; n; n--) {	/* Write dot entries and clear following sectors */
 8005fc4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005fc6:	3b01      	subs	r3, #1
 8005fc8:	653b      	str	r3, [r7, #80]	; 0x50
 8005fca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d1e0      	bne.n	8005f92 <f_mkdir+0x150>
 8005fd0:	e000      	b.n	8005fd4 <f_mkdir+0x192>
					if (res != FR_OK) break;
 8005fd2:	bf00      	nop
				}
			}
			if (res == FR_OK) {
 8005fd4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d107      	bne.n	8005fec <f_mkdir+0x1aa>
				res = dir_register(&dj);	/* Register the object to the directoy */
 8005fdc:	f107 030c 	add.w	r3, r7, #12
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	f7fe feb8 	bl	8004d56 <dir_register>
 8005fe6:	4603      	mov	r3, r0
 8005fe8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}
			if (res == FR_OK) {
 8005fec:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d120      	bne.n	8006036 <f_mkdir+0x1f4>
					fs->dirbuf[XDIR_Attr] = AM_DIR;				/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					dir = dj.dir;
 8005ff4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ff6:	63fb      	str	r3, [r7, #60]	; 0x3c
					st_dword(dir + DIR_ModTime, tm);	/* Created time */
 8005ff8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005ffa:	3316      	adds	r3, #22
 8005ffc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005ffe:	4618      	mov	r0, r3
 8006000:	f7fd feb4 	bl	8003d6c <st_dword>
					st_clust(fs, dir, dcl);				/* Table start cluster */
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006008:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800600a:	4618      	mov	r0, r3
 800600c:	f7fe fe2e 	bl	8004c6c <st_clust>
					dir[DIR_Attr] = AM_DIR;				/* Attribute */
 8006010:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006012:	330b      	adds	r3, #11
 8006014:	2210      	movs	r2, #16
 8006016:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	2201      	movs	r2, #1
 800601c:	70da      	strb	r2, [r3, #3]
				}
				if (res == FR_OK) {
 800601e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8006022:	2b00      	cmp	r3, #0
 8006024:	d10e      	bne.n	8006044 <f_mkdir+0x202>
					res = sync_fs(fs);
 8006026:	68bb      	ldr	r3, [r7, #8]
 8006028:	4618      	mov	r0, r3
 800602a:	f7fe f927 	bl	800427c <sync_fs>
 800602e:	4603      	mov	r3, r0
 8006030:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8006034:	e006      	b.n	8006044 <f_mkdir+0x202>
				}
			} else {
				remove_chain(&dj.obj, dcl, 0);		/* Could not register, remove cluster chain */
 8006036:	f107 030c 	add.w	r3, r7, #12
 800603a:	2200      	movs	r2, #0
 800603c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800603e:	4618      	mov	r0, r3
 8006040:	f7fe fb3d 	bl	80046be <remove_chain>
			}
		}
		FREE_NAMBUF();
	}

	LEAVE_FF(fs, res);
 8006044:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 8006048:	4618      	mov	r0, r3
 800604a:	3758      	adds	r7, #88	; 0x58
 800604c:	46bd      	mov	sp, r7
 800604e:	bd80      	pop	{r7, pc}

08006050 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8006050:	b480      	push	{r7}
 8006052:	b087      	sub	sp, #28
 8006054:	af00      	add	r7, sp, #0
 8006056:	60f8      	str	r0, [r7, #12]
 8006058:	60b9      	str	r1, [r7, #8]
 800605a:	4613      	mov	r3, r2
 800605c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800605e:	2301      	movs	r3, #1
 8006060:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8006062:	2300      	movs	r3, #0
 8006064:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8006066:	4b1f      	ldr	r3, [pc, #124]	; (80060e4 <FATFS_LinkDriverEx+0x94>)
 8006068:	7a5b      	ldrb	r3, [r3, #9]
 800606a:	b2db      	uxtb	r3, r3
 800606c:	2b00      	cmp	r3, #0
 800606e:	d131      	bne.n	80060d4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8006070:	4b1c      	ldr	r3, [pc, #112]	; (80060e4 <FATFS_LinkDriverEx+0x94>)
 8006072:	7a5b      	ldrb	r3, [r3, #9]
 8006074:	b2db      	uxtb	r3, r3
 8006076:	461a      	mov	r2, r3
 8006078:	4b1a      	ldr	r3, [pc, #104]	; (80060e4 <FATFS_LinkDriverEx+0x94>)
 800607a:	2100      	movs	r1, #0
 800607c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800607e:	4b19      	ldr	r3, [pc, #100]	; (80060e4 <FATFS_LinkDriverEx+0x94>)
 8006080:	7a5b      	ldrb	r3, [r3, #9]
 8006082:	b2db      	uxtb	r3, r3
 8006084:	4a17      	ldr	r2, [pc, #92]	; (80060e4 <FATFS_LinkDriverEx+0x94>)
 8006086:	009b      	lsls	r3, r3, #2
 8006088:	4413      	add	r3, r2
 800608a:	68fa      	ldr	r2, [r7, #12]
 800608c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800608e:	4b15      	ldr	r3, [pc, #84]	; (80060e4 <FATFS_LinkDriverEx+0x94>)
 8006090:	7a5b      	ldrb	r3, [r3, #9]
 8006092:	b2db      	uxtb	r3, r3
 8006094:	461a      	mov	r2, r3
 8006096:	4b13      	ldr	r3, [pc, #76]	; (80060e4 <FATFS_LinkDriverEx+0x94>)
 8006098:	4413      	add	r3, r2
 800609a:	79fa      	ldrb	r2, [r7, #7]
 800609c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800609e:	4b11      	ldr	r3, [pc, #68]	; (80060e4 <FATFS_LinkDriverEx+0x94>)
 80060a0:	7a5b      	ldrb	r3, [r3, #9]
 80060a2:	b2db      	uxtb	r3, r3
 80060a4:	1c5a      	adds	r2, r3, #1
 80060a6:	b2d1      	uxtb	r1, r2
 80060a8:	4a0e      	ldr	r2, [pc, #56]	; (80060e4 <FATFS_LinkDriverEx+0x94>)
 80060aa:	7251      	strb	r1, [r2, #9]
 80060ac:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80060ae:	7dbb      	ldrb	r3, [r7, #22]
 80060b0:	3330      	adds	r3, #48	; 0x30
 80060b2:	b2da      	uxtb	r2, r3
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	3301      	adds	r3, #1
 80060bc:	223a      	movs	r2, #58	; 0x3a
 80060be:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80060c0:	68bb      	ldr	r3, [r7, #8]
 80060c2:	3302      	adds	r3, #2
 80060c4:	222f      	movs	r2, #47	; 0x2f
 80060c6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	3303      	adds	r3, #3
 80060cc:	2200      	movs	r2, #0
 80060ce:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80060d0:	2300      	movs	r3, #0
 80060d2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80060d4:	7dfb      	ldrb	r3, [r7, #23]
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	371c      	adds	r7, #28
 80060da:	46bd      	mov	sp, r7
 80060dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e0:	4770      	bx	lr
 80060e2:	bf00      	nop
 80060e4:	200006e0 	.word	0x200006e0

080060e8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80060e8:	b580      	push	{r7, lr}
 80060ea:	b082      	sub	sp, #8
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
 80060f0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80060f2:	2200      	movs	r2, #0
 80060f4:	6839      	ldr	r1, [r7, #0]
 80060f6:	6878      	ldr	r0, [r7, #4]
 80060f8:	f7ff ffaa 	bl	8006050 <FATFS_LinkDriverEx>
 80060fc:	4603      	mov	r3, r0
}
 80060fe:	4618      	mov	r0, r3
 8006100:	3708      	adds	r7, #8
 8006102:	46bd      	mov	sp, r7
 8006104:	bd80      	pop	{r7, pc}
	...

08006108 <__libc_init_array>:
 8006108:	b570      	push	{r4, r5, r6, lr}
 800610a:	4d0d      	ldr	r5, [pc, #52]	; (8006140 <__libc_init_array+0x38>)
 800610c:	4c0d      	ldr	r4, [pc, #52]	; (8006144 <__libc_init_array+0x3c>)
 800610e:	1b64      	subs	r4, r4, r5
 8006110:	10a4      	asrs	r4, r4, #2
 8006112:	2600      	movs	r6, #0
 8006114:	42a6      	cmp	r6, r4
 8006116:	d109      	bne.n	800612c <__libc_init_array+0x24>
 8006118:	4d0b      	ldr	r5, [pc, #44]	; (8006148 <__libc_init_array+0x40>)
 800611a:	4c0c      	ldr	r4, [pc, #48]	; (800614c <__libc_init_array+0x44>)
 800611c:	f000 f820 	bl	8006160 <_init>
 8006120:	1b64      	subs	r4, r4, r5
 8006122:	10a4      	asrs	r4, r4, #2
 8006124:	2600      	movs	r6, #0
 8006126:	42a6      	cmp	r6, r4
 8006128:	d105      	bne.n	8006136 <__libc_init_array+0x2e>
 800612a:	bd70      	pop	{r4, r5, r6, pc}
 800612c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006130:	4798      	blx	r3
 8006132:	3601      	adds	r6, #1
 8006134:	e7ee      	b.n	8006114 <__libc_init_array+0xc>
 8006136:	f855 3b04 	ldr.w	r3, [r5], #4
 800613a:	4798      	blx	r3
 800613c:	3601      	adds	r6, #1
 800613e:	e7f2      	b.n	8006126 <__libc_init_array+0x1e>
 8006140:	0800628c 	.word	0x0800628c
 8006144:	0800628c 	.word	0x0800628c
 8006148:	0800628c 	.word	0x0800628c
 800614c:	08006290 	.word	0x08006290

08006150 <memset>:
 8006150:	4402      	add	r2, r0
 8006152:	4603      	mov	r3, r0
 8006154:	4293      	cmp	r3, r2
 8006156:	d100      	bne.n	800615a <memset+0xa>
 8006158:	4770      	bx	lr
 800615a:	f803 1b01 	strb.w	r1, [r3], #1
 800615e:	e7f9      	b.n	8006154 <memset+0x4>

08006160 <_init>:
 8006160:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006162:	bf00      	nop
 8006164:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006166:	bc08      	pop	{r3}
 8006168:	469e      	mov	lr, r3
 800616a:	4770      	bx	lr

0800616c <_fini>:
 800616c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800616e:	bf00      	nop
 8006170:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006172:	bc08      	pop	{r3}
 8006174:	469e      	mov	lr, r3
 8006176:	4770      	bx	lr
