Release 13.1 - xst O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.05 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.08 secs
 
--> Reading design: vgatest.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vgatest.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vgatest"
Output Format                      : NGC
Target Device                      : xc3s1600e-5-fg320

---- Source Options
Top Module Name                    : vgatest
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Jeff/Documents/GitHub/System_on_Chip/Project_2/vgatimehelper.vhd" in Library work.
Entity <vgatimehelper> compiled.
Entity <vgatimehelper> (Architecture <arch>) compiled.
Compiling vhdl file "C:/Users/Jeff/Documents/GitHub/System_on_Chip/Project_2/vgatest.vhd" in Library work.
Entity <vgatest> compiled.
Entity <vgatest> (Architecture <arch>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <vgatest> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <vgatimehelper> in library <work> (architecture <arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <vgatest> in library <work> (Architecture <arch>).
WARNING:Xst:753 - "C:/Users/Jeff/Documents/GitHub/System_on_Chip/Project_2/vgatest.vhd" line 50: Unconnected output port 'p_tick' of component 'vgatimehelper'.
WARNING:Xst:1610 - "C:/Users/Jeff/Documents/GitHub/System_on_Chip/Project_2/vgatest.vhd" line 70: Width mismatch. <mapindex> has a width of 10 bits but assigned expression is 20-bit wide.
WARNING:Xst:790 - "C:/Users/Jeff/Documents/GitHub/System_on_Chip/Project_2/vgatest.vhd" line 71: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <grid_map> may be accessed with an index that does not cover the full array size.
Entity <vgatest> analyzed. Unit <vgatest> generated.

Analyzing Entity <vgatimehelper> in library <work> (Architecture <arch>).
Entity <vgatimehelper> analyzed. Unit <vgatimehelper> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vgatimehelper>.
    Related source file is "C:/Users/Jeff/Documents/GitHub/System_on_Chip/Project_2/vgatimehelper.vhd".
    Found 10-bit up counter for signal <h_count_reg>.
    Found 10-bit comparator greatequal for signal <h_sync_next$cmp_ge0000> created at line 105.
    Found 10-bit comparator lessequal for signal <h_sync_next$cmp_le0000> created at line 105.
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <mod2_reg>.
    Found 10-bit up counter for signal <v_count_reg>.
    Found 10-bit comparator greatequal for signal <v_sync_next$cmp_ge0000> created at line 109.
    Found 10-bit comparator lessequal for signal <v_sync_next$cmp_le0000> created at line 109.
    Found 1-bit register for signal <v_sync_reg>.
    Found 10-bit comparator less for signal <video_on$cmp_lt0000> created at line 115.
    Found 10-bit comparator less for signal <video_on$cmp_lt0001> created at line 115.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vgatimehelper> synthesized.


Synthesizing Unit <vgatest>.
    Related source file is "C:/Users/Jeff/Documents/GitHub/System_on_Chip/Project_2/vgatest.vhd".
WARNING:Xst:646 - Signal <video_on> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <rgb_reg> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1781 - Signal <grid_map> is used but never assigned. Tied to default value.
WARNING:Xst:643 - "C:/Users/Jeff/Documents/GitHub/System_on_Chip/Project_2/vgatest.vhd" line 70: The result of a 10x10-bit multiplication is partially used. Only the 10 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 1200x3-bit ROM for signal <$varindex0000> created at line 71.
    Found 3-bit register for signal <rgb>.
    Found 10-bit register for signal <mapindex>.
    Found 10-bit adder for signal <mapindex$add0000> created at line 70.
    Found 10x10-bit multiplier for signal <mapindex$mult0000> created at line 70.
    Found 24-bit up counter for signal <sig>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  13 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <vgatest> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 1200x3-bit ROM                                        : 1
# Multipliers                                          : 1
 10x10-bit multiplier                                  : 1
# Adders/Subtractors                                   : 1
 10-bit adder                                          : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 24-bit up counter                                     : 1
# Registers                                            : 5
 1-bit register                                        : 3
 10-bit register                                       : 1
 3-bit register                                        : 1
# Comparators                                          : 6
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 2
 10-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 1200x3-bit ROM                                        : 1
# Multipliers                                          : 1
 10x10-bit multiplier                                  : 1
# Adders/Subtractors                                   : 1
 10-bit adder                                          : 1
# Counters                                             : 3
 10-bit up counter                                     : 2
 24-bit up counter                                     : 1
# Registers                                            : 16
 Flip-Flops                                            : 16
# Comparators                                          : 6
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 2
 10-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <mapindex_2> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <mapindex_3> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:1710 - FF/Latch <rgb_0> (without init value) has a constant value of 0 in block <vgatest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <mapindex_4> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <mapindex_5> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <mapindex_6> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <mapindex_7> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <mapindex_8> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <mapindex_9> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <sig_6> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <sig_7> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <sig_8> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <sig_9> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <sig_10> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <sig_11> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <sig_12> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <sig_13> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <sig_14> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <sig_15> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <sig_16> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <sig_17> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <sig_18> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <sig_19> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <sig_20> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <sig_21> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <sig_22> of sequential type is unconnected in block <vgatest>.
WARNING:Xst:2677 - Node <sig_23> of sequential type is unconnected in block <vgatest>.

Optimizing unit <vgatest> ...

Optimizing unit <vgatimehelper> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vgatest, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 33
 Flip-Flops                                            : 33

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vgatest.ngr
Top Level Output File Name         : vgatest
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 118
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 23
#      LUT2                        : 24
#      LUT3                        : 1
#      LUT3_L                      : 1
#      LUT4                        : 7
#      LUT4_D                      : 2
#      MUXCY                       : 24
#      VCC                         : 1
#      XORCY                       : 28
# FlipFlops/Latches                : 33
#      FD                          : 6
#      FDC                         : 5
#      FDCE                        : 20
#      FDE                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 6
#      IBUF                        : 1
#      OBUF                        : 5
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1600efg320-5 

 Number of Slices:                       32  out of  14752     0%  
 Number of Slice Flip Flops:             33  out of  29504     0%  
 Number of 4 input LUTs:                 64  out of  29504     0%  
 Number of IOs:                          10
 Number of bonded IOBs:                   7  out of    250     2%  
 Number of MULT18X18SIOs:                 1  out of     36     2%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
sig_5                              | NONE(mapindex_0)       | 4     |
clk                                | BUFGP                  | 29    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 25    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.715ns (Maximum Frequency: 212.087MHz)
   Minimum input arrival time before clock: 3.652ns
   Maximum output required time after clock: 4.040ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sig_5'
  Clock period: 2.131ns (frequency: 469.274MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.131ns (Levels of Logic = 1)
  Source:            mapindex_0 (FF)
  Destination:       rgb_2 (FF)
  Source Clock:      sig_5 rising
  Destination Clock: sig_5 rising

  Data Path: mapindex_0 to rgb_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.514   0.380  mapindex_0 (mapindex_0)
     INV:I->O              1   0.612   0.357  Mrom__varindex000031_INV_0 (Mrom__varindex00003)
     FDC:D                     0.268          rgb_2
    ----------------------------------------
    Total                      2.131ns (1.394ns logic, 0.737ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.715ns (frequency: 212.087MHz)
  Total number of paths / destination ports: 467 / 49
-------------------------------------------------------------------------
Delay:               4.715ns (Levels of Logic = 3)
  Source:            vga_unit/h_count_reg_4 (FF)
  Destination:       vga_unit/v_count_reg_9 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: vga_unit/h_count_reg_4 to vga_unit/v_count_reg_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.514   0.603  vga_unit/h_count_reg_4 (vga_unit/h_count_reg_4)
     LUT4:I0->O            1   0.612   0.360  vga_unit/h_end_cmp_eq000022 (vga_unit/h_end_cmp_eq000022)
     LUT4_D:I3->LO         1   0.612   0.169  vga_unit/h_end_cmp_eq000024 (N2)
     LUT2:I1->O           10   0.612   0.750  vga_unit/v_count_reg_and00001 (vga_unit/v_count_reg_and0000)
     FDCE:CE                   0.483          vga_unit/v_count_reg_0
    ----------------------------------------
    Total                      4.715ns (2.833ns logic, 1.882ns route)
                                       (60.1% logic, 39.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sig_5'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.652ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       mapindex_0 (FF)
  Destination Clock: sig_5 rising

  Data Path: reset to mapindex_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            26   1.106   1.071  reset_IBUF (reset_IBUF)
     INV:I->O              2   0.612   0.380  reset_inv1_INV_0 (reset_inv)
     FDE:CE                    0.483          mapindex_0
    ----------------------------------------
    Total                      3.652ns (2.201ns logic, 1.451ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            vga_unit/v_sync_reg (FF)
  Destination:       vsync (PAD)
  Source Clock:      clk rising

  Data Path: vga_unit/v_sync_reg to vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.514   0.357  vga_unit/v_sync_reg (vga_unit/v_sync_reg)
     OBUF:I->O                 3.169          vsync_OBUF (vsync)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sig_5'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.040ns (Levels of Logic = 1)
  Source:            rgb_2 (FF)
  Destination:       rgb<2> (PAD)
  Source Clock:      sig_5 rising

  Data Path: rgb_2 to rgb<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.514   0.357  rgb_2 (rgb_2)
     OBUF:I->O                 3.169          rgb_2_OBUF (rgb<2>)
    ----------------------------------------
    Total                      4.040ns (3.683ns logic, 0.357ns route)
                                       (91.2% logic, 8.8% route)

=========================================================================


Total REAL time to Xst completion: 45.00 secs
Total CPU time to Xst completion: 44.66 secs
 
--> 

Total memory usage is 370320 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   34 (   0 filtered)
Number of infos    :    2 (   0 filtered)

