// Seed: 1762233122
module module_0 (
    input logic id_0,
    output id_1,
    output id_2,
    output id_3,
    input id_4
);
  assign id_2 = id_4;
  initial SystemTFIdentifier(1);
  always while (id_4) @(posedge id_0) if (id_0) id_1 = 1 ? 1 : 1;
  logic id_5;
  assign id_1 = id_4;
  logic id_6;
  assign id_1 = id_0;
endmodule
`define pp_5 0
`timescale 1ps / 1 ps
`define pp_6 0
