Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Dec 11 11:28:13 2019
| Host         : ubu64 running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file MODULE_timing_summary_routed.rpt -pb MODULE_timing_summary_routed.pb -rpx MODULE_timing_summary_routed.rpx -warn_on_violation
| Design       : MODULE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: ticksek_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.658        0.000                      0                   29        0.301        0.000                      0                   29        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.658        0.000                      0                   29        0.301        0.000                      0                   29        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.658ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.350ns  (logic 2.133ns (39.867%)  route 3.217ns (60.133%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.881     5.484    CLK_IBUF_BUFG
    SLICE_X3Y180         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDCE (Prop_fdce_C_Q)         0.456     5.940 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.829     6.769    counter_reg[5]
    SLICE_X4Y179         LUT4 (Prop_lut4_I2_O)        0.124     6.893 r  ticksek_i_8/O
                         net (fo=1, routed)           0.843     7.736    ticksek_i_8_n_0
    SLICE_X4Y184         LUT5 (Prop_lut5_I4_O)        0.124     7.860 r  ticksek_i_4/O
                         net (fo=30, routed)          1.545     9.405    ticksek_i_4_n_0
    SLICE_X3Y179         LUT4 (Prop_lut4_I0_O)        0.124     9.529 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.529    counter[0]_i_3_n_0
    SLICE_X3Y179         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.930 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    counter_reg[0]_i_1_n_0
    SLICE_X3Y180         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.044 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.044    counter_reg[4]_i_1_n_0
    SLICE_X3Y181         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.158 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.158    counter_reg[8]_i_1_n_0
    SLICE_X3Y182         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.272 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.272    counter_reg[12]_i_1_n_0
    SLICE_X3Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.386 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.386    counter_reg[16]_i_1_n_0
    SLICE_X3Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.500 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.500    counter_reg[20]_i_1_n_0
    SLICE_X3Y185         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.834 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.834    counter_reg[24]_i_1_n_6
    SLICE_X3Y185         FDCE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.759    15.181    CLK_IBUF_BUFG
    SLICE_X3Y185         FDCE                                         r  counter_reg[25]/C
                         clock pessimism              0.284    15.466    
                         clock uncertainty           -0.035    15.430    
    SLICE_X3Y185         FDCE (Setup_fdce_C_D)        0.062    15.492    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                         -10.834    
  -------------------------------------------------------------------
                         slack                                  4.658    

Slack (MET) :             4.679ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.329ns  (logic 2.112ns (39.630%)  route 3.217ns (60.369%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.881     5.484    CLK_IBUF_BUFG
    SLICE_X3Y180         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDCE (Prop_fdce_C_Q)         0.456     5.940 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.829     6.769    counter_reg[5]
    SLICE_X4Y179         LUT4 (Prop_lut4_I2_O)        0.124     6.893 r  ticksek_i_8/O
                         net (fo=1, routed)           0.843     7.736    ticksek_i_8_n_0
    SLICE_X4Y184         LUT5 (Prop_lut5_I4_O)        0.124     7.860 r  ticksek_i_4/O
                         net (fo=30, routed)          1.545     9.405    ticksek_i_4_n_0
    SLICE_X3Y179         LUT4 (Prop_lut4_I0_O)        0.124     9.529 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.529    counter[0]_i_3_n_0
    SLICE_X3Y179         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.930 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    counter_reg[0]_i_1_n_0
    SLICE_X3Y180         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.044 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.044    counter_reg[4]_i_1_n_0
    SLICE_X3Y181         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.158 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.158    counter_reg[8]_i_1_n_0
    SLICE_X3Y182         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.272 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.272    counter_reg[12]_i_1_n_0
    SLICE_X3Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.386 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.386    counter_reg[16]_i_1_n_0
    SLICE_X3Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.500 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.500    counter_reg[20]_i_1_n_0
    SLICE_X3Y185         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.813 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.813    counter_reg[24]_i_1_n_4
    SLICE_X3Y185         FDCE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.759    15.181    CLK_IBUF_BUFG
    SLICE_X3Y185         FDCE                                         r  counter_reg[27]/C
                         clock pessimism              0.284    15.466    
                         clock uncertainty           -0.035    15.430    
    SLICE_X3Y185         FDCE (Setup_fdce_C_D)        0.062    15.492    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                  4.679    

Slack (MET) :             4.753ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 2.038ns (38.780%)  route 3.217ns (61.220%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.881     5.484    CLK_IBUF_BUFG
    SLICE_X3Y180         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDCE (Prop_fdce_C_Q)         0.456     5.940 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.829     6.769    counter_reg[5]
    SLICE_X4Y179         LUT4 (Prop_lut4_I2_O)        0.124     6.893 r  ticksek_i_8/O
                         net (fo=1, routed)           0.843     7.736    ticksek_i_8_n_0
    SLICE_X4Y184         LUT5 (Prop_lut5_I4_O)        0.124     7.860 r  ticksek_i_4/O
                         net (fo=30, routed)          1.545     9.405    ticksek_i_4_n_0
    SLICE_X3Y179         LUT4 (Prop_lut4_I0_O)        0.124     9.529 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.529    counter[0]_i_3_n_0
    SLICE_X3Y179         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.930 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    counter_reg[0]_i_1_n_0
    SLICE_X3Y180         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.044 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.044    counter_reg[4]_i_1_n_0
    SLICE_X3Y181         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.158 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.158    counter_reg[8]_i_1_n_0
    SLICE_X3Y182         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.272 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.272    counter_reg[12]_i_1_n_0
    SLICE_X3Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.386 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.386    counter_reg[16]_i_1_n_0
    SLICE_X3Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.500 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.500    counter_reg[20]_i_1_n_0
    SLICE_X3Y185         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.739 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.739    counter_reg[24]_i_1_n_5
    SLICE_X3Y185         FDCE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.759    15.181    CLK_IBUF_BUFG
    SLICE_X3Y185         FDCE                                         r  counter_reg[26]/C
                         clock pessimism              0.284    15.466    
                         clock uncertainty           -0.035    15.430    
    SLICE_X3Y185         FDCE (Setup_fdce_C_D)        0.062    15.492    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                         -10.739    
  -------------------------------------------------------------------
                         slack                                  4.753    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.239ns  (logic 2.022ns (38.593%)  route 3.217ns (61.407%))
  Logic Levels:           10  (CARRY4=7 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.881     5.484    CLK_IBUF_BUFG
    SLICE_X3Y180         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDCE (Prop_fdce_C_Q)         0.456     5.940 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.829     6.769    counter_reg[5]
    SLICE_X4Y179         LUT4 (Prop_lut4_I2_O)        0.124     6.893 r  ticksek_i_8/O
                         net (fo=1, routed)           0.843     7.736    ticksek_i_8_n_0
    SLICE_X4Y184         LUT5 (Prop_lut5_I4_O)        0.124     7.860 r  ticksek_i_4/O
                         net (fo=30, routed)          1.545     9.405    ticksek_i_4_n_0
    SLICE_X3Y179         LUT4 (Prop_lut4_I0_O)        0.124     9.529 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.529    counter[0]_i_3_n_0
    SLICE_X3Y179         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.930 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    counter_reg[0]_i_1_n_0
    SLICE_X3Y180         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.044 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.044    counter_reg[4]_i_1_n_0
    SLICE_X3Y181         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.158 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.158    counter_reg[8]_i_1_n_0
    SLICE_X3Y182         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.272 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.272    counter_reg[12]_i_1_n_0
    SLICE_X3Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.386 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.386    counter_reg[16]_i_1_n_0
    SLICE_X3Y184         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.500 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.500    counter_reg[20]_i_1_n_0
    SLICE_X3Y185         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.723 r  counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.723    counter_reg[24]_i_1_n_7
    SLICE_X3Y185         FDCE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.759    15.181    CLK_IBUF_BUFG
    SLICE_X3Y185         FDCE                                         r  counter_reg[24]/C
                         clock pessimism              0.284    15.466    
                         clock uncertainty           -0.035    15.430    
    SLICE_X3Y185         FDCE (Setup_fdce_C_D)        0.062    15.492    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.492    
                         arrival time                         -10.723    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.236ns  (logic 2.019ns (38.558%)  route 3.217ns (61.442%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.881     5.484    CLK_IBUF_BUFG
    SLICE_X3Y180         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDCE (Prop_fdce_C_Q)         0.456     5.940 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.829     6.769    counter_reg[5]
    SLICE_X4Y179         LUT4 (Prop_lut4_I2_O)        0.124     6.893 r  ticksek_i_8/O
                         net (fo=1, routed)           0.843     7.736    ticksek_i_8_n_0
    SLICE_X4Y184         LUT5 (Prop_lut5_I4_O)        0.124     7.860 r  ticksek_i_4/O
                         net (fo=30, routed)          1.545     9.405    ticksek_i_4_n_0
    SLICE_X3Y179         LUT4 (Prop_lut4_I0_O)        0.124     9.529 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.529    counter[0]_i_3_n_0
    SLICE_X3Y179         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.930 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    counter_reg[0]_i_1_n_0
    SLICE_X3Y180         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.044 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.044    counter_reg[4]_i_1_n_0
    SLICE_X3Y181         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.158 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.158    counter_reg[8]_i_1_n_0
    SLICE_X3Y182         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.272 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.272    counter_reg[12]_i_1_n_0
    SLICE_X3Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.386 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.386    counter_reg[16]_i_1_n_0
    SLICE_X3Y184         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.720 r  counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.720    counter_reg[20]_i_1_n_6
    SLICE_X3Y184         FDCE                                         r  counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.758    15.180    CLK_IBUF_BUFG
    SLICE_X3Y184         FDCE                                         r  counter_reg[21]/C
                         clock pessimism              0.284    15.465    
                         clock uncertainty           -0.035    15.429    
    SLICE_X3Y184         FDCE (Setup_fdce_C_D)        0.062    15.491    counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.491    
                         arrival time                         -10.720    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.792ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.215ns  (logic 1.998ns (38.311%)  route 3.217ns (61.689%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.881     5.484    CLK_IBUF_BUFG
    SLICE_X3Y180         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDCE (Prop_fdce_C_Q)         0.456     5.940 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.829     6.769    counter_reg[5]
    SLICE_X4Y179         LUT4 (Prop_lut4_I2_O)        0.124     6.893 r  ticksek_i_8/O
                         net (fo=1, routed)           0.843     7.736    ticksek_i_8_n_0
    SLICE_X4Y184         LUT5 (Prop_lut5_I4_O)        0.124     7.860 r  ticksek_i_4/O
                         net (fo=30, routed)          1.545     9.405    ticksek_i_4_n_0
    SLICE_X3Y179         LUT4 (Prop_lut4_I0_O)        0.124     9.529 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.529    counter[0]_i_3_n_0
    SLICE_X3Y179         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.930 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    counter_reg[0]_i_1_n_0
    SLICE_X3Y180         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.044 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.044    counter_reg[4]_i_1_n_0
    SLICE_X3Y181         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.158 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.158    counter_reg[8]_i_1_n_0
    SLICE_X3Y182         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.272 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.272    counter_reg[12]_i_1_n_0
    SLICE_X3Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.386 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.386    counter_reg[16]_i_1_n_0
    SLICE_X3Y184         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.699 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.699    counter_reg[20]_i_1_n_4
    SLICE_X3Y184         FDCE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.758    15.180    CLK_IBUF_BUFG
    SLICE_X3Y184         FDCE                                         r  counter_reg[23]/C
                         clock pessimism              0.284    15.465    
                         clock uncertainty           -0.035    15.429    
    SLICE_X3Y184         FDCE (Setup_fdce_C_D)        0.062    15.491    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.491    
                         arrival time                         -10.699    
  -------------------------------------------------------------------
                         slack                                  4.792    

Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.141ns  (logic 1.924ns (37.423%)  route 3.217ns (62.577%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.881     5.484    CLK_IBUF_BUFG
    SLICE_X3Y180         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDCE (Prop_fdce_C_Q)         0.456     5.940 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.829     6.769    counter_reg[5]
    SLICE_X4Y179         LUT4 (Prop_lut4_I2_O)        0.124     6.893 r  ticksek_i_8/O
                         net (fo=1, routed)           0.843     7.736    ticksek_i_8_n_0
    SLICE_X4Y184         LUT5 (Prop_lut5_I4_O)        0.124     7.860 r  ticksek_i_4/O
                         net (fo=30, routed)          1.545     9.405    ticksek_i_4_n_0
    SLICE_X3Y179         LUT4 (Prop_lut4_I0_O)        0.124     9.529 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.529    counter[0]_i_3_n_0
    SLICE_X3Y179         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.930 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    counter_reg[0]_i_1_n_0
    SLICE_X3Y180         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.044 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.044    counter_reg[4]_i_1_n_0
    SLICE_X3Y181         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.158 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.158    counter_reg[8]_i_1_n_0
    SLICE_X3Y182         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.272 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.272    counter_reg[12]_i_1_n_0
    SLICE_X3Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.386 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.386    counter_reg[16]_i_1_n_0
    SLICE_X3Y184         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.625 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.625    counter_reg[20]_i_1_n_5
    SLICE_X3Y184         FDCE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.758    15.180    CLK_IBUF_BUFG
    SLICE_X3Y184         FDCE                                         r  counter_reg[22]/C
                         clock pessimism              0.284    15.465    
                         clock uncertainty           -0.035    15.429    
    SLICE_X3Y184         FDCE (Setup_fdce_C_D)        0.062    15.491    counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.491    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             4.882ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 1.908ns (37.228%)  route 3.217ns (62.772%))
  Logic Levels:           9  (CARRY4=6 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.180ns = ( 15.180 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.881     5.484    CLK_IBUF_BUFG
    SLICE_X3Y180         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDCE (Prop_fdce_C_Q)         0.456     5.940 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.829     6.769    counter_reg[5]
    SLICE_X4Y179         LUT4 (Prop_lut4_I2_O)        0.124     6.893 r  ticksek_i_8/O
                         net (fo=1, routed)           0.843     7.736    ticksek_i_8_n_0
    SLICE_X4Y184         LUT5 (Prop_lut5_I4_O)        0.124     7.860 r  ticksek_i_4/O
                         net (fo=30, routed)          1.545     9.405    ticksek_i_4_n_0
    SLICE_X3Y179         LUT4 (Prop_lut4_I0_O)        0.124     9.529 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.529    counter[0]_i_3_n_0
    SLICE_X3Y179         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.930 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    counter_reg[0]_i_1_n_0
    SLICE_X3Y180         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.044 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.044    counter_reg[4]_i_1_n_0
    SLICE_X3Y181         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.158 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.158    counter_reg[8]_i_1_n_0
    SLICE_X3Y182         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.272 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.272    counter_reg[12]_i_1_n_0
    SLICE_X3Y183         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.386 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.386    counter_reg[16]_i_1_n_0
    SLICE_X3Y184         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.609 r  counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.609    counter_reg[20]_i_1_n_7
    SLICE_X3Y184         FDCE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.758    15.180    CLK_IBUF_BUFG
    SLICE_X3Y184         FDCE                                         r  counter_reg[20]/C
                         clock pessimism              0.284    15.465    
                         clock uncertainty           -0.035    15.429    
    SLICE_X3Y184         FDCE (Setup_fdce_C_D)        0.062    15.491    counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.491    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  4.882    

Slack (MET) :             4.884ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.122ns  (logic 1.905ns (37.191%)  route 3.217ns (62.809%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.881     5.484    CLK_IBUF_BUFG
    SLICE_X3Y180         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDCE (Prop_fdce_C_Q)         0.456     5.940 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.829     6.769    counter_reg[5]
    SLICE_X4Y179         LUT4 (Prop_lut4_I2_O)        0.124     6.893 r  ticksek_i_8/O
                         net (fo=1, routed)           0.843     7.736    ticksek_i_8_n_0
    SLICE_X4Y184         LUT5 (Prop_lut5_I4_O)        0.124     7.860 r  ticksek_i_4/O
                         net (fo=30, routed)          1.545     9.405    ticksek_i_4_n_0
    SLICE_X3Y179         LUT4 (Prop_lut4_I0_O)        0.124     9.529 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.529    counter[0]_i_3_n_0
    SLICE_X3Y179         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.930 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    counter_reg[0]_i_1_n_0
    SLICE_X3Y180         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.044 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.044    counter_reg[4]_i_1_n_0
    SLICE_X3Y181         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.158 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.158    counter_reg[8]_i_1_n_0
    SLICE_X3Y182         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.272 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.272    counter_reg[12]_i_1_n_0
    SLICE_X3Y183         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.606 r  counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.606    counter_reg[16]_i_1_n_6
    SLICE_X3Y183         FDCE                                         r  counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.757    15.179    CLK_IBUF_BUFG
    SLICE_X3Y183         FDCE                                         r  counter_reg[17]/C
                         clock pessimism              0.284    15.464    
                         clock uncertainty           -0.035    15.428    
    SLICE_X3Y183         FDCE (Setup_fdce_C_D)        0.062    15.490    counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.490    
                         arrival time                         -10.606    
  -------------------------------------------------------------------
                         slack                                  4.884    

Slack (MET) :             4.905ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.101ns  (logic 1.884ns (36.932%)  route 3.217ns (63.068%))
  Logic Levels:           8  (CARRY4=5 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.179ns = ( 15.179 - 10.000 ) 
    Source Clock Delay      (SCD):    5.484ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.881     5.484    CLK_IBUF_BUFG
    SLICE_X3Y180         FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y180         FDCE (Prop_fdce_C_Q)         0.456     5.940 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.829     6.769    counter_reg[5]
    SLICE_X4Y179         LUT4 (Prop_lut4_I2_O)        0.124     6.893 r  ticksek_i_8/O
                         net (fo=1, routed)           0.843     7.736    ticksek_i_8_n_0
    SLICE_X4Y184         LUT5 (Prop_lut5_I4_O)        0.124     7.860 r  ticksek_i_4/O
                         net (fo=30, routed)          1.545     9.405    ticksek_i_4_n_0
    SLICE_X3Y179         LUT4 (Prop_lut4_I0_O)        0.124     9.529 r  counter[0]_i_3/O
                         net (fo=1, routed)           0.000     9.529    counter[0]_i_3_n_0
    SLICE_X3Y179         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.930 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.930    counter_reg[0]_i_1_n_0
    SLICE_X3Y180         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.044 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.044    counter_reg[4]_i_1_n_0
    SLICE_X3Y181         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.158 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.158    counter_reg[8]_i_1_n_0
    SLICE_X3Y182         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.272 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.272    counter_reg[12]_i_1_n_0
    SLICE_X3Y183         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.585 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.585    counter_reg[16]_i_1_n_4
    SLICE_X3Y183         FDCE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.757    15.179    CLK_IBUF_BUFG
    SLICE_X3Y183         FDCE                                         r  counter_reg[19]/C
                         clock pessimism              0.284    15.464    
                         clock uncertainty           -0.035    15.428    
    SLICE_X3Y183         FDCE (Setup_fdce_C_D)        0.062    15.490    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.490    
                         arrival time                         -10.585    
  -------------------------------------------------------------------
                         slack                                  4.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ticksek_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.112%)  route 0.245ns (56.888%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.671     1.591    CLK_IBUF_BUFG
    SLICE_X3Y179         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDCE (Prop_fdce_C_Q)         0.141     1.732 f  counter_reg[0]/Q
                         net (fo=16, routed)          0.245     1.977    counter_reg[0]
    SLICE_X4Y182         LUT5 (Prop_lut5_I4_O)        0.045     2.022 r  ticksek_i_1/O
                         net (fo=1, routed)           0.000     2.022    ticksek_i_1_n_0
    SLICE_X4Y182         FDCE                                         r  ticksek_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.948     2.113    CLK_IBUF_BUFG
    SLICE_X4Y182         FDCE                                         r  ticksek_reg/C
                         clock pessimism             -0.483     1.630    
    SLICE_X4Y182         FDCE (Hold_fdce_C_D)         0.091     1.721    ticksek_reg
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.256ns (59.603%)  route 0.174ns (40.397%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.671     1.591    CLK_IBUF_BUFG
    SLICE_X3Y179         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDCE (Prop_fdce_C_Q)         0.141     1.732 f  counter_reg[0]/Q
                         net (fo=16, routed)          0.174     1.905    counter_reg[0]
    SLICE_X3Y181         LUT5 (Prop_lut5_I1_O)        0.045     1.950 r  counter[8]_i_5/O
                         net (fo=1, routed)           0.000     1.950    counter[8]_i_5_n_0
    SLICE_X3Y181         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.020 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.020    counter_reg[8]_i_1_n_7
    SLICE_X3Y181         FDCE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.948     2.113    CLK_IBUF_BUFG
    SLICE_X3Y181         FDCE                                         r  counter_reg[8]/C
                         clock pessimism             -0.506     1.607    
    SLICE_X3Y181         FDCE (Hold_fdce_C_D)         0.105     1.712    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.292ns (62.727%)  route 0.174ns (37.273%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.671     1.591    CLK_IBUF_BUFG
    SLICE_X3Y179         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDCE (Prop_fdce_C_Q)         0.141     1.732 f  counter_reg[0]/Q
                         net (fo=16, routed)          0.174     1.905    counter_reg[0]
    SLICE_X3Y181         LUT5 (Prop_lut5_I1_O)        0.045     1.950 r  counter[8]_i_5/O
                         net (fo=1, routed)           0.000     1.950    counter[8]_i_5_n_0
    SLICE_X3Y181         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.056 r  counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.056    counter_reg[8]_i_1_n_6
    SLICE_X3Y181         FDCE                                         r  counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.948     2.113    CLK_IBUF_BUFG
    SLICE_X3Y181         FDCE                                         r  counter_reg[9]/C
                         clock pessimism             -0.506     1.607    
    SLICE_X3Y181         FDCE (Hold_fdce_C_D)         0.105     1.712    counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.256ns (53.912%)  route 0.219ns (46.088%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.671     1.591    CLK_IBUF_BUFG
    SLICE_X3Y179         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDCE (Prop_fdce_C_Q)         0.141     1.732 f  counter_reg[0]/Q
                         net (fo=16, routed)          0.219     1.951    counter_reg[0]
    SLICE_X3Y179         LUT4 (Prop_lut4_I0_O)        0.045     1.996 r  counter[0]_i_6/O
                         net (fo=1, routed)           0.000     1.996    counter[0]_i_6_n_0
    SLICE_X3Y179         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.066 r  counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.066    counter_reg[0]_i_1_n_7
    SLICE_X3Y179         FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.946     2.111    CLK_IBUF_BUFG
    SLICE_X3Y179         FDCE                                         r  counter_reg[0]/C
                         clock pessimism             -0.520     1.591    
    SLICE_X3Y179         FDCE (Hold_fdce_C_D)         0.105     1.696    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.332ns (65.677%)  route 0.174ns (34.323%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.671     1.591    CLK_IBUF_BUFG
    SLICE_X3Y179         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDCE (Prop_fdce_C_Q)         0.141     1.732 f  counter_reg[0]/Q
                         net (fo=16, routed)          0.174     1.905    counter_reg[0]
    SLICE_X3Y181         LUT5 (Prop_lut5_I1_O)        0.045     1.950 r  counter[8]_i_5/O
                         net (fo=1, routed)           0.000     1.950    counter[8]_i_5_n_0
    SLICE_X3Y181         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     2.096 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.096    counter_reg[8]_i_1_n_5
    SLICE_X3Y181         FDCE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.948     2.113    CLK_IBUF_BUFG
    SLICE_X3Y181         FDCE                                         r  counter_reg[10]/C
                         clock pessimism             -0.506     1.607    
    SLICE_X3Y181         FDCE (Hold_fdce_C_D)         0.105     1.712    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.284ns (56.479%)  route 0.219ns (43.522%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.671     1.591    CLK_IBUF_BUFG
    SLICE_X3Y179         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDCE (Prop_fdce_C_Q)         0.141     1.732 f  counter_reg[0]/Q
                         net (fo=16, routed)          0.219     1.951    counter_reg[0]
    SLICE_X3Y179         LUT4 (Prop_lut4_I3_O)        0.046     1.997 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.997    eqOp
    SLICE_X3Y179         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     2.094 r  counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.094    counter_reg[0]_i_1_n_6
    SLICE_X3Y179         FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.946     2.111    CLK_IBUF_BUFG
    SLICE_X3Y179         FDCE                                         r  counter_reg[1]/C
                         clock pessimism             -0.520     1.591    
    SLICE_X3Y179         FDCE (Hold_fdce_C_D)         0.105     1.696    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.352ns (66.983%)  route 0.174ns (33.017%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.671     1.591    CLK_IBUF_BUFG
    SLICE_X3Y179         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDCE (Prop_fdce_C_Q)         0.141     1.732 f  counter_reg[0]/Q
                         net (fo=16, routed)          0.174     1.905    counter_reg[0]
    SLICE_X3Y181         LUT5 (Prop_lut5_I1_O)        0.045     1.950 r  counter[8]_i_5/O
                         net (fo=1, routed)           0.000     1.950    counter[8]_i_5_n_0
    SLICE_X3Y181         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     2.116 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.116    counter_reg[8]_i_1_n_4
    SLICE_X3Y181         FDCE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.948     2.113    CLK_IBUF_BUFG
    SLICE_X3Y181         FDCE                                         r  counter_reg[11]/C
                         clock pessimism             -0.506     1.607    
    SLICE_X3Y181         FDCE (Hold_fdce_C_D)         0.105     1.712    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.312ns (58.774%)  route 0.219ns (41.226%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.671     1.591    CLK_IBUF_BUFG
    SLICE_X3Y179         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDCE (Prop_fdce_C_Q)         0.141     1.732 f  counter_reg[0]/Q
                         net (fo=16, routed)          0.219     1.951    counter_reg[0]
    SLICE_X3Y179         LUT4 (Prop_lut4_I3_O)        0.046     1.997 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.997    eqOp
    SLICE_X3Y179         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.125     2.122 r  counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.122    counter_reg[0]_i_1_n_5
    SLICE_X3Y179         FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.946     2.111    CLK_IBUF_BUFG
    SLICE_X3Y179         FDCE                                         r  counter_reg[2]/C
                         clock pessimism             -0.520     1.591    
    SLICE_X3Y179         FDCE (Hold_fdce_C_D)         0.105     1.696    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.392ns (69.318%)  route 0.174ns (30.682%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.671     1.591    CLK_IBUF_BUFG
    SLICE_X3Y179         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDCE (Prop_fdce_C_Q)         0.141     1.732 f  counter_reg[0]/Q
                         net (fo=16, routed)          0.174     1.905    counter_reg[0]
    SLICE_X3Y181         LUT5 (Prop_lut5_I1_O)        0.045     1.950 r  counter[8]_i_5/O
                         net (fo=1, routed)           0.000     1.950    counter[8]_i_5_n_0
    SLICE_X3Y181         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.102 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.102    counter_reg[8]_i_1_n_0
    SLICE_X3Y182         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.156 r  counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.156    counter_reg[12]_i_1_n_7
    SLICE_X3Y182         FDCE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.949     2.114    CLK_IBUF_BUFG
    SLICE_X3Y182         FDCE                                         r  counter_reg[12]/C
                         clock pessimism             -0.506     1.608    
    SLICE_X3Y182         FDCE (Hold_fdce_C_D)         0.105     1.713    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.333ns (60.343%)  route 0.219ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.671     1.591    CLK_IBUF_BUFG
    SLICE_X3Y179         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y179         FDCE (Prop_fdce_C_Q)         0.141     1.732 f  counter_reg[0]/Q
                         net (fo=16, routed)          0.219     1.951    counter_reg[0]
    SLICE_X3Y179         LUT4 (Prop_lut4_I3_O)        0.046     1.997 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.997    eqOp
    SLICE_X3Y179         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.146     2.143 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.143    counter_reg[0]_i_1_n_4
    SLICE_X3Y179         FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.946     2.111    CLK_IBUF_BUFG
    SLICE_X3Y179         FDCE                                         r  counter_reg[3]/C
                         clock pessimism             -0.520     1.591    
    SLICE_X3Y179         FDCE (Hold_fdce_C_D)         0.105     1.696    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.447    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y179    counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y181    counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y181    counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y182    counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y182    counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y182    counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y182    counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y183    counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y183    counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y179    counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y181    counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y181    counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y179    counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y185    counter_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y185    counter_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y185    counter_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y185    counter_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y179    counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y179    counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y179    counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y181    counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y181    counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y182    counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y182    counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y182    counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y182    counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y182    counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y182    counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y182    counter_reg[15]/C



