

================================================================
== Vitis HLS Report for 'setup_aie_Pipeline_VITIS_LOOP_48_1'
================================================================
* Date:           Sun Jun 30 17:16:08 2024

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        setup_aie
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: versal
* Target device:  xcvc1902-vsvd1760-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.047 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|       24|  19.998 ns|  79.992 ns|    6|   24|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_48_1  |        4|       22|         2|          1|          1|  4 ~ 22|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      19|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|      16|    -|
|Register         |        -|     -|        8|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|        8|      35|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |j_1_fu_77_p2               |         +|   0|  0|   5|           5|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |ap_ext_blocking_n          |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_n          |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_cur_n      |       and|   0|  0|   2|           1|           0|
    |ap_str_blocking_n          |       and|   0|  0|   2|           1|           2|
    |icmp_ln48_fu_83_p2         |      icmp|   0|  0|   2|           5|           5|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  19|          18|          15|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   2|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   2|          2|    1|          2|
    |ap_sig_allocacmp_j_load  |   5|          2|    5|         10|
    |j_fu_46                  |   5|          2|    5|         10|
    |s_TDATA_blk_n            |   2|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  16|         10|   13|         26|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |j_fu_46                  |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  8|   0|    8|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  setup_aie_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  setup_aie_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  setup_aie_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  setup_aie_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  setup_aie_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  setup_aie_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_ext_blocking_n  |  out|    1|  ap_ctrl_hs|  setup_aie_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_str_blocking_n  |  out|    1|  ap_ctrl_hs|  setup_aie_Pipeline_VITIS_LOOP_48_1|  return value|
|ap_int_blocking_n  |  out|    1|  ap_ctrl_hs|  setup_aie_Pipeline_VITIS_LOOP_48_1|  return value|
|s_TREADY           |   in|    1|        axis|                                   s|       pointer|
|s_TDATA            |  out|  128|        axis|                                   s|       pointer|
|s_TVALID           |  out|    1|        axis|                                   s|       pointer|
|select_ln48        |   in|    5|     ap_none|                         select_ln48|        scalar|
|tmp_V              |   in|  128|     ap_none|                               tmp_V|        scalar|
+-------------------+-----+-----+------------+------------------------------------+--------------+

