#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Dec  6 08:52:34 2021
# Process ID: 9492
# Current directory: C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.runs/synth_1
# Command line: vivado.exe -log DashTop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DashTop.tcl
# Log file: C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.runs/synth_1/DashTop.vds
# Journal file: C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DashTop.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/motok/Desktop/final-project-dash/final-project-dash.srcs/utils_1/imports/synth_1/DashTop.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/motok/Desktop/final-project-dash/final-project-dash.srcs/utils_1/imports/synth_1/DashTop.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top DashTop -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24492
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1136.406 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DashTop' [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/sources_1/new/DashTop.vhd:46]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/sources_1/imports/Downloads/clkdiv.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/sources_1/imports/Downloads/clkdiv.vhd:14]
INFO: [Synth 8-638] synthesizing module 'DashEncoder' [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/sources_1/new/DashEncoder.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'DashEncoder' (2#1) [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/sources_1/new/DashEncoder.vhd:46]
INFO: [Synth 8-638] synthesizing module 'DashFakeLCD' [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/sources_1/new/DashFakeLCD.vhd:47]
INFO: [Synth 8-638] synthesizing module 'DashRom' [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.runs/synth_1/.Xil/Vivado-9492-DESKTOP-SRQN4L0/realtime/DashRom_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'pixelclock' [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.runs/synth_1/.Xil/Vivado-9492-DESKTOP-SRQN4L0/realtime/pixelclock_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'vga_640x480' [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/sources_1/imports/Downloads/vga_640x480.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'vga_640x480' (3#1) [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/sources_1/imports/Downloads/vga_640x480.vhd:16]
INFO: [Synth 8-638] synthesizing module 'DashImg' [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/sources_1/new/DashImg.vhd:50]
WARNING: [Synth 8-614] signal 'segments' is read in the process but is not in the sensitivity list [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/sources_1/new/DashImg.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'DashImg' (4#1) [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/sources_1/new/DashImg.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'DashFakeLCD' (5#1) [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/sources_1/new/DashFakeLCD.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'DashTop' (6#1) [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/sources_1/new/DashTop.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1136.406 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1136.406 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1136.406 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1136.406 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.gen/sources_1/ip/DashRom/DashRom/DashRom_in_context.xdc] for cell 'fakelcd/rom'
Finished Parsing XDC File [c:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.gen/sources_1/ip/DashRom/DashRom/DashRom_in_context.xdc] for cell 'fakelcd/rom'
Parsing XDC File [c:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.gen/sources_1/ip/pixelclock/pixelclock/pixelclock_in_context.xdc] for cell 'fakelcd/clkgen'
Finished Parsing XDC File [c:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.gen/sources_1/ip/pixelclock/pixelclock/pixelclock_in_context.xdc] for cell 'fakelcd/clkgen'
Parsing XDC File [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'ld[0]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'ld[1]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'ld[2]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'ld[3]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'ld[4]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'ld[5]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'ld[6]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'ld[7]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'ld[8]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'ld[9]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'ld[10]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'ld[11]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'ld[12]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'ld[13]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'ld[14]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'ld[15]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'ld16b'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'ld16g'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'ld16r'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'ld17b'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'ld17g'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'ld17r'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[6]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[5]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[4]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[3]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[2]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[1]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'a_to_g[0]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'dp'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'an[4]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'an[5]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'an[6]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'an[7]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'rstn'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'ja1'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'ja2'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'ja3'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'ja4'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'ja7'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'ja8'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'ja9'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'ja10'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'jb1'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'jb2'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'jb3'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'jb4'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'jb7'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'jb8'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'jb9'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'jb10'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'jc1'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'jc2'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'jc3'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'jc4'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'jc7'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'jc8'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'jc9'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'jc10'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'jd1'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'jd2'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'jd3'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'jd4'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'jd7'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'jd8'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'jd9'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'jd10'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'xa_n[1]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'xa_p[1]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'xa_n[2]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'xa_p[2]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'xa_n[3]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'xa_p[3]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'xa_n[4]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'xa_p[4]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'ACL_MISO'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'ACL_MOSI'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:148]
WARNING: [Vivado 12-584] No ports matched 'ACL_SCLK'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:149]
WARNING: [Vivado 12-584] No ports matched 'ACL_CSN'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:150]
WARNING: [Vivado 12-584] No ports matched 'ACL_INT[1]'. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:151]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc:151]
Finished Parsing XDC File [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/DashTop_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.srcs/constrs_1/imports/Downloads/nexys4_ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/DashTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/DashTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1157.758 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1157.758 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'fakelcd/rom' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1162.797 ; gain = 26.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1162.797 ; gain = 26.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for mclk. (constraint file  {c:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.gen/sources_1/ip/pixelclock/pixelclock/pixelclock_in_context.xdc}, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mclk. (constraint file  {c:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.gen/sources_1/ip/pixelclock/pixelclock/pixelclock_in_context.xdc}, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for fakelcd/rom. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fakelcd/clkgen. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1162.797 ; gain = 26.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1162.797 ; gain = 26.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   19 Bit       Adders := 1     
	   4 Input   16 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   3 Input    8 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1162.797 ; gain = 26.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1162.797 ; gain = 26.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1187.996 ; gain = 51.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1189.043 ; gain = 52.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1190.906 ; gain = 54.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1190.906 ; gain = 54.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1190.906 ; gain = 54.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1190.906 ; gain = 54.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1190.906 ; gain = 54.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1190.906 ; gain = 54.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DashRom       |         1|
|2     |pixelclock    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |DashRom    |     1|
|2     |pixelclock |     1|
|3     |CARRY4     |    34|
|4     |LUT1       |    18|
|5     |LUT2       |    67|
|6     |LUT3       |    43|
|7     |LUT4       |    43|
|8     |LUT5       |    40|
|9     |LUT6       |   134|
|10    |MUXF7      |     2|
|11    |FDCE       |    50|
|12    |FDRE       |     1|
|13    |IBUF       |     1|
|14    |OBUF       |    14|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1190.906 ; gain = 54.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1190.906 ; gain = 28.109
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1190.906 ; gain = 54.500
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1202.949 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1208.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 6239ba7
INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1208.598 ; gain = 72.191
INFO: [Common 17-1381] The checkpoint 'C:/Users/Klayton Smith/Desktop/ComputerHWDesignFinalProject/final-project-dash/final-project-dash.runs/synth_1/DashTop.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DashTop_utilization_synth.rpt -pb DashTop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec  6 08:53:09 2021...
