# digital-system-design
Experiments for the Digital System Design course. All module files for the system components are implemented in VHDL. The accompanied reports contain detailed information on the experiment carried out, VHDL implemenation, simulation statistics and timing analysis. View README under the subdirectories for project summary.
