Running: /home/daniel/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/daniel/hardware/OLALA/fpga/ise/tb_Top_isim_beh.exe -prj /home/daniel/hardware/OLALA/fpga/ise/tb_Top_beh.prj work.tb_Top 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/daniel/hardware/OLALA/fpga/ise/../myhdl/pck_myhdl_090.vhd" into library work
Parsing VHDL file "/home/daniel/hardware/OLALA/fpga/ise/../myhdl/Top.vhd" into library work
Parsing VHDL file "/home/daniel/hardware/OLALA/fpga/ise/tb_Top.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 38400 KB
Fuse CPU Usage: 960 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package textio
Compiling package pck_myhdl_090
WARNING:Simulator:752 - Running 32 bit ISIM on 64 bit Linux
Compiling architecture myhdl of entity Top [top_default]
Compiling architecture behavior of entity tb_top
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable /home/daniel/hardware/OLALA/fpga/ise/tb_Top_isim_beh.exe
Fuse Memory Usage: 103340 KB
Fuse CPU Usage: 1040 ms
GCC CPU Usage: 620 ms
