<!---

This file is used to generate your project datasheet. Please fill in the information below and delete any unused
sections.

You can also include images in this folder and reference them in the markdown. Each image must be less than
512 kb in size, and the combined size of all images must be less than 1 MB.
-->

## How it works

It takes the input in the order and gives the first input as the output and respectively in order

## How to test
this project implements fifo

## External hardware

it can be testedd using verilog testbench

