# UART-CORE-VHDL
UART core for FPGA written in VHDL

This is a generic configurable UART core with full functionality for FPGA.
Testbench and wave.do files are included for simulation.

Project structure:
 RTL-core-VHDL  -- source VHDL files
 Script         -- wave.do file for Modelsim
 Testbench-VHDL -- testbench file for simulation
 
 Created by Actel Smart Core tool and tested on Actel FPGA
 
