0.7
2020.2
Nov 18 2020
09:20:35
/home/soganli/git_workspace/SDR/dataProcessor/dataProcessor.ip_user_files/ip/lowPassStage1/sim/lowPassStage1.vhd,1671491346,vhdl,,,,lowpassstage1,,,,,,,,
/home/soganli/git_workspace/SDR/dataProcessor/dataProcessor.ip_user_files/ip/lowPassStage2/sim/lowPassStage2.vhd,1671491368,vhdl,,,,lowpassstage2,,,,,,,,
/home/soganli/git_workspace/SDR/dataProcessor/dataProcessor.ip_user_files/ip/lowPassStage3/sim/lowPassStage3.vhd,1671491314,vhdl,,,,lowpassstage3,,,,,,,,
/home/soganli/git_workspace/SDR/dataProcessor/dataProcessor.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,SIM_SPEED_UP,,,,
/home/soganli/git_workspace/SDR/dataProcessor/dataProcessor.srcs/sim_1/new/dataProcessor_tb.sv,1671495278,systemVerilog,,/home/soganli/git_workspace/SDR/dataProcessor/dataProcessor.srcs/sim_1/new/digitalDownConverter_tb.sv,,dataProcessor_tb,,uvm,,SIM_SPEED_UP,,,,
/home/soganli/git_workspace/SDR/dataProcessor/dataProcessor.srcs/sim_1/new/digitalDownConverter_tb.sv,1670271741,systemVerilog,,,,digitalDownConverter_tb,,uvm,,SIM_SPEED_UP,,,,
/home/soganli/git_workspace/SDR/dataProcessor/dataProcessor.srcs/sources_1/new/dataProcessor.sv,1671495133,systemVerilog,,/home/soganli/git_workspace/SDR/dataProcessor/dataProcessor.srcs/sim_1/new/dataProcessor_tb.sv,,dataProcessor,,uvm,,SIM_SPEED_UP,,,,
/home/soganli/git_workspace/SDR/dataProcessor/dataProcessor.srcs/sources_1/new/digitalDownConverter.sv,1671410219,systemVerilog,,/home/soganli/git_workspace/SDR/dataProcessor/dataProcessor.srcs/sources_1/new/dataProcessor.sv,,digitalDownConverter,,uvm,,SIM_SPEED_UP,,,,
