|DE2_Default
CLOCK_27 => ~NO_FANOUT~
CLOCK_50 => CLOCK_50~0.IN4
EXT_CLOCK => ~NO_FANOUT~
KEY[0] => KEY[0]~0.IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => ~NO_FANOUT~
SW[14] => ~NO_FANOUT~
SW[15] => ~NO_FANOUT~
SW[16] => ~NO_FANOUT~
SW[17] => SW[17]~0.IN1
HEX0[0] <= SEG7_LUT_8:u0.port0
HEX0[1] <= SEG7_LUT_8:u0.port0
HEX0[2] <= SEG7_LUT_8:u0.port0
HEX0[3] <= SEG7_LUT_8:u0.port0
HEX0[4] <= SEG7_LUT_8:u0.port0
HEX0[5] <= SEG7_LUT_8:u0.port0
HEX0[6] <= SEG7_LUT_8:u0.port0
HEX1[0] <= SEG7_LUT_8:u0.port1
HEX1[1] <= SEG7_LUT_8:u0.port1
HEX1[2] <= SEG7_LUT_8:u0.port1
HEX1[3] <= SEG7_LUT_8:u0.port1
HEX1[4] <= SEG7_LUT_8:u0.port1
HEX1[5] <= SEG7_LUT_8:u0.port1
HEX1[6] <= SEG7_LUT_8:u0.port1
HEX2[0] <= SEG7_LUT_8:u0.port2
HEX2[1] <= SEG7_LUT_8:u0.port2
HEX2[2] <= SEG7_LUT_8:u0.port2
HEX2[3] <= SEG7_LUT_8:u0.port2
HEX2[4] <= SEG7_LUT_8:u0.port2
HEX2[5] <= SEG7_LUT_8:u0.port2
HEX2[6] <= SEG7_LUT_8:u0.port2
HEX3[0] <= SEG7_LUT_8:u0.port3
HEX3[1] <= SEG7_LUT_8:u0.port3
HEX3[2] <= SEG7_LUT_8:u0.port3
HEX3[3] <= SEG7_LUT_8:u0.port3
HEX3[4] <= SEG7_LUT_8:u0.port3
HEX3[5] <= SEG7_LUT_8:u0.port3
HEX3[6] <= SEG7_LUT_8:u0.port3
HEX4[0] <= SEG7_LUT_8:u0.port4
HEX4[1] <= SEG7_LUT_8:u0.port4
HEX4[2] <= SEG7_LUT_8:u0.port4
HEX4[3] <= SEG7_LUT_8:u0.port4
HEX4[4] <= SEG7_LUT_8:u0.port4
HEX4[5] <= SEG7_LUT_8:u0.port4
HEX4[6] <= SEG7_LUT_8:u0.port4
HEX5[0] <= SEG7_LUT_8:u0.port5
HEX5[1] <= SEG7_LUT_8:u0.port5
HEX5[2] <= SEG7_LUT_8:u0.port5
HEX5[3] <= SEG7_LUT_8:u0.port5
HEX5[4] <= SEG7_LUT_8:u0.port5
HEX5[5] <= SEG7_LUT_8:u0.port5
HEX5[6] <= SEG7_LUT_8:u0.port5
HEX6[0] <= SEG7_LUT_8:u0.port6
HEX6[1] <= SEG7_LUT_8:u0.port6
HEX6[2] <= SEG7_LUT_8:u0.port6
HEX6[3] <= SEG7_LUT_8:u0.port6
HEX6[4] <= SEG7_LUT_8:u0.port6
HEX6[5] <= SEG7_LUT_8:u0.port6
HEX6[6] <= SEG7_LUT_8:u0.port6
HEX7[0] <= SEG7_LUT_8:u0.port7
HEX7[1] <= SEG7_LUT_8:u0.port7
HEX7[2] <= SEG7_LUT_8:u0.port7
HEX7[3] <= SEG7_LUT_8:u0.port7
HEX7[4] <= SEG7_LUT_8:u0.port7
HEX7[5] <= SEG7_LUT_8:u0.port7
HEX7[6] <= SEG7_LUT_8:u0.port7
LEDG[0] <= LEDG~8.DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= LEDG~7.DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= LEDG~6.DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= LEDG~5.DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= LEDG~4.DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= LEDG~3.DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= LEDG~2.DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= LEDG~1.DB_MAX_OUTPUT_PORT_TYPE
LEDG[8] <= LEDG~0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] <= LEDR~17.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LEDR~16.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LEDR~15.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDR~14.DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= LEDR~13.DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= LEDR~12.DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= LEDR~11.DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= LEDR~10.DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= LEDR~9.DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= LEDR~8.DB_MAX_OUTPUT_PORT_TYPE
LEDR[10] <= LEDR~7.DB_MAX_OUTPUT_PORT_TYPE
LEDR[11] <= LEDR~6.DB_MAX_OUTPUT_PORT_TYPE
LEDR[12] <= LEDR~5.DB_MAX_OUTPUT_PORT_TYPE
LEDR[13] <= LEDR~4.DB_MAX_OUTPUT_PORT_TYPE
LEDR[14] <= LEDR~3.DB_MAX_OUTPUT_PORT_TYPE
LEDR[15] <= LEDR~2.DB_MAX_OUTPUT_PORT_TYPE
LEDR[16] <= LEDR~1.DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] <= LEDR~0.DB_MAX_OUTPUT_PORT_TYPE
UART_TXD <= <GND>
UART_RXD => ~NO_FANOUT~
IRDA_TXD <= <GND>
IRDA_RXD => ~NO_FANOUT~
DRAM_DQ[0] <= DRAM_DQ[0]~0
DRAM_DQ[1] <= DRAM_DQ[1]~1
DRAM_DQ[2] <= DRAM_DQ[2]~2
DRAM_DQ[3] <= DRAM_DQ[3]~3
DRAM_DQ[4] <= DRAM_DQ[4]~4
DRAM_DQ[5] <= DRAM_DQ[5]~5
DRAM_DQ[6] <= DRAM_DQ[6]~6
DRAM_DQ[7] <= DRAM_DQ[7]~7
DRAM_DQ[8] <= DRAM_DQ[8]~8
DRAM_DQ[9] <= DRAM_DQ[9]~9
DRAM_DQ[10] <= DRAM_DQ[10]~10
DRAM_DQ[11] <= DRAM_DQ[11]~11
DRAM_DQ[12] <= DRAM_DQ[12]~12
DRAM_DQ[13] <= DRAM_DQ[13]~13
DRAM_DQ[14] <= DRAM_DQ[14]~14
DRAM_DQ[15] <= DRAM_DQ[15]~16
DRAM_ADDR[0] <= <GND>
DRAM_ADDR[1] <= <GND>
DRAM_ADDR[2] <= <GND>
DRAM_ADDR[3] <= <GND>
DRAM_ADDR[4] <= <GND>
DRAM_ADDR[5] <= <GND>
DRAM_ADDR[6] <= <GND>
DRAM_ADDR[7] <= <GND>
DRAM_ADDR[8] <= <GND>
DRAM_ADDR[9] <= <GND>
DRAM_ADDR[10] <= <GND>
DRAM_ADDR[11] <= <GND>
DRAM_LDQM <= <GND>
DRAM_UDQM <= <GND>
DRAM_WE_N <= <GND>
DRAM_CAS_N <= <GND>
DRAM_RAS_N <= <GND>
DRAM_CS_N <= <GND>
DRAM_BA_0 <= <GND>
DRAM_BA_1 <= <GND>
DRAM_CLK <= <GND>
DRAM_CKE <= <GND>
FL_DQ[0] <= FL_DQ[0]~0
FL_DQ[1] <= FL_DQ[1]~1
FL_DQ[2] <= FL_DQ[2]~2
FL_DQ[3] <= FL_DQ[3]~3
FL_DQ[4] <= FL_DQ[4]~4
FL_DQ[5] <= FL_DQ[5]~5
FL_DQ[6] <= FL_DQ[6]~6
FL_DQ[7] <= FL_DQ[7]~7
FL_ADDR[0] <= <GND>
FL_ADDR[1] <= <GND>
FL_ADDR[2] <= <GND>
FL_ADDR[3] <= <GND>
FL_ADDR[4] <= <GND>
FL_ADDR[5] <= <GND>
FL_ADDR[6] <= <GND>
FL_ADDR[7] <= <GND>
FL_ADDR[8] <= <GND>
FL_ADDR[9] <= <GND>
FL_ADDR[10] <= <GND>
FL_ADDR[11] <= <GND>
FL_ADDR[12] <= <GND>
FL_ADDR[13] <= <GND>
FL_ADDR[14] <= <GND>
FL_ADDR[15] <= <GND>
FL_ADDR[16] <= <GND>
FL_ADDR[17] <= <GND>
FL_ADDR[18] <= <GND>
FL_ADDR[19] <= <GND>
FL_ADDR[20] <= <GND>
FL_ADDR[21] <= <GND>
FL_WE_N <= <GND>
FL_RST_N <= <GND>
FL_OE_N <= <GND>
FL_CE_N <= <GND>
SRAM_DQ[0] <= SRAM_DQ[0]~0
SRAM_DQ[1] <= SRAM_DQ[1]~1
SRAM_DQ[2] <= SRAM_DQ[2]~2
SRAM_DQ[3] <= SRAM_DQ[3]~3
SRAM_DQ[4] <= SRAM_DQ[4]~4
SRAM_DQ[5] <= SRAM_DQ[5]~5
SRAM_DQ[6] <= SRAM_DQ[6]~6
SRAM_DQ[7] <= SRAM_DQ[7]~7
SRAM_DQ[8] <= SRAM_DQ[8]~8
SRAM_DQ[9] <= SRAM_DQ[9]~9
SRAM_DQ[10] <= SRAM_DQ[10]~10
SRAM_DQ[11] <= SRAM_DQ[11]~11
SRAM_DQ[12] <= SRAM_DQ[12]~12
SRAM_DQ[13] <= SRAM_DQ[13]~13
SRAM_DQ[14] <= SRAM_DQ[14]~14
SRAM_DQ[15] <= SRAM_DQ[15]~15
SRAM_ADDR[0] <= <GND>
SRAM_ADDR[1] <= <GND>
SRAM_ADDR[2] <= <GND>
SRAM_ADDR[3] <= <GND>
SRAM_ADDR[4] <= <GND>
SRAM_ADDR[5] <= <GND>
SRAM_ADDR[6] <= <GND>
SRAM_ADDR[7] <= <GND>
SRAM_ADDR[8] <= <GND>
SRAM_ADDR[9] <= <GND>
SRAM_ADDR[10] <= <GND>
SRAM_ADDR[11] <= <GND>
SRAM_ADDR[12] <= <GND>
SRAM_ADDR[13] <= <GND>
SRAM_ADDR[14] <= <GND>
SRAM_ADDR[15] <= <GND>
SRAM_ADDR[16] <= <GND>
SRAM_ADDR[17] <= <GND>
SRAM_UB_N <= <GND>
SRAM_LB_N <= <GND>
SRAM_WE_N <= <GND>
SRAM_CE_N <= <GND>
SRAM_OE_N <= <GND>
OTG_DATA[0] <= OTG_DATA[0]~0
OTG_DATA[1] <= OTG_DATA[1]~1
OTG_DATA[2] <= OTG_DATA[2]~2
OTG_DATA[3] <= OTG_DATA[3]~3
OTG_DATA[4] <= OTG_DATA[4]~4
OTG_DATA[5] <= OTG_DATA[5]~5
OTG_DATA[6] <= OTG_DATA[6]~6
OTG_DATA[7] <= OTG_DATA[7]~7
OTG_DATA[8] <= OTG_DATA[8]~8
OTG_DATA[9] <= OTG_DATA[9]~9
OTG_DATA[10] <= OTG_DATA[10]~10
OTG_DATA[11] <= OTG_DATA[11]~11
OTG_DATA[12] <= OTG_DATA[12]~12
OTG_DATA[13] <= OTG_DATA[13]~13
OTG_DATA[14] <= OTG_DATA[14]~14
OTG_DATA[15] <= OTG_DATA[15]~15
OTG_ADDR[0] <= <GND>
OTG_ADDR[1] <= <GND>
OTG_CS_N <= <GND>
OTG_RD_N <= <GND>
OTG_WR_N <= <GND>
OTG_RST_N <= <GND>
OTG_FSPEED <= <GND>
OTG_LSPEED <= <GND>
OTG_INT0 => ~NO_FANOUT~
OTG_INT1 => ~NO_FANOUT~
OTG_DREQ0 => ~NO_FANOUT~
OTG_DREQ1 => ~NO_FANOUT~
OTG_DACK0_N <= <GND>
OTG_DACK1_N <= <GND>
LCD_ON <= <VCC>
LCD_BLON <= <VCC>
LCD_RW <= LCD_TEST:u5.LCD_RW
LCD_EN <= LCD_TEST:u5.LCD_EN
LCD_RS <= LCD_TEST:u5.LCD_RS
LCD_DATA[0] <= LCD_TEST:u5.LCD_DATA
LCD_DATA[1] <= LCD_TEST:u5.LCD_DATA
LCD_DATA[2] <= LCD_TEST:u5.LCD_DATA
LCD_DATA[3] <= LCD_TEST:u5.LCD_DATA
LCD_DATA[4] <= LCD_TEST:u5.LCD_DATA
LCD_DATA[5] <= LCD_TEST:u5.LCD_DATA
LCD_DATA[6] <= LCD_TEST:u5.LCD_DATA
LCD_DATA[7] <= LCD_TEST:u5.LCD_DATA
SD_DAT[0] <= SD_DAT[0]~0
SD_DAT[1] <= SD_DAT[1]~1
SD_DAT[2] <= SD_DAT[2]~2
SD_DAT[3] <= SD_DAT[3]~3
SD_WP_N => ~NO_FANOUT~
SD_CMD <= <UNC>
SD_CLK <= <GND>
TDI => ~NO_FANOUT~
TCK => ~NO_FANOUT~
TCS => ~NO_FANOUT~
TDO <= <GND>
I2C_SDAT <= I2C_AV_Config:u3.I2C_SDAT
I2C_SCLK <= I2C_AV_Config:u3.I2C_SCLK
PS2_DAT => ~NO_FANOUT~
PS2_CLK => ~NO_FANOUT~
VGA_CLK <= VGA_CLK~0.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_Controller:u1.oVGA_H_SYNC
VGA_VS <= VGA_Controller:u1.oVGA_V_SYNC
VGA_BLANK <= VGA_Controller:u1.oVGA_BLANK
VGA_SYNC <= VGA_Controller:u1.oVGA_SYNC
VGA_R[0] <= VGA_Controller:u1.oVGA_R
VGA_R[1] <= VGA_Controller:u1.oVGA_R
VGA_R[2] <= VGA_Controller:u1.oVGA_R
VGA_R[3] <= VGA_Controller:u1.oVGA_R
VGA_R[4] <= VGA_Controller:u1.oVGA_R
VGA_R[5] <= VGA_Controller:u1.oVGA_R
VGA_R[6] <= VGA_Controller:u1.oVGA_R
VGA_R[7] <= VGA_Controller:u1.oVGA_R
VGA_R[8] <= VGA_Controller:u1.oVGA_R
VGA_R[9] <= VGA_Controller:u1.oVGA_R
VGA_G[0] <= VGA_Controller:u1.oVGA_G
VGA_G[1] <= VGA_Controller:u1.oVGA_G
VGA_G[2] <= VGA_Controller:u1.oVGA_G
VGA_G[3] <= VGA_Controller:u1.oVGA_G
VGA_G[4] <= VGA_Controller:u1.oVGA_G
VGA_G[5] <= VGA_Controller:u1.oVGA_G
VGA_G[6] <= VGA_Controller:u1.oVGA_G
VGA_G[7] <= VGA_Controller:u1.oVGA_G
VGA_G[8] <= VGA_Controller:u1.oVGA_G
VGA_G[9] <= VGA_Controller:u1.oVGA_G
VGA_B[0] <= VGA_Controller:u1.oVGA_B
VGA_B[1] <= VGA_Controller:u1.oVGA_B
VGA_B[2] <= VGA_Controller:u1.oVGA_B
VGA_B[3] <= VGA_Controller:u1.oVGA_B
VGA_B[4] <= VGA_Controller:u1.oVGA_B
VGA_B[5] <= VGA_Controller:u1.oVGA_B
VGA_B[6] <= VGA_Controller:u1.oVGA_B
VGA_B[7] <= VGA_Controller:u1.oVGA_B
VGA_B[8] <= VGA_Controller:u1.oVGA_B
VGA_B[9] <= VGA_Controller:u1.oVGA_B
ENET_DATA[0] <= ENET_DATA[0]~0
ENET_DATA[1] <= ENET_DATA[1]~1
ENET_DATA[2] <= ENET_DATA[2]~2
ENET_DATA[3] <= ENET_DATA[3]~3
ENET_DATA[4] <= ENET_DATA[4]~4
ENET_DATA[5] <= ENET_DATA[5]~5
ENET_DATA[6] <= ENET_DATA[6]~6
ENET_DATA[7] <= ENET_DATA[7]~7
ENET_DATA[8] <= ENET_DATA[8]~8
ENET_DATA[9] <= ENET_DATA[9]~9
ENET_DATA[10] <= ENET_DATA[10]~10
ENET_DATA[11] <= ENET_DATA[11]~11
ENET_DATA[12] <= ENET_DATA[12]~12
ENET_DATA[13] <= ENET_DATA[13]~13
ENET_DATA[14] <= ENET_DATA[14]~14
ENET_DATA[15] <= ENET_DATA[15]~15
ENET_CMD <= <GND>
ENET_CS_N <= <GND>
ENET_WR_N <= <GND>
ENET_RD_N <= <GND>
ENET_RST_N <= <GND>
ENET_INT => ~NO_FANOUT~
ENET_CLK <= <GND>
AUD_ADCLRCK <= AUD_ADCLRCK~0.DB_MAX_OUTPUT_PORT_TYPE
AUD_ADCDAT => ~NO_FANOUT~
AUD_DACLRCK <= AUDIO_DAC:u4.oAUD_LRCK
AUD_DACDAT <= AUDIO_DAC:u4.oAUD_DATA
AUD_BCLK <= AUDIO_DAC:u4.oAUD_BCK
AUD_XCK <= AUD_CTRL_CLK.DB_MAX_OUTPUT_PORT_TYPE
TD_DATA[0] => ~NO_FANOUT~
TD_DATA[1] => ~NO_FANOUT~
TD_DATA[2] => ~NO_FANOUT~
TD_DATA[3] => ~NO_FANOUT~
TD_DATA[4] => ~NO_FANOUT~
TD_DATA[5] => ~NO_FANOUT~
TD_DATA[6] => ~NO_FANOUT~
TD_DATA[7] => ~NO_FANOUT~
TD_HS => ~NO_FANOUT~
TD_VS => ~NO_FANOUT~
TD_RESET <= <VCC>
TD_CLK27 => ~NO_FANOUT~
GPIO_0[0] <= GPIO_0[0]~0
GPIO_0[1] <= GPIO_0[1]~1
GPIO_0[2] <= GPIO_0[2]~2
GPIO_0[3] <= GPIO_0[3]~3
GPIO_0[4] <= GPIO_0[4]~4
GPIO_0[5] <= GPIO_0[5]~5
GPIO_0[6] <= GPIO_0[6]~6
GPIO_0[7] <= GPIO_0[7]~7
GPIO_0[8] <= GPIO_0[8]~8
GPIO_0[9] <= GPIO_0[9]~9
GPIO_0[10] <= GPIO_0[10]~10
GPIO_0[11] <= GPIO_0[11]~11
GPIO_0[12] <= GPIO_0[12]~12
GPIO_0[13] <= GPIO_0[13]~13
GPIO_0[14] <= GPIO_0[14]~14
GPIO_0[15] <= GPIO_0[15]~15
GPIO_0[16] <= GPIO_0[16]~16
GPIO_0[17] <= GPIO_0[17]~17
GPIO_0[18] <= GPIO_0[18]~18
GPIO_0[19] <= GPIO_0[19]~19
GPIO_0[20] <= GPIO_0[20]~20
GPIO_0[21] <= GPIO_0[21]~21
GPIO_0[22] <= GPIO_0[22]~22
GPIO_0[23] <= GPIO_0[23]~23
GPIO_0[24] <= GPIO_0[24]~24
GPIO_0[25] <= GPIO_0[25]~25
GPIO_0[26] <= GPIO_0[26]~26
GPIO_0[27] <= GPIO_0[27]~27
GPIO_0[28] <= GPIO_0[28]~28
GPIO_0[29] <= GPIO_0[29]~29
GPIO_0[30] <= GPIO_0[30]~30
GPIO_0[31] <= GPIO_0[31]~31
GPIO_0[32] <= GPIO_0[32]~32
GPIO_0[33] <= GPIO_0[33]~33
GPIO_0[34] <= GPIO_0[34]~34
GPIO_0[35] <= GPIO_0[35]~35
GPIO_1[0] <= GPIO_1[0]~0
GPIO_1[1] <= GPIO_1[1]~1
GPIO_1[2] <= GPIO_1[2]~2
GPIO_1[3] <= GPIO_1[3]~3
GPIO_1[4] <= GPIO_1[4]~4
GPIO_1[5] <= GPIO_1[5]~5
GPIO_1[6] <= GPIO_1[6]~6
GPIO_1[7] <= GPIO_1[7]~7
GPIO_1[8] <= GPIO_1[8]~8
GPIO_1[9] <= GPIO_1[9]~9
GPIO_1[10] <= GPIO_1[10]~10
GPIO_1[11] <= GPIO_1[11]~11
GPIO_1[12] <= GPIO_1[12]~12
GPIO_1[13] <= GPIO_1[13]~13
GPIO_1[14] <= GPIO_1[14]~14
GPIO_1[15] <= GPIO_1[15]~15
GPIO_1[16] <= GPIO_1[16]~16
GPIO_1[17] <= GPIO_1[17]~17
GPIO_1[18] <= GPIO_1[18]~18
GPIO_1[19] <= GPIO_1[19]~19
GPIO_1[20] <= GPIO_1[20]~20
GPIO_1[21] <= GPIO_1[21]~21
GPIO_1[22] <= GPIO_1[22]~22
GPIO_1[23] <= GPIO_1[23]~23
GPIO_1[24] <= GPIO_1[24]~24
GPIO_1[25] <= GPIO_1[25]~25
GPIO_1[26] <= GPIO_1[26]~26
GPIO_1[27] <= GPIO_1[27]~27
GPIO_1[28] <= GPIO_1[28]~28
GPIO_1[29] <= GPIO_1[29]~29
GPIO_1[30] <= GPIO_1[30]~30
GPIO_1[31] <= GPIO_1[31]~31
GPIO_1[32] <= GPIO_1[32]~32
GPIO_1[33] <= GPIO_1[33]~33
GPIO_1[34] <= GPIO_1[34]~34
GPIO_1[35] <= GPIO_1[35]~35


|DE2_Default|Reset_Delay:r0
iCLK => Cont[19].CLK
iCLK => Cont[18].CLK
iCLK => Cont[17].CLK
iCLK => Cont[16].CLK
iCLK => Cont[15].CLK
iCLK => Cont[14].CLK
iCLK => Cont[13].CLK
iCLK => Cont[12].CLK
iCLK => Cont[11].CLK
iCLK => Cont[10].CLK
iCLK => Cont[9].CLK
iCLK => Cont[8].CLK
iCLK => Cont[7].CLK
iCLK => Cont[6].CLK
iCLK => Cont[5].CLK
iCLK => Cont[4].CLK
iCLK => Cont[3].CLK
iCLK => Cont[2].CLK
iCLK => Cont[1].CLK
iCLK => Cont[0].CLK
iCLK => oRESET~reg0.CLK
oRESET <= oRESET~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_Default|VGA_Audio_PLL:p1
areset => areset~0.IN1
inclk0 => sub_wire5[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk


|DE2_Default|VGA_Audio_PLL:p1|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <= <GND>
clk[0] <= clk[0]~2.DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1]~1.DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2]~0.DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1~0.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>


|DE2_Default|SEG7_LUT_8:u0
oSEG0[0] <= SEG7_LUT:u0.port0
oSEG0[1] <= SEG7_LUT:u0.port0
oSEG0[2] <= SEG7_LUT:u0.port0
oSEG0[3] <= SEG7_LUT:u0.port0
oSEG0[4] <= SEG7_LUT:u0.port0
oSEG0[5] <= SEG7_LUT:u0.port0
oSEG0[6] <= SEG7_LUT:u0.port0
oSEG1[0] <= SEG7_LUT:u1.port0
oSEG1[1] <= SEG7_LUT:u1.port0
oSEG1[2] <= SEG7_LUT:u1.port0
oSEG1[3] <= SEG7_LUT:u1.port0
oSEG1[4] <= SEG7_LUT:u1.port0
oSEG1[5] <= SEG7_LUT:u1.port0
oSEG1[6] <= SEG7_LUT:u1.port0
oSEG2[0] <= SEG7_LUT:u2.port0
oSEG2[1] <= SEG7_LUT:u2.port0
oSEG2[2] <= SEG7_LUT:u2.port0
oSEG2[3] <= SEG7_LUT:u2.port0
oSEG2[4] <= SEG7_LUT:u2.port0
oSEG2[5] <= SEG7_LUT:u2.port0
oSEG2[6] <= SEG7_LUT:u2.port0
oSEG3[0] <= SEG7_LUT:u3.port0
oSEG3[1] <= SEG7_LUT:u3.port0
oSEG3[2] <= SEG7_LUT:u3.port0
oSEG3[3] <= SEG7_LUT:u3.port0
oSEG3[4] <= SEG7_LUT:u3.port0
oSEG3[5] <= SEG7_LUT:u3.port0
oSEG3[6] <= SEG7_LUT:u3.port0
oSEG4[0] <= SEG7_LUT:u4.port0
oSEG4[1] <= SEG7_LUT:u4.port0
oSEG4[2] <= SEG7_LUT:u4.port0
oSEG4[3] <= SEG7_LUT:u4.port0
oSEG4[4] <= SEG7_LUT:u4.port0
oSEG4[5] <= SEG7_LUT:u4.port0
oSEG4[6] <= SEG7_LUT:u4.port0
oSEG5[0] <= SEG7_LUT:u5.port0
oSEG5[1] <= SEG7_LUT:u5.port0
oSEG5[2] <= SEG7_LUT:u5.port0
oSEG5[3] <= SEG7_LUT:u5.port0
oSEG5[4] <= SEG7_LUT:u5.port0
oSEG5[5] <= SEG7_LUT:u5.port0
oSEG5[6] <= SEG7_LUT:u5.port0
oSEG6[0] <= SEG7_LUT:u6.port0
oSEG6[1] <= SEG7_LUT:u6.port0
oSEG6[2] <= SEG7_LUT:u6.port0
oSEG6[3] <= SEG7_LUT:u6.port0
oSEG6[4] <= SEG7_LUT:u6.port0
oSEG6[5] <= SEG7_LUT:u6.port0
oSEG6[6] <= SEG7_LUT:u6.port0
oSEG7[0] <= SEG7_LUT:u7.port0
oSEG7[1] <= SEG7_LUT:u7.port0
oSEG7[2] <= SEG7_LUT:u7.port0
oSEG7[3] <= SEG7_LUT:u7.port0
oSEG7[4] <= SEG7_LUT:u7.port0
oSEG7[5] <= SEG7_LUT:u7.port0
oSEG7[6] <= SEG7_LUT:u7.port0
iDIG[0] => iDIG[0]~31.IN1
iDIG[1] => iDIG[1]~30.IN1
iDIG[2] => iDIG[2]~29.IN1
iDIG[3] => iDIG[3]~28.IN1
iDIG[4] => iDIG[4]~27.IN1
iDIG[5] => iDIG[5]~26.IN1
iDIG[6] => iDIG[6]~25.IN1
iDIG[7] => iDIG[7]~24.IN1
iDIG[8] => iDIG[8]~23.IN1
iDIG[9] => iDIG[9]~22.IN1
iDIG[10] => iDIG[10]~21.IN1
iDIG[11] => iDIG[11]~20.IN1
iDIG[12] => iDIG[12]~19.IN1
iDIG[13] => iDIG[13]~18.IN1
iDIG[14] => iDIG[14]~17.IN1
iDIG[15] => iDIG[15]~16.IN1
iDIG[16] => iDIG[16]~15.IN1
iDIG[17] => iDIG[17]~14.IN1
iDIG[18] => iDIG[18]~13.IN1
iDIG[19] => iDIG[19]~12.IN1
iDIG[20] => iDIG[20]~11.IN1
iDIG[21] => iDIG[21]~10.IN1
iDIG[22] => iDIG[22]~9.IN1
iDIG[23] => iDIG[23]~8.IN1
iDIG[24] => iDIG[24]~7.IN1
iDIG[25] => iDIG[25]~6.IN1
iDIG[26] => iDIG[26]~5.IN1
iDIG[27] => iDIG[27]~4.IN1
iDIG[28] => iDIG[28]~3.IN1
iDIG[29] => iDIG[29]~2.IN1
iDIG[30] => iDIG[30]~1.IN1
iDIG[31] => iDIG[31]~0.IN1


|DE2_Default|SEG7_LUT_8:u0|SEG7_LUT:u0
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_Default|SEG7_LUT_8:u0|SEG7_LUT:u1
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_Default|SEG7_LUT_8:u0|SEG7_LUT:u2
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_Default|SEG7_LUT_8:u0|SEG7_LUT:u3
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_Default|SEG7_LUT_8:u0|SEG7_LUT:u4
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_Default|SEG7_LUT_8:u0|SEG7_LUT:u5
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_Default|SEG7_LUT_8:u0|SEG7_LUT:u6
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_Default|SEG7_LUT_8:u0|SEG7_LUT:u7
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_Default|VGA_Controller:u1
iCursor_RGB_EN[0] => B_B~9.OUTPUTSELECT
iCursor_RGB_EN[0] => B_B~8.OUTPUTSELECT
iCursor_RGB_EN[0] => B_B~7.OUTPUTSELECT
iCursor_RGB_EN[0] => B_B~6.OUTPUTSELECT
iCursor_RGB_EN[0] => B_B~5.OUTPUTSELECT
iCursor_RGB_EN[0] => B_B~4.OUTPUTSELECT
iCursor_RGB_EN[0] => B_B~3.OUTPUTSELECT
iCursor_RGB_EN[0] => B_B~2.OUTPUTSELECT
iCursor_RGB_EN[0] => B_B~1.OUTPUTSELECT
iCursor_RGB_EN[0] => B_B~0.OUTPUTSELECT
iCursor_RGB_EN[1] => G_G~9.OUTPUTSELECT
iCursor_RGB_EN[1] => G_G~8.OUTPUTSELECT
iCursor_RGB_EN[1] => G_G~7.OUTPUTSELECT
iCursor_RGB_EN[1] => G_G~6.OUTPUTSELECT
iCursor_RGB_EN[1] => G_G~5.OUTPUTSELECT
iCursor_RGB_EN[1] => G_G~4.OUTPUTSELECT
iCursor_RGB_EN[1] => G_G~3.OUTPUTSELECT
iCursor_RGB_EN[1] => G_G~2.OUTPUTSELECT
iCursor_RGB_EN[1] => G_G~1.OUTPUTSELECT
iCursor_RGB_EN[1] => G_G~0.OUTPUTSELECT
iCursor_RGB_EN[2] => R_R~12.OUTPUTSELECT
iCursor_RGB_EN[2] => R_R~11.OUTPUTSELECT
iCursor_RGB_EN[2] => R_R~10.OUTPUTSELECT
iCursor_RGB_EN[2] => R_R~9.OUTPUTSELECT
iCursor_RGB_EN[2] => R_R~8.OUTPUTSELECT
iCursor_RGB_EN[2] => R_R~7.OUTPUTSELECT
iCursor_RGB_EN[2] => R_R~6.OUTPUTSELECT
iCursor_RGB_EN[2] => R_R~5.OUTPUTSELECT
iCursor_RGB_EN[2] => R_R~4.OUTPUTSELECT
iCursor_RGB_EN[2] => R_R~3.OUTPUTSELECT
iCursor_RGB_EN[3] => always1~8.IN1
iCursor_X[0] => Add7.IN22
iCursor_X[0] => Add5.IN22
iCursor_X[0] => Equal0.IN53
iCursor_X[1] => Add7.IN21
iCursor_X[1] => Add5.IN21
iCursor_X[1] => Equal0.IN52
iCursor_X[2] => Add6.IN8
iCursor_X[3] => Add6.IN7
iCursor_X[4] => Add6.IN6
iCursor_X[5] => Add6.IN4
iCursor_X[6] => Add6.IN3
iCursor_X[7] => Add6.IN5
iCursor_X[8] => Add6.IN2
iCursor_X[9] => Add6.IN1
iCursor_Y[0] => Add10.IN22
iCursor_Y[0] => Add8.IN22
iCursor_Y[0] => Equal3.IN53
iCursor_Y[1] => Add9.IN9
iCursor_Y[2] => Add9.IN7
iCursor_Y[3] => Add9.IN6
iCursor_Y[4] => Add9.IN5
iCursor_Y[5] => Add9.IN8
iCursor_Y[6] => Add9.IN4
iCursor_Y[7] => Add9.IN3
iCursor_Y[8] => Add9.IN2
iCursor_Y[9] => Add9.IN1
iCursor_R[0] => Cur_Color_R~9.DATAB
iCursor_R[1] => Cur_Color_R~8.DATAB
iCursor_R[2] => Cur_Color_R~7.DATAB
iCursor_R[3] => Cur_Color_R~6.DATAB
iCursor_R[4] => Cur_Color_R~5.DATAB
iCursor_R[5] => Cur_Color_R~4.DATAB
iCursor_R[6] => Cur_Color_R~3.DATAB
iCursor_R[7] => Cur_Color_R~2.DATAB
iCursor_R[8] => Cur_Color_R~1.DATAB
iCursor_R[9] => Cur_Color_R~0.DATAB
iCursor_G[0] => Cur_Color_G~9.DATAB
iCursor_G[1] => Cur_Color_G~8.DATAB
iCursor_G[2] => Cur_Color_G~7.DATAB
iCursor_G[3] => Cur_Color_G~6.DATAB
iCursor_G[4] => Cur_Color_G~5.DATAB
iCursor_G[5] => Cur_Color_G~4.DATAB
iCursor_G[6] => Cur_Color_G~3.DATAB
iCursor_G[7] => Cur_Color_G~2.DATAB
iCursor_G[8] => Cur_Color_G~1.DATAB
iCursor_G[9] => Cur_Color_G~0.DATAB
iCursor_B[0] => Cur_Color_B~9.DATAB
iCursor_B[1] => Cur_Color_B~8.DATAB
iCursor_B[2] => Cur_Color_B~7.DATAB
iCursor_B[3] => Cur_Color_B~6.DATAB
iCursor_B[4] => Cur_Color_B~5.DATAB
iCursor_B[5] => Cur_Color_B~4.DATAB
iCursor_B[6] => Cur_Color_B~3.DATAB
iCursor_B[7] => Cur_Color_B~2.DATAB
iCursor_B[8] => Cur_Color_B~1.DATAB
iCursor_B[9] => Cur_Color_B~0.DATAB
iRed[0] => Cur_Color_R~19.DATAA
iRed[0] => Cur_Color_R~9.DATAA
iRed[1] => Cur_Color_R~18.DATAA
iRed[1] => Cur_Color_R~8.DATAA
iRed[2] => Cur_Color_R~17.DATAA
iRed[2] => Cur_Color_R~7.DATAA
iRed[3] => Cur_Color_R~16.DATAA
iRed[3] => Cur_Color_R~6.DATAA
iRed[4] => Cur_Color_R~15.DATAA
iRed[4] => Cur_Color_R~5.DATAA
iRed[5] => Cur_Color_R~14.DATAA
iRed[5] => Cur_Color_R~4.DATAA
iRed[6] => Cur_Color_R~13.DATAA
iRed[6] => Cur_Color_R~3.DATAA
iRed[7] => Cur_Color_R~12.DATAA
iRed[7] => Cur_Color_R~2.DATAA
iRed[8] => Cur_Color_R~11.DATAA
iRed[8] => Cur_Color_R~1.DATAA
iRed[9] => Cur_Color_R~10.DATAA
iRed[9] => Cur_Color_R~0.DATAA
iGreen[0] => Cur_Color_G~19.DATAA
iGreen[0] => Cur_Color_G~9.DATAA
iGreen[1] => Cur_Color_G~18.DATAA
iGreen[1] => Cur_Color_G~8.DATAA
iGreen[2] => Cur_Color_G~17.DATAA
iGreen[2] => Cur_Color_G~7.DATAA
iGreen[3] => Cur_Color_G~16.DATAA
iGreen[3] => Cur_Color_G~6.DATAA
iGreen[4] => Cur_Color_G~15.DATAA
iGreen[4] => Cur_Color_G~5.DATAA
iGreen[5] => Cur_Color_G~14.DATAA
iGreen[5] => Cur_Color_G~4.DATAA
iGreen[6] => Cur_Color_G~13.DATAA
iGreen[6] => Cur_Color_G~3.DATAA
iGreen[7] => Cur_Color_G~12.DATAA
iGreen[7] => Cur_Color_G~2.DATAA
iGreen[8] => Cur_Color_G~11.DATAA
iGreen[8] => Cur_Color_G~1.DATAA
iGreen[9] => Cur_Color_G~10.DATAA
iGreen[9] => Cur_Color_G~0.DATAA
iBlue[0] => Cur_Color_B~19.DATAA
iBlue[0] => Cur_Color_B~9.DATAA
iBlue[1] => Cur_Color_B~18.DATAA
iBlue[1] => Cur_Color_B~8.DATAA
iBlue[2] => Cur_Color_B~17.DATAA
iBlue[2] => Cur_Color_B~7.DATAA
iBlue[3] => Cur_Color_B~16.DATAA
iBlue[3] => Cur_Color_B~6.DATAA
iBlue[4] => Cur_Color_B~15.DATAA
iBlue[4] => Cur_Color_B~5.DATAA
iBlue[5] => Cur_Color_B~14.DATAA
iBlue[5] => Cur_Color_B~4.DATAA
iBlue[6] => Cur_Color_B~13.DATAA
iBlue[6] => Cur_Color_B~3.DATAA
iBlue[7] => Cur_Color_B~12.DATAA
iBlue[7] => Cur_Color_B~2.DATAA
iBlue[8] => Cur_Color_B~11.DATAA
iBlue[8] => Cur_Color_B~1.DATAA
iBlue[9] => Cur_Color_B~10.DATAA
iBlue[9] => Cur_Color_B~0.DATAA
oAddress[0] <= oAddress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[1] <= oAddress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[2] <= oAddress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[3] <= oAddress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[4] <= oAddress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[5] <= oAddress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[6] <= oAddress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[7] <= oAddress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[8] <= oAddress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[9] <= oAddress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[10] <= oAddress[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[11] <= oAddress[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[12] <= oAddress[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[13] <= oAddress[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[14] <= oAddress[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[15] <= oAddress[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[16] <= oAddress[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[17] <= oAddress[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[18] <= oAddress[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAddress[19] <= oAddress[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[0] <= oCoord_X[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[1] <= oCoord_X[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[2] <= oCoord_X[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[3] <= oCoord_X[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[4] <= oCoord_X[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[5] <= oCoord_X[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[6] <= oCoord_X[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[7] <= oCoord_X[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[8] <= oCoord_X[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_X[9] <= oCoord_X[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[0] <= oCoord_Y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[1] <= oCoord_Y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[2] <= oCoord_Y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[3] <= oCoord_Y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[4] <= oCoord_Y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[5] <= oCoord_Y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[6] <= oCoord_Y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[7] <= oCoord_Y[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[8] <= oCoord_Y[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCoord_Y[9] <= oCoord_Y[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= R_R[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= R_R[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= R_R[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= R_R[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= R_R[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= R_R[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= R_R[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= R_R[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= R_R[8].DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= R_R[9].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= G_G[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= G_G[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= G_G[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= G_G[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= G_G[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= G_G[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= G_G[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= G_G[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= G_G[8].DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= G_G[9].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= B_B[0].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= B_B[1].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= B_B[2].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= B_B[3].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= B_B[4].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= B_B[5].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= B_B[6].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= B_B[7].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= B_B[8].DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= B_B[9].DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= <GND>
oVGA_BLANK <= <VCC>
oVGA_CLOCK <= iCLK.DB_MAX_OUTPUT_PORT_TYPE
iCLK => oCoord_X[9]~reg0.CLK
iCLK => oCoord_X[8]~reg0.CLK
iCLK => oCoord_X[7]~reg0.CLK
iCLK => oCoord_X[6]~reg0.CLK
iCLK => oCoord_X[5]~reg0.CLK
iCLK => oCoord_X[4]~reg0.CLK
iCLK => oCoord_X[3]~reg0.CLK
iCLK => oCoord_X[2]~reg0.CLK
iCLK => oCoord_X[1]~reg0.CLK
iCLK => oCoord_X[0]~reg0.CLK
iCLK => oCoord_Y[9]~reg0.CLK
iCLK => oCoord_Y[8]~reg0.CLK
iCLK => oCoord_Y[7]~reg0.CLK
iCLK => oCoord_Y[6]~reg0.CLK
iCLK => oCoord_Y[5]~reg0.CLK
iCLK => oCoord_Y[4]~reg0.CLK
iCLK => oCoord_Y[3]~reg0.CLK
iCLK => oCoord_Y[2]~reg0.CLK
iCLK => oCoord_Y[1]~reg0.CLK
iCLK => oCoord_Y[0]~reg0.CLK
iCLK => oAddress[19]~reg0.CLK
iCLK => oAddress[18]~reg0.CLK
iCLK => oAddress[17]~reg0.CLK
iCLK => oAddress[16]~reg0.CLK
iCLK => oAddress[15]~reg0.CLK
iCLK => oAddress[14]~reg0.CLK
iCLK => oAddress[13]~reg0.CLK
iCLK => oAddress[12]~reg0.CLK
iCLK => oAddress[11]~reg0.CLK
iCLK => oAddress[10]~reg0.CLK
iCLK => oAddress[9]~reg0.CLK
iCLK => oAddress[8]~reg0.CLK
iCLK => oAddress[7]~reg0.CLK
iCLK => oAddress[6]~reg0.CLK
iCLK => oAddress[5]~reg0.CLK
iCLK => oAddress[4]~reg0.CLK
iCLK => oAddress[3]~reg0.CLK
iCLK => oAddress[2]~reg0.CLK
iCLK => oAddress[1]~reg0.CLK
iCLK => oAddress[0]~reg0.CLK
iCLK => Cur_Color_R[9].CLK
iCLK => Cur_Color_R[8].CLK
iCLK => Cur_Color_R[7].CLK
iCLK => Cur_Color_R[6].CLK
iCLK => Cur_Color_R[5].CLK
iCLK => Cur_Color_R[4].CLK
iCLK => Cur_Color_R[3].CLK
iCLK => Cur_Color_R[2].CLK
iCLK => Cur_Color_R[1].CLK
iCLK => Cur_Color_R[0].CLK
iCLK => Cur_Color_G[9].CLK
iCLK => Cur_Color_G[8].CLK
iCLK => Cur_Color_G[7].CLK
iCLK => Cur_Color_G[6].CLK
iCLK => Cur_Color_G[5].CLK
iCLK => Cur_Color_G[4].CLK
iCLK => Cur_Color_G[3].CLK
iCLK => Cur_Color_G[2].CLK
iCLK => Cur_Color_G[1].CLK
iCLK => Cur_Color_G[0].CLK
iCLK => Cur_Color_B[9].CLK
iCLK => Cur_Color_B[8].CLK
iCLK => Cur_Color_B[7].CLK
iCLK => Cur_Color_B[6].CLK
iCLK => Cur_Color_B[5].CLK
iCLK => Cur_Color_B[4].CLK
iCLK => Cur_Color_B[3].CLK
iCLK => Cur_Color_B[2].CLK
iCLK => Cur_Color_B[1].CLK
iCLK => Cur_Color_B[0].CLK
iCLK => H_Cont[9].CLK
iCLK => H_Cont[8].CLK
iCLK => H_Cont[7].CLK
iCLK => H_Cont[6].CLK
iCLK => H_Cont[5].CLK
iCLK => H_Cont[4].CLK
iCLK => H_Cont[3].CLK
iCLK => H_Cont[2].CLK
iCLK => H_Cont[1].CLK
iCLK => H_Cont[0].CLK
iCLK => oVGA_H_SYNC~reg0.CLK
iCLK => V_Cont[9].CLK
iCLK => V_Cont[8].CLK
iCLK => V_Cont[7].CLK
iCLK => V_Cont[6].CLK
iCLK => V_Cont[5].CLK
iCLK => V_Cont[4].CLK
iCLK => V_Cont[3].CLK
iCLK => V_Cont[2].CLK
iCLK => V_Cont[1].CLK
iCLK => V_Cont[0].CLK
iCLK => oVGA_V_SYNC~reg0.CLK
iCLK => R_R[9].CLK
iCLK => R_R[8].CLK
iCLK => R_R[7].CLK
iCLK => R_R[6].CLK
iCLK => R_R[5].CLK
iCLK => R_R[4].CLK
iCLK => R_R[3].CLK
iCLK => R_R[2].CLK
iCLK => R_R[1].CLK
iCLK => R_R[0].CLK
iCLK => G_G[9].CLK
iCLK => G_G[8].CLK
iCLK => G_G[7].CLK
iCLK => G_G[6].CLK
iCLK => G_G[5].CLK
iCLK => G_G[4].CLK
iCLK => G_G[3].CLK
iCLK => G_G[2].CLK
iCLK => G_G[1].CLK
iCLK => G_G[0].CLK
iCLK => B_B[9].CLK
iCLK => B_B[8].CLK
iCLK => B_B[7].CLK
iCLK => B_B[6].CLK
iCLK => B_B[5].CLK
iCLK => B_B[4].CLK
iCLK => B_B[3].CLK
iCLK => B_B[2].CLK
iCLK => B_B[1].CLK
iCLK => B_B[0].CLK
iCLK => oVGA_CLOCK.DATAIN
iRST_N => Cur_Color_B[0].ACLR
iRST_N => Cur_Color_B[1].ACLR
iRST_N => Cur_Color_B[2].ACLR
iRST_N => Cur_Color_B[3].ACLR
iRST_N => Cur_Color_B[4].ACLR
iRST_N => Cur_Color_B[5].ACLR
iRST_N => Cur_Color_B[6].ACLR
iRST_N => Cur_Color_B[7].ACLR
iRST_N => Cur_Color_B[8].ACLR
iRST_N => Cur_Color_B[9].ACLR
iRST_N => Cur_Color_G[0].ACLR
iRST_N => Cur_Color_G[1].ACLR
iRST_N => Cur_Color_G[2].ACLR
iRST_N => Cur_Color_G[3].ACLR
iRST_N => Cur_Color_G[4].ACLR
iRST_N => Cur_Color_G[5].ACLR
iRST_N => Cur_Color_G[6].ACLR
iRST_N => Cur_Color_G[7].ACLR
iRST_N => Cur_Color_G[8].ACLR
iRST_N => Cur_Color_G[9].ACLR
iRST_N => Cur_Color_R[0].ACLR
iRST_N => Cur_Color_R[1].ACLR
iRST_N => Cur_Color_R[2].ACLR
iRST_N => Cur_Color_R[3].ACLR
iRST_N => Cur_Color_R[4].ACLR
iRST_N => Cur_Color_R[5].ACLR
iRST_N => Cur_Color_R[6].ACLR
iRST_N => Cur_Color_R[7].ACLR
iRST_N => Cur_Color_R[8].ACLR
iRST_N => Cur_Color_R[9].ACLR
iRST_N => oVGA_V_SYNC~reg0.ACLR
iRST_N => V_Cont[0].ACLR
iRST_N => V_Cont[1].ACLR
iRST_N => V_Cont[2].ACLR
iRST_N => V_Cont[3].ACLR
iRST_N => V_Cont[4].ACLR
iRST_N => V_Cont[5].ACLR
iRST_N => V_Cont[6].ACLR
iRST_N => V_Cont[7].ACLR
iRST_N => V_Cont[8].ACLR
iRST_N => V_Cont[9].ACLR
iRST_N => oVGA_H_SYNC~reg0.ACLR
iRST_N => H_Cont[0].ACLR
iRST_N => H_Cont[1].ACLR
iRST_N => H_Cont[2].ACLR
iRST_N => H_Cont[3].ACLR
iRST_N => H_Cont[4].ACLR
iRST_N => H_Cont[5].ACLR
iRST_N => H_Cont[6].ACLR
iRST_N => H_Cont[7].ACLR
iRST_N => H_Cont[8].ACLR
iRST_N => H_Cont[9].ACLR
iRST_N => oCoord_X[9]~reg0.ACLR
iRST_N => oCoord_X[8]~reg0.ACLR
iRST_N => oCoord_X[7]~reg0.ACLR
iRST_N => oCoord_X[6]~reg0.ACLR
iRST_N => oCoord_X[5]~reg0.ACLR
iRST_N => oCoord_X[4]~reg0.ACLR
iRST_N => oCoord_X[3]~reg0.ACLR
iRST_N => oCoord_X[2]~reg0.ACLR
iRST_N => oCoord_X[1]~reg0.ACLR
iRST_N => oCoord_X[0]~reg0.ACLR
iRST_N => oCoord_Y[9]~reg0.ACLR
iRST_N => oCoord_Y[8]~reg0.ACLR
iRST_N => oCoord_Y[7]~reg0.ACLR
iRST_N => oCoord_Y[6]~reg0.ACLR
iRST_N => oCoord_Y[5]~reg0.ACLR
iRST_N => oCoord_Y[4]~reg0.ACLR
iRST_N => oCoord_Y[3]~reg0.ACLR
iRST_N => oCoord_Y[2]~reg0.ACLR
iRST_N => oCoord_Y[1]~reg0.ACLR
iRST_N => oCoord_Y[0]~reg0.ACLR
iRST_N => oAddress[19]~reg0.ACLR
iRST_N => oAddress[18]~reg0.ACLR
iRST_N => oAddress[17]~reg0.ACLR
iRST_N => oAddress[16]~reg0.ACLR
iRST_N => oAddress[15]~reg0.ACLR
iRST_N => oAddress[14]~reg0.ACLR
iRST_N => oAddress[13]~reg0.ACLR
iRST_N => oAddress[12]~reg0.ACLR
iRST_N => oAddress[11]~reg0.ACLR
iRST_N => oAddress[10]~reg0.ACLR
iRST_N => oAddress[9]~reg0.ACLR
iRST_N => oAddress[8]~reg0.ACLR
iRST_N => oAddress[7]~reg0.ACLR
iRST_N => oAddress[6]~reg0.ACLR
iRST_N => oAddress[5]~reg0.ACLR
iRST_N => oAddress[4]~reg0.ACLR
iRST_N => oAddress[3]~reg0.ACLR
iRST_N => oAddress[2]~reg0.ACLR
iRST_N => oAddress[1]~reg0.ACLR
iRST_N => oAddress[0]~reg0.ACLR


|DE2_Default|VGA_OSD_RAM:u2
oRed[0] <= oRed[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[1] <= oRed[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[2] <= oRed[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[3] <= oRed[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[4] <= oRed[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[5] <= oRed[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[6] <= oRed[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[7] <= oRed[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[8] <= oRed[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[9] <= oRed[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[0] <= oGreen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[1] <= oGreen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[2] <= oGreen[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[3] <= oGreen[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[4] <= oGreen[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[5] <= oGreen[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[6] <= oGreen[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[7] <= oGreen[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[8] <= oGreen[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[9] <= oGreen[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[0] <= oBlue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[1] <= oBlue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[2] <= oBlue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[3] <= oBlue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[4] <= oBlue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[5] <= oBlue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[6] <= oBlue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[7] <= oBlue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[8] <= oBlue[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[9] <= oBlue[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
iVGA_ADDR[0] => ADDR_d[0].DATAIN
iVGA_ADDR[1] => ADDR_d[1].DATAIN
iVGA_ADDR[2] => ADDR_d[2].DATAIN
iVGA_ADDR[3] => iVGA_ADDR[3]~15.IN1
iVGA_ADDR[4] => iVGA_ADDR[4]~14.IN1
iVGA_ADDR[5] => iVGA_ADDR[5]~13.IN1
iVGA_ADDR[6] => iVGA_ADDR[6]~12.IN1
iVGA_ADDR[7] => iVGA_ADDR[7]~11.IN1
iVGA_ADDR[8] => iVGA_ADDR[8]~10.IN1
iVGA_ADDR[9] => iVGA_ADDR[9]~9.IN1
iVGA_ADDR[10] => iVGA_ADDR[10]~8.IN1
iVGA_ADDR[11] => iVGA_ADDR[11]~7.IN1
iVGA_ADDR[12] => iVGA_ADDR[12]~6.IN1
iVGA_ADDR[13] => iVGA_ADDR[13]~5.IN1
iVGA_ADDR[14] => iVGA_ADDR[14]~4.IN1
iVGA_ADDR[15] => iVGA_ADDR[15]~3.IN1
iVGA_ADDR[16] => iVGA_ADDR[16]~2.IN1
iVGA_ADDR[17] => iVGA_ADDR[17]~1.IN1
iVGA_ADDR[18] => iVGA_ADDR[18]~0.IN1
iVGA_CLK => iVGA_CLK~0.IN1
iWR_DATA => iWR_DATA~0.IN1
iWR_ADDR[3] => iWR_ADDR[3]~15.IN1
iWR_ADDR[4] => iWR_ADDR[4]~14.IN1
iWR_ADDR[5] => iWR_ADDR[5]~13.IN1
iWR_ADDR[6] => iWR_ADDR[6]~12.IN1
iWR_ADDR[7] => iWR_ADDR[7]~11.IN1
iWR_ADDR[8] => iWR_ADDR[8]~10.IN1
iWR_ADDR[9] => iWR_ADDR[9]~9.IN1
iWR_ADDR[10] => iWR_ADDR[10]~8.IN1
iWR_ADDR[11] => iWR_ADDR[11]~7.IN1
iWR_ADDR[12] => iWR_ADDR[12]~6.IN1
iWR_ADDR[13] => iWR_ADDR[13]~5.IN1
iWR_ADDR[14] => iWR_ADDR[14]~4.IN1
iWR_ADDR[15] => iWR_ADDR[15]~3.IN1
iWR_ADDR[16] => iWR_ADDR[16]~2.IN1
iWR_ADDR[17] => iWR_ADDR[17]~1.IN1
iWR_ADDR[18] => iWR_ADDR[18]~0.IN1
iWR_EN => iWR_EN~0.IN1
iWR_CLK => iWR_CLK~0.IN1
iON_R[0] => oRed~9.DATAB
iON_R[1] => oRed~8.DATAB
iON_R[2] => oRed~7.DATAB
iON_R[3] => oRed~6.DATAB
iON_R[4] => oRed~5.DATAB
iON_R[5] => oRed~4.DATAB
iON_R[6] => oRed~3.DATAB
iON_R[7] => oRed~2.DATAB
iON_R[8] => oRed~1.DATAB
iON_R[9] => oRed~0.DATAB
iON_G[0] => oGreen~9.DATAB
iON_G[1] => oGreen~8.DATAB
iON_G[2] => oGreen~7.DATAB
iON_G[3] => oGreen~6.DATAB
iON_G[4] => oGreen~5.DATAB
iON_G[5] => oGreen~4.DATAB
iON_G[6] => oGreen~3.DATAB
iON_G[7] => oGreen~2.DATAB
iON_G[8] => oGreen~1.DATAB
iON_G[9] => oGreen~0.DATAB
iON_B[0] => oBlue~9.DATAB
iON_B[1] => oBlue~8.DATAB
iON_B[2] => oBlue~7.DATAB
iON_B[3] => oBlue~6.DATAB
iON_B[4] => oBlue~5.DATAB
iON_B[5] => oBlue~4.DATAB
iON_B[6] => oBlue~3.DATAB
iON_B[7] => oBlue~2.DATAB
iON_B[8] => oBlue~1.DATAB
iON_B[9] => oBlue~0.DATAB
iOFF_R[0] => oRed~9.DATAA
iOFF_R[1] => oRed~8.DATAA
iOFF_R[2] => oRed~7.DATAA
iOFF_R[3] => oRed~6.DATAA
iOFF_R[4] => oRed~5.DATAA
iOFF_R[5] => oRed~4.DATAA
iOFF_R[6] => oRed~3.DATAA
iOFF_R[7] => oRed~2.DATAA
iOFF_R[8] => oRed~1.DATAA
iOFF_R[9] => oRed~0.DATAA
iOFF_G[0] => oGreen~9.DATAA
iOFF_G[1] => oGreen~8.DATAA
iOFF_G[2] => oGreen~7.DATAA
iOFF_G[3] => oGreen~6.DATAA
iOFF_G[4] => oGreen~5.DATAA
iOFF_G[5] => oGreen~4.DATAA
iOFF_G[6] => oGreen~3.DATAA
iOFF_G[7] => oGreen~2.DATAA
iOFF_G[8] => oGreen~1.DATAA
iOFF_G[9] => oGreen~0.DATAA
iOFF_B[0] => oBlue~9.DATAA
iOFF_B[1] => oBlue~8.DATAA
iOFF_B[2] => oBlue~7.DATAA
iOFF_B[3] => oBlue~6.DATAA
iOFF_B[4] => oBlue~5.DATAA
iOFF_B[5] => oBlue~4.DATAA
iOFF_B[6] => oBlue~3.DATAA
iOFF_B[7] => oBlue~2.DATAA
iOFF_B[8] => oBlue~1.DATAA
iOFF_B[9] => oBlue~0.DATAA
iRST_N => oRed[9]~reg0.ACLR
iRST_N => oRed[8]~reg0.ACLR
iRST_N => oRed[7]~reg0.ACLR
iRST_N => oRed[6]~reg0.ACLR
iRST_N => oRed[5]~reg0.ACLR
iRST_N => oRed[4]~reg0.ACLR
iRST_N => oRed[3]~reg0.ACLR
iRST_N => oRed[2]~reg0.ACLR
iRST_N => oRed[1]~reg0.ACLR
iRST_N => oRed[0]~reg0.ACLR
iRST_N => oGreen[9]~reg0.ACLR
iRST_N => oGreen[8]~reg0.ACLR
iRST_N => oGreen[7]~reg0.ACLR
iRST_N => oGreen[6]~reg0.ACLR
iRST_N => oGreen[5]~reg0.ACLR
iRST_N => oGreen[4]~reg0.ACLR
iRST_N => oGreen[3]~reg0.ACLR
iRST_N => oGreen[2]~reg0.ACLR
iRST_N => oGreen[1]~reg0.ACLR
iRST_N => oGreen[0]~reg0.ACLR
iRST_N => oBlue[9]~reg0.ACLR
iRST_N => oBlue[8]~reg0.ACLR
iRST_N => oBlue[7]~reg0.ACLR
iRST_N => oBlue[6]~reg0.ACLR
iRST_N => oBlue[5]~reg0.ACLR
iRST_N => oBlue[4]~reg0.ACLR
iRST_N => oBlue[3]~reg0.ACLR
iRST_N => oBlue[2]~reg0.ACLR
iRST_N => oBlue[1]~reg0.ACLR
iRST_N => oBlue[0]~reg0.ACLR
iRST_N => ADDR_d[2].ACLR
iRST_N => ADDR_d[1].ACLR
iRST_N => ADDR_d[0].ACLR
iRST_N => ADDR_dd[2].ACLR
iRST_N => ADDR_dd[1].ACLR
iRST_N => ADDR_dd[0].ACLR


|DE2_Default|VGA_OSD_RAM:u2|Img_RAM:u0
data[0] => data[0]~0.IN1
rdaddress[0] => rdaddress[0]~15.IN1
rdaddress[1] => rdaddress[1]~14.IN1
rdaddress[2] => rdaddress[2]~13.IN1
rdaddress[3] => rdaddress[3]~12.IN1
rdaddress[4] => rdaddress[4]~11.IN1
rdaddress[5] => rdaddress[5]~10.IN1
rdaddress[6] => rdaddress[6]~9.IN1
rdaddress[7] => rdaddress[7]~8.IN1
rdaddress[8] => rdaddress[8]~7.IN1
rdaddress[9] => rdaddress[9]~6.IN1
rdaddress[10] => rdaddress[10]~5.IN1
rdaddress[11] => rdaddress[11]~4.IN1
rdaddress[12] => rdaddress[12]~3.IN1
rdaddress[13] => rdaddress[13]~2.IN1
rdaddress[14] => rdaddress[14]~1.IN1
rdaddress[15] => rdaddress[15]~0.IN1
rdclock => rdclock~0.IN1
wraddress[0] => wraddress[0]~18.IN1
wraddress[1] => wraddress[1]~17.IN1
wraddress[2] => wraddress[2]~16.IN1
wraddress[3] => wraddress[3]~15.IN1
wraddress[4] => wraddress[4]~14.IN1
wraddress[5] => wraddress[5]~13.IN1
wraddress[6] => wraddress[6]~12.IN1
wraddress[7] => wraddress[7]~11.IN1
wraddress[8] => wraddress[8]~10.IN1
wraddress[9] => wraddress[9]~9.IN1
wraddress[10] => wraddress[10]~8.IN1
wraddress[11] => wraddress[11]~7.IN1
wraddress[12] => wraddress[12]~6.IN1
wraddress[13] => wraddress[13]~5.IN1
wraddress[14] => wraddress[14]~4.IN1
wraddress[15] => wraddress[15]~3.IN1
wraddress[16] => wraddress[16]~2.IN1
wraddress[17] => wraddress[17]~1.IN1
wraddress[18] => wraddress[18]~0.IN1
wrclock => wrclock~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b


|DE2_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component
wren_a => altsyncram_f6r1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_f6r1:auto_generated.data_a[0]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
address_a[0] => altsyncram_f6r1:auto_generated.address_a[0]
address_a[1] => altsyncram_f6r1:auto_generated.address_a[1]
address_a[2] => altsyncram_f6r1:auto_generated.address_a[2]
address_a[3] => altsyncram_f6r1:auto_generated.address_a[3]
address_a[4] => altsyncram_f6r1:auto_generated.address_a[4]
address_a[5] => altsyncram_f6r1:auto_generated.address_a[5]
address_a[6] => altsyncram_f6r1:auto_generated.address_a[6]
address_a[7] => altsyncram_f6r1:auto_generated.address_a[7]
address_a[8] => altsyncram_f6r1:auto_generated.address_a[8]
address_a[9] => altsyncram_f6r1:auto_generated.address_a[9]
address_a[10] => altsyncram_f6r1:auto_generated.address_a[10]
address_a[11] => altsyncram_f6r1:auto_generated.address_a[11]
address_a[12] => altsyncram_f6r1:auto_generated.address_a[12]
address_a[13] => altsyncram_f6r1:auto_generated.address_a[13]
address_a[14] => altsyncram_f6r1:auto_generated.address_a[14]
address_a[15] => altsyncram_f6r1:auto_generated.address_a[15]
address_a[16] => altsyncram_f6r1:auto_generated.address_a[16]
address_a[17] => altsyncram_f6r1:auto_generated.address_a[17]
address_a[18] => altsyncram_f6r1:auto_generated.address_a[18]
address_b[0] => altsyncram_f6r1:auto_generated.address_b[0]
address_b[1] => altsyncram_f6r1:auto_generated.address_b[1]
address_b[2] => altsyncram_f6r1:auto_generated.address_b[2]
address_b[3] => altsyncram_f6r1:auto_generated.address_b[3]
address_b[4] => altsyncram_f6r1:auto_generated.address_b[4]
address_b[5] => altsyncram_f6r1:auto_generated.address_b[5]
address_b[6] => altsyncram_f6r1:auto_generated.address_b[6]
address_b[7] => altsyncram_f6r1:auto_generated.address_b[7]
address_b[8] => altsyncram_f6r1:auto_generated.address_b[8]
address_b[9] => altsyncram_f6r1:auto_generated.address_b[9]
address_b[10] => altsyncram_f6r1:auto_generated.address_b[10]
address_b[11] => altsyncram_f6r1:auto_generated.address_b[11]
address_b[12] => altsyncram_f6r1:auto_generated.address_b[12]
address_b[13] => altsyncram_f6r1:auto_generated.address_b[13]
address_b[14] => altsyncram_f6r1:auto_generated.address_b[14]
address_b[15] => altsyncram_f6r1:auto_generated.address_b[15]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_f6r1:auto_generated.clock0
clock1 => altsyncram_f6r1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_b[0] <= altsyncram_f6r1:auto_generated.q_b[0]
q_b[1] <= altsyncram_f6r1:auto_generated.q_b[1]
q_b[2] <= altsyncram_f6r1:auto_generated.q_b[2]
q_b[3] <= altsyncram_f6r1:auto_generated.q_b[3]
q_b[4] <= altsyncram_f6r1:auto_generated.q_b[4]
q_b[5] <= altsyncram_f6r1:auto_generated.q_b[5]
q_b[6] <= altsyncram_f6r1:auto_generated.q_b[6]
q_b[7] <= altsyncram_f6r1:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f6r1:auto_generated
address_a[0] => altsyncram_p132:altsyncram1.address_b[0]
address_a[1] => altsyncram_p132:altsyncram1.address_b[1]
address_a[2] => altsyncram_p132:altsyncram1.address_b[2]
address_a[3] => altsyncram_p132:altsyncram1.address_b[3]
address_a[4] => altsyncram_p132:altsyncram1.address_b[4]
address_a[5] => altsyncram_p132:altsyncram1.address_b[5]
address_a[6] => altsyncram_p132:altsyncram1.address_b[6]
address_a[7] => altsyncram_p132:altsyncram1.address_b[7]
address_a[8] => altsyncram_p132:altsyncram1.address_b[8]
address_a[9] => altsyncram_p132:altsyncram1.address_b[9]
address_a[10] => altsyncram_p132:altsyncram1.address_b[10]
address_a[11] => altsyncram_p132:altsyncram1.address_b[11]
address_a[12] => altsyncram_p132:altsyncram1.address_b[12]
address_a[13] => altsyncram_p132:altsyncram1.address_b[13]
address_a[14] => altsyncram_p132:altsyncram1.address_b[14]
address_a[15] => altsyncram_p132:altsyncram1.address_b[15]
address_a[16] => altsyncram_p132:altsyncram1.address_b[16]
address_a[17] => altsyncram_p132:altsyncram1.address_b[17]
address_a[18] => altsyncram_p132:altsyncram1.address_b[18]
address_b[0] => altsyncram_p132:altsyncram1.address_a[0]
address_b[1] => altsyncram_p132:altsyncram1.address_a[1]
address_b[2] => altsyncram_p132:altsyncram1.address_a[2]
address_b[3] => altsyncram_p132:altsyncram1.address_a[3]
address_b[4] => altsyncram_p132:altsyncram1.address_a[4]
address_b[5] => altsyncram_p132:altsyncram1.address_a[5]
address_b[6] => altsyncram_p132:altsyncram1.address_a[6]
address_b[7] => altsyncram_p132:altsyncram1.address_a[7]
address_b[8] => altsyncram_p132:altsyncram1.address_a[8]
address_b[9] => altsyncram_p132:altsyncram1.address_a[9]
address_b[10] => altsyncram_p132:altsyncram1.address_a[10]
address_b[11] => altsyncram_p132:altsyncram1.address_a[11]
address_b[12] => altsyncram_p132:altsyncram1.address_a[12]
address_b[13] => altsyncram_p132:altsyncram1.address_a[13]
address_b[14] => altsyncram_p132:altsyncram1.address_a[14]
address_b[15] => altsyncram_p132:altsyncram1.address_a[15]
clock0 => altsyncram_p132:altsyncram1.clock1
clock1 => altsyncram_p132:altsyncram1.clock0
data_a[0] => altsyncram_p132:altsyncram1.data_b[0]
q_b[0] <= altsyncram_p132:altsyncram1.q_a[0]
q_b[1] <= altsyncram_p132:altsyncram1.q_a[1]
q_b[2] <= altsyncram_p132:altsyncram1.q_a[2]
q_b[3] <= altsyncram_p132:altsyncram1.q_a[3]
q_b[4] <= altsyncram_p132:altsyncram1.q_a[4]
q_b[5] <= altsyncram_p132:altsyncram1.q_a[5]
q_b[6] <= altsyncram_p132:altsyncram1.q_a[6]
q_b[7] <= altsyncram_p132:altsyncram1.q_a[7]
wren_a => altsyncram_p132:altsyncram1.clocken1
wren_a => altsyncram_p132:altsyncram1.wren_b


|DE2_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f6r1:auto_generated|altsyncram_p132:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[0] => ram_block2a24.PORTAADDR
address_a[0] => ram_block2a25.PORTAADDR
address_a[0] => ram_block2a26.PORTAADDR
address_a[0] => ram_block2a27.PORTAADDR
address_a[0] => ram_block2a28.PORTAADDR
address_a[0] => ram_block2a29.PORTAADDR
address_a[0] => ram_block2a30.PORTAADDR
address_a[0] => ram_block2a31.PORTAADDR
address_a[0] => ram_block2a32.PORTAADDR
address_a[0] => ram_block2a33.PORTAADDR
address_a[0] => ram_block2a34.PORTAADDR
address_a[0] => ram_block2a35.PORTAADDR
address_a[0] => ram_block2a36.PORTAADDR
address_a[0] => ram_block2a37.PORTAADDR
address_a[0] => ram_block2a38.PORTAADDR
address_a[0] => ram_block2a39.PORTAADDR
address_a[0] => ram_block2a40.PORTAADDR
address_a[0] => ram_block2a41.PORTAADDR
address_a[0] => ram_block2a42.PORTAADDR
address_a[0] => ram_block2a43.PORTAADDR
address_a[0] => ram_block2a44.PORTAADDR
address_a[0] => ram_block2a45.PORTAADDR
address_a[0] => ram_block2a46.PORTAADDR
address_a[0] => ram_block2a47.PORTAADDR
address_a[0] => ram_block2a48.PORTAADDR
address_a[0] => ram_block2a49.PORTAADDR
address_a[0] => ram_block2a50.PORTAADDR
address_a[0] => ram_block2a51.PORTAADDR
address_a[0] => ram_block2a52.PORTAADDR
address_a[0] => ram_block2a53.PORTAADDR
address_a[0] => ram_block2a54.PORTAADDR
address_a[0] => ram_block2a55.PORTAADDR
address_a[0] => ram_block2a56.PORTAADDR
address_a[0] => ram_block2a57.PORTAADDR
address_a[0] => ram_block2a58.PORTAADDR
address_a[0] => ram_block2a59.PORTAADDR
address_a[0] => ram_block2a60.PORTAADDR
address_a[0] => ram_block2a61.PORTAADDR
address_a[0] => ram_block2a62.PORTAADDR
address_a[0] => ram_block2a63.PORTAADDR
address_a[0] => ram_block2a64.PORTAADDR
address_a[0] => ram_block2a65.PORTAADDR
address_a[0] => ram_block2a66.PORTAADDR
address_a[0] => ram_block2a67.PORTAADDR
address_a[0] => ram_block2a68.PORTAADDR
address_a[0] => ram_block2a69.PORTAADDR
address_a[0] => ram_block2a70.PORTAADDR
address_a[0] => ram_block2a71.PORTAADDR
address_a[0] => ram_block2a72.PORTAADDR
address_a[0] => ram_block2a73.PORTAADDR
address_a[0] => ram_block2a74.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[1] => ram_block2a24.PORTAADDR1
address_a[1] => ram_block2a25.PORTAADDR1
address_a[1] => ram_block2a26.PORTAADDR1
address_a[1] => ram_block2a27.PORTAADDR1
address_a[1] => ram_block2a28.PORTAADDR1
address_a[1] => ram_block2a29.PORTAADDR1
address_a[1] => ram_block2a30.PORTAADDR1
address_a[1] => ram_block2a31.PORTAADDR1
address_a[1] => ram_block2a32.PORTAADDR1
address_a[1] => ram_block2a33.PORTAADDR1
address_a[1] => ram_block2a34.PORTAADDR1
address_a[1] => ram_block2a35.PORTAADDR1
address_a[1] => ram_block2a36.PORTAADDR1
address_a[1] => ram_block2a37.PORTAADDR1
address_a[1] => ram_block2a38.PORTAADDR1
address_a[1] => ram_block2a39.PORTAADDR1
address_a[1] => ram_block2a40.PORTAADDR1
address_a[1] => ram_block2a41.PORTAADDR1
address_a[1] => ram_block2a42.PORTAADDR1
address_a[1] => ram_block2a43.PORTAADDR1
address_a[1] => ram_block2a44.PORTAADDR1
address_a[1] => ram_block2a45.PORTAADDR1
address_a[1] => ram_block2a46.PORTAADDR1
address_a[1] => ram_block2a47.PORTAADDR1
address_a[1] => ram_block2a48.PORTAADDR1
address_a[1] => ram_block2a49.PORTAADDR1
address_a[1] => ram_block2a50.PORTAADDR1
address_a[1] => ram_block2a51.PORTAADDR1
address_a[1] => ram_block2a52.PORTAADDR1
address_a[1] => ram_block2a53.PORTAADDR1
address_a[1] => ram_block2a54.PORTAADDR1
address_a[1] => ram_block2a55.PORTAADDR1
address_a[1] => ram_block2a56.PORTAADDR1
address_a[1] => ram_block2a57.PORTAADDR1
address_a[1] => ram_block2a58.PORTAADDR1
address_a[1] => ram_block2a59.PORTAADDR1
address_a[1] => ram_block2a60.PORTAADDR1
address_a[1] => ram_block2a61.PORTAADDR1
address_a[1] => ram_block2a62.PORTAADDR1
address_a[1] => ram_block2a63.PORTAADDR1
address_a[1] => ram_block2a64.PORTAADDR1
address_a[1] => ram_block2a65.PORTAADDR1
address_a[1] => ram_block2a66.PORTAADDR1
address_a[1] => ram_block2a67.PORTAADDR1
address_a[1] => ram_block2a68.PORTAADDR1
address_a[1] => ram_block2a69.PORTAADDR1
address_a[1] => ram_block2a70.PORTAADDR1
address_a[1] => ram_block2a71.PORTAADDR1
address_a[1] => ram_block2a72.PORTAADDR1
address_a[1] => ram_block2a73.PORTAADDR1
address_a[1] => ram_block2a74.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[2] => ram_block2a24.PORTAADDR2
address_a[2] => ram_block2a25.PORTAADDR2
address_a[2] => ram_block2a26.PORTAADDR2
address_a[2] => ram_block2a27.PORTAADDR2
address_a[2] => ram_block2a28.PORTAADDR2
address_a[2] => ram_block2a29.PORTAADDR2
address_a[2] => ram_block2a30.PORTAADDR2
address_a[2] => ram_block2a31.PORTAADDR2
address_a[2] => ram_block2a32.PORTAADDR2
address_a[2] => ram_block2a33.PORTAADDR2
address_a[2] => ram_block2a34.PORTAADDR2
address_a[2] => ram_block2a35.PORTAADDR2
address_a[2] => ram_block2a36.PORTAADDR2
address_a[2] => ram_block2a37.PORTAADDR2
address_a[2] => ram_block2a38.PORTAADDR2
address_a[2] => ram_block2a39.PORTAADDR2
address_a[2] => ram_block2a40.PORTAADDR2
address_a[2] => ram_block2a41.PORTAADDR2
address_a[2] => ram_block2a42.PORTAADDR2
address_a[2] => ram_block2a43.PORTAADDR2
address_a[2] => ram_block2a44.PORTAADDR2
address_a[2] => ram_block2a45.PORTAADDR2
address_a[2] => ram_block2a46.PORTAADDR2
address_a[2] => ram_block2a47.PORTAADDR2
address_a[2] => ram_block2a48.PORTAADDR2
address_a[2] => ram_block2a49.PORTAADDR2
address_a[2] => ram_block2a50.PORTAADDR2
address_a[2] => ram_block2a51.PORTAADDR2
address_a[2] => ram_block2a52.PORTAADDR2
address_a[2] => ram_block2a53.PORTAADDR2
address_a[2] => ram_block2a54.PORTAADDR2
address_a[2] => ram_block2a55.PORTAADDR2
address_a[2] => ram_block2a56.PORTAADDR2
address_a[2] => ram_block2a57.PORTAADDR2
address_a[2] => ram_block2a58.PORTAADDR2
address_a[2] => ram_block2a59.PORTAADDR2
address_a[2] => ram_block2a60.PORTAADDR2
address_a[2] => ram_block2a61.PORTAADDR2
address_a[2] => ram_block2a62.PORTAADDR2
address_a[2] => ram_block2a63.PORTAADDR2
address_a[2] => ram_block2a64.PORTAADDR2
address_a[2] => ram_block2a65.PORTAADDR2
address_a[2] => ram_block2a66.PORTAADDR2
address_a[2] => ram_block2a67.PORTAADDR2
address_a[2] => ram_block2a68.PORTAADDR2
address_a[2] => ram_block2a69.PORTAADDR2
address_a[2] => ram_block2a70.PORTAADDR2
address_a[2] => ram_block2a71.PORTAADDR2
address_a[2] => ram_block2a72.PORTAADDR2
address_a[2] => ram_block2a73.PORTAADDR2
address_a[2] => ram_block2a74.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[3] => ram_block2a24.PORTAADDR3
address_a[3] => ram_block2a25.PORTAADDR3
address_a[3] => ram_block2a26.PORTAADDR3
address_a[3] => ram_block2a27.PORTAADDR3
address_a[3] => ram_block2a28.PORTAADDR3
address_a[3] => ram_block2a29.PORTAADDR3
address_a[3] => ram_block2a30.PORTAADDR3
address_a[3] => ram_block2a31.PORTAADDR3
address_a[3] => ram_block2a32.PORTAADDR3
address_a[3] => ram_block2a33.PORTAADDR3
address_a[3] => ram_block2a34.PORTAADDR3
address_a[3] => ram_block2a35.PORTAADDR3
address_a[3] => ram_block2a36.PORTAADDR3
address_a[3] => ram_block2a37.PORTAADDR3
address_a[3] => ram_block2a38.PORTAADDR3
address_a[3] => ram_block2a39.PORTAADDR3
address_a[3] => ram_block2a40.PORTAADDR3
address_a[3] => ram_block2a41.PORTAADDR3
address_a[3] => ram_block2a42.PORTAADDR3
address_a[3] => ram_block2a43.PORTAADDR3
address_a[3] => ram_block2a44.PORTAADDR3
address_a[3] => ram_block2a45.PORTAADDR3
address_a[3] => ram_block2a46.PORTAADDR3
address_a[3] => ram_block2a47.PORTAADDR3
address_a[3] => ram_block2a48.PORTAADDR3
address_a[3] => ram_block2a49.PORTAADDR3
address_a[3] => ram_block2a50.PORTAADDR3
address_a[3] => ram_block2a51.PORTAADDR3
address_a[3] => ram_block2a52.PORTAADDR3
address_a[3] => ram_block2a53.PORTAADDR3
address_a[3] => ram_block2a54.PORTAADDR3
address_a[3] => ram_block2a55.PORTAADDR3
address_a[3] => ram_block2a56.PORTAADDR3
address_a[3] => ram_block2a57.PORTAADDR3
address_a[3] => ram_block2a58.PORTAADDR3
address_a[3] => ram_block2a59.PORTAADDR3
address_a[3] => ram_block2a60.PORTAADDR3
address_a[3] => ram_block2a61.PORTAADDR3
address_a[3] => ram_block2a62.PORTAADDR3
address_a[3] => ram_block2a63.PORTAADDR3
address_a[3] => ram_block2a64.PORTAADDR3
address_a[3] => ram_block2a65.PORTAADDR3
address_a[3] => ram_block2a66.PORTAADDR3
address_a[3] => ram_block2a67.PORTAADDR3
address_a[3] => ram_block2a68.PORTAADDR3
address_a[3] => ram_block2a69.PORTAADDR3
address_a[3] => ram_block2a70.PORTAADDR3
address_a[3] => ram_block2a71.PORTAADDR3
address_a[3] => ram_block2a72.PORTAADDR3
address_a[3] => ram_block2a73.PORTAADDR3
address_a[3] => ram_block2a74.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[4] => ram_block2a24.PORTAADDR4
address_a[4] => ram_block2a25.PORTAADDR4
address_a[4] => ram_block2a26.PORTAADDR4
address_a[4] => ram_block2a27.PORTAADDR4
address_a[4] => ram_block2a28.PORTAADDR4
address_a[4] => ram_block2a29.PORTAADDR4
address_a[4] => ram_block2a30.PORTAADDR4
address_a[4] => ram_block2a31.PORTAADDR4
address_a[4] => ram_block2a32.PORTAADDR4
address_a[4] => ram_block2a33.PORTAADDR4
address_a[4] => ram_block2a34.PORTAADDR4
address_a[4] => ram_block2a35.PORTAADDR4
address_a[4] => ram_block2a36.PORTAADDR4
address_a[4] => ram_block2a37.PORTAADDR4
address_a[4] => ram_block2a38.PORTAADDR4
address_a[4] => ram_block2a39.PORTAADDR4
address_a[4] => ram_block2a40.PORTAADDR4
address_a[4] => ram_block2a41.PORTAADDR4
address_a[4] => ram_block2a42.PORTAADDR4
address_a[4] => ram_block2a43.PORTAADDR4
address_a[4] => ram_block2a44.PORTAADDR4
address_a[4] => ram_block2a45.PORTAADDR4
address_a[4] => ram_block2a46.PORTAADDR4
address_a[4] => ram_block2a47.PORTAADDR4
address_a[4] => ram_block2a48.PORTAADDR4
address_a[4] => ram_block2a49.PORTAADDR4
address_a[4] => ram_block2a50.PORTAADDR4
address_a[4] => ram_block2a51.PORTAADDR4
address_a[4] => ram_block2a52.PORTAADDR4
address_a[4] => ram_block2a53.PORTAADDR4
address_a[4] => ram_block2a54.PORTAADDR4
address_a[4] => ram_block2a55.PORTAADDR4
address_a[4] => ram_block2a56.PORTAADDR4
address_a[4] => ram_block2a57.PORTAADDR4
address_a[4] => ram_block2a58.PORTAADDR4
address_a[4] => ram_block2a59.PORTAADDR4
address_a[4] => ram_block2a60.PORTAADDR4
address_a[4] => ram_block2a61.PORTAADDR4
address_a[4] => ram_block2a62.PORTAADDR4
address_a[4] => ram_block2a63.PORTAADDR4
address_a[4] => ram_block2a64.PORTAADDR4
address_a[4] => ram_block2a65.PORTAADDR4
address_a[4] => ram_block2a66.PORTAADDR4
address_a[4] => ram_block2a67.PORTAADDR4
address_a[4] => ram_block2a68.PORTAADDR4
address_a[4] => ram_block2a69.PORTAADDR4
address_a[4] => ram_block2a70.PORTAADDR4
address_a[4] => ram_block2a71.PORTAADDR4
address_a[4] => ram_block2a72.PORTAADDR4
address_a[4] => ram_block2a73.PORTAADDR4
address_a[4] => ram_block2a74.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[5] => ram_block2a24.PORTAADDR5
address_a[5] => ram_block2a25.PORTAADDR5
address_a[5] => ram_block2a26.PORTAADDR5
address_a[5] => ram_block2a27.PORTAADDR5
address_a[5] => ram_block2a28.PORTAADDR5
address_a[5] => ram_block2a29.PORTAADDR5
address_a[5] => ram_block2a30.PORTAADDR5
address_a[5] => ram_block2a31.PORTAADDR5
address_a[5] => ram_block2a32.PORTAADDR5
address_a[5] => ram_block2a33.PORTAADDR5
address_a[5] => ram_block2a34.PORTAADDR5
address_a[5] => ram_block2a35.PORTAADDR5
address_a[5] => ram_block2a36.PORTAADDR5
address_a[5] => ram_block2a37.PORTAADDR5
address_a[5] => ram_block2a38.PORTAADDR5
address_a[5] => ram_block2a39.PORTAADDR5
address_a[5] => ram_block2a40.PORTAADDR5
address_a[5] => ram_block2a41.PORTAADDR5
address_a[5] => ram_block2a42.PORTAADDR5
address_a[5] => ram_block2a43.PORTAADDR5
address_a[5] => ram_block2a44.PORTAADDR5
address_a[5] => ram_block2a45.PORTAADDR5
address_a[5] => ram_block2a46.PORTAADDR5
address_a[5] => ram_block2a47.PORTAADDR5
address_a[5] => ram_block2a48.PORTAADDR5
address_a[5] => ram_block2a49.PORTAADDR5
address_a[5] => ram_block2a50.PORTAADDR5
address_a[5] => ram_block2a51.PORTAADDR5
address_a[5] => ram_block2a52.PORTAADDR5
address_a[5] => ram_block2a53.PORTAADDR5
address_a[5] => ram_block2a54.PORTAADDR5
address_a[5] => ram_block2a55.PORTAADDR5
address_a[5] => ram_block2a56.PORTAADDR5
address_a[5] => ram_block2a57.PORTAADDR5
address_a[5] => ram_block2a58.PORTAADDR5
address_a[5] => ram_block2a59.PORTAADDR5
address_a[5] => ram_block2a60.PORTAADDR5
address_a[5] => ram_block2a61.PORTAADDR5
address_a[5] => ram_block2a62.PORTAADDR5
address_a[5] => ram_block2a63.PORTAADDR5
address_a[5] => ram_block2a64.PORTAADDR5
address_a[5] => ram_block2a65.PORTAADDR5
address_a[5] => ram_block2a66.PORTAADDR5
address_a[5] => ram_block2a67.PORTAADDR5
address_a[5] => ram_block2a68.PORTAADDR5
address_a[5] => ram_block2a69.PORTAADDR5
address_a[5] => ram_block2a70.PORTAADDR5
address_a[5] => ram_block2a71.PORTAADDR5
address_a[5] => ram_block2a72.PORTAADDR5
address_a[5] => ram_block2a73.PORTAADDR5
address_a[5] => ram_block2a74.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[6] => ram_block2a16.PORTAADDR6
address_a[6] => ram_block2a17.PORTAADDR6
address_a[6] => ram_block2a18.PORTAADDR6
address_a[6] => ram_block2a19.PORTAADDR6
address_a[6] => ram_block2a20.PORTAADDR6
address_a[6] => ram_block2a21.PORTAADDR6
address_a[6] => ram_block2a22.PORTAADDR6
address_a[6] => ram_block2a23.PORTAADDR6
address_a[6] => ram_block2a24.PORTAADDR6
address_a[6] => ram_block2a25.PORTAADDR6
address_a[6] => ram_block2a26.PORTAADDR6
address_a[6] => ram_block2a27.PORTAADDR6
address_a[6] => ram_block2a28.PORTAADDR6
address_a[6] => ram_block2a29.PORTAADDR6
address_a[6] => ram_block2a30.PORTAADDR6
address_a[6] => ram_block2a31.PORTAADDR6
address_a[6] => ram_block2a32.PORTAADDR6
address_a[6] => ram_block2a33.PORTAADDR6
address_a[6] => ram_block2a34.PORTAADDR6
address_a[6] => ram_block2a35.PORTAADDR6
address_a[6] => ram_block2a36.PORTAADDR6
address_a[6] => ram_block2a37.PORTAADDR6
address_a[6] => ram_block2a38.PORTAADDR6
address_a[6] => ram_block2a39.PORTAADDR6
address_a[6] => ram_block2a40.PORTAADDR6
address_a[6] => ram_block2a41.PORTAADDR6
address_a[6] => ram_block2a42.PORTAADDR6
address_a[6] => ram_block2a43.PORTAADDR6
address_a[6] => ram_block2a44.PORTAADDR6
address_a[6] => ram_block2a45.PORTAADDR6
address_a[6] => ram_block2a46.PORTAADDR6
address_a[6] => ram_block2a47.PORTAADDR6
address_a[6] => ram_block2a48.PORTAADDR6
address_a[6] => ram_block2a49.PORTAADDR6
address_a[6] => ram_block2a50.PORTAADDR6
address_a[6] => ram_block2a51.PORTAADDR6
address_a[6] => ram_block2a52.PORTAADDR6
address_a[6] => ram_block2a53.PORTAADDR6
address_a[6] => ram_block2a54.PORTAADDR6
address_a[6] => ram_block2a55.PORTAADDR6
address_a[6] => ram_block2a56.PORTAADDR6
address_a[6] => ram_block2a57.PORTAADDR6
address_a[6] => ram_block2a58.PORTAADDR6
address_a[6] => ram_block2a59.PORTAADDR6
address_a[6] => ram_block2a60.PORTAADDR6
address_a[6] => ram_block2a61.PORTAADDR6
address_a[6] => ram_block2a62.PORTAADDR6
address_a[6] => ram_block2a63.PORTAADDR6
address_a[6] => ram_block2a64.PORTAADDR6
address_a[6] => ram_block2a65.PORTAADDR6
address_a[6] => ram_block2a66.PORTAADDR6
address_a[6] => ram_block2a67.PORTAADDR6
address_a[6] => ram_block2a68.PORTAADDR6
address_a[6] => ram_block2a69.PORTAADDR6
address_a[6] => ram_block2a70.PORTAADDR6
address_a[6] => ram_block2a71.PORTAADDR6
address_a[6] => ram_block2a72.PORTAADDR6
address_a[6] => ram_block2a73.PORTAADDR6
address_a[6] => ram_block2a74.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[7] => ram_block2a16.PORTAADDR7
address_a[7] => ram_block2a17.PORTAADDR7
address_a[7] => ram_block2a18.PORTAADDR7
address_a[7] => ram_block2a19.PORTAADDR7
address_a[7] => ram_block2a20.PORTAADDR7
address_a[7] => ram_block2a21.PORTAADDR7
address_a[7] => ram_block2a22.PORTAADDR7
address_a[7] => ram_block2a23.PORTAADDR7
address_a[7] => ram_block2a24.PORTAADDR7
address_a[7] => ram_block2a25.PORTAADDR7
address_a[7] => ram_block2a26.PORTAADDR7
address_a[7] => ram_block2a27.PORTAADDR7
address_a[7] => ram_block2a28.PORTAADDR7
address_a[7] => ram_block2a29.PORTAADDR7
address_a[7] => ram_block2a30.PORTAADDR7
address_a[7] => ram_block2a31.PORTAADDR7
address_a[7] => ram_block2a32.PORTAADDR7
address_a[7] => ram_block2a33.PORTAADDR7
address_a[7] => ram_block2a34.PORTAADDR7
address_a[7] => ram_block2a35.PORTAADDR7
address_a[7] => ram_block2a36.PORTAADDR7
address_a[7] => ram_block2a37.PORTAADDR7
address_a[7] => ram_block2a38.PORTAADDR7
address_a[7] => ram_block2a39.PORTAADDR7
address_a[7] => ram_block2a40.PORTAADDR7
address_a[7] => ram_block2a41.PORTAADDR7
address_a[7] => ram_block2a42.PORTAADDR7
address_a[7] => ram_block2a43.PORTAADDR7
address_a[7] => ram_block2a44.PORTAADDR7
address_a[7] => ram_block2a45.PORTAADDR7
address_a[7] => ram_block2a46.PORTAADDR7
address_a[7] => ram_block2a47.PORTAADDR7
address_a[7] => ram_block2a48.PORTAADDR7
address_a[7] => ram_block2a49.PORTAADDR7
address_a[7] => ram_block2a50.PORTAADDR7
address_a[7] => ram_block2a51.PORTAADDR7
address_a[7] => ram_block2a52.PORTAADDR7
address_a[7] => ram_block2a53.PORTAADDR7
address_a[7] => ram_block2a54.PORTAADDR7
address_a[7] => ram_block2a55.PORTAADDR7
address_a[7] => ram_block2a56.PORTAADDR7
address_a[7] => ram_block2a57.PORTAADDR7
address_a[7] => ram_block2a58.PORTAADDR7
address_a[7] => ram_block2a59.PORTAADDR7
address_a[7] => ram_block2a60.PORTAADDR7
address_a[7] => ram_block2a61.PORTAADDR7
address_a[7] => ram_block2a62.PORTAADDR7
address_a[7] => ram_block2a63.PORTAADDR7
address_a[7] => ram_block2a64.PORTAADDR7
address_a[7] => ram_block2a65.PORTAADDR7
address_a[7] => ram_block2a66.PORTAADDR7
address_a[7] => ram_block2a67.PORTAADDR7
address_a[7] => ram_block2a68.PORTAADDR7
address_a[7] => ram_block2a69.PORTAADDR7
address_a[7] => ram_block2a70.PORTAADDR7
address_a[7] => ram_block2a71.PORTAADDR7
address_a[7] => ram_block2a72.PORTAADDR7
address_a[7] => ram_block2a73.PORTAADDR7
address_a[7] => ram_block2a74.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_a[8] => ram_block2a16.PORTAADDR8
address_a[8] => ram_block2a17.PORTAADDR8
address_a[8] => ram_block2a18.PORTAADDR8
address_a[8] => ram_block2a19.PORTAADDR8
address_a[8] => ram_block2a20.PORTAADDR8
address_a[8] => ram_block2a21.PORTAADDR8
address_a[8] => ram_block2a22.PORTAADDR8
address_a[8] => ram_block2a23.PORTAADDR8
address_a[8] => ram_block2a24.PORTAADDR8
address_a[8] => ram_block2a25.PORTAADDR8
address_a[8] => ram_block2a26.PORTAADDR8
address_a[8] => ram_block2a27.PORTAADDR8
address_a[8] => ram_block2a28.PORTAADDR8
address_a[8] => ram_block2a29.PORTAADDR8
address_a[8] => ram_block2a30.PORTAADDR8
address_a[8] => ram_block2a31.PORTAADDR8
address_a[8] => ram_block2a32.PORTAADDR8
address_a[8] => ram_block2a33.PORTAADDR8
address_a[8] => ram_block2a34.PORTAADDR8
address_a[8] => ram_block2a35.PORTAADDR8
address_a[8] => ram_block2a36.PORTAADDR8
address_a[8] => ram_block2a37.PORTAADDR8
address_a[8] => ram_block2a38.PORTAADDR8
address_a[8] => ram_block2a39.PORTAADDR8
address_a[8] => ram_block2a40.PORTAADDR8
address_a[8] => ram_block2a41.PORTAADDR8
address_a[8] => ram_block2a42.PORTAADDR8
address_a[8] => ram_block2a43.PORTAADDR8
address_a[8] => ram_block2a44.PORTAADDR8
address_a[8] => ram_block2a45.PORTAADDR8
address_a[8] => ram_block2a46.PORTAADDR8
address_a[8] => ram_block2a47.PORTAADDR8
address_a[8] => ram_block2a48.PORTAADDR8
address_a[8] => ram_block2a49.PORTAADDR8
address_a[8] => ram_block2a50.PORTAADDR8
address_a[8] => ram_block2a51.PORTAADDR8
address_a[8] => ram_block2a52.PORTAADDR8
address_a[8] => ram_block2a53.PORTAADDR8
address_a[8] => ram_block2a54.PORTAADDR8
address_a[8] => ram_block2a55.PORTAADDR8
address_a[8] => ram_block2a56.PORTAADDR8
address_a[8] => ram_block2a57.PORTAADDR8
address_a[8] => ram_block2a58.PORTAADDR8
address_a[8] => ram_block2a59.PORTAADDR8
address_a[8] => ram_block2a60.PORTAADDR8
address_a[8] => ram_block2a61.PORTAADDR8
address_a[8] => ram_block2a62.PORTAADDR8
address_a[8] => ram_block2a63.PORTAADDR8
address_a[8] => ram_block2a64.PORTAADDR8
address_a[8] => ram_block2a65.PORTAADDR8
address_a[8] => ram_block2a66.PORTAADDR8
address_a[8] => ram_block2a67.PORTAADDR8
address_a[8] => ram_block2a68.PORTAADDR8
address_a[8] => ram_block2a69.PORTAADDR8
address_a[8] => ram_block2a70.PORTAADDR8
address_a[8] => ram_block2a71.PORTAADDR8
address_a[8] => ram_block2a72.PORTAADDR8
address_a[8] => ram_block2a73.PORTAADDR8
address_a[8] => ram_block2a74.PORTAADDR8
address_a[9] => address_reg_a[0].DATAIN
address_a[9] => decode_1qa:decode3.data[0]
address_a[9] => decode_1qa:decode_a.data[0]
address_a[10] => address_reg_a[1].DATAIN
address_a[10] => decode_1qa:decode3.data[1]
address_a[10] => decode_1qa:decode_a.data[1]
address_a[11] => address_reg_a[2].DATAIN
address_a[11] => decode_1qa:decode3.data[2]
address_a[11] => decode_1qa:decode_a.data[2]
address_a[12] => address_reg_a[3].DATAIN
address_a[12] => decode_1qa:decode3.data[3]
address_a[12] => decode_1qa:decode_a.data[3]
address_a[13] => address_reg_a[4].DATAIN
address_a[13] => decode_1qa:decode3.data[4]
address_a[13] => decode_1qa:decode_a.data[4]
address_a[14] => address_reg_a[5].DATAIN
address_a[14] => decode_1qa:decode3.data[5]
address_a[14] => decode_1qa:decode_a.data[5]
address_a[15] => address_reg_a[6].DATAIN
address_a[15] => decode_1qa:decode3.data[6]
address_a[15] => decode_1qa:decode_a.data[6]
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[0] => ram_block2a24.PORTBADDR
address_b[0] => ram_block2a25.PORTBADDR
address_b[0] => ram_block2a26.PORTBADDR
address_b[0] => ram_block2a27.PORTBADDR
address_b[0] => ram_block2a28.PORTBADDR
address_b[0] => ram_block2a29.PORTBADDR
address_b[0] => ram_block2a30.PORTBADDR
address_b[0] => ram_block2a31.PORTBADDR
address_b[0] => ram_block2a32.PORTBADDR
address_b[0] => ram_block2a33.PORTBADDR
address_b[0] => ram_block2a34.PORTBADDR
address_b[0] => ram_block2a35.PORTBADDR
address_b[0] => ram_block2a36.PORTBADDR
address_b[0] => ram_block2a37.PORTBADDR
address_b[0] => ram_block2a38.PORTBADDR
address_b[0] => ram_block2a39.PORTBADDR
address_b[0] => ram_block2a40.PORTBADDR
address_b[0] => ram_block2a41.PORTBADDR
address_b[0] => ram_block2a42.PORTBADDR
address_b[0] => ram_block2a43.PORTBADDR
address_b[0] => ram_block2a44.PORTBADDR
address_b[0] => ram_block2a45.PORTBADDR
address_b[0] => ram_block2a46.PORTBADDR
address_b[0] => ram_block2a47.PORTBADDR
address_b[0] => ram_block2a48.PORTBADDR
address_b[0] => ram_block2a49.PORTBADDR
address_b[0] => ram_block2a50.PORTBADDR
address_b[0] => ram_block2a51.PORTBADDR
address_b[0] => ram_block2a52.PORTBADDR
address_b[0] => ram_block2a53.PORTBADDR
address_b[0] => ram_block2a54.PORTBADDR
address_b[0] => ram_block2a55.PORTBADDR
address_b[0] => ram_block2a56.PORTBADDR
address_b[0] => ram_block2a57.PORTBADDR
address_b[0] => ram_block2a58.PORTBADDR
address_b[0] => ram_block2a59.PORTBADDR
address_b[0] => ram_block2a60.PORTBADDR
address_b[0] => ram_block2a61.PORTBADDR
address_b[0] => ram_block2a62.PORTBADDR
address_b[0] => ram_block2a63.PORTBADDR
address_b[0] => ram_block2a64.PORTBADDR
address_b[0] => ram_block2a65.PORTBADDR
address_b[0] => ram_block2a66.PORTBADDR
address_b[0] => ram_block2a67.PORTBADDR
address_b[0] => ram_block2a68.PORTBADDR
address_b[0] => ram_block2a69.PORTBADDR
address_b[0] => ram_block2a70.PORTBADDR
address_b[0] => ram_block2a71.PORTBADDR
address_b[0] => ram_block2a72.PORTBADDR
address_b[0] => ram_block2a73.PORTBADDR
address_b[0] => ram_block2a74.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[1] => ram_block2a24.PORTBADDR1
address_b[1] => ram_block2a25.PORTBADDR1
address_b[1] => ram_block2a26.PORTBADDR1
address_b[1] => ram_block2a27.PORTBADDR1
address_b[1] => ram_block2a28.PORTBADDR1
address_b[1] => ram_block2a29.PORTBADDR1
address_b[1] => ram_block2a30.PORTBADDR1
address_b[1] => ram_block2a31.PORTBADDR1
address_b[1] => ram_block2a32.PORTBADDR1
address_b[1] => ram_block2a33.PORTBADDR1
address_b[1] => ram_block2a34.PORTBADDR1
address_b[1] => ram_block2a35.PORTBADDR1
address_b[1] => ram_block2a36.PORTBADDR1
address_b[1] => ram_block2a37.PORTBADDR1
address_b[1] => ram_block2a38.PORTBADDR1
address_b[1] => ram_block2a39.PORTBADDR1
address_b[1] => ram_block2a40.PORTBADDR1
address_b[1] => ram_block2a41.PORTBADDR1
address_b[1] => ram_block2a42.PORTBADDR1
address_b[1] => ram_block2a43.PORTBADDR1
address_b[1] => ram_block2a44.PORTBADDR1
address_b[1] => ram_block2a45.PORTBADDR1
address_b[1] => ram_block2a46.PORTBADDR1
address_b[1] => ram_block2a47.PORTBADDR1
address_b[1] => ram_block2a48.PORTBADDR1
address_b[1] => ram_block2a49.PORTBADDR1
address_b[1] => ram_block2a50.PORTBADDR1
address_b[1] => ram_block2a51.PORTBADDR1
address_b[1] => ram_block2a52.PORTBADDR1
address_b[1] => ram_block2a53.PORTBADDR1
address_b[1] => ram_block2a54.PORTBADDR1
address_b[1] => ram_block2a55.PORTBADDR1
address_b[1] => ram_block2a56.PORTBADDR1
address_b[1] => ram_block2a57.PORTBADDR1
address_b[1] => ram_block2a58.PORTBADDR1
address_b[1] => ram_block2a59.PORTBADDR1
address_b[1] => ram_block2a60.PORTBADDR1
address_b[1] => ram_block2a61.PORTBADDR1
address_b[1] => ram_block2a62.PORTBADDR1
address_b[1] => ram_block2a63.PORTBADDR1
address_b[1] => ram_block2a64.PORTBADDR1
address_b[1] => ram_block2a65.PORTBADDR1
address_b[1] => ram_block2a66.PORTBADDR1
address_b[1] => ram_block2a67.PORTBADDR1
address_b[1] => ram_block2a68.PORTBADDR1
address_b[1] => ram_block2a69.PORTBADDR1
address_b[1] => ram_block2a70.PORTBADDR1
address_b[1] => ram_block2a71.PORTBADDR1
address_b[1] => ram_block2a72.PORTBADDR1
address_b[1] => ram_block2a73.PORTBADDR1
address_b[1] => ram_block2a74.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[2] => ram_block2a24.PORTBADDR2
address_b[2] => ram_block2a25.PORTBADDR2
address_b[2] => ram_block2a26.PORTBADDR2
address_b[2] => ram_block2a27.PORTBADDR2
address_b[2] => ram_block2a28.PORTBADDR2
address_b[2] => ram_block2a29.PORTBADDR2
address_b[2] => ram_block2a30.PORTBADDR2
address_b[2] => ram_block2a31.PORTBADDR2
address_b[2] => ram_block2a32.PORTBADDR2
address_b[2] => ram_block2a33.PORTBADDR2
address_b[2] => ram_block2a34.PORTBADDR2
address_b[2] => ram_block2a35.PORTBADDR2
address_b[2] => ram_block2a36.PORTBADDR2
address_b[2] => ram_block2a37.PORTBADDR2
address_b[2] => ram_block2a38.PORTBADDR2
address_b[2] => ram_block2a39.PORTBADDR2
address_b[2] => ram_block2a40.PORTBADDR2
address_b[2] => ram_block2a41.PORTBADDR2
address_b[2] => ram_block2a42.PORTBADDR2
address_b[2] => ram_block2a43.PORTBADDR2
address_b[2] => ram_block2a44.PORTBADDR2
address_b[2] => ram_block2a45.PORTBADDR2
address_b[2] => ram_block2a46.PORTBADDR2
address_b[2] => ram_block2a47.PORTBADDR2
address_b[2] => ram_block2a48.PORTBADDR2
address_b[2] => ram_block2a49.PORTBADDR2
address_b[2] => ram_block2a50.PORTBADDR2
address_b[2] => ram_block2a51.PORTBADDR2
address_b[2] => ram_block2a52.PORTBADDR2
address_b[2] => ram_block2a53.PORTBADDR2
address_b[2] => ram_block2a54.PORTBADDR2
address_b[2] => ram_block2a55.PORTBADDR2
address_b[2] => ram_block2a56.PORTBADDR2
address_b[2] => ram_block2a57.PORTBADDR2
address_b[2] => ram_block2a58.PORTBADDR2
address_b[2] => ram_block2a59.PORTBADDR2
address_b[2] => ram_block2a60.PORTBADDR2
address_b[2] => ram_block2a61.PORTBADDR2
address_b[2] => ram_block2a62.PORTBADDR2
address_b[2] => ram_block2a63.PORTBADDR2
address_b[2] => ram_block2a64.PORTBADDR2
address_b[2] => ram_block2a65.PORTBADDR2
address_b[2] => ram_block2a66.PORTBADDR2
address_b[2] => ram_block2a67.PORTBADDR2
address_b[2] => ram_block2a68.PORTBADDR2
address_b[2] => ram_block2a69.PORTBADDR2
address_b[2] => ram_block2a70.PORTBADDR2
address_b[2] => ram_block2a71.PORTBADDR2
address_b[2] => ram_block2a72.PORTBADDR2
address_b[2] => ram_block2a73.PORTBADDR2
address_b[2] => ram_block2a74.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[3] => ram_block2a23.PORTBADDR3
address_b[3] => ram_block2a24.PORTBADDR3
address_b[3] => ram_block2a25.PORTBADDR3
address_b[3] => ram_block2a26.PORTBADDR3
address_b[3] => ram_block2a27.PORTBADDR3
address_b[3] => ram_block2a28.PORTBADDR3
address_b[3] => ram_block2a29.PORTBADDR3
address_b[3] => ram_block2a30.PORTBADDR3
address_b[3] => ram_block2a31.PORTBADDR3
address_b[3] => ram_block2a32.PORTBADDR3
address_b[3] => ram_block2a33.PORTBADDR3
address_b[3] => ram_block2a34.PORTBADDR3
address_b[3] => ram_block2a35.PORTBADDR3
address_b[3] => ram_block2a36.PORTBADDR3
address_b[3] => ram_block2a37.PORTBADDR3
address_b[3] => ram_block2a38.PORTBADDR3
address_b[3] => ram_block2a39.PORTBADDR3
address_b[3] => ram_block2a40.PORTBADDR3
address_b[3] => ram_block2a41.PORTBADDR3
address_b[3] => ram_block2a42.PORTBADDR3
address_b[3] => ram_block2a43.PORTBADDR3
address_b[3] => ram_block2a44.PORTBADDR3
address_b[3] => ram_block2a45.PORTBADDR3
address_b[3] => ram_block2a46.PORTBADDR3
address_b[3] => ram_block2a47.PORTBADDR3
address_b[3] => ram_block2a48.PORTBADDR3
address_b[3] => ram_block2a49.PORTBADDR3
address_b[3] => ram_block2a50.PORTBADDR3
address_b[3] => ram_block2a51.PORTBADDR3
address_b[3] => ram_block2a52.PORTBADDR3
address_b[3] => ram_block2a53.PORTBADDR3
address_b[3] => ram_block2a54.PORTBADDR3
address_b[3] => ram_block2a55.PORTBADDR3
address_b[3] => ram_block2a56.PORTBADDR3
address_b[3] => ram_block2a57.PORTBADDR3
address_b[3] => ram_block2a58.PORTBADDR3
address_b[3] => ram_block2a59.PORTBADDR3
address_b[3] => ram_block2a60.PORTBADDR3
address_b[3] => ram_block2a61.PORTBADDR3
address_b[3] => ram_block2a62.PORTBADDR3
address_b[3] => ram_block2a63.PORTBADDR3
address_b[3] => ram_block2a64.PORTBADDR3
address_b[3] => ram_block2a65.PORTBADDR3
address_b[3] => ram_block2a66.PORTBADDR3
address_b[3] => ram_block2a67.PORTBADDR3
address_b[3] => ram_block2a68.PORTBADDR3
address_b[3] => ram_block2a69.PORTBADDR3
address_b[3] => ram_block2a70.PORTBADDR3
address_b[3] => ram_block2a71.PORTBADDR3
address_b[3] => ram_block2a72.PORTBADDR3
address_b[3] => ram_block2a73.PORTBADDR3
address_b[3] => ram_block2a74.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[4] => ram_block2a23.PORTBADDR4
address_b[4] => ram_block2a24.PORTBADDR4
address_b[4] => ram_block2a25.PORTBADDR4
address_b[4] => ram_block2a26.PORTBADDR4
address_b[4] => ram_block2a27.PORTBADDR4
address_b[4] => ram_block2a28.PORTBADDR4
address_b[4] => ram_block2a29.PORTBADDR4
address_b[4] => ram_block2a30.PORTBADDR4
address_b[4] => ram_block2a31.PORTBADDR4
address_b[4] => ram_block2a32.PORTBADDR4
address_b[4] => ram_block2a33.PORTBADDR4
address_b[4] => ram_block2a34.PORTBADDR4
address_b[4] => ram_block2a35.PORTBADDR4
address_b[4] => ram_block2a36.PORTBADDR4
address_b[4] => ram_block2a37.PORTBADDR4
address_b[4] => ram_block2a38.PORTBADDR4
address_b[4] => ram_block2a39.PORTBADDR4
address_b[4] => ram_block2a40.PORTBADDR4
address_b[4] => ram_block2a41.PORTBADDR4
address_b[4] => ram_block2a42.PORTBADDR4
address_b[4] => ram_block2a43.PORTBADDR4
address_b[4] => ram_block2a44.PORTBADDR4
address_b[4] => ram_block2a45.PORTBADDR4
address_b[4] => ram_block2a46.PORTBADDR4
address_b[4] => ram_block2a47.PORTBADDR4
address_b[4] => ram_block2a48.PORTBADDR4
address_b[4] => ram_block2a49.PORTBADDR4
address_b[4] => ram_block2a50.PORTBADDR4
address_b[4] => ram_block2a51.PORTBADDR4
address_b[4] => ram_block2a52.PORTBADDR4
address_b[4] => ram_block2a53.PORTBADDR4
address_b[4] => ram_block2a54.PORTBADDR4
address_b[4] => ram_block2a55.PORTBADDR4
address_b[4] => ram_block2a56.PORTBADDR4
address_b[4] => ram_block2a57.PORTBADDR4
address_b[4] => ram_block2a58.PORTBADDR4
address_b[4] => ram_block2a59.PORTBADDR4
address_b[4] => ram_block2a60.PORTBADDR4
address_b[4] => ram_block2a61.PORTBADDR4
address_b[4] => ram_block2a62.PORTBADDR4
address_b[4] => ram_block2a63.PORTBADDR4
address_b[4] => ram_block2a64.PORTBADDR4
address_b[4] => ram_block2a65.PORTBADDR4
address_b[4] => ram_block2a66.PORTBADDR4
address_b[4] => ram_block2a67.PORTBADDR4
address_b[4] => ram_block2a68.PORTBADDR4
address_b[4] => ram_block2a69.PORTBADDR4
address_b[4] => ram_block2a70.PORTBADDR4
address_b[4] => ram_block2a71.PORTBADDR4
address_b[4] => ram_block2a72.PORTBADDR4
address_b[4] => ram_block2a73.PORTBADDR4
address_b[4] => ram_block2a74.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[5] => ram_block2a23.PORTBADDR5
address_b[5] => ram_block2a24.PORTBADDR5
address_b[5] => ram_block2a25.PORTBADDR5
address_b[5] => ram_block2a26.PORTBADDR5
address_b[5] => ram_block2a27.PORTBADDR5
address_b[5] => ram_block2a28.PORTBADDR5
address_b[5] => ram_block2a29.PORTBADDR5
address_b[5] => ram_block2a30.PORTBADDR5
address_b[5] => ram_block2a31.PORTBADDR5
address_b[5] => ram_block2a32.PORTBADDR5
address_b[5] => ram_block2a33.PORTBADDR5
address_b[5] => ram_block2a34.PORTBADDR5
address_b[5] => ram_block2a35.PORTBADDR5
address_b[5] => ram_block2a36.PORTBADDR5
address_b[5] => ram_block2a37.PORTBADDR5
address_b[5] => ram_block2a38.PORTBADDR5
address_b[5] => ram_block2a39.PORTBADDR5
address_b[5] => ram_block2a40.PORTBADDR5
address_b[5] => ram_block2a41.PORTBADDR5
address_b[5] => ram_block2a42.PORTBADDR5
address_b[5] => ram_block2a43.PORTBADDR5
address_b[5] => ram_block2a44.PORTBADDR5
address_b[5] => ram_block2a45.PORTBADDR5
address_b[5] => ram_block2a46.PORTBADDR5
address_b[5] => ram_block2a47.PORTBADDR5
address_b[5] => ram_block2a48.PORTBADDR5
address_b[5] => ram_block2a49.PORTBADDR5
address_b[5] => ram_block2a50.PORTBADDR5
address_b[5] => ram_block2a51.PORTBADDR5
address_b[5] => ram_block2a52.PORTBADDR5
address_b[5] => ram_block2a53.PORTBADDR5
address_b[5] => ram_block2a54.PORTBADDR5
address_b[5] => ram_block2a55.PORTBADDR5
address_b[5] => ram_block2a56.PORTBADDR5
address_b[5] => ram_block2a57.PORTBADDR5
address_b[5] => ram_block2a58.PORTBADDR5
address_b[5] => ram_block2a59.PORTBADDR5
address_b[5] => ram_block2a60.PORTBADDR5
address_b[5] => ram_block2a61.PORTBADDR5
address_b[5] => ram_block2a62.PORTBADDR5
address_b[5] => ram_block2a63.PORTBADDR5
address_b[5] => ram_block2a64.PORTBADDR5
address_b[5] => ram_block2a65.PORTBADDR5
address_b[5] => ram_block2a66.PORTBADDR5
address_b[5] => ram_block2a67.PORTBADDR5
address_b[5] => ram_block2a68.PORTBADDR5
address_b[5] => ram_block2a69.PORTBADDR5
address_b[5] => ram_block2a70.PORTBADDR5
address_b[5] => ram_block2a71.PORTBADDR5
address_b[5] => ram_block2a72.PORTBADDR5
address_b[5] => ram_block2a73.PORTBADDR5
address_b[5] => ram_block2a74.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[6] => ram_block2a16.PORTBADDR6
address_b[6] => ram_block2a17.PORTBADDR6
address_b[6] => ram_block2a18.PORTBADDR6
address_b[6] => ram_block2a19.PORTBADDR6
address_b[6] => ram_block2a20.PORTBADDR6
address_b[6] => ram_block2a21.PORTBADDR6
address_b[6] => ram_block2a22.PORTBADDR6
address_b[6] => ram_block2a23.PORTBADDR6
address_b[6] => ram_block2a24.PORTBADDR6
address_b[6] => ram_block2a25.PORTBADDR6
address_b[6] => ram_block2a26.PORTBADDR6
address_b[6] => ram_block2a27.PORTBADDR6
address_b[6] => ram_block2a28.PORTBADDR6
address_b[6] => ram_block2a29.PORTBADDR6
address_b[6] => ram_block2a30.PORTBADDR6
address_b[6] => ram_block2a31.PORTBADDR6
address_b[6] => ram_block2a32.PORTBADDR6
address_b[6] => ram_block2a33.PORTBADDR6
address_b[6] => ram_block2a34.PORTBADDR6
address_b[6] => ram_block2a35.PORTBADDR6
address_b[6] => ram_block2a36.PORTBADDR6
address_b[6] => ram_block2a37.PORTBADDR6
address_b[6] => ram_block2a38.PORTBADDR6
address_b[6] => ram_block2a39.PORTBADDR6
address_b[6] => ram_block2a40.PORTBADDR6
address_b[6] => ram_block2a41.PORTBADDR6
address_b[6] => ram_block2a42.PORTBADDR6
address_b[6] => ram_block2a43.PORTBADDR6
address_b[6] => ram_block2a44.PORTBADDR6
address_b[6] => ram_block2a45.PORTBADDR6
address_b[6] => ram_block2a46.PORTBADDR6
address_b[6] => ram_block2a47.PORTBADDR6
address_b[6] => ram_block2a48.PORTBADDR6
address_b[6] => ram_block2a49.PORTBADDR6
address_b[6] => ram_block2a50.PORTBADDR6
address_b[6] => ram_block2a51.PORTBADDR6
address_b[6] => ram_block2a52.PORTBADDR6
address_b[6] => ram_block2a53.PORTBADDR6
address_b[6] => ram_block2a54.PORTBADDR6
address_b[6] => ram_block2a55.PORTBADDR6
address_b[6] => ram_block2a56.PORTBADDR6
address_b[6] => ram_block2a57.PORTBADDR6
address_b[6] => ram_block2a58.PORTBADDR6
address_b[6] => ram_block2a59.PORTBADDR6
address_b[6] => ram_block2a60.PORTBADDR6
address_b[6] => ram_block2a61.PORTBADDR6
address_b[6] => ram_block2a62.PORTBADDR6
address_b[6] => ram_block2a63.PORTBADDR6
address_b[6] => ram_block2a64.PORTBADDR6
address_b[6] => ram_block2a65.PORTBADDR6
address_b[6] => ram_block2a66.PORTBADDR6
address_b[6] => ram_block2a67.PORTBADDR6
address_b[6] => ram_block2a68.PORTBADDR6
address_b[6] => ram_block2a69.PORTBADDR6
address_b[6] => ram_block2a70.PORTBADDR6
address_b[6] => ram_block2a71.PORTBADDR6
address_b[6] => ram_block2a72.PORTBADDR6
address_b[6] => ram_block2a73.PORTBADDR6
address_b[6] => ram_block2a74.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
address_b[7] => ram_block2a16.PORTBADDR7
address_b[7] => ram_block2a17.PORTBADDR7
address_b[7] => ram_block2a18.PORTBADDR7
address_b[7] => ram_block2a19.PORTBADDR7
address_b[7] => ram_block2a20.PORTBADDR7
address_b[7] => ram_block2a21.PORTBADDR7
address_b[7] => ram_block2a22.PORTBADDR7
address_b[7] => ram_block2a23.PORTBADDR7
address_b[7] => ram_block2a24.PORTBADDR7
address_b[7] => ram_block2a25.PORTBADDR7
address_b[7] => ram_block2a26.PORTBADDR7
address_b[7] => ram_block2a27.PORTBADDR7
address_b[7] => ram_block2a28.PORTBADDR7
address_b[7] => ram_block2a29.PORTBADDR7
address_b[7] => ram_block2a30.PORTBADDR7
address_b[7] => ram_block2a31.PORTBADDR7
address_b[7] => ram_block2a32.PORTBADDR7
address_b[7] => ram_block2a33.PORTBADDR7
address_b[7] => ram_block2a34.PORTBADDR7
address_b[7] => ram_block2a35.PORTBADDR7
address_b[7] => ram_block2a36.PORTBADDR7
address_b[7] => ram_block2a37.PORTBADDR7
address_b[7] => ram_block2a38.PORTBADDR7
address_b[7] => ram_block2a39.PORTBADDR7
address_b[7] => ram_block2a40.PORTBADDR7
address_b[7] => ram_block2a41.PORTBADDR7
address_b[7] => ram_block2a42.PORTBADDR7
address_b[7] => ram_block2a43.PORTBADDR7
address_b[7] => ram_block2a44.PORTBADDR7
address_b[7] => ram_block2a45.PORTBADDR7
address_b[7] => ram_block2a46.PORTBADDR7
address_b[7] => ram_block2a47.PORTBADDR7
address_b[7] => ram_block2a48.PORTBADDR7
address_b[7] => ram_block2a49.PORTBADDR7
address_b[7] => ram_block2a50.PORTBADDR7
address_b[7] => ram_block2a51.PORTBADDR7
address_b[7] => ram_block2a52.PORTBADDR7
address_b[7] => ram_block2a53.PORTBADDR7
address_b[7] => ram_block2a54.PORTBADDR7
address_b[7] => ram_block2a55.PORTBADDR7
address_b[7] => ram_block2a56.PORTBADDR7
address_b[7] => ram_block2a57.PORTBADDR7
address_b[7] => ram_block2a58.PORTBADDR7
address_b[7] => ram_block2a59.PORTBADDR7
address_b[7] => ram_block2a60.PORTBADDR7
address_b[7] => ram_block2a61.PORTBADDR7
address_b[7] => ram_block2a62.PORTBADDR7
address_b[7] => ram_block2a63.PORTBADDR7
address_b[7] => ram_block2a64.PORTBADDR7
address_b[7] => ram_block2a65.PORTBADDR7
address_b[7] => ram_block2a66.PORTBADDR7
address_b[7] => ram_block2a67.PORTBADDR7
address_b[7] => ram_block2a68.PORTBADDR7
address_b[7] => ram_block2a69.PORTBADDR7
address_b[7] => ram_block2a70.PORTBADDR7
address_b[7] => ram_block2a71.PORTBADDR7
address_b[7] => ram_block2a72.PORTBADDR7
address_b[7] => ram_block2a73.PORTBADDR7
address_b[7] => ram_block2a74.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[8] => ram_block2a15.PORTBADDR8
address_b[8] => ram_block2a16.PORTBADDR8
address_b[8] => ram_block2a17.PORTBADDR8
address_b[8] => ram_block2a18.PORTBADDR8
address_b[8] => ram_block2a19.PORTBADDR8
address_b[8] => ram_block2a20.PORTBADDR8
address_b[8] => ram_block2a21.PORTBADDR8
address_b[8] => ram_block2a22.PORTBADDR8
address_b[8] => ram_block2a23.PORTBADDR8
address_b[8] => ram_block2a24.PORTBADDR8
address_b[8] => ram_block2a25.PORTBADDR8
address_b[8] => ram_block2a26.PORTBADDR8
address_b[8] => ram_block2a27.PORTBADDR8
address_b[8] => ram_block2a28.PORTBADDR8
address_b[8] => ram_block2a29.PORTBADDR8
address_b[8] => ram_block2a30.PORTBADDR8
address_b[8] => ram_block2a31.PORTBADDR8
address_b[8] => ram_block2a32.PORTBADDR8
address_b[8] => ram_block2a33.PORTBADDR8
address_b[8] => ram_block2a34.PORTBADDR8
address_b[8] => ram_block2a35.PORTBADDR8
address_b[8] => ram_block2a36.PORTBADDR8
address_b[8] => ram_block2a37.PORTBADDR8
address_b[8] => ram_block2a38.PORTBADDR8
address_b[8] => ram_block2a39.PORTBADDR8
address_b[8] => ram_block2a40.PORTBADDR8
address_b[8] => ram_block2a41.PORTBADDR8
address_b[8] => ram_block2a42.PORTBADDR8
address_b[8] => ram_block2a43.PORTBADDR8
address_b[8] => ram_block2a44.PORTBADDR8
address_b[8] => ram_block2a45.PORTBADDR8
address_b[8] => ram_block2a46.PORTBADDR8
address_b[8] => ram_block2a47.PORTBADDR8
address_b[8] => ram_block2a48.PORTBADDR8
address_b[8] => ram_block2a49.PORTBADDR8
address_b[8] => ram_block2a50.PORTBADDR8
address_b[8] => ram_block2a51.PORTBADDR8
address_b[8] => ram_block2a52.PORTBADDR8
address_b[8] => ram_block2a53.PORTBADDR8
address_b[8] => ram_block2a54.PORTBADDR8
address_b[8] => ram_block2a55.PORTBADDR8
address_b[8] => ram_block2a56.PORTBADDR8
address_b[8] => ram_block2a57.PORTBADDR8
address_b[8] => ram_block2a58.PORTBADDR8
address_b[8] => ram_block2a59.PORTBADDR8
address_b[8] => ram_block2a60.PORTBADDR8
address_b[8] => ram_block2a61.PORTBADDR8
address_b[8] => ram_block2a62.PORTBADDR8
address_b[8] => ram_block2a63.PORTBADDR8
address_b[8] => ram_block2a64.PORTBADDR8
address_b[8] => ram_block2a65.PORTBADDR8
address_b[8] => ram_block2a66.PORTBADDR8
address_b[8] => ram_block2a67.PORTBADDR8
address_b[8] => ram_block2a68.PORTBADDR8
address_b[8] => ram_block2a69.PORTBADDR8
address_b[8] => ram_block2a70.PORTBADDR8
address_b[8] => ram_block2a71.PORTBADDR8
address_b[8] => ram_block2a72.PORTBADDR8
address_b[8] => ram_block2a73.PORTBADDR8
address_b[8] => ram_block2a74.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
address_b[9] => ram_block2a8.PORTBADDR9
address_b[9] => ram_block2a9.PORTBADDR9
address_b[9] => ram_block2a10.PORTBADDR9
address_b[9] => ram_block2a11.PORTBADDR9
address_b[9] => ram_block2a12.PORTBADDR9
address_b[9] => ram_block2a13.PORTBADDR9
address_b[9] => ram_block2a14.PORTBADDR9
address_b[9] => ram_block2a15.PORTBADDR9
address_b[9] => ram_block2a16.PORTBADDR9
address_b[9] => ram_block2a17.PORTBADDR9
address_b[9] => ram_block2a18.PORTBADDR9
address_b[9] => ram_block2a19.PORTBADDR9
address_b[9] => ram_block2a20.PORTBADDR9
address_b[9] => ram_block2a21.PORTBADDR9
address_b[9] => ram_block2a22.PORTBADDR9
address_b[9] => ram_block2a23.PORTBADDR9
address_b[9] => ram_block2a24.PORTBADDR9
address_b[9] => ram_block2a25.PORTBADDR9
address_b[9] => ram_block2a26.PORTBADDR9
address_b[9] => ram_block2a27.PORTBADDR9
address_b[9] => ram_block2a28.PORTBADDR9
address_b[9] => ram_block2a29.PORTBADDR9
address_b[9] => ram_block2a30.PORTBADDR9
address_b[9] => ram_block2a31.PORTBADDR9
address_b[9] => ram_block2a32.PORTBADDR9
address_b[9] => ram_block2a33.PORTBADDR9
address_b[9] => ram_block2a34.PORTBADDR9
address_b[9] => ram_block2a35.PORTBADDR9
address_b[9] => ram_block2a36.PORTBADDR9
address_b[9] => ram_block2a37.PORTBADDR9
address_b[9] => ram_block2a38.PORTBADDR9
address_b[9] => ram_block2a39.PORTBADDR9
address_b[9] => ram_block2a40.PORTBADDR9
address_b[9] => ram_block2a41.PORTBADDR9
address_b[9] => ram_block2a42.PORTBADDR9
address_b[9] => ram_block2a43.PORTBADDR9
address_b[9] => ram_block2a44.PORTBADDR9
address_b[9] => ram_block2a45.PORTBADDR9
address_b[9] => ram_block2a46.PORTBADDR9
address_b[9] => ram_block2a47.PORTBADDR9
address_b[9] => ram_block2a48.PORTBADDR9
address_b[9] => ram_block2a49.PORTBADDR9
address_b[9] => ram_block2a50.PORTBADDR9
address_b[9] => ram_block2a51.PORTBADDR9
address_b[9] => ram_block2a52.PORTBADDR9
address_b[9] => ram_block2a53.PORTBADDR9
address_b[9] => ram_block2a54.PORTBADDR9
address_b[9] => ram_block2a55.PORTBADDR9
address_b[9] => ram_block2a56.PORTBADDR9
address_b[9] => ram_block2a57.PORTBADDR9
address_b[9] => ram_block2a58.PORTBADDR9
address_b[9] => ram_block2a59.PORTBADDR9
address_b[9] => ram_block2a60.PORTBADDR9
address_b[9] => ram_block2a61.PORTBADDR9
address_b[9] => ram_block2a62.PORTBADDR9
address_b[9] => ram_block2a63.PORTBADDR9
address_b[9] => ram_block2a64.PORTBADDR9
address_b[9] => ram_block2a65.PORTBADDR9
address_b[9] => ram_block2a66.PORTBADDR9
address_b[9] => ram_block2a67.PORTBADDR9
address_b[9] => ram_block2a68.PORTBADDR9
address_b[9] => ram_block2a69.PORTBADDR9
address_b[9] => ram_block2a70.PORTBADDR9
address_b[9] => ram_block2a71.PORTBADDR9
address_b[9] => ram_block2a72.PORTBADDR9
address_b[9] => ram_block2a73.PORTBADDR9
address_b[9] => ram_block2a74.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[10] => ram_block2a1.PORTBADDR10
address_b[10] => ram_block2a2.PORTBADDR10
address_b[10] => ram_block2a3.PORTBADDR10
address_b[10] => ram_block2a4.PORTBADDR10
address_b[10] => ram_block2a5.PORTBADDR10
address_b[10] => ram_block2a6.PORTBADDR10
address_b[10] => ram_block2a7.PORTBADDR10
address_b[10] => ram_block2a8.PORTBADDR10
address_b[10] => ram_block2a9.PORTBADDR10
address_b[10] => ram_block2a10.PORTBADDR10
address_b[10] => ram_block2a11.PORTBADDR10
address_b[10] => ram_block2a12.PORTBADDR10
address_b[10] => ram_block2a13.PORTBADDR10
address_b[10] => ram_block2a14.PORTBADDR10
address_b[10] => ram_block2a15.PORTBADDR10
address_b[10] => ram_block2a16.PORTBADDR10
address_b[10] => ram_block2a17.PORTBADDR10
address_b[10] => ram_block2a18.PORTBADDR10
address_b[10] => ram_block2a19.PORTBADDR10
address_b[10] => ram_block2a20.PORTBADDR10
address_b[10] => ram_block2a21.PORTBADDR10
address_b[10] => ram_block2a22.PORTBADDR10
address_b[10] => ram_block2a23.PORTBADDR10
address_b[10] => ram_block2a24.PORTBADDR10
address_b[10] => ram_block2a25.PORTBADDR10
address_b[10] => ram_block2a26.PORTBADDR10
address_b[10] => ram_block2a27.PORTBADDR10
address_b[10] => ram_block2a28.PORTBADDR10
address_b[10] => ram_block2a29.PORTBADDR10
address_b[10] => ram_block2a30.PORTBADDR10
address_b[10] => ram_block2a31.PORTBADDR10
address_b[10] => ram_block2a32.PORTBADDR10
address_b[10] => ram_block2a33.PORTBADDR10
address_b[10] => ram_block2a34.PORTBADDR10
address_b[10] => ram_block2a35.PORTBADDR10
address_b[10] => ram_block2a36.PORTBADDR10
address_b[10] => ram_block2a37.PORTBADDR10
address_b[10] => ram_block2a38.PORTBADDR10
address_b[10] => ram_block2a39.PORTBADDR10
address_b[10] => ram_block2a40.PORTBADDR10
address_b[10] => ram_block2a41.PORTBADDR10
address_b[10] => ram_block2a42.PORTBADDR10
address_b[10] => ram_block2a43.PORTBADDR10
address_b[10] => ram_block2a44.PORTBADDR10
address_b[10] => ram_block2a45.PORTBADDR10
address_b[10] => ram_block2a46.PORTBADDR10
address_b[10] => ram_block2a47.PORTBADDR10
address_b[10] => ram_block2a48.PORTBADDR10
address_b[10] => ram_block2a49.PORTBADDR10
address_b[10] => ram_block2a50.PORTBADDR10
address_b[10] => ram_block2a51.PORTBADDR10
address_b[10] => ram_block2a52.PORTBADDR10
address_b[10] => ram_block2a53.PORTBADDR10
address_b[10] => ram_block2a54.PORTBADDR10
address_b[10] => ram_block2a55.PORTBADDR10
address_b[10] => ram_block2a56.PORTBADDR10
address_b[10] => ram_block2a57.PORTBADDR10
address_b[10] => ram_block2a58.PORTBADDR10
address_b[10] => ram_block2a59.PORTBADDR10
address_b[10] => ram_block2a60.PORTBADDR10
address_b[10] => ram_block2a61.PORTBADDR10
address_b[10] => ram_block2a62.PORTBADDR10
address_b[10] => ram_block2a63.PORTBADDR10
address_b[10] => ram_block2a64.PORTBADDR10
address_b[10] => ram_block2a65.PORTBADDR10
address_b[10] => ram_block2a66.PORTBADDR10
address_b[10] => ram_block2a67.PORTBADDR10
address_b[10] => ram_block2a68.PORTBADDR10
address_b[10] => ram_block2a69.PORTBADDR10
address_b[10] => ram_block2a70.PORTBADDR10
address_b[10] => ram_block2a71.PORTBADDR10
address_b[10] => ram_block2a72.PORTBADDR10
address_b[10] => ram_block2a73.PORTBADDR10
address_b[10] => ram_block2a74.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
address_b[11] => ram_block2a1.PORTBADDR11
address_b[11] => ram_block2a2.PORTBADDR11
address_b[11] => ram_block2a3.PORTBADDR11
address_b[11] => ram_block2a4.PORTBADDR11
address_b[11] => ram_block2a5.PORTBADDR11
address_b[11] => ram_block2a6.PORTBADDR11
address_b[11] => ram_block2a7.PORTBADDR11
address_b[11] => ram_block2a8.PORTBADDR11
address_b[11] => ram_block2a9.PORTBADDR11
address_b[11] => ram_block2a10.PORTBADDR11
address_b[11] => ram_block2a11.PORTBADDR11
address_b[11] => ram_block2a12.PORTBADDR11
address_b[11] => ram_block2a13.PORTBADDR11
address_b[11] => ram_block2a14.PORTBADDR11
address_b[11] => ram_block2a15.PORTBADDR11
address_b[11] => ram_block2a16.PORTBADDR11
address_b[11] => ram_block2a17.PORTBADDR11
address_b[11] => ram_block2a18.PORTBADDR11
address_b[11] => ram_block2a19.PORTBADDR11
address_b[11] => ram_block2a20.PORTBADDR11
address_b[11] => ram_block2a21.PORTBADDR11
address_b[11] => ram_block2a22.PORTBADDR11
address_b[11] => ram_block2a23.PORTBADDR11
address_b[11] => ram_block2a24.PORTBADDR11
address_b[11] => ram_block2a25.PORTBADDR11
address_b[11] => ram_block2a26.PORTBADDR11
address_b[11] => ram_block2a27.PORTBADDR11
address_b[11] => ram_block2a28.PORTBADDR11
address_b[11] => ram_block2a29.PORTBADDR11
address_b[11] => ram_block2a30.PORTBADDR11
address_b[11] => ram_block2a31.PORTBADDR11
address_b[11] => ram_block2a32.PORTBADDR11
address_b[11] => ram_block2a33.PORTBADDR11
address_b[11] => ram_block2a34.PORTBADDR11
address_b[11] => ram_block2a35.PORTBADDR11
address_b[11] => ram_block2a36.PORTBADDR11
address_b[11] => ram_block2a37.PORTBADDR11
address_b[11] => ram_block2a38.PORTBADDR11
address_b[11] => ram_block2a39.PORTBADDR11
address_b[11] => ram_block2a40.PORTBADDR11
address_b[11] => ram_block2a41.PORTBADDR11
address_b[11] => ram_block2a42.PORTBADDR11
address_b[11] => ram_block2a43.PORTBADDR11
address_b[11] => ram_block2a44.PORTBADDR11
address_b[11] => ram_block2a45.PORTBADDR11
address_b[11] => ram_block2a46.PORTBADDR11
address_b[11] => ram_block2a47.PORTBADDR11
address_b[11] => ram_block2a48.PORTBADDR11
address_b[11] => ram_block2a49.PORTBADDR11
address_b[11] => ram_block2a50.PORTBADDR11
address_b[11] => ram_block2a51.PORTBADDR11
address_b[11] => ram_block2a52.PORTBADDR11
address_b[11] => ram_block2a53.PORTBADDR11
address_b[11] => ram_block2a54.PORTBADDR11
address_b[11] => ram_block2a55.PORTBADDR11
address_b[11] => ram_block2a56.PORTBADDR11
address_b[11] => ram_block2a57.PORTBADDR11
address_b[11] => ram_block2a58.PORTBADDR11
address_b[11] => ram_block2a59.PORTBADDR11
address_b[11] => ram_block2a60.PORTBADDR11
address_b[11] => ram_block2a61.PORTBADDR11
address_b[11] => ram_block2a62.PORTBADDR11
address_b[11] => ram_block2a63.PORTBADDR11
address_b[11] => ram_block2a64.PORTBADDR11
address_b[11] => ram_block2a65.PORTBADDR11
address_b[11] => ram_block2a66.PORTBADDR11
address_b[11] => ram_block2a67.PORTBADDR11
address_b[11] => ram_block2a68.PORTBADDR11
address_b[11] => ram_block2a69.PORTBADDR11
address_b[11] => ram_block2a70.PORTBADDR11
address_b[11] => ram_block2a71.PORTBADDR11
address_b[11] => ram_block2a72.PORTBADDR11
address_b[11] => ram_block2a73.PORTBADDR11
address_b[11] => ram_block2a74.PORTBADDR11
address_b[12] => address_reg_b[0].DATAIN
address_b[12] => decode_1qa:decode4.data[0]
address_b[12] => decode_1qa:decode_b.data[0]
address_b[13] => address_reg_b[1].DATAIN
address_b[13] => decode_1qa:decode4.data[1]
address_b[13] => decode_1qa:decode_b.data[1]
address_b[14] => address_reg_b[2].DATAIN
address_b[14] => decode_1qa:decode4.data[2]
address_b[14] => decode_1qa:decode_b.data[2]
address_b[15] => address_reg_b[3].DATAIN
address_b[15] => decode_1qa:decode4.data[3]
address_b[15] => decode_1qa:decode_b.data[3]
address_b[16] => address_reg_b[4].DATAIN
address_b[16] => decode_1qa:decode4.data[4]
address_b[16] => decode_1qa:decode_b.data[4]
address_b[17] => address_reg_b[5].DATAIN
address_b[17] => decode_1qa:decode4.data[5]
address_b[17] => decode_1qa:decode_b.data[5]
address_b[18] => address_reg_b[6].DATAIN
address_b[18] => decode_1qa:decode4.data[6]
address_b[18] => decode_1qa:decode_b.data[6]
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => ram_block2a24.CLK0
clock0 => ram_block2a25.CLK0
clock0 => ram_block2a26.CLK0
clock0 => ram_block2a27.CLK0
clock0 => ram_block2a28.CLK0
clock0 => ram_block2a29.CLK0
clock0 => ram_block2a30.CLK0
clock0 => ram_block2a31.CLK0
clock0 => ram_block2a32.CLK0
clock0 => ram_block2a33.CLK0
clock0 => ram_block2a34.CLK0
clock0 => ram_block2a35.CLK0
clock0 => ram_block2a36.CLK0
clock0 => ram_block2a37.CLK0
clock0 => ram_block2a38.CLK0
clock0 => ram_block2a39.CLK0
clock0 => ram_block2a40.CLK0
clock0 => ram_block2a41.CLK0
clock0 => ram_block2a42.CLK0
clock0 => ram_block2a43.CLK0
clock0 => ram_block2a44.CLK0
clock0 => ram_block2a45.CLK0
clock0 => ram_block2a46.CLK0
clock0 => ram_block2a47.CLK0
clock0 => ram_block2a48.CLK0
clock0 => ram_block2a49.CLK0
clock0 => ram_block2a50.CLK0
clock0 => ram_block2a51.CLK0
clock0 => ram_block2a52.CLK0
clock0 => ram_block2a53.CLK0
clock0 => ram_block2a54.CLK0
clock0 => ram_block2a55.CLK0
clock0 => ram_block2a56.CLK0
clock0 => ram_block2a57.CLK0
clock0 => ram_block2a58.CLK0
clock0 => ram_block2a59.CLK0
clock0 => ram_block2a60.CLK0
clock0 => ram_block2a61.CLK0
clock0 => ram_block2a62.CLK0
clock0 => ram_block2a63.CLK0
clock0 => ram_block2a64.CLK0
clock0 => ram_block2a65.CLK0
clock0 => ram_block2a66.CLK0
clock0 => ram_block2a67.CLK0
clock0 => ram_block2a68.CLK0
clock0 => ram_block2a69.CLK0
clock0 => ram_block2a70.CLK0
clock0 => ram_block2a71.CLK0
clock0 => ram_block2a72.CLK0
clock0 => ram_block2a73.CLK0
clock0 => ram_block2a74.CLK0
clock0 => address_reg_a[6].CLK
clock0 => address_reg_a[5].CLK
clock0 => address_reg_a[4].CLK
clock0 => address_reg_a[3].CLK
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[6].CLK
clock0 => out_address_reg_a[5].CLK
clock0 => out_address_reg_a[4].CLK
clock0 => out_address_reg_a[3].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clock1 => ram_block2a23.CLK1
clock1 => ram_block2a24.CLK1
clock1 => ram_block2a25.CLK1
clock1 => ram_block2a26.CLK1
clock1 => ram_block2a27.CLK1
clock1 => ram_block2a28.CLK1
clock1 => ram_block2a29.CLK1
clock1 => ram_block2a30.CLK1
clock1 => ram_block2a31.CLK1
clock1 => ram_block2a32.CLK1
clock1 => ram_block2a33.CLK1
clock1 => ram_block2a34.CLK1
clock1 => ram_block2a35.CLK1
clock1 => ram_block2a36.CLK1
clock1 => ram_block2a37.CLK1
clock1 => ram_block2a38.CLK1
clock1 => ram_block2a39.CLK1
clock1 => ram_block2a40.CLK1
clock1 => ram_block2a41.CLK1
clock1 => ram_block2a42.CLK1
clock1 => ram_block2a43.CLK1
clock1 => ram_block2a44.CLK1
clock1 => ram_block2a45.CLK1
clock1 => ram_block2a46.CLK1
clock1 => ram_block2a47.CLK1
clock1 => ram_block2a48.CLK1
clock1 => ram_block2a49.CLK1
clock1 => ram_block2a50.CLK1
clock1 => ram_block2a51.CLK1
clock1 => ram_block2a52.CLK1
clock1 => ram_block2a53.CLK1
clock1 => ram_block2a54.CLK1
clock1 => ram_block2a55.CLK1
clock1 => ram_block2a56.CLK1
clock1 => ram_block2a57.CLK1
clock1 => ram_block2a58.CLK1
clock1 => ram_block2a59.CLK1
clock1 => ram_block2a60.CLK1
clock1 => ram_block2a61.CLK1
clock1 => ram_block2a62.CLK1
clock1 => ram_block2a63.CLK1
clock1 => ram_block2a64.CLK1
clock1 => ram_block2a65.CLK1
clock1 => ram_block2a66.CLK1
clock1 => ram_block2a67.CLK1
clock1 => ram_block2a68.CLK1
clock1 => ram_block2a69.CLK1
clock1 => ram_block2a70.CLK1
clock1 => ram_block2a71.CLK1
clock1 => ram_block2a72.CLK1
clock1 => ram_block2a73.CLK1
clock1 => ram_block2a74.CLK1
clock1 => address_reg_b[6].CLK
clock1 => address_reg_b[5].CLK
clock1 => address_reg_b[4].CLK
clock1 => address_reg_b[3].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clocken1 => ~NO_FANOUT~
data_a[0] => ram_block2a0.PORTADATAIN
data_a[0] => ram_block2a1.PORTADATAIN
data_a[0] => ram_block2a2.PORTADATAIN
data_a[0] => ram_block2a3.PORTADATAIN
data_a[0] => ram_block2a4.PORTADATAIN
data_a[0] => ram_block2a5.PORTADATAIN
data_a[0] => ram_block2a6.PORTADATAIN
data_a[0] => ram_block2a7.PORTADATAIN
data_a[0] => ram_block2a8.PORTADATAIN
data_a[0] => ram_block2a9.PORTADATAIN
data_a[0] => ram_block2a10.PORTADATAIN
data_a[0] => ram_block2a11.PORTADATAIN
data_a[0] => ram_block2a12.PORTADATAIN
data_a[0] => ram_block2a13.PORTADATAIN
data_a[0] => ram_block2a14.PORTADATAIN
data_a[0] => ram_block2a15.PORTADATAIN
data_a[0] => ram_block2a16.PORTADATAIN
data_a[0] => ram_block2a17.PORTADATAIN
data_a[0] => ram_block2a18.PORTADATAIN
data_a[0] => ram_block2a19.PORTADATAIN
data_a[0] => ram_block2a20.PORTADATAIN
data_a[0] => ram_block2a21.PORTADATAIN
data_a[0] => ram_block2a22.PORTADATAIN
data_a[0] => ram_block2a23.PORTADATAIN
data_a[0] => ram_block2a24.PORTADATAIN
data_a[0] => ram_block2a25.PORTADATAIN
data_a[0] => ram_block2a26.PORTADATAIN
data_a[0] => ram_block2a27.PORTADATAIN
data_a[0] => ram_block2a28.PORTADATAIN
data_a[0] => ram_block2a29.PORTADATAIN
data_a[0] => ram_block2a30.PORTADATAIN
data_a[0] => ram_block2a31.PORTADATAIN
data_a[0] => ram_block2a32.PORTADATAIN
data_a[0] => ram_block2a33.PORTADATAIN
data_a[0] => ram_block2a34.PORTADATAIN
data_a[0] => ram_block2a35.PORTADATAIN
data_a[0] => ram_block2a36.PORTADATAIN
data_a[0] => ram_block2a37.PORTADATAIN
data_a[0] => ram_block2a38.PORTADATAIN
data_a[0] => ram_block2a39.PORTADATAIN
data_a[0] => ram_block2a40.PORTADATAIN
data_a[0] => ram_block2a41.PORTADATAIN
data_a[0] => ram_block2a42.PORTADATAIN
data_a[0] => ram_block2a43.PORTADATAIN
data_a[0] => ram_block2a44.PORTADATAIN
data_a[0] => ram_block2a45.PORTADATAIN
data_a[0] => ram_block2a46.PORTADATAIN
data_a[0] => ram_block2a47.PORTADATAIN
data_a[0] => ram_block2a48.PORTADATAIN
data_a[0] => ram_block2a49.PORTADATAIN
data_a[0] => ram_block2a50.PORTADATAIN
data_a[0] => ram_block2a51.PORTADATAIN
data_a[0] => ram_block2a52.PORTADATAIN
data_a[0] => ram_block2a53.PORTADATAIN
data_a[0] => ram_block2a54.PORTADATAIN
data_a[0] => ram_block2a55.PORTADATAIN
data_a[0] => ram_block2a56.PORTADATAIN
data_a[0] => ram_block2a57.PORTADATAIN
data_a[0] => ram_block2a58.PORTADATAIN
data_a[0] => ram_block2a59.PORTADATAIN
data_a[0] => ram_block2a60.PORTADATAIN
data_a[0] => ram_block2a61.PORTADATAIN
data_a[0] => ram_block2a62.PORTADATAIN
data_a[0] => ram_block2a63.PORTADATAIN
data_a[0] => ram_block2a64.PORTADATAIN
data_a[0] => ram_block2a65.PORTADATAIN
data_a[0] => ram_block2a66.PORTADATAIN
data_a[0] => ram_block2a67.PORTADATAIN
data_a[0] => ram_block2a68.PORTADATAIN
data_a[0] => ram_block2a69.PORTADATAIN
data_a[0] => ram_block2a70.PORTADATAIN
data_a[0] => ram_block2a71.PORTADATAIN
data_a[0] => ram_block2a72.PORTADATAIN
data_a[0] => ram_block2a73.PORTADATAIN
data_a[0] => ram_block2a74.PORTADATAIN
data_a[1] => ram_block2a0.PORTADATAIN1
data_a[1] => ram_block2a1.PORTADATAIN1
data_a[1] => ram_block2a2.PORTADATAIN1
data_a[1] => ram_block2a3.PORTADATAIN1
data_a[1] => ram_block2a4.PORTADATAIN1
data_a[1] => ram_block2a5.PORTADATAIN1
data_a[1] => ram_block2a6.PORTADATAIN1
data_a[1] => ram_block2a7.PORTADATAIN1
data_a[1] => ram_block2a8.PORTADATAIN1
data_a[1] => ram_block2a9.PORTADATAIN1
data_a[1] => ram_block2a10.PORTADATAIN1
data_a[1] => ram_block2a11.PORTADATAIN1
data_a[1] => ram_block2a12.PORTADATAIN1
data_a[1] => ram_block2a13.PORTADATAIN1
data_a[1] => ram_block2a14.PORTADATAIN1
data_a[1] => ram_block2a15.PORTADATAIN1
data_a[1] => ram_block2a16.PORTADATAIN1
data_a[1] => ram_block2a17.PORTADATAIN1
data_a[1] => ram_block2a18.PORTADATAIN1
data_a[1] => ram_block2a19.PORTADATAIN1
data_a[1] => ram_block2a20.PORTADATAIN1
data_a[1] => ram_block2a21.PORTADATAIN1
data_a[1] => ram_block2a22.PORTADATAIN1
data_a[1] => ram_block2a23.PORTADATAIN1
data_a[1] => ram_block2a24.PORTADATAIN1
data_a[1] => ram_block2a25.PORTADATAIN1
data_a[1] => ram_block2a26.PORTADATAIN1
data_a[1] => ram_block2a27.PORTADATAIN1
data_a[1] => ram_block2a28.PORTADATAIN1
data_a[1] => ram_block2a29.PORTADATAIN1
data_a[1] => ram_block2a30.PORTADATAIN1
data_a[1] => ram_block2a31.PORTADATAIN1
data_a[1] => ram_block2a32.PORTADATAIN1
data_a[1] => ram_block2a33.PORTADATAIN1
data_a[1] => ram_block2a34.PORTADATAIN1
data_a[1] => ram_block2a35.PORTADATAIN1
data_a[1] => ram_block2a36.PORTADATAIN1
data_a[1] => ram_block2a37.PORTADATAIN1
data_a[1] => ram_block2a38.PORTADATAIN1
data_a[1] => ram_block2a39.PORTADATAIN1
data_a[1] => ram_block2a40.PORTADATAIN1
data_a[1] => ram_block2a41.PORTADATAIN1
data_a[1] => ram_block2a42.PORTADATAIN1
data_a[1] => ram_block2a43.PORTADATAIN1
data_a[1] => ram_block2a44.PORTADATAIN1
data_a[1] => ram_block2a45.PORTADATAIN1
data_a[1] => ram_block2a46.PORTADATAIN1
data_a[1] => ram_block2a47.PORTADATAIN1
data_a[1] => ram_block2a48.PORTADATAIN1
data_a[1] => ram_block2a49.PORTADATAIN1
data_a[1] => ram_block2a50.PORTADATAIN1
data_a[1] => ram_block2a51.PORTADATAIN1
data_a[1] => ram_block2a52.PORTADATAIN1
data_a[1] => ram_block2a53.PORTADATAIN1
data_a[1] => ram_block2a54.PORTADATAIN1
data_a[1] => ram_block2a55.PORTADATAIN1
data_a[1] => ram_block2a56.PORTADATAIN1
data_a[1] => ram_block2a57.PORTADATAIN1
data_a[1] => ram_block2a58.PORTADATAIN1
data_a[1] => ram_block2a59.PORTADATAIN1
data_a[1] => ram_block2a60.PORTADATAIN1
data_a[1] => ram_block2a61.PORTADATAIN1
data_a[1] => ram_block2a62.PORTADATAIN1
data_a[1] => ram_block2a63.PORTADATAIN1
data_a[1] => ram_block2a64.PORTADATAIN1
data_a[1] => ram_block2a65.PORTADATAIN1
data_a[1] => ram_block2a66.PORTADATAIN1
data_a[1] => ram_block2a67.PORTADATAIN1
data_a[1] => ram_block2a68.PORTADATAIN1
data_a[1] => ram_block2a69.PORTADATAIN1
data_a[1] => ram_block2a70.PORTADATAIN1
data_a[1] => ram_block2a71.PORTADATAIN1
data_a[1] => ram_block2a72.PORTADATAIN1
data_a[1] => ram_block2a73.PORTADATAIN1
data_a[1] => ram_block2a74.PORTADATAIN1
data_a[2] => ram_block2a0.PORTADATAIN2
data_a[2] => ram_block2a1.PORTADATAIN2
data_a[2] => ram_block2a2.PORTADATAIN2
data_a[2] => ram_block2a3.PORTADATAIN2
data_a[2] => ram_block2a4.PORTADATAIN2
data_a[2] => ram_block2a5.PORTADATAIN2
data_a[2] => ram_block2a6.PORTADATAIN2
data_a[2] => ram_block2a7.PORTADATAIN2
data_a[2] => ram_block2a8.PORTADATAIN2
data_a[2] => ram_block2a9.PORTADATAIN2
data_a[2] => ram_block2a10.PORTADATAIN2
data_a[2] => ram_block2a11.PORTADATAIN2
data_a[2] => ram_block2a12.PORTADATAIN2
data_a[2] => ram_block2a13.PORTADATAIN2
data_a[2] => ram_block2a14.PORTADATAIN2
data_a[2] => ram_block2a15.PORTADATAIN2
data_a[2] => ram_block2a16.PORTADATAIN2
data_a[2] => ram_block2a17.PORTADATAIN2
data_a[2] => ram_block2a18.PORTADATAIN2
data_a[2] => ram_block2a19.PORTADATAIN2
data_a[2] => ram_block2a20.PORTADATAIN2
data_a[2] => ram_block2a21.PORTADATAIN2
data_a[2] => ram_block2a22.PORTADATAIN2
data_a[2] => ram_block2a23.PORTADATAIN2
data_a[2] => ram_block2a24.PORTADATAIN2
data_a[2] => ram_block2a25.PORTADATAIN2
data_a[2] => ram_block2a26.PORTADATAIN2
data_a[2] => ram_block2a27.PORTADATAIN2
data_a[2] => ram_block2a28.PORTADATAIN2
data_a[2] => ram_block2a29.PORTADATAIN2
data_a[2] => ram_block2a30.PORTADATAIN2
data_a[2] => ram_block2a31.PORTADATAIN2
data_a[2] => ram_block2a32.PORTADATAIN2
data_a[2] => ram_block2a33.PORTADATAIN2
data_a[2] => ram_block2a34.PORTADATAIN2
data_a[2] => ram_block2a35.PORTADATAIN2
data_a[2] => ram_block2a36.PORTADATAIN2
data_a[2] => ram_block2a37.PORTADATAIN2
data_a[2] => ram_block2a38.PORTADATAIN2
data_a[2] => ram_block2a39.PORTADATAIN2
data_a[2] => ram_block2a40.PORTADATAIN2
data_a[2] => ram_block2a41.PORTADATAIN2
data_a[2] => ram_block2a42.PORTADATAIN2
data_a[2] => ram_block2a43.PORTADATAIN2
data_a[2] => ram_block2a44.PORTADATAIN2
data_a[2] => ram_block2a45.PORTADATAIN2
data_a[2] => ram_block2a46.PORTADATAIN2
data_a[2] => ram_block2a47.PORTADATAIN2
data_a[2] => ram_block2a48.PORTADATAIN2
data_a[2] => ram_block2a49.PORTADATAIN2
data_a[2] => ram_block2a50.PORTADATAIN2
data_a[2] => ram_block2a51.PORTADATAIN2
data_a[2] => ram_block2a52.PORTADATAIN2
data_a[2] => ram_block2a53.PORTADATAIN2
data_a[2] => ram_block2a54.PORTADATAIN2
data_a[2] => ram_block2a55.PORTADATAIN2
data_a[2] => ram_block2a56.PORTADATAIN2
data_a[2] => ram_block2a57.PORTADATAIN2
data_a[2] => ram_block2a58.PORTADATAIN2
data_a[2] => ram_block2a59.PORTADATAIN2
data_a[2] => ram_block2a60.PORTADATAIN2
data_a[2] => ram_block2a61.PORTADATAIN2
data_a[2] => ram_block2a62.PORTADATAIN2
data_a[2] => ram_block2a63.PORTADATAIN2
data_a[2] => ram_block2a64.PORTADATAIN2
data_a[2] => ram_block2a65.PORTADATAIN2
data_a[2] => ram_block2a66.PORTADATAIN2
data_a[2] => ram_block2a67.PORTADATAIN2
data_a[2] => ram_block2a68.PORTADATAIN2
data_a[2] => ram_block2a69.PORTADATAIN2
data_a[2] => ram_block2a70.PORTADATAIN2
data_a[2] => ram_block2a71.PORTADATAIN2
data_a[2] => ram_block2a72.PORTADATAIN2
data_a[2] => ram_block2a73.PORTADATAIN2
data_a[2] => ram_block2a74.PORTADATAIN2
data_a[3] => ram_block2a0.PORTADATAIN3
data_a[3] => ram_block2a1.PORTADATAIN3
data_a[3] => ram_block2a2.PORTADATAIN3
data_a[3] => ram_block2a3.PORTADATAIN3
data_a[3] => ram_block2a4.PORTADATAIN3
data_a[3] => ram_block2a5.PORTADATAIN3
data_a[3] => ram_block2a6.PORTADATAIN3
data_a[3] => ram_block2a7.PORTADATAIN3
data_a[3] => ram_block2a8.PORTADATAIN3
data_a[3] => ram_block2a9.PORTADATAIN3
data_a[3] => ram_block2a10.PORTADATAIN3
data_a[3] => ram_block2a11.PORTADATAIN3
data_a[3] => ram_block2a12.PORTADATAIN3
data_a[3] => ram_block2a13.PORTADATAIN3
data_a[3] => ram_block2a14.PORTADATAIN3
data_a[3] => ram_block2a15.PORTADATAIN3
data_a[3] => ram_block2a16.PORTADATAIN3
data_a[3] => ram_block2a17.PORTADATAIN3
data_a[3] => ram_block2a18.PORTADATAIN3
data_a[3] => ram_block2a19.PORTADATAIN3
data_a[3] => ram_block2a20.PORTADATAIN3
data_a[3] => ram_block2a21.PORTADATAIN3
data_a[3] => ram_block2a22.PORTADATAIN3
data_a[3] => ram_block2a23.PORTADATAIN3
data_a[3] => ram_block2a24.PORTADATAIN3
data_a[3] => ram_block2a25.PORTADATAIN3
data_a[3] => ram_block2a26.PORTADATAIN3
data_a[3] => ram_block2a27.PORTADATAIN3
data_a[3] => ram_block2a28.PORTADATAIN3
data_a[3] => ram_block2a29.PORTADATAIN3
data_a[3] => ram_block2a30.PORTADATAIN3
data_a[3] => ram_block2a31.PORTADATAIN3
data_a[3] => ram_block2a32.PORTADATAIN3
data_a[3] => ram_block2a33.PORTADATAIN3
data_a[3] => ram_block2a34.PORTADATAIN3
data_a[3] => ram_block2a35.PORTADATAIN3
data_a[3] => ram_block2a36.PORTADATAIN3
data_a[3] => ram_block2a37.PORTADATAIN3
data_a[3] => ram_block2a38.PORTADATAIN3
data_a[3] => ram_block2a39.PORTADATAIN3
data_a[3] => ram_block2a40.PORTADATAIN3
data_a[3] => ram_block2a41.PORTADATAIN3
data_a[3] => ram_block2a42.PORTADATAIN3
data_a[3] => ram_block2a43.PORTADATAIN3
data_a[3] => ram_block2a44.PORTADATAIN3
data_a[3] => ram_block2a45.PORTADATAIN3
data_a[3] => ram_block2a46.PORTADATAIN3
data_a[3] => ram_block2a47.PORTADATAIN3
data_a[3] => ram_block2a48.PORTADATAIN3
data_a[3] => ram_block2a49.PORTADATAIN3
data_a[3] => ram_block2a50.PORTADATAIN3
data_a[3] => ram_block2a51.PORTADATAIN3
data_a[3] => ram_block2a52.PORTADATAIN3
data_a[3] => ram_block2a53.PORTADATAIN3
data_a[3] => ram_block2a54.PORTADATAIN3
data_a[3] => ram_block2a55.PORTADATAIN3
data_a[3] => ram_block2a56.PORTADATAIN3
data_a[3] => ram_block2a57.PORTADATAIN3
data_a[3] => ram_block2a58.PORTADATAIN3
data_a[3] => ram_block2a59.PORTADATAIN3
data_a[3] => ram_block2a60.PORTADATAIN3
data_a[3] => ram_block2a61.PORTADATAIN3
data_a[3] => ram_block2a62.PORTADATAIN3
data_a[3] => ram_block2a63.PORTADATAIN3
data_a[3] => ram_block2a64.PORTADATAIN3
data_a[3] => ram_block2a65.PORTADATAIN3
data_a[3] => ram_block2a66.PORTADATAIN3
data_a[3] => ram_block2a67.PORTADATAIN3
data_a[3] => ram_block2a68.PORTADATAIN3
data_a[3] => ram_block2a69.PORTADATAIN3
data_a[3] => ram_block2a70.PORTADATAIN3
data_a[3] => ram_block2a71.PORTADATAIN3
data_a[3] => ram_block2a72.PORTADATAIN3
data_a[3] => ram_block2a73.PORTADATAIN3
data_a[3] => ram_block2a74.PORTADATAIN3
data_a[4] => ram_block2a0.PORTADATAIN4
data_a[4] => ram_block2a1.PORTADATAIN4
data_a[4] => ram_block2a2.PORTADATAIN4
data_a[4] => ram_block2a3.PORTADATAIN4
data_a[4] => ram_block2a4.PORTADATAIN4
data_a[4] => ram_block2a5.PORTADATAIN4
data_a[4] => ram_block2a6.PORTADATAIN4
data_a[4] => ram_block2a7.PORTADATAIN4
data_a[4] => ram_block2a8.PORTADATAIN4
data_a[4] => ram_block2a9.PORTADATAIN4
data_a[4] => ram_block2a10.PORTADATAIN4
data_a[4] => ram_block2a11.PORTADATAIN4
data_a[4] => ram_block2a12.PORTADATAIN4
data_a[4] => ram_block2a13.PORTADATAIN4
data_a[4] => ram_block2a14.PORTADATAIN4
data_a[4] => ram_block2a15.PORTADATAIN4
data_a[4] => ram_block2a16.PORTADATAIN4
data_a[4] => ram_block2a17.PORTADATAIN4
data_a[4] => ram_block2a18.PORTADATAIN4
data_a[4] => ram_block2a19.PORTADATAIN4
data_a[4] => ram_block2a20.PORTADATAIN4
data_a[4] => ram_block2a21.PORTADATAIN4
data_a[4] => ram_block2a22.PORTADATAIN4
data_a[4] => ram_block2a23.PORTADATAIN4
data_a[4] => ram_block2a24.PORTADATAIN4
data_a[4] => ram_block2a25.PORTADATAIN4
data_a[4] => ram_block2a26.PORTADATAIN4
data_a[4] => ram_block2a27.PORTADATAIN4
data_a[4] => ram_block2a28.PORTADATAIN4
data_a[4] => ram_block2a29.PORTADATAIN4
data_a[4] => ram_block2a30.PORTADATAIN4
data_a[4] => ram_block2a31.PORTADATAIN4
data_a[4] => ram_block2a32.PORTADATAIN4
data_a[4] => ram_block2a33.PORTADATAIN4
data_a[4] => ram_block2a34.PORTADATAIN4
data_a[4] => ram_block2a35.PORTADATAIN4
data_a[4] => ram_block2a36.PORTADATAIN4
data_a[4] => ram_block2a37.PORTADATAIN4
data_a[4] => ram_block2a38.PORTADATAIN4
data_a[4] => ram_block2a39.PORTADATAIN4
data_a[4] => ram_block2a40.PORTADATAIN4
data_a[4] => ram_block2a41.PORTADATAIN4
data_a[4] => ram_block2a42.PORTADATAIN4
data_a[4] => ram_block2a43.PORTADATAIN4
data_a[4] => ram_block2a44.PORTADATAIN4
data_a[4] => ram_block2a45.PORTADATAIN4
data_a[4] => ram_block2a46.PORTADATAIN4
data_a[4] => ram_block2a47.PORTADATAIN4
data_a[4] => ram_block2a48.PORTADATAIN4
data_a[4] => ram_block2a49.PORTADATAIN4
data_a[4] => ram_block2a50.PORTADATAIN4
data_a[4] => ram_block2a51.PORTADATAIN4
data_a[4] => ram_block2a52.PORTADATAIN4
data_a[4] => ram_block2a53.PORTADATAIN4
data_a[4] => ram_block2a54.PORTADATAIN4
data_a[4] => ram_block2a55.PORTADATAIN4
data_a[4] => ram_block2a56.PORTADATAIN4
data_a[4] => ram_block2a57.PORTADATAIN4
data_a[4] => ram_block2a58.PORTADATAIN4
data_a[4] => ram_block2a59.PORTADATAIN4
data_a[4] => ram_block2a60.PORTADATAIN4
data_a[4] => ram_block2a61.PORTADATAIN4
data_a[4] => ram_block2a62.PORTADATAIN4
data_a[4] => ram_block2a63.PORTADATAIN4
data_a[4] => ram_block2a64.PORTADATAIN4
data_a[4] => ram_block2a65.PORTADATAIN4
data_a[4] => ram_block2a66.PORTADATAIN4
data_a[4] => ram_block2a67.PORTADATAIN4
data_a[4] => ram_block2a68.PORTADATAIN4
data_a[4] => ram_block2a69.PORTADATAIN4
data_a[4] => ram_block2a70.PORTADATAIN4
data_a[4] => ram_block2a71.PORTADATAIN4
data_a[4] => ram_block2a72.PORTADATAIN4
data_a[4] => ram_block2a73.PORTADATAIN4
data_a[4] => ram_block2a74.PORTADATAIN4
data_a[5] => ram_block2a0.PORTADATAIN5
data_a[5] => ram_block2a1.PORTADATAIN5
data_a[5] => ram_block2a2.PORTADATAIN5
data_a[5] => ram_block2a3.PORTADATAIN5
data_a[5] => ram_block2a4.PORTADATAIN5
data_a[5] => ram_block2a5.PORTADATAIN5
data_a[5] => ram_block2a6.PORTADATAIN5
data_a[5] => ram_block2a7.PORTADATAIN5
data_a[5] => ram_block2a8.PORTADATAIN5
data_a[5] => ram_block2a9.PORTADATAIN5
data_a[5] => ram_block2a10.PORTADATAIN5
data_a[5] => ram_block2a11.PORTADATAIN5
data_a[5] => ram_block2a12.PORTADATAIN5
data_a[5] => ram_block2a13.PORTADATAIN5
data_a[5] => ram_block2a14.PORTADATAIN5
data_a[5] => ram_block2a15.PORTADATAIN5
data_a[5] => ram_block2a16.PORTADATAIN5
data_a[5] => ram_block2a17.PORTADATAIN5
data_a[5] => ram_block2a18.PORTADATAIN5
data_a[5] => ram_block2a19.PORTADATAIN5
data_a[5] => ram_block2a20.PORTADATAIN5
data_a[5] => ram_block2a21.PORTADATAIN5
data_a[5] => ram_block2a22.PORTADATAIN5
data_a[5] => ram_block2a23.PORTADATAIN5
data_a[5] => ram_block2a24.PORTADATAIN5
data_a[5] => ram_block2a25.PORTADATAIN5
data_a[5] => ram_block2a26.PORTADATAIN5
data_a[5] => ram_block2a27.PORTADATAIN5
data_a[5] => ram_block2a28.PORTADATAIN5
data_a[5] => ram_block2a29.PORTADATAIN5
data_a[5] => ram_block2a30.PORTADATAIN5
data_a[5] => ram_block2a31.PORTADATAIN5
data_a[5] => ram_block2a32.PORTADATAIN5
data_a[5] => ram_block2a33.PORTADATAIN5
data_a[5] => ram_block2a34.PORTADATAIN5
data_a[5] => ram_block2a35.PORTADATAIN5
data_a[5] => ram_block2a36.PORTADATAIN5
data_a[5] => ram_block2a37.PORTADATAIN5
data_a[5] => ram_block2a38.PORTADATAIN5
data_a[5] => ram_block2a39.PORTADATAIN5
data_a[5] => ram_block2a40.PORTADATAIN5
data_a[5] => ram_block2a41.PORTADATAIN5
data_a[5] => ram_block2a42.PORTADATAIN5
data_a[5] => ram_block2a43.PORTADATAIN5
data_a[5] => ram_block2a44.PORTADATAIN5
data_a[5] => ram_block2a45.PORTADATAIN5
data_a[5] => ram_block2a46.PORTADATAIN5
data_a[5] => ram_block2a47.PORTADATAIN5
data_a[5] => ram_block2a48.PORTADATAIN5
data_a[5] => ram_block2a49.PORTADATAIN5
data_a[5] => ram_block2a50.PORTADATAIN5
data_a[5] => ram_block2a51.PORTADATAIN5
data_a[5] => ram_block2a52.PORTADATAIN5
data_a[5] => ram_block2a53.PORTADATAIN5
data_a[5] => ram_block2a54.PORTADATAIN5
data_a[5] => ram_block2a55.PORTADATAIN5
data_a[5] => ram_block2a56.PORTADATAIN5
data_a[5] => ram_block2a57.PORTADATAIN5
data_a[5] => ram_block2a58.PORTADATAIN5
data_a[5] => ram_block2a59.PORTADATAIN5
data_a[5] => ram_block2a60.PORTADATAIN5
data_a[5] => ram_block2a61.PORTADATAIN5
data_a[5] => ram_block2a62.PORTADATAIN5
data_a[5] => ram_block2a63.PORTADATAIN5
data_a[5] => ram_block2a64.PORTADATAIN5
data_a[5] => ram_block2a65.PORTADATAIN5
data_a[5] => ram_block2a66.PORTADATAIN5
data_a[5] => ram_block2a67.PORTADATAIN5
data_a[5] => ram_block2a68.PORTADATAIN5
data_a[5] => ram_block2a69.PORTADATAIN5
data_a[5] => ram_block2a70.PORTADATAIN5
data_a[5] => ram_block2a71.PORTADATAIN5
data_a[5] => ram_block2a72.PORTADATAIN5
data_a[5] => ram_block2a73.PORTADATAIN5
data_a[5] => ram_block2a74.PORTADATAIN5
data_a[6] => ram_block2a0.PORTADATAIN6
data_a[6] => ram_block2a1.PORTADATAIN6
data_a[6] => ram_block2a2.PORTADATAIN6
data_a[6] => ram_block2a3.PORTADATAIN6
data_a[6] => ram_block2a4.PORTADATAIN6
data_a[6] => ram_block2a5.PORTADATAIN6
data_a[6] => ram_block2a6.PORTADATAIN6
data_a[6] => ram_block2a7.PORTADATAIN6
data_a[6] => ram_block2a8.PORTADATAIN6
data_a[6] => ram_block2a9.PORTADATAIN6
data_a[6] => ram_block2a10.PORTADATAIN6
data_a[6] => ram_block2a11.PORTADATAIN6
data_a[6] => ram_block2a12.PORTADATAIN6
data_a[6] => ram_block2a13.PORTADATAIN6
data_a[6] => ram_block2a14.PORTADATAIN6
data_a[6] => ram_block2a15.PORTADATAIN6
data_a[6] => ram_block2a16.PORTADATAIN6
data_a[6] => ram_block2a17.PORTADATAIN6
data_a[6] => ram_block2a18.PORTADATAIN6
data_a[6] => ram_block2a19.PORTADATAIN6
data_a[6] => ram_block2a20.PORTADATAIN6
data_a[6] => ram_block2a21.PORTADATAIN6
data_a[6] => ram_block2a22.PORTADATAIN6
data_a[6] => ram_block2a23.PORTADATAIN6
data_a[6] => ram_block2a24.PORTADATAIN6
data_a[6] => ram_block2a25.PORTADATAIN6
data_a[6] => ram_block2a26.PORTADATAIN6
data_a[6] => ram_block2a27.PORTADATAIN6
data_a[6] => ram_block2a28.PORTADATAIN6
data_a[6] => ram_block2a29.PORTADATAIN6
data_a[6] => ram_block2a30.PORTADATAIN6
data_a[6] => ram_block2a31.PORTADATAIN6
data_a[6] => ram_block2a32.PORTADATAIN6
data_a[6] => ram_block2a33.PORTADATAIN6
data_a[6] => ram_block2a34.PORTADATAIN6
data_a[6] => ram_block2a35.PORTADATAIN6
data_a[6] => ram_block2a36.PORTADATAIN6
data_a[6] => ram_block2a37.PORTADATAIN6
data_a[6] => ram_block2a38.PORTADATAIN6
data_a[6] => ram_block2a39.PORTADATAIN6
data_a[6] => ram_block2a40.PORTADATAIN6
data_a[6] => ram_block2a41.PORTADATAIN6
data_a[6] => ram_block2a42.PORTADATAIN6
data_a[6] => ram_block2a43.PORTADATAIN6
data_a[6] => ram_block2a44.PORTADATAIN6
data_a[6] => ram_block2a45.PORTADATAIN6
data_a[6] => ram_block2a46.PORTADATAIN6
data_a[6] => ram_block2a47.PORTADATAIN6
data_a[6] => ram_block2a48.PORTADATAIN6
data_a[6] => ram_block2a49.PORTADATAIN6
data_a[6] => ram_block2a50.PORTADATAIN6
data_a[6] => ram_block2a51.PORTADATAIN6
data_a[6] => ram_block2a52.PORTADATAIN6
data_a[6] => ram_block2a53.PORTADATAIN6
data_a[6] => ram_block2a54.PORTADATAIN6
data_a[6] => ram_block2a55.PORTADATAIN6
data_a[6] => ram_block2a56.PORTADATAIN6
data_a[6] => ram_block2a57.PORTADATAIN6
data_a[6] => ram_block2a58.PORTADATAIN6
data_a[6] => ram_block2a59.PORTADATAIN6
data_a[6] => ram_block2a60.PORTADATAIN6
data_a[6] => ram_block2a61.PORTADATAIN6
data_a[6] => ram_block2a62.PORTADATAIN6
data_a[6] => ram_block2a63.PORTADATAIN6
data_a[6] => ram_block2a64.PORTADATAIN6
data_a[6] => ram_block2a65.PORTADATAIN6
data_a[6] => ram_block2a66.PORTADATAIN6
data_a[6] => ram_block2a67.PORTADATAIN6
data_a[6] => ram_block2a68.PORTADATAIN6
data_a[6] => ram_block2a69.PORTADATAIN6
data_a[6] => ram_block2a70.PORTADATAIN6
data_a[6] => ram_block2a71.PORTADATAIN6
data_a[6] => ram_block2a72.PORTADATAIN6
data_a[6] => ram_block2a73.PORTADATAIN6
data_a[6] => ram_block2a74.PORTADATAIN6
data_a[7] => ram_block2a0.PORTADATAIN7
data_a[7] => ram_block2a1.PORTADATAIN7
data_a[7] => ram_block2a2.PORTADATAIN7
data_a[7] => ram_block2a3.PORTADATAIN7
data_a[7] => ram_block2a4.PORTADATAIN7
data_a[7] => ram_block2a5.PORTADATAIN7
data_a[7] => ram_block2a6.PORTADATAIN7
data_a[7] => ram_block2a7.PORTADATAIN7
data_a[7] => ram_block2a8.PORTADATAIN7
data_a[7] => ram_block2a9.PORTADATAIN7
data_a[7] => ram_block2a10.PORTADATAIN7
data_a[7] => ram_block2a11.PORTADATAIN7
data_a[7] => ram_block2a12.PORTADATAIN7
data_a[7] => ram_block2a13.PORTADATAIN7
data_a[7] => ram_block2a14.PORTADATAIN7
data_a[7] => ram_block2a15.PORTADATAIN7
data_a[7] => ram_block2a16.PORTADATAIN7
data_a[7] => ram_block2a17.PORTADATAIN7
data_a[7] => ram_block2a18.PORTADATAIN7
data_a[7] => ram_block2a19.PORTADATAIN7
data_a[7] => ram_block2a20.PORTADATAIN7
data_a[7] => ram_block2a21.PORTADATAIN7
data_a[7] => ram_block2a22.PORTADATAIN7
data_a[7] => ram_block2a23.PORTADATAIN7
data_a[7] => ram_block2a24.PORTADATAIN7
data_a[7] => ram_block2a25.PORTADATAIN7
data_a[7] => ram_block2a26.PORTADATAIN7
data_a[7] => ram_block2a27.PORTADATAIN7
data_a[7] => ram_block2a28.PORTADATAIN7
data_a[7] => ram_block2a29.PORTADATAIN7
data_a[7] => ram_block2a30.PORTADATAIN7
data_a[7] => ram_block2a31.PORTADATAIN7
data_a[7] => ram_block2a32.PORTADATAIN7
data_a[7] => ram_block2a33.PORTADATAIN7
data_a[7] => ram_block2a34.PORTADATAIN7
data_a[7] => ram_block2a35.PORTADATAIN7
data_a[7] => ram_block2a36.PORTADATAIN7
data_a[7] => ram_block2a37.PORTADATAIN7
data_a[7] => ram_block2a38.PORTADATAIN7
data_a[7] => ram_block2a39.PORTADATAIN7
data_a[7] => ram_block2a40.PORTADATAIN7
data_a[7] => ram_block2a41.PORTADATAIN7
data_a[7] => ram_block2a42.PORTADATAIN7
data_a[7] => ram_block2a43.PORTADATAIN7
data_a[7] => ram_block2a44.PORTADATAIN7
data_a[7] => ram_block2a45.PORTADATAIN7
data_a[7] => ram_block2a46.PORTADATAIN7
data_a[7] => ram_block2a47.PORTADATAIN7
data_a[7] => ram_block2a48.PORTADATAIN7
data_a[7] => ram_block2a49.PORTADATAIN7
data_a[7] => ram_block2a50.PORTADATAIN7
data_a[7] => ram_block2a51.PORTADATAIN7
data_a[7] => ram_block2a52.PORTADATAIN7
data_a[7] => ram_block2a53.PORTADATAIN7
data_a[7] => ram_block2a54.PORTADATAIN7
data_a[7] => ram_block2a55.PORTADATAIN7
data_a[7] => ram_block2a56.PORTADATAIN7
data_a[7] => ram_block2a57.PORTADATAIN7
data_a[7] => ram_block2a58.PORTADATAIN7
data_a[7] => ram_block2a59.PORTADATAIN7
data_a[7] => ram_block2a60.PORTADATAIN7
data_a[7] => ram_block2a61.PORTADATAIN7
data_a[7] => ram_block2a62.PORTADATAIN7
data_a[7] => ram_block2a63.PORTADATAIN7
data_a[7] => ram_block2a64.PORTADATAIN7
data_a[7] => ram_block2a65.PORTADATAIN7
data_a[7] => ram_block2a66.PORTADATAIN7
data_a[7] => ram_block2a67.PORTADATAIN7
data_a[7] => ram_block2a68.PORTADATAIN7
data_a[7] => ram_block2a69.PORTADATAIN7
data_a[7] => ram_block2a70.PORTADATAIN7
data_a[7] => ram_block2a71.PORTADATAIN7
data_a[7] => ram_block2a72.PORTADATAIN7
data_a[7] => ram_block2a73.PORTADATAIN7
data_a[7] => ram_block2a74.PORTADATAIN7
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[0] => ram_block2a1.PORTBDATAIN
data_b[0] => ram_block2a2.PORTBDATAIN
data_b[0] => ram_block2a3.PORTBDATAIN
data_b[0] => ram_block2a4.PORTBDATAIN
data_b[0] => ram_block2a5.PORTBDATAIN
data_b[0] => ram_block2a6.PORTBDATAIN
data_b[0] => ram_block2a7.PORTBDATAIN
data_b[0] => ram_block2a8.PORTBDATAIN
data_b[0] => ram_block2a9.PORTBDATAIN
data_b[0] => ram_block2a10.PORTBDATAIN
data_b[0] => ram_block2a11.PORTBDATAIN
data_b[0] => ram_block2a12.PORTBDATAIN
data_b[0] => ram_block2a13.PORTBDATAIN
data_b[0] => ram_block2a14.PORTBDATAIN
data_b[0] => ram_block2a15.PORTBDATAIN
data_b[0] => ram_block2a16.PORTBDATAIN
data_b[0] => ram_block2a17.PORTBDATAIN
data_b[0] => ram_block2a18.PORTBDATAIN
data_b[0] => ram_block2a19.PORTBDATAIN
data_b[0] => ram_block2a20.PORTBDATAIN
data_b[0] => ram_block2a21.PORTBDATAIN
data_b[0] => ram_block2a22.PORTBDATAIN
data_b[0] => ram_block2a23.PORTBDATAIN
data_b[0] => ram_block2a24.PORTBDATAIN
data_b[0] => ram_block2a25.PORTBDATAIN
data_b[0] => ram_block2a26.PORTBDATAIN
data_b[0] => ram_block2a27.PORTBDATAIN
data_b[0] => ram_block2a28.PORTBDATAIN
data_b[0] => ram_block2a29.PORTBDATAIN
data_b[0] => ram_block2a30.PORTBDATAIN
data_b[0] => ram_block2a31.PORTBDATAIN
data_b[0] => ram_block2a32.PORTBDATAIN
data_b[0] => ram_block2a33.PORTBDATAIN
data_b[0] => ram_block2a34.PORTBDATAIN
data_b[0] => ram_block2a35.PORTBDATAIN
data_b[0] => ram_block2a36.PORTBDATAIN
data_b[0] => ram_block2a37.PORTBDATAIN
data_b[0] => ram_block2a38.PORTBDATAIN
data_b[0] => ram_block2a39.PORTBDATAIN
data_b[0] => ram_block2a40.PORTBDATAIN
data_b[0] => ram_block2a41.PORTBDATAIN
data_b[0] => ram_block2a42.PORTBDATAIN
data_b[0] => ram_block2a43.PORTBDATAIN
data_b[0] => ram_block2a44.PORTBDATAIN
data_b[0] => ram_block2a45.PORTBDATAIN
data_b[0] => ram_block2a46.PORTBDATAIN
data_b[0] => ram_block2a47.PORTBDATAIN
data_b[0] => ram_block2a48.PORTBDATAIN
data_b[0] => ram_block2a49.PORTBDATAIN
data_b[0] => ram_block2a50.PORTBDATAIN
data_b[0] => ram_block2a51.PORTBDATAIN
data_b[0] => ram_block2a52.PORTBDATAIN
data_b[0] => ram_block2a53.PORTBDATAIN
data_b[0] => ram_block2a54.PORTBDATAIN
data_b[0] => ram_block2a55.PORTBDATAIN
data_b[0] => ram_block2a56.PORTBDATAIN
data_b[0] => ram_block2a57.PORTBDATAIN
data_b[0] => ram_block2a58.PORTBDATAIN
data_b[0] => ram_block2a59.PORTBDATAIN
data_b[0] => ram_block2a60.PORTBDATAIN
data_b[0] => ram_block2a61.PORTBDATAIN
data_b[0] => ram_block2a62.PORTBDATAIN
data_b[0] => ram_block2a63.PORTBDATAIN
data_b[0] => ram_block2a64.PORTBDATAIN
data_b[0] => ram_block2a65.PORTBDATAIN
data_b[0] => ram_block2a66.PORTBDATAIN
data_b[0] => ram_block2a67.PORTBDATAIN
data_b[0] => ram_block2a68.PORTBDATAIN
data_b[0] => ram_block2a69.PORTBDATAIN
data_b[0] => ram_block2a70.PORTBDATAIN
data_b[0] => ram_block2a71.PORTBDATAIN
data_b[0] => ram_block2a72.PORTBDATAIN
data_b[0] => ram_block2a73.PORTBDATAIN
data_b[0] => ram_block2a74.PORTBDATAIN
q_a[0] <= mux_hkb:mux5.result[0]
q_a[1] <= mux_hkb:mux5.result[1]
q_a[2] <= mux_hkb:mux5.result[2]
q_a[3] <= mux_hkb:mux5.result[3]
q_a[4] <= mux_hkb:mux5.result[4]
q_a[5] <= mux_hkb:mux5.result[5]
q_a[6] <= mux_hkb:mux5.result[6]
q_a[7] <= mux_hkb:mux5.result[7]
q_b[0] <= mux_akb:mux6.result[0]
wren_a => decode_1qa:decode3.enable
wren_b => decode_1qa:decode4.enable


|DE2_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f6r1:auto_generated|altsyncram_p132:altsyncram1|decode_1qa:decode3
data[0] => w_anode4190w[1].IN1
data[0] => w_anode4210w[1].IN1
data[0] => w_anode4230w[1].IN1
data[0] => w_anode4250w[1].IN1
data[0] => w_anode4284w[1].IN1
data[0] => w_anode4304w[1].IN1
data[0] => w_anode4324w[1].IN1
data[0] => w_anode4344w[1].IN1
data[0] => w_anode4377w[1].IN1
data[0] => w_anode4397w[1].IN1
data[0] => w_anode4417w[1].IN1
data[0] => w_anode4437w[1].IN1
data[0] => w_anode4470w[1].IN1
data[0] => w_anode4490w[1].IN1
data[0] => w_anode4510w[1].IN1
data[0] => w_anode4530w[1].IN1
data[0] => w_anode4563w[1].IN1
data[0] => w_anode4583w[1].IN1
data[0] => w_anode4603w[1].IN1
data[0] => w_anode4623w[1].IN1
data[0] => w_anode4656w[1].IN1
data[0] => w_anode4676w[1].IN1
data[0] => w_anode4696w[1].IN1
data[0] => w_anode4716w[1].IN1
data[0] => w_anode4749w[1].IN1
data[0] => w_anode4769w[1].IN1
data[0] => w_anode4789w[1].IN1
data[0] => w_anode4809w[1].IN1
data[0] => w_anode4842w[1].IN1
data[0] => w_anode4862w[1].IN1
data[0] => w_anode4882w[1].IN1
data[0] => w_anode4902w[1].IN1
data[0] => w_anode4951w[1].IN1
data[0] => w_anode4971w[1].IN1
data[0] => w_anode4991w[1].IN1
data[0] => w_anode5011w[1].IN1
data[0] => w_anode5045w[1].IN1
data[0] => w_anode5065w[1].IN1
data[0] => w_anode5085w[1].IN1
data[0] => w_anode5105w[1].IN1
data[0] => w_anode5138w[1].IN1
data[0] => w_anode5158w[1].IN1
data[0] => w_anode5178w[1].IN1
data[0] => w_anode5198w[1].IN1
data[0] => w_anode5231w[1].IN1
data[0] => w_anode5251w[1].IN1
data[0] => w_anode5271w[1].IN1
data[0] => w_anode5291w[1].IN1
data[0] => w_anode5324w[1].IN1
data[0] => w_anode5344w[1].IN1
data[0] => w_anode5364w[1].IN1
data[0] => w_anode5384w[1].IN1
data[0] => w_anode5417w[1].IN1
data[0] => w_anode5437w[1].IN1
data[0] => w_anode5457w[1].IN1
data[0] => w_anode5477w[1].IN1
data[0] => w_anode5510w[1].IN1
data[0] => w_anode5530w[1].IN1
data[0] => w_anode5550w[1].IN1
data[0] => w_anode5570w[1].IN1
data[0] => w_anode5603w[1].IN1
data[0] => w_anode5623w[1].IN1
data[0] => w_anode5643w[1].IN1
data[0] => w_anode5663w[1].IN1
data[1] => w_anode4200w[2].IN1
data[1] => w_anode4210w[2].IN1
data[1] => w_anode4240w[2].IN1
data[1] => w_anode4250w[2].IN1
data[1] => w_anode4294w[2].IN1
data[1] => w_anode4304w[2].IN1
data[1] => w_anode4334w[2].IN1
data[1] => w_anode4344w[2].IN1
data[1] => w_anode4387w[2].IN1
data[1] => w_anode4397w[2].IN1
data[1] => w_anode4427w[2].IN1
data[1] => w_anode4437w[2].IN1
data[1] => w_anode4480w[2].IN1
data[1] => w_anode4490w[2].IN1
data[1] => w_anode4520w[2].IN1
data[1] => w_anode4530w[2].IN1
data[1] => w_anode4573w[2].IN1
data[1] => w_anode4583w[2].IN1
data[1] => w_anode4613w[2].IN1
data[1] => w_anode4623w[2].IN1
data[1] => w_anode4666w[2].IN1
data[1] => w_anode4676w[2].IN1
data[1] => w_anode4706w[2].IN1
data[1] => w_anode4716w[2].IN1
data[1] => w_anode4759w[2].IN1
data[1] => w_anode4769w[2].IN1
data[1] => w_anode4799w[2].IN1
data[1] => w_anode4809w[2].IN1
data[1] => w_anode4852w[2].IN1
data[1] => w_anode4862w[2].IN1
data[1] => w_anode4892w[2].IN1
data[1] => w_anode4902w[2].IN1
data[1] => w_anode4961w[2].IN1
data[1] => w_anode4971w[2].IN1
data[1] => w_anode5001w[2].IN1
data[1] => w_anode5011w[2].IN1
data[1] => w_anode5055w[2].IN1
data[1] => w_anode5065w[2].IN1
data[1] => w_anode5095w[2].IN1
data[1] => w_anode5105w[2].IN1
data[1] => w_anode5148w[2].IN1
data[1] => w_anode5158w[2].IN1
data[1] => w_anode5188w[2].IN1
data[1] => w_anode5198w[2].IN1
data[1] => w_anode5241w[2].IN1
data[1] => w_anode5251w[2].IN1
data[1] => w_anode5281w[2].IN1
data[1] => w_anode5291w[2].IN1
data[1] => w_anode5334w[2].IN1
data[1] => w_anode5344w[2].IN1
data[1] => w_anode5374w[2].IN1
data[1] => w_anode5384w[2].IN1
data[1] => w_anode5427w[2].IN1
data[1] => w_anode5437w[2].IN1
data[1] => w_anode5467w[2].IN1
data[1] => w_anode5477w[2].IN1
data[1] => w_anode5520w[2].IN1
data[1] => w_anode5530w[2].IN1
data[1] => w_anode5560w[2].IN1
data[1] => w_anode5570w[2].IN1
data[1] => w_anode5613w[2].IN1
data[1] => w_anode5623w[2].IN1
data[1] => w_anode5653w[2].IN1
data[1] => w_anode5663w[2].IN1
data[2] => w_anode4220w[3].IN1
data[2] => w_anode4230w[3].IN1
data[2] => w_anode4240w[3].IN1
data[2] => w_anode4250w[3].IN1
data[2] => w_anode4314w[3].IN1
data[2] => w_anode4324w[3].IN1
data[2] => w_anode4334w[3].IN1
data[2] => w_anode4344w[3].IN1
data[2] => w_anode4407w[3].IN1
data[2] => w_anode4417w[3].IN1
data[2] => w_anode4427w[3].IN1
data[2] => w_anode4437w[3].IN1
data[2] => w_anode4500w[3].IN1
data[2] => w_anode4510w[3].IN1
data[2] => w_anode4520w[3].IN1
data[2] => w_anode4530w[3].IN1
data[2] => w_anode4593w[3].IN1
data[2] => w_anode4603w[3].IN1
data[2] => w_anode4613w[3].IN1
data[2] => w_anode4623w[3].IN1
data[2] => w_anode4686w[3].IN1
data[2] => w_anode4696w[3].IN1
data[2] => w_anode4706w[3].IN1
data[2] => w_anode4716w[3].IN1
data[2] => w_anode4779w[3].IN1
data[2] => w_anode4789w[3].IN1
data[2] => w_anode4799w[3].IN1
data[2] => w_anode4809w[3].IN1
data[2] => w_anode4872w[3].IN1
data[2] => w_anode4882w[3].IN1
data[2] => w_anode4892w[3].IN1
data[2] => w_anode4902w[3].IN1
data[2] => w_anode4981w[3].IN1
data[2] => w_anode4991w[3].IN1
data[2] => w_anode5001w[3].IN1
data[2] => w_anode5011w[3].IN1
data[2] => w_anode5075w[3].IN1
data[2] => w_anode5085w[3].IN1
data[2] => w_anode5095w[3].IN1
data[2] => w_anode5105w[3].IN1
data[2] => w_anode5168w[3].IN1
data[2] => w_anode5178w[3].IN1
data[2] => w_anode5188w[3].IN1
data[2] => w_anode5198w[3].IN1
data[2] => w_anode5261w[3].IN1
data[2] => w_anode5271w[3].IN1
data[2] => w_anode5281w[3].IN1
data[2] => w_anode5291w[3].IN1
data[2] => w_anode5354w[3].IN1
data[2] => w_anode5364w[3].IN1
data[2] => w_anode5374w[3].IN1
data[2] => w_anode5384w[3].IN1
data[2] => w_anode5447w[3].IN1
data[2] => w_anode5457w[3].IN1
data[2] => w_anode5467w[3].IN1
data[2] => w_anode5477w[3].IN1
data[2] => w_anode5540w[3].IN1
data[2] => w_anode5550w[3].IN1
data[2] => w_anode5560w[3].IN1
data[2] => w_anode5570w[3].IN1
data[2] => w_anode5633w[3].IN1
data[2] => w_anode5643w[3].IN1
data[2] => w_anode5653w[3].IN1
data[2] => w_anode5663w[3].IN1
data[3] => w_anode4262w[1].IN1
data[3] => w_anode4448w[1].IN1
data[3] => w_anode4634w[1].IN1
data[3] => w_anode4820w[1].IN1
data[3] => w_anode5023w[1].IN1
data[3] => w_anode5209w[1].IN1
data[3] => w_anode5395w[1].IN1
data[3] => w_anode5581w[1].IN1
data[4] => w_anode4355w[2].IN1
data[4] => w_anode4448w[2].IN1
data[4] => w_anode4727w[2].IN1
data[4] => w_anode4820w[2].IN1
data[4] => w_anode5116w[2].IN1
data[4] => w_anode5209w[2].IN1
data[4] => w_anode5488w[2].IN1
data[4] => w_anode5581w[2].IN1
data[5] => w_anode4541w[3].IN1
data[5] => w_anode4634w[3].IN1
data[5] => w_anode4727w[3].IN1
data[5] => w_anode4820w[3].IN1
data[5] => w_anode5302w[3].IN1
data[5] => w_anode5395w[3].IN1
data[5] => w_anode5488w[3].IN1
data[5] => w_anode5581w[3].IN1
data[6] => w_anode4915w[1].IN1
enable => w_anode4145w[1].IN0
enable => w_anode4915w[1].IN0
eq[0] <= w_anode4173w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode4190w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode4200w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode4210w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode4220w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode4230w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode4240w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode4250w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode4273w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode4284w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode4294w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode4304w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode4314w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode4324w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode4334w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode4344w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode4366w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode4377w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode4387w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode4397w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode4407w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode4417w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode4427w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode4437w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode4459w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode4470w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode4480w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode4490w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode4500w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode4510w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode4520w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode4530w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode4552w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode4563w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode4573w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode4583w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode4593w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode4603w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode4613w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode4623w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode4645w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode4656w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode4666w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode4676w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode4686w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode4696w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode4706w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode4716w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode4738w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode4749w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode4759w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode4769w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode4779w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode4789w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode4799w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode4809w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode4831w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode4842w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode4852w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode4862w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode4872w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode4882w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode4892w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode4902w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[64] <= w_anode4934w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[65] <= w_anode4951w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[66] <= w_anode4961w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[67] <= w_anode4971w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[68] <= w_anode4981w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[69] <= w_anode4991w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[70] <= w_anode5001w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[71] <= w_anode5011w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[72] <= w_anode5034w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[73] <= w_anode5045w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[74] <= w_anode5055w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE2_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f6r1:auto_generated|altsyncram_p132:altsyncram1|decode_1qa:decode4
data[0] => w_anode4190w[1].IN1
data[0] => w_anode4210w[1].IN1
data[0] => w_anode4230w[1].IN1
data[0] => w_anode4250w[1].IN1
data[0] => w_anode4284w[1].IN1
data[0] => w_anode4304w[1].IN1
data[0] => w_anode4324w[1].IN1
data[0] => w_anode4344w[1].IN1
data[0] => w_anode4377w[1].IN1
data[0] => w_anode4397w[1].IN1
data[0] => w_anode4417w[1].IN1
data[0] => w_anode4437w[1].IN1
data[0] => w_anode4470w[1].IN1
data[0] => w_anode4490w[1].IN1
data[0] => w_anode4510w[1].IN1
data[0] => w_anode4530w[1].IN1
data[0] => w_anode4563w[1].IN1
data[0] => w_anode4583w[1].IN1
data[0] => w_anode4603w[1].IN1
data[0] => w_anode4623w[1].IN1
data[0] => w_anode4656w[1].IN1
data[0] => w_anode4676w[1].IN1
data[0] => w_anode4696w[1].IN1
data[0] => w_anode4716w[1].IN1
data[0] => w_anode4749w[1].IN1
data[0] => w_anode4769w[1].IN1
data[0] => w_anode4789w[1].IN1
data[0] => w_anode4809w[1].IN1
data[0] => w_anode4842w[1].IN1
data[0] => w_anode4862w[1].IN1
data[0] => w_anode4882w[1].IN1
data[0] => w_anode4902w[1].IN1
data[0] => w_anode4951w[1].IN1
data[0] => w_anode4971w[1].IN1
data[0] => w_anode4991w[1].IN1
data[0] => w_anode5011w[1].IN1
data[0] => w_anode5045w[1].IN1
data[0] => w_anode5065w[1].IN1
data[0] => w_anode5085w[1].IN1
data[0] => w_anode5105w[1].IN1
data[0] => w_anode5138w[1].IN1
data[0] => w_anode5158w[1].IN1
data[0] => w_anode5178w[1].IN1
data[0] => w_anode5198w[1].IN1
data[0] => w_anode5231w[1].IN1
data[0] => w_anode5251w[1].IN1
data[0] => w_anode5271w[1].IN1
data[0] => w_anode5291w[1].IN1
data[0] => w_anode5324w[1].IN1
data[0] => w_anode5344w[1].IN1
data[0] => w_anode5364w[1].IN1
data[0] => w_anode5384w[1].IN1
data[0] => w_anode5417w[1].IN1
data[0] => w_anode5437w[1].IN1
data[0] => w_anode5457w[1].IN1
data[0] => w_anode5477w[1].IN1
data[0] => w_anode5510w[1].IN1
data[0] => w_anode5530w[1].IN1
data[0] => w_anode5550w[1].IN1
data[0] => w_anode5570w[1].IN1
data[0] => w_anode5603w[1].IN1
data[0] => w_anode5623w[1].IN1
data[0] => w_anode5643w[1].IN1
data[0] => w_anode5663w[1].IN1
data[1] => w_anode4200w[2].IN1
data[1] => w_anode4210w[2].IN1
data[1] => w_anode4240w[2].IN1
data[1] => w_anode4250w[2].IN1
data[1] => w_anode4294w[2].IN1
data[1] => w_anode4304w[2].IN1
data[1] => w_anode4334w[2].IN1
data[1] => w_anode4344w[2].IN1
data[1] => w_anode4387w[2].IN1
data[1] => w_anode4397w[2].IN1
data[1] => w_anode4427w[2].IN1
data[1] => w_anode4437w[2].IN1
data[1] => w_anode4480w[2].IN1
data[1] => w_anode4490w[2].IN1
data[1] => w_anode4520w[2].IN1
data[1] => w_anode4530w[2].IN1
data[1] => w_anode4573w[2].IN1
data[1] => w_anode4583w[2].IN1
data[1] => w_anode4613w[2].IN1
data[1] => w_anode4623w[2].IN1
data[1] => w_anode4666w[2].IN1
data[1] => w_anode4676w[2].IN1
data[1] => w_anode4706w[2].IN1
data[1] => w_anode4716w[2].IN1
data[1] => w_anode4759w[2].IN1
data[1] => w_anode4769w[2].IN1
data[1] => w_anode4799w[2].IN1
data[1] => w_anode4809w[2].IN1
data[1] => w_anode4852w[2].IN1
data[1] => w_anode4862w[2].IN1
data[1] => w_anode4892w[2].IN1
data[1] => w_anode4902w[2].IN1
data[1] => w_anode4961w[2].IN1
data[1] => w_anode4971w[2].IN1
data[1] => w_anode5001w[2].IN1
data[1] => w_anode5011w[2].IN1
data[1] => w_anode5055w[2].IN1
data[1] => w_anode5065w[2].IN1
data[1] => w_anode5095w[2].IN1
data[1] => w_anode5105w[2].IN1
data[1] => w_anode5148w[2].IN1
data[1] => w_anode5158w[2].IN1
data[1] => w_anode5188w[2].IN1
data[1] => w_anode5198w[2].IN1
data[1] => w_anode5241w[2].IN1
data[1] => w_anode5251w[2].IN1
data[1] => w_anode5281w[2].IN1
data[1] => w_anode5291w[2].IN1
data[1] => w_anode5334w[2].IN1
data[1] => w_anode5344w[2].IN1
data[1] => w_anode5374w[2].IN1
data[1] => w_anode5384w[2].IN1
data[1] => w_anode5427w[2].IN1
data[1] => w_anode5437w[2].IN1
data[1] => w_anode5467w[2].IN1
data[1] => w_anode5477w[2].IN1
data[1] => w_anode5520w[2].IN1
data[1] => w_anode5530w[2].IN1
data[1] => w_anode5560w[2].IN1
data[1] => w_anode5570w[2].IN1
data[1] => w_anode5613w[2].IN1
data[1] => w_anode5623w[2].IN1
data[1] => w_anode5653w[2].IN1
data[1] => w_anode5663w[2].IN1
data[2] => w_anode4220w[3].IN1
data[2] => w_anode4230w[3].IN1
data[2] => w_anode4240w[3].IN1
data[2] => w_anode4250w[3].IN1
data[2] => w_anode4314w[3].IN1
data[2] => w_anode4324w[3].IN1
data[2] => w_anode4334w[3].IN1
data[2] => w_anode4344w[3].IN1
data[2] => w_anode4407w[3].IN1
data[2] => w_anode4417w[3].IN1
data[2] => w_anode4427w[3].IN1
data[2] => w_anode4437w[3].IN1
data[2] => w_anode4500w[3].IN1
data[2] => w_anode4510w[3].IN1
data[2] => w_anode4520w[3].IN1
data[2] => w_anode4530w[3].IN1
data[2] => w_anode4593w[3].IN1
data[2] => w_anode4603w[3].IN1
data[2] => w_anode4613w[3].IN1
data[2] => w_anode4623w[3].IN1
data[2] => w_anode4686w[3].IN1
data[2] => w_anode4696w[3].IN1
data[2] => w_anode4706w[3].IN1
data[2] => w_anode4716w[3].IN1
data[2] => w_anode4779w[3].IN1
data[2] => w_anode4789w[3].IN1
data[2] => w_anode4799w[3].IN1
data[2] => w_anode4809w[3].IN1
data[2] => w_anode4872w[3].IN1
data[2] => w_anode4882w[3].IN1
data[2] => w_anode4892w[3].IN1
data[2] => w_anode4902w[3].IN1
data[2] => w_anode4981w[3].IN1
data[2] => w_anode4991w[3].IN1
data[2] => w_anode5001w[3].IN1
data[2] => w_anode5011w[3].IN1
data[2] => w_anode5075w[3].IN1
data[2] => w_anode5085w[3].IN1
data[2] => w_anode5095w[3].IN1
data[2] => w_anode5105w[3].IN1
data[2] => w_anode5168w[3].IN1
data[2] => w_anode5178w[3].IN1
data[2] => w_anode5188w[3].IN1
data[2] => w_anode5198w[3].IN1
data[2] => w_anode5261w[3].IN1
data[2] => w_anode5271w[3].IN1
data[2] => w_anode5281w[3].IN1
data[2] => w_anode5291w[3].IN1
data[2] => w_anode5354w[3].IN1
data[2] => w_anode5364w[3].IN1
data[2] => w_anode5374w[3].IN1
data[2] => w_anode5384w[3].IN1
data[2] => w_anode5447w[3].IN1
data[2] => w_anode5457w[3].IN1
data[2] => w_anode5467w[3].IN1
data[2] => w_anode5477w[3].IN1
data[2] => w_anode5540w[3].IN1
data[2] => w_anode5550w[3].IN1
data[2] => w_anode5560w[3].IN1
data[2] => w_anode5570w[3].IN1
data[2] => w_anode5633w[3].IN1
data[2] => w_anode5643w[3].IN1
data[2] => w_anode5653w[3].IN1
data[2] => w_anode5663w[3].IN1
data[3] => w_anode4262w[1].IN1
data[3] => w_anode4448w[1].IN1
data[3] => w_anode4634w[1].IN1
data[3] => w_anode4820w[1].IN1
data[3] => w_anode5023w[1].IN1
data[3] => w_anode5209w[1].IN1
data[3] => w_anode5395w[1].IN1
data[3] => w_anode5581w[1].IN1
data[4] => w_anode4355w[2].IN1
data[4] => w_anode4448w[2].IN1
data[4] => w_anode4727w[2].IN1
data[4] => w_anode4820w[2].IN1
data[4] => w_anode5116w[2].IN1
data[4] => w_anode5209w[2].IN1
data[4] => w_anode5488w[2].IN1
data[4] => w_anode5581w[2].IN1
data[5] => w_anode4541w[3].IN1
data[5] => w_anode4634w[3].IN1
data[5] => w_anode4727w[3].IN1
data[5] => w_anode4820w[3].IN1
data[5] => w_anode5302w[3].IN1
data[5] => w_anode5395w[3].IN1
data[5] => w_anode5488w[3].IN1
data[5] => w_anode5581w[3].IN1
data[6] => w_anode4915w[1].IN1
enable => w_anode4145w[1].IN0
enable => w_anode4915w[1].IN0
eq[0] <= w_anode4173w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode4190w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode4200w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode4210w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode4220w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode4230w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode4240w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode4250w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode4273w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode4284w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode4294w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode4304w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode4314w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode4324w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode4334w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode4344w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode4366w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode4377w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode4387w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode4397w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode4407w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode4417w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode4427w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode4437w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode4459w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode4470w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode4480w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode4490w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode4500w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode4510w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode4520w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode4530w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode4552w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode4563w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode4573w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode4583w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode4593w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode4603w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode4613w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode4623w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode4645w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode4656w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode4666w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode4676w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode4686w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode4696w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode4706w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode4716w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode4738w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode4749w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode4759w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode4769w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode4779w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode4789w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode4799w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode4809w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode4831w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode4842w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode4852w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode4862w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode4872w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode4882w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode4892w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode4902w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[64] <= w_anode4934w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[65] <= w_anode4951w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[66] <= w_anode4961w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[67] <= w_anode4971w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[68] <= w_anode4981w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[69] <= w_anode4991w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[70] <= w_anode5001w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[71] <= w_anode5011w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[72] <= w_anode5034w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[73] <= w_anode5045w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[74] <= w_anode5055w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE2_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f6r1:auto_generated|altsyncram_p132:altsyncram1|decode_1qa:decode_a
data[0] => w_anode4190w[1].IN1
data[0] => w_anode4210w[1].IN1
data[0] => w_anode4230w[1].IN1
data[0] => w_anode4250w[1].IN1
data[0] => w_anode4284w[1].IN1
data[0] => w_anode4304w[1].IN1
data[0] => w_anode4324w[1].IN1
data[0] => w_anode4344w[1].IN1
data[0] => w_anode4377w[1].IN1
data[0] => w_anode4397w[1].IN1
data[0] => w_anode4417w[1].IN1
data[0] => w_anode4437w[1].IN1
data[0] => w_anode4470w[1].IN1
data[0] => w_anode4490w[1].IN1
data[0] => w_anode4510w[1].IN1
data[0] => w_anode4530w[1].IN1
data[0] => w_anode4563w[1].IN1
data[0] => w_anode4583w[1].IN1
data[0] => w_anode4603w[1].IN1
data[0] => w_anode4623w[1].IN1
data[0] => w_anode4656w[1].IN1
data[0] => w_anode4676w[1].IN1
data[0] => w_anode4696w[1].IN1
data[0] => w_anode4716w[1].IN1
data[0] => w_anode4749w[1].IN1
data[0] => w_anode4769w[1].IN1
data[0] => w_anode4789w[1].IN1
data[0] => w_anode4809w[1].IN1
data[0] => w_anode4842w[1].IN1
data[0] => w_anode4862w[1].IN1
data[0] => w_anode4882w[1].IN1
data[0] => w_anode4902w[1].IN1
data[0] => w_anode4951w[1].IN1
data[0] => w_anode4971w[1].IN1
data[0] => w_anode4991w[1].IN1
data[0] => w_anode5011w[1].IN1
data[0] => w_anode5045w[1].IN1
data[0] => w_anode5065w[1].IN1
data[0] => w_anode5085w[1].IN1
data[0] => w_anode5105w[1].IN1
data[0] => w_anode5138w[1].IN1
data[0] => w_anode5158w[1].IN1
data[0] => w_anode5178w[1].IN1
data[0] => w_anode5198w[1].IN1
data[0] => w_anode5231w[1].IN1
data[0] => w_anode5251w[1].IN1
data[0] => w_anode5271w[1].IN1
data[0] => w_anode5291w[1].IN1
data[0] => w_anode5324w[1].IN1
data[0] => w_anode5344w[1].IN1
data[0] => w_anode5364w[1].IN1
data[0] => w_anode5384w[1].IN1
data[0] => w_anode5417w[1].IN1
data[0] => w_anode5437w[1].IN1
data[0] => w_anode5457w[1].IN1
data[0] => w_anode5477w[1].IN1
data[0] => w_anode5510w[1].IN1
data[0] => w_anode5530w[1].IN1
data[0] => w_anode5550w[1].IN1
data[0] => w_anode5570w[1].IN1
data[0] => w_anode5603w[1].IN1
data[0] => w_anode5623w[1].IN1
data[0] => w_anode5643w[1].IN1
data[0] => w_anode5663w[1].IN1
data[1] => w_anode4200w[2].IN1
data[1] => w_anode4210w[2].IN1
data[1] => w_anode4240w[2].IN1
data[1] => w_anode4250w[2].IN1
data[1] => w_anode4294w[2].IN1
data[1] => w_anode4304w[2].IN1
data[1] => w_anode4334w[2].IN1
data[1] => w_anode4344w[2].IN1
data[1] => w_anode4387w[2].IN1
data[1] => w_anode4397w[2].IN1
data[1] => w_anode4427w[2].IN1
data[1] => w_anode4437w[2].IN1
data[1] => w_anode4480w[2].IN1
data[1] => w_anode4490w[2].IN1
data[1] => w_anode4520w[2].IN1
data[1] => w_anode4530w[2].IN1
data[1] => w_anode4573w[2].IN1
data[1] => w_anode4583w[2].IN1
data[1] => w_anode4613w[2].IN1
data[1] => w_anode4623w[2].IN1
data[1] => w_anode4666w[2].IN1
data[1] => w_anode4676w[2].IN1
data[1] => w_anode4706w[2].IN1
data[1] => w_anode4716w[2].IN1
data[1] => w_anode4759w[2].IN1
data[1] => w_anode4769w[2].IN1
data[1] => w_anode4799w[2].IN1
data[1] => w_anode4809w[2].IN1
data[1] => w_anode4852w[2].IN1
data[1] => w_anode4862w[2].IN1
data[1] => w_anode4892w[2].IN1
data[1] => w_anode4902w[2].IN1
data[1] => w_anode4961w[2].IN1
data[1] => w_anode4971w[2].IN1
data[1] => w_anode5001w[2].IN1
data[1] => w_anode5011w[2].IN1
data[1] => w_anode5055w[2].IN1
data[1] => w_anode5065w[2].IN1
data[1] => w_anode5095w[2].IN1
data[1] => w_anode5105w[2].IN1
data[1] => w_anode5148w[2].IN1
data[1] => w_anode5158w[2].IN1
data[1] => w_anode5188w[2].IN1
data[1] => w_anode5198w[2].IN1
data[1] => w_anode5241w[2].IN1
data[1] => w_anode5251w[2].IN1
data[1] => w_anode5281w[2].IN1
data[1] => w_anode5291w[2].IN1
data[1] => w_anode5334w[2].IN1
data[1] => w_anode5344w[2].IN1
data[1] => w_anode5374w[2].IN1
data[1] => w_anode5384w[2].IN1
data[1] => w_anode5427w[2].IN1
data[1] => w_anode5437w[2].IN1
data[1] => w_anode5467w[2].IN1
data[1] => w_anode5477w[2].IN1
data[1] => w_anode5520w[2].IN1
data[1] => w_anode5530w[2].IN1
data[1] => w_anode5560w[2].IN1
data[1] => w_anode5570w[2].IN1
data[1] => w_anode5613w[2].IN1
data[1] => w_anode5623w[2].IN1
data[1] => w_anode5653w[2].IN1
data[1] => w_anode5663w[2].IN1
data[2] => w_anode4220w[3].IN1
data[2] => w_anode4230w[3].IN1
data[2] => w_anode4240w[3].IN1
data[2] => w_anode4250w[3].IN1
data[2] => w_anode4314w[3].IN1
data[2] => w_anode4324w[3].IN1
data[2] => w_anode4334w[3].IN1
data[2] => w_anode4344w[3].IN1
data[2] => w_anode4407w[3].IN1
data[2] => w_anode4417w[3].IN1
data[2] => w_anode4427w[3].IN1
data[2] => w_anode4437w[3].IN1
data[2] => w_anode4500w[3].IN1
data[2] => w_anode4510w[3].IN1
data[2] => w_anode4520w[3].IN1
data[2] => w_anode4530w[3].IN1
data[2] => w_anode4593w[3].IN1
data[2] => w_anode4603w[3].IN1
data[2] => w_anode4613w[3].IN1
data[2] => w_anode4623w[3].IN1
data[2] => w_anode4686w[3].IN1
data[2] => w_anode4696w[3].IN1
data[2] => w_anode4706w[3].IN1
data[2] => w_anode4716w[3].IN1
data[2] => w_anode4779w[3].IN1
data[2] => w_anode4789w[3].IN1
data[2] => w_anode4799w[3].IN1
data[2] => w_anode4809w[3].IN1
data[2] => w_anode4872w[3].IN1
data[2] => w_anode4882w[3].IN1
data[2] => w_anode4892w[3].IN1
data[2] => w_anode4902w[3].IN1
data[2] => w_anode4981w[3].IN1
data[2] => w_anode4991w[3].IN1
data[2] => w_anode5001w[3].IN1
data[2] => w_anode5011w[3].IN1
data[2] => w_anode5075w[3].IN1
data[2] => w_anode5085w[3].IN1
data[2] => w_anode5095w[3].IN1
data[2] => w_anode5105w[3].IN1
data[2] => w_anode5168w[3].IN1
data[2] => w_anode5178w[3].IN1
data[2] => w_anode5188w[3].IN1
data[2] => w_anode5198w[3].IN1
data[2] => w_anode5261w[3].IN1
data[2] => w_anode5271w[3].IN1
data[2] => w_anode5281w[3].IN1
data[2] => w_anode5291w[3].IN1
data[2] => w_anode5354w[3].IN1
data[2] => w_anode5364w[3].IN1
data[2] => w_anode5374w[3].IN1
data[2] => w_anode5384w[3].IN1
data[2] => w_anode5447w[3].IN1
data[2] => w_anode5457w[3].IN1
data[2] => w_anode5467w[3].IN1
data[2] => w_anode5477w[3].IN1
data[2] => w_anode5540w[3].IN1
data[2] => w_anode5550w[3].IN1
data[2] => w_anode5560w[3].IN1
data[2] => w_anode5570w[3].IN1
data[2] => w_anode5633w[3].IN1
data[2] => w_anode5643w[3].IN1
data[2] => w_anode5653w[3].IN1
data[2] => w_anode5663w[3].IN1
data[3] => w_anode4262w[1].IN1
data[3] => w_anode4448w[1].IN1
data[3] => w_anode4634w[1].IN1
data[3] => w_anode4820w[1].IN1
data[3] => w_anode5023w[1].IN1
data[3] => w_anode5209w[1].IN1
data[3] => w_anode5395w[1].IN1
data[3] => w_anode5581w[1].IN1
data[4] => w_anode4355w[2].IN1
data[4] => w_anode4448w[2].IN1
data[4] => w_anode4727w[2].IN1
data[4] => w_anode4820w[2].IN1
data[4] => w_anode5116w[2].IN1
data[4] => w_anode5209w[2].IN1
data[4] => w_anode5488w[2].IN1
data[4] => w_anode5581w[2].IN1
data[5] => w_anode4541w[3].IN1
data[5] => w_anode4634w[3].IN1
data[5] => w_anode4727w[3].IN1
data[5] => w_anode4820w[3].IN1
data[5] => w_anode5302w[3].IN1
data[5] => w_anode5395w[3].IN1
data[5] => w_anode5488w[3].IN1
data[5] => w_anode5581w[3].IN1
data[6] => w_anode4915w[1].IN1
enable => w_anode4145w[1].IN0
enable => w_anode4915w[1].IN0
eq[0] <= w_anode4173w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode4190w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode4200w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode4210w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode4220w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode4230w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode4240w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode4250w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode4273w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode4284w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode4294w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode4304w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode4314w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode4324w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode4334w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode4344w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode4366w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode4377w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode4387w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode4397w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode4407w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode4417w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode4427w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode4437w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode4459w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode4470w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode4480w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode4490w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode4500w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode4510w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode4520w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode4530w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode4552w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode4563w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode4573w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode4583w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode4593w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode4603w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode4613w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode4623w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode4645w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode4656w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode4666w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode4676w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode4686w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode4696w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode4706w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode4716w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode4738w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode4749w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode4759w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode4769w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode4779w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode4789w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode4799w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode4809w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode4831w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode4842w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode4852w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode4862w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode4872w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode4882w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode4892w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode4902w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[64] <= w_anode4934w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[65] <= w_anode4951w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[66] <= w_anode4961w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[67] <= w_anode4971w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[68] <= w_anode4981w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[69] <= w_anode4991w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[70] <= w_anode5001w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[71] <= w_anode5011w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[72] <= w_anode5034w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[73] <= w_anode5045w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[74] <= w_anode5055w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE2_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f6r1:auto_generated|altsyncram_p132:altsyncram1|decode_1qa:decode_b
data[0] => w_anode4190w[1].IN1
data[0] => w_anode4210w[1].IN1
data[0] => w_anode4230w[1].IN1
data[0] => w_anode4250w[1].IN1
data[0] => w_anode4284w[1].IN1
data[0] => w_anode4304w[1].IN1
data[0] => w_anode4324w[1].IN1
data[0] => w_anode4344w[1].IN1
data[0] => w_anode4377w[1].IN1
data[0] => w_anode4397w[1].IN1
data[0] => w_anode4417w[1].IN1
data[0] => w_anode4437w[1].IN1
data[0] => w_anode4470w[1].IN1
data[0] => w_anode4490w[1].IN1
data[0] => w_anode4510w[1].IN1
data[0] => w_anode4530w[1].IN1
data[0] => w_anode4563w[1].IN1
data[0] => w_anode4583w[1].IN1
data[0] => w_anode4603w[1].IN1
data[0] => w_anode4623w[1].IN1
data[0] => w_anode4656w[1].IN1
data[0] => w_anode4676w[1].IN1
data[0] => w_anode4696w[1].IN1
data[0] => w_anode4716w[1].IN1
data[0] => w_anode4749w[1].IN1
data[0] => w_anode4769w[1].IN1
data[0] => w_anode4789w[1].IN1
data[0] => w_anode4809w[1].IN1
data[0] => w_anode4842w[1].IN1
data[0] => w_anode4862w[1].IN1
data[0] => w_anode4882w[1].IN1
data[0] => w_anode4902w[1].IN1
data[0] => w_anode4951w[1].IN1
data[0] => w_anode4971w[1].IN1
data[0] => w_anode4991w[1].IN1
data[0] => w_anode5011w[1].IN1
data[0] => w_anode5045w[1].IN1
data[0] => w_anode5065w[1].IN1
data[0] => w_anode5085w[1].IN1
data[0] => w_anode5105w[1].IN1
data[0] => w_anode5138w[1].IN1
data[0] => w_anode5158w[1].IN1
data[0] => w_anode5178w[1].IN1
data[0] => w_anode5198w[1].IN1
data[0] => w_anode5231w[1].IN1
data[0] => w_anode5251w[1].IN1
data[0] => w_anode5271w[1].IN1
data[0] => w_anode5291w[1].IN1
data[0] => w_anode5324w[1].IN1
data[0] => w_anode5344w[1].IN1
data[0] => w_anode5364w[1].IN1
data[0] => w_anode5384w[1].IN1
data[0] => w_anode5417w[1].IN1
data[0] => w_anode5437w[1].IN1
data[0] => w_anode5457w[1].IN1
data[0] => w_anode5477w[1].IN1
data[0] => w_anode5510w[1].IN1
data[0] => w_anode5530w[1].IN1
data[0] => w_anode5550w[1].IN1
data[0] => w_anode5570w[1].IN1
data[0] => w_anode5603w[1].IN1
data[0] => w_anode5623w[1].IN1
data[0] => w_anode5643w[1].IN1
data[0] => w_anode5663w[1].IN1
data[1] => w_anode4200w[2].IN1
data[1] => w_anode4210w[2].IN1
data[1] => w_anode4240w[2].IN1
data[1] => w_anode4250w[2].IN1
data[1] => w_anode4294w[2].IN1
data[1] => w_anode4304w[2].IN1
data[1] => w_anode4334w[2].IN1
data[1] => w_anode4344w[2].IN1
data[1] => w_anode4387w[2].IN1
data[1] => w_anode4397w[2].IN1
data[1] => w_anode4427w[2].IN1
data[1] => w_anode4437w[2].IN1
data[1] => w_anode4480w[2].IN1
data[1] => w_anode4490w[2].IN1
data[1] => w_anode4520w[2].IN1
data[1] => w_anode4530w[2].IN1
data[1] => w_anode4573w[2].IN1
data[1] => w_anode4583w[2].IN1
data[1] => w_anode4613w[2].IN1
data[1] => w_anode4623w[2].IN1
data[1] => w_anode4666w[2].IN1
data[1] => w_anode4676w[2].IN1
data[1] => w_anode4706w[2].IN1
data[1] => w_anode4716w[2].IN1
data[1] => w_anode4759w[2].IN1
data[1] => w_anode4769w[2].IN1
data[1] => w_anode4799w[2].IN1
data[1] => w_anode4809w[2].IN1
data[1] => w_anode4852w[2].IN1
data[1] => w_anode4862w[2].IN1
data[1] => w_anode4892w[2].IN1
data[1] => w_anode4902w[2].IN1
data[1] => w_anode4961w[2].IN1
data[1] => w_anode4971w[2].IN1
data[1] => w_anode5001w[2].IN1
data[1] => w_anode5011w[2].IN1
data[1] => w_anode5055w[2].IN1
data[1] => w_anode5065w[2].IN1
data[1] => w_anode5095w[2].IN1
data[1] => w_anode5105w[2].IN1
data[1] => w_anode5148w[2].IN1
data[1] => w_anode5158w[2].IN1
data[1] => w_anode5188w[2].IN1
data[1] => w_anode5198w[2].IN1
data[1] => w_anode5241w[2].IN1
data[1] => w_anode5251w[2].IN1
data[1] => w_anode5281w[2].IN1
data[1] => w_anode5291w[2].IN1
data[1] => w_anode5334w[2].IN1
data[1] => w_anode5344w[2].IN1
data[1] => w_anode5374w[2].IN1
data[1] => w_anode5384w[2].IN1
data[1] => w_anode5427w[2].IN1
data[1] => w_anode5437w[2].IN1
data[1] => w_anode5467w[2].IN1
data[1] => w_anode5477w[2].IN1
data[1] => w_anode5520w[2].IN1
data[1] => w_anode5530w[2].IN1
data[1] => w_anode5560w[2].IN1
data[1] => w_anode5570w[2].IN1
data[1] => w_anode5613w[2].IN1
data[1] => w_anode5623w[2].IN1
data[1] => w_anode5653w[2].IN1
data[1] => w_anode5663w[2].IN1
data[2] => w_anode4220w[3].IN1
data[2] => w_anode4230w[3].IN1
data[2] => w_anode4240w[3].IN1
data[2] => w_anode4250w[3].IN1
data[2] => w_anode4314w[3].IN1
data[2] => w_anode4324w[3].IN1
data[2] => w_anode4334w[3].IN1
data[2] => w_anode4344w[3].IN1
data[2] => w_anode4407w[3].IN1
data[2] => w_anode4417w[3].IN1
data[2] => w_anode4427w[3].IN1
data[2] => w_anode4437w[3].IN1
data[2] => w_anode4500w[3].IN1
data[2] => w_anode4510w[3].IN1
data[2] => w_anode4520w[3].IN1
data[2] => w_anode4530w[3].IN1
data[2] => w_anode4593w[3].IN1
data[2] => w_anode4603w[3].IN1
data[2] => w_anode4613w[3].IN1
data[2] => w_anode4623w[3].IN1
data[2] => w_anode4686w[3].IN1
data[2] => w_anode4696w[3].IN1
data[2] => w_anode4706w[3].IN1
data[2] => w_anode4716w[3].IN1
data[2] => w_anode4779w[3].IN1
data[2] => w_anode4789w[3].IN1
data[2] => w_anode4799w[3].IN1
data[2] => w_anode4809w[3].IN1
data[2] => w_anode4872w[3].IN1
data[2] => w_anode4882w[3].IN1
data[2] => w_anode4892w[3].IN1
data[2] => w_anode4902w[3].IN1
data[2] => w_anode4981w[3].IN1
data[2] => w_anode4991w[3].IN1
data[2] => w_anode5001w[3].IN1
data[2] => w_anode5011w[3].IN1
data[2] => w_anode5075w[3].IN1
data[2] => w_anode5085w[3].IN1
data[2] => w_anode5095w[3].IN1
data[2] => w_anode5105w[3].IN1
data[2] => w_anode5168w[3].IN1
data[2] => w_anode5178w[3].IN1
data[2] => w_anode5188w[3].IN1
data[2] => w_anode5198w[3].IN1
data[2] => w_anode5261w[3].IN1
data[2] => w_anode5271w[3].IN1
data[2] => w_anode5281w[3].IN1
data[2] => w_anode5291w[3].IN1
data[2] => w_anode5354w[3].IN1
data[2] => w_anode5364w[3].IN1
data[2] => w_anode5374w[3].IN1
data[2] => w_anode5384w[3].IN1
data[2] => w_anode5447w[3].IN1
data[2] => w_anode5457w[3].IN1
data[2] => w_anode5467w[3].IN1
data[2] => w_anode5477w[3].IN1
data[2] => w_anode5540w[3].IN1
data[2] => w_anode5550w[3].IN1
data[2] => w_anode5560w[3].IN1
data[2] => w_anode5570w[3].IN1
data[2] => w_anode5633w[3].IN1
data[2] => w_anode5643w[3].IN1
data[2] => w_anode5653w[3].IN1
data[2] => w_anode5663w[3].IN1
data[3] => w_anode4262w[1].IN1
data[3] => w_anode4448w[1].IN1
data[3] => w_anode4634w[1].IN1
data[3] => w_anode4820w[1].IN1
data[3] => w_anode5023w[1].IN1
data[3] => w_anode5209w[1].IN1
data[3] => w_anode5395w[1].IN1
data[3] => w_anode5581w[1].IN1
data[4] => w_anode4355w[2].IN1
data[4] => w_anode4448w[2].IN1
data[4] => w_anode4727w[2].IN1
data[4] => w_anode4820w[2].IN1
data[4] => w_anode5116w[2].IN1
data[4] => w_anode5209w[2].IN1
data[4] => w_anode5488w[2].IN1
data[4] => w_anode5581w[2].IN1
data[5] => w_anode4541w[3].IN1
data[5] => w_anode4634w[3].IN1
data[5] => w_anode4727w[3].IN1
data[5] => w_anode4820w[3].IN1
data[5] => w_anode5302w[3].IN1
data[5] => w_anode5395w[3].IN1
data[5] => w_anode5488w[3].IN1
data[5] => w_anode5581w[3].IN1
data[6] => w_anode4915w[1].IN1
enable => w_anode4145w[1].IN0
enable => w_anode4915w[1].IN0
eq[0] <= w_anode4173w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode4190w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode4200w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode4210w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode4220w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode4230w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode4240w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode4250w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[8] <= w_anode4273w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[9] <= w_anode4284w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[10] <= w_anode4294w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[11] <= w_anode4304w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[12] <= w_anode4314w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[13] <= w_anode4324w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[14] <= w_anode4334w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[15] <= w_anode4344w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[16] <= w_anode4366w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[17] <= w_anode4377w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[18] <= w_anode4387w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[19] <= w_anode4397w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[20] <= w_anode4407w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[21] <= w_anode4417w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[22] <= w_anode4427w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[23] <= w_anode4437w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[24] <= w_anode4459w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[25] <= w_anode4470w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[26] <= w_anode4480w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[27] <= w_anode4490w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[28] <= w_anode4500w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[29] <= w_anode4510w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[30] <= w_anode4520w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[31] <= w_anode4530w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[32] <= w_anode4552w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[33] <= w_anode4563w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[34] <= w_anode4573w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[35] <= w_anode4583w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[36] <= w_anode4593w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[37] <= w_anode4603w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[38] <= w_anode4613w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[39] <= w_anode4623w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[40] <= w_anode4645w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[41] <= w_anode4656w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[42] <= w_anode4666w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[43] <= w_anode4676w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[44] <= w_anode4686w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[45] <= w_anode4696w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[46] <= w_anode4706w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[47] <= w_anode4716w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[48] <= w_anode4738w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[49] <= w_anode4749w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[50] <= w_anode4759w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[51] <= w_anode4769w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[52] <= w_anode4779w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[53] <= w_anode4789w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[54] <= w_anode4799w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[55] <= w_anode4809w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[56] <= w_anode4831w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[57] <= w_anode4842w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[58] <= w_anode4852w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[59] <= w_anode4862w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[60] <= w_anode4872w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[61] <= w_anode4882w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[62] <= w_anode4892w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[63] <= w_anode4902w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[64] <= w_anode4934w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[65] <= w_anode4951w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[66] <= w_anode4961w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[67] <= w_anode4971w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[68] <= w_anode4981w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[69] <= w_anode4991w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[70] <= w_anode5001w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[71] <= w_anode5011w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[72] <= w_anode5034w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[73] <= w_anode5045w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[74] <= w_anode5055w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE2_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f6r1:auto_generated|altsyncram_p132:altsyncram1|mux_hkb:mux5
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_Default|VGA_OSD_RAM:u2|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_f6r1:auto_generated|altsyncram_p132:altsyncram1|mux_akb:mux6
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_Default|I2C_AV_Config:u3
iCLK => mI2C_CTRL_CLK.CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[0].CLK
iRST_N => iRST_N~0.IN1
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <= I2C_Controller:u0.I2C_SDAT


|DE2_Default|I2C_AV_Config:u3|I2C_Controller:u0
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SDO~reg0.CLK
CLOCK => ACK1.CLK
CLOCK => ACK2.CLK
CLOCK => ACK3.CLK
CLOCK => END~reg0.CLK
CLOCK => SD[23].CLK
CLOCK => SD[22].CLK
CLOCK => SD[21].CLK
CLOCK => SD[20].CLK
CLOCK => SD[19].CLK
CLOCK => SD[18].CLK
CLOCK => SD[17].CLK
CLOCK => SD[16].CLK
CLOCK => SD[15].CLK
CLOCK => SD[14].CLK
CLOCK => SD[13].CLK
CLOCK => SD[12].CLK
CLOCK => SD[11].CLK
CLOCK => SD[10].CLK
CLOCK => SD[9].CLK
CLOCK => SD[8].CLK
CLOCK => SD[7].CLK
CLOCK => SD[6].CLK
CLOCK => SD[5].CLK
CLOCK => SD[4].CLK
CLOCK => SD[3].CLK
CLOCK => SD[2].CLK
CLOCK => SD[1].CLK
CLOCK => SD[0].CLK
CLOCK => comb~1.DATAB
I2C_SCLK <= comb~2.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <= I2C_SDAT~0
I2C_DATA[0] => SD~23.DATAB
I2C_DATA[1] => SD~22.DATAB
I2C_DATA[2] => SD~21.DATAB
I2C_DATA[3] => SD~20.DATAB
I2C_DATA[4] => SD~19.DATAB
I2C_DATA[5] => SD~18.DATAB
I2C_DATA[6] => SD~17.DATAB
I2C_DATA[7] => SD~16.DATAB
I2C_DATA[8] => SD~15.DATAB
I2C_DATA[9] => SD~14.DATAB
I2C_DATA[10] => SD~13.DATAB
I2C_DATA[11] => SD~12.DATAB
I2C_DATA[12] => SD~11.DATAB
I2C_DATA[13] => SD~10.DATAB
I2C_DATA[14] => SD~9.DATAB
I2C_DATA[15] => SD~8.DATAB
I2C_DATA[16] => SD~7.DATAB
I2C_DATA[17] => SD~6.DATAB
I2C_DATA[18] => SD~5.DATAB
I2C_DATA[19] => SD~4.DATAB
I2C_DATA[20] => SD~3.DATAB
I2C_DATA[21] => SD~2.DATAB
I2C_DATA[22] => SD~1.DATAB
I2C_DATA[23] => SD~0.DATAB
GO => SD_COUNTER~11.OUTPUTSELECT
GO => SD_COUNTER~10.OUTPUTSELECT
GO => SD_COUNTER~9.OUTPUTSELECT
GO => SD_COUNTER~8.OUTPUTSELECT
GO => SD_COUNTER~7.OUTPUTSELECT
GO => SD_COUNTER~6.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb~4.DB_MAX_OUTPUT_PORT_TYPE
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SCLK.PRESET
RESET => SDO~reg0.PRESET
RESET => ACK1.ACLR
RESET => ACK2.ACLR
RESET => ACK3.ACLR
RESET => END~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_Default|AUDIO_DAC:u4
oFLASH_ADDR[0] <= FLASH_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[1] <= FLASH_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[2] <= FLASH_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[3] <= FLASH_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[4] <= FLASH_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[5] <= FLASH_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[6] <= FLASH_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[7] <= FLASH_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[8] <= FLASH_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[9] <= FLASH_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[10] <= FLASH_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[11] <= FLASH_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[12] <= FLASH_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[13] <= FLASH_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[14] <= FLASH_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[15] <= FLASH_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[16] <= FLASH_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[17] <= FLASH_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[18] <= FLASH_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oFLASH_ADDR[19] <= FLASH_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
iFLASH_DATA[0] => FLASH_Out_Tmp[8].DATAIN
iFLASH_DATA[0] => FLASH_Out_Tmp[0].DATAIN
iFLASH_DATA[1] => FLASH_Out_Tmp[9].DATAIN
iFLASH_DATA[1] => FLASH_Out_Tmp[1].DATAIN
iFLASH_DATA[2] => FLASH_Out_Tmp[10].DATAIN
iFLASH_DATA[2] => FLASH_Out_Tmp[2].DATAIN
iFLASH_DATA[3] => FLASH_Out_Tmp[11].DATAIN
iFLASH_DATA[3] => FLASH_Out_Tmp[3].DATAIN
iFLASH_DATA[4] => FLASH_Out_Tmp[12].DATAIN
iFLASH_DATA[4] => FLASH_Out_Tmp[4].DATAIN
iFLASH_DATA[5] => FLASH_Out_Tmp[13].DATAIN
iFLASH_DATA[5] => FLASH_Out_Tmp[5].DATAIN
iFLASH_DATA[6] => FLASH_Out_Tmp[14].DATAIN
iFLASH_DATA[6] => FLASH_Out_Tmp[6].DATAIN
iFLASH_DATA[7] => FLASH_Out_Tmp[15].DATAIN
iFLASH_DATA[7] => FLASH_Out_Tmp[7].DATAIN
oSDRAM_ADDR[0] <= SDRAM_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[1] <= SDRAM_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[2] <= SDRAM_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[3] <= SDRAM_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[4] <= SDRAM_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[5] <= SDRAM_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[6] <= SDRAM_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[7] <= SDRAM_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[8] <= SDRAM_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[9] <= SDRAM_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[10] <= SDRAM_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[11] <= SDRAM_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[12] <= SDRAM_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[13] <= SDRAM_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[14] <= SDRAM_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[15] <= SDRAM_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[16] <= SDRAM_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[17] <= SDRAM_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[18] <= SDRAM_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[19] <= SDRAM_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[20] <= SDRAM_Cont[20].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[21] <= SDRAM_Cont[21].DB_MAX_OUTPUT_PORT_TYPE
oSDRAM_ADDR[22] <= <GND>
iSDRAM_DATA[0] => SDRAM_Out_Tmp[0].DATAIN
iSDRAM_DATA[1] => SDRAM_Out_Tmp[1].DATAIN
iSDRAM_DATA[2] => SDRAM_Out_Tmp[2].DATAIN
iSDRAM_DATA[3] => SDRAM_Out_Tmp[3].DATAIN
iSDRAM_DATA[4] => SDRAM_Out_Tmp[4].DATAIN
iSDRAM_DATA[5] => SDRAM_Out_Tmp[5].DATAIN
iSDRAM_DATA[6] => SDRAM_Out_Tmp[6].DATAIN
iSDRAM_DATA[7] => SDRAM_Out_Tmp[7].DATAIN
iSDRAM_DATA[8] => SDRAM_Out_Tmp[8].DATAIN
iSDRAM_DATA[9] => SDRAM_Out_Tmp[9].DATAIN
iSDRAM_DATA[10] => SDRAM_Out_Tmp[10].DATAIN
iSDRAM_DATA[11] => SDRAM_Out_Tmp[11].DATAIN
iSDRAM_DATA[12] => SDRAM_Out_Tmp[12].DATAIN
iSDRAM_DATA[13] => SDRAM_Out_Tmp[13].DATAIN
iSDRAM_DATA[14] => SDRAM_Out_Tmp[14].DATAIN
iSDRAM_DATA[15] => SDRAM_Out_Tmp[15].DATAIN
oSRAM_ADDR[0] <= SRAM_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[1] <= SRAM_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[2] <= SRAM_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[3] <= SRAM_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[4] <= SRAM_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[5] <= SRAM_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[6] <= SRAM_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[7] <= SRAM_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[8] <= SRAM_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[9] <= SRAM_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[10] <= SRAM_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[11] <= SRAM_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[12] <= SRAM_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[13] <= SRAM_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[14] <= SRAM_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[15] <= SRAM_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[16] <= SRAM_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[17] <= SRAM_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oSRAM_ADDR[18] <= <GND>
iSRAM_DATA[0] => SRAM_Out_Tmp[0].DATAIN
iSRAM_DATA[1] => SRAM_Out_Tmp[1].DATAIN
iSRAM_DATA[2] => SRAM_Out_Tmp[2].DATAIN
iSRAM_DATA[3] => SRAM_Out_Tmp[3].DATAIN
iSRAM_DATA[4] => SRAM_Out_Tmp[4].DATAIN
iSRAM_DATA[5] => SRAM_Out_Tmp[5].DATAIN
iSRAM_DATA[6] => SRAM_Out_Tmp[6].DATAIN
iSRAM_DATA[7] => SRAM_Out_Tmp[7].DATAIN
iSRAM_DATA[8] => SRAM_Out_Tmp[8].DATAIN
iSRAM_DATA[9] => SRAM_Out_Tmp[9].DATAIN
iSRAM_DATA[10] => SRAM_Out_Tmp[10].DATAIN
iSRAM_DATA[11] => SRAM_Out_Tmp[11].DATAIN
iSRAM_DATA[12] => SRAM_Out_Tmp[12].DATAIN
iSRAM_DATA[13] => SRAM_Out_Tmp[13].DATAIN
iSRAM_DATA[14] => SRAM_Out_Tmp[14].DATAIN
iSRAM_DATA[15] => SRAM_Out_Tmp[15].DATAIN
oAUD_BCK <= oAUD_BCK~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAUD_DATA <= oAUD_DATA~2.DB_MAX_OUTPUT_PORT_TYPE
oAUD_LRCK <= LRCK_1X.DB_MAX_OUTPUT_PORT_TYPE
iSrc_Select[0] => Equal0.IN31
iSrc_Select[0] => Equal1.IN0
iSrc_Select[0] => Equal2.IN31
iSrc_Select[1] => Equal0.IN30
iSrc_Select[1] => Equal1.IN31
iSrc_Select[1] => Equal2.IN0
iCLK_18_4 => BCK_DIV[3].CLK
iCLK_18_4 => BCK_DIV[2].CLK
iCLK_18_4 => BCK_DIV[1].CLK
iCLK_18_4 => BCK_DIV[0].CLK
iCLK_18_4 => oAUD_BCK~reg0.CLK
iCLK_18_4 => LRCK_1X_DIV[8].CLK
iCLK_18_4 => LRCK_1X_DIV[7].CLK
iCLK_18_4 => LRCK_1X_DIV[6].CLK
iCLK_18_4 => LRCK_1X_DIV[5].CLK
iCLK_18_4 => LRCK_1X_DIV[4].CLK
iCLK_18_4 => LRCK_1X_DIV[3].CLK
iCLK_18_4 => LRCK_1X_DIV[2].CLK
iCLK_18_4 => LRCK_1X_DIV[1].CLK
iCLK_18_4 => LRCK_1X_DIV[0].CLK
iCLK_18_4 => LRCK_2X_DIV[7].CLK
iCLK_18_4 => LRCK_2X_DIV[6].CLK
iCLK_18_4 => LRCK_2X_DIV[5].CLK
iCLK_18_4 => LRCK_2X_DIV[4].CLK
iCLK_18_4 => LRCK_2X_DIV[3].CLK
iCLK_18_4 => LRCK_2X_DIV[2].CLK
iCLK_18_4 => LRCK_2X_DIV[1].CLK
iCLK_18_4 => LRCK_2X_DIV[0].CLK
iCLK_18_4 => LRCK_4X_DIV[6].CLK
iCLK_18_4 => LRCK_4X_DIV[5].CLK
iCLK_18_4 => LRCK_4X_DIV[4].CLK
iCLK_18_4 => LRCK_4X_DIV[3].CLK
iCLK_18_4 => LRCK_4X_DIV[2].CLK
iCLK_18_4 => LRCK_4X_DIV[1].CLK
iCLK_18_4 => LRCK_4X_DIV[0].CLK
iCLK_18_4 => LRCK_1X.CLK
iCLK_18_4 => LRCK_2X.CLK
iCLK_18_4 => LRCK_4X.CLK
iRST_N => SEL_Cont[0].ACLR
iRST_N => SEL_Cont[1].ACLR
iRST_N => SEL_Cont[2].ACLR
iRST_N => SEL_Cont[3].ACLR
iRST_N => SRAM_Out[0].ACLR
iRST_N => SRAM_Out[1].ACLR
iRST_N => SRAM_Out[2].ACLR
iRST_N => SRAM_Out[3].ACLR
iRST_N => SRAM_Out[4].ACLR
iRST_N => SRAM_Out[5].ACLR
iRST_N => SRAM_Out[6].ACLR
iRST_N => SRAM_Out[7].ACLR
iRST_N => SRAM_Out[8].ACLR
iRST_N => SRAM_Out[9].ACLR
iRST_N => SRAM_Out[10].ACLR
iRST_N => SRAM_Out[11].ACLR
iRST_N => SRAM_Out[12].ACLR
iRST_N => SRAM_Out[13].ACLR
iRST_N => SRAM_Out[14].ACLR
iRST_N => SRAM_Out[15].ACLR
iRST_N => SRAM_Out_Tmp[0].ACLR
iRST_N => SRAM_Out_Tmp[1].ACLR
iRST_N => SRAM_Out_Tmp[2].ACLR
iRST_N => SRAM_Out_Tmp[3].ACLR
iRST_N => SRAM_Out_Tmp[4].ACLR
iRST_N => SRAM_Out_Tmp[5].ACLR
iRST_N => SRAM_Out_Tmp[6].ACLR
iRST_N => SRAM_Out_Tmp[7].ACLR
iRST_N => SRAM_Out_Tmp[8].ACLR
iRST_N => SRAM_Out_Tmp[9].ACLR
iRST_N => SRAM_Out_Tmp[10].ACLR
iRST_N => SRAM_Out_Tmp[11].ACLR
iRST_N => SRAM_Out_Tmp[12].ACLR
iRST_N => SRAM_Out_Tmp[13].ACLR
iRST_N => SRAM_Out_Tmp[14].ACLR
iRST_N => SRAM_Out_Tmp[15].ACLR
iRST_N => SDRAM_Out[0].ACLR
iRST_N => SDRAM_Out[1].ACLR
iRST_N => SDRAM_Out[2].ACLR
iRST_N => SDRAM_Out[3].ACLR
iRST_N => SDRAM_Out[4].ACLR
iRST_N => SDRAM_Out[5].ACLR
iRST_N => SDRAM_Out[6].ACLR
iRST_N => SDRAM_Out[7].ACLR
iRST_N => SDRAM_Out[8].ACLR
iRST_N => SDRAM_Out[9].ACLR
iRST_N => SDRAM_Out[10].ACLR
iRST_N => SDRAM_Out[11].ACLR
iRST_N => SDRAM_Out[12].ACLR
iRST_N => SDRAM_Out[13].ACLR
iRST_N => SDRAM_Out[14].ACLR
iRST_N => SDRAM_Out[15].ACLR
iRST_N => SDRAM_Out_Tmp[0].ACLR
iRST_N => SDRAM_Out_Tmp[1].ACLR
iRST_N => SDRAM_Out_Tmp[2].ACLR
iRST_N => SDRAM_Out_Tmp[3].ACLR
iRST_N => SDRAM_Out_Tmp[4].ACLR
iRST_N => SDRAM_Out_Tmp[5].ACLR
iRST_N => SDRAM_Out_Tmp[6].ACLR
iRST_N => SDRAM_Out_Tmp[7].ACLR
iRST_N => SDRAM_Out_Tmp[8].ACLR
iRST_N => SDRAM_Out_Tmp[9].ACLR
iRST_N => SDRAM_Out_Tmp[10].ACLR
iRST_N => SDRAM_Out_Tmp[11].ACLR
iRST_N => SDRAM_Out_Tmp[12].ACLR
iRST_N => SDRAM_Out_Tmp[13].ACLR
iRST_N => SDRAM_Out_Tmp[14].ACLR
iRST_N => SDRAM_Out_Tmp[15].ACLR
iRST_N => FLASH_Out[0].ACLR
iRST_N => FLASH_Out[1].ACLR
iRST_N => FLASH_Out[2].ACLR
iRST_N => FLASH_Out[3].ACLR
iRST_N => FLASH_Out[4].ACLR
iRST_N => FLASH_Out[5].ACLR
iRST_N => FLASH_Out[6].ACLR
iRST_N => FLASH_Out[7].ACLR
iRST_N => FLASH_Out[8].ACLR
iRST_N => FLASH_Out[9].ACLR
iRST_N => FLASH_Out[10].ACLR
iRST_N => FLASH_Out[11].ACLR
iRST_N => FLASH_Out[12].ACLR
iRST_N => FLASH_Out[13].ACLR
iRST_N => FLASH_Out[14].ACLR
iRST_N => FLASH_Out[15].ACLR
iRST_N => FLASH_Out_Tmp[0].ACLR
iRST_N => FLASH_Out_Tmp[1].ACLR
iRST_N => FLASH_Out_Tmp[2].ACLR
iRST_N => FLASH_Out_Tmp[3].ACLR
iRST_N => FLASH_Out_Tmp[4].ACLR
iRST_N => FLASH_Out_Tmp[5].ACLR
iRST_N => FLASH_Out_Tmp[6].ACLR
iRST_N => FLASH_Out_Tmp[7].ACLR
iRST_N => FLASH_Out_Tmp[8].ACLR
iRST_N => FLASH_Out_Tmp[9].ACLR
iRST_N => FLASH_Out_Tmp[10].ACLR
iRST_N => FLASH_Out_Tmp[11].ACLR
iRST_N => FLASH_Out_Tmp[12].ACLR
iRST_N => FLASH_Out_Tmp[13].ACLR
iRST_N => FLASH_Out_Tmp[14].ACLR
iRST_N => FLASH_Out_Tmp[15].ACLR
iRST_N => SIN_Cont[0].ACLR
iRST_N => SIN_Cont[1].ACLR
iRST_N => SIN_Cont[2].ACLR
iRST_N => SIN_Cont[3].ACLR
iRST_N => SIN_Cont[4].ACLR
iRST_N => SIN_Cont[5].ACLR
iRST_N => LRCK_4X.ACLR
iRST_N => LRCK_2X.ACLR
iRST_N => LRCK_1X.ACLR
iRST_N => LRCK_4X_DIV[0].ACLR
iRST_N => LRCK_4X_DIV[1].ACLR
iRST_N => LRCK_4X_DIV[2].ACLR
iRST_N => LRCK_4X_DIV[3].ACLR
iRST_N => LRCK_4X_DIV[4].ACLR
iRST_N => LRCK_4X_DIV[5].ACLR
iRST_N => LRCK_4X_DIV[6].ACLR
iRST_N => LRCK_2X_DIV[0].ACLR
iRST_N => LRCK_2X_DIV[1].ACLR
iRST_N => LRCK_2X_DIV[2].ACLR
iRST_N => LRCK_2X_DIV[3].ACLR
iRST_N => LRCK_2X_DIV[4].ACLR
iRST_N => LRCK_2X_DIV[5].ACLR
iRST_N => LRCK_2X_DIV[6].ACLR
iRST_N => LRCK_2X_DIV[7].ACLR
iRST_N => LRCK_1X_DIV[0].ACLR
iRST_N => LRCK_1X_DIV[1].ACLR
iRST_N => LRCK_1X_DIV[2].ACLR
iRST_N => LRCK_1X_DIV[3].ACLR
iRST_N => LRCK_1X_DIV[4].ACLR
iRST_N => LRCK_1X_DIV[5].ACLR
iRST_N => LRCK_1X_DIV[6].ACLR
iRST_N => LRCK_1X_DIV[7].ACLR
iRST_N => LRCK_1X_DIV[8].ACLR
iRST_N => oAUD_BCK~reg0.ACLR
iRST_N => BCK_DIV[0].ACLR
iRST_N => BCK_DIV[1].ACLR
iRST_N => BCK_DIV[2].ACLR
iRST_N => BCK_DIV[3].ACLR
iRST_N => SRAM_Cont[0].ACLR
iRST_N => SRAM_Cont[1].ACLR
iRST_N => SRAM_Cont[2].ACLR
iRST_N => SRAM_Cont[3].ACLR
iRST_N => SRAM_Cont[4].ACLR
iRST_N => SRAM_Cont[5].ACLR
iRST_N => SRAM_Cont[6].ACLR
iRST_N => SRAM_Cont[7].ACLR
iRST_N => SRAM_Cont[8].ACLR
iRST_N => SRAM_Cont[9].ACLR
iRST_N => SRAM_Cont[10].ACLR
iRST_N => SRAM_Cont[11].ACLR
iRST_N => SRAM_Cont[12].ACLR
iRST_N => SRAM_Cont[13].ACLR
iRST_N => SRAM_Cont[14].ACLR
iRST_N => SRAM_Cont[15].ACLR
iRST_N => SRAM_Cont[16].ACLR
iRST_N => SRAM_Cont[17].ACLR
iRST_N => FLASH_Cont[0].ACLR
iRST_N => FLASH_Cont[1].ACLR
iRST_N => FLASH_Cont[2].ACLR
iRST_N => FLASH_Cont[3].ACLR
iRST_N => FLASH_Cont[4].ACLR
iRST_N => FLASH_Cont[5].ACLR
iRST_N => FLASH_Cont[6].ACLR
iRST_N => FLASH_Cont[7].ACLR
iRST_N => FLASH_Cont[8].ACLR
iRST_N => FLASH_Cont[9].ACLR
iRST_N => FLASH_Cont[10].ACLR
iRST_N => FLASH_Cont[11].ACLR
iRST_N => FLASH_Cont[12].ACLR
iRST_N => FLASH_Cont[13].ACLR
iRST_N => FLASH_Cont[14].ACLR
iRST_N => FLASH_Cont[15].ACLR
iRST_N => FLASH_Cont[16].ACLR
iRST_N => FLASH_Cont[17].ACLR
iRST_N => FLASH_Cont[18].ACLR
iRST_N => FLASH_Cont[19].ACLR
iRST_N => SDRAM_Cont[21].ACLR
iRST_N => SDRAM_Cont[20].ACLR
iRST_N => SDRAM_Cont[19].ACLR
iRST_N => SDRAM_Cont[18].ACLR
iRST_N => SDRAM_Cont[17].ACLR
iRST_N => SDRAM_Cont[16].ACLR
iRST_N => SDRAM_Cont[15].ACLR
iRST_N => SDRAM_Cont[14].ACLR
iRST_N => SDRAM_Cont[13].ACLR
iRST_N => SDRAM_Cont[12].ACLR
iRST_N => SDRAM_Cont[11].ACLR
iRST_N => SDRAM_Cont[10].ACLR
iRST_N => SDRAM_Cont[9].ACLR
iRST_N => SDRAM_Cont[8].ACLR
iRST_N => SDRAM_Cont[7].ACLR
iRST_N => SDRAM_Cont[6].ACLR
iRST_N => SDRAM_Cont[5].ACLR
iRST_N => SDRAM_Cont[4].ACLR
iRST_N => SDRAM_Cont[3].ACLR
iRST_N => SDRAM_Cont[2].ACLR
iRST_N => SDRAM_Cont[1].ACLR
iRST_N => SDRAM_Cont[0].ACLR


|DE2_Default|LCD_TEST:u5
iCLK => iCLK~0.IN1
iRST_N => iRST_N~0.IN1
LCD_DATA[0] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[1] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[2] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[3] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[4] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[5] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[6] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[7] <= LCD_Controller:u0.LCD_DATA
LCD_RW <= LCD_Controller:u0.LCD_RW
LCD_EN <= LCD_Controller:u0.LCD_EN
LCD_RS <= LCD_Controller:u0.LCD_RS


|DE2_Default|LCD_TEST:u5|LCD_Controller:u0
iDATA[0] => LCD_DATA[0].DATAIN
iDATA[1] => LCD_DATA[1].DATAIN
iDATA[2] => LCD_DATA[2].DATAIN
iDATA[3] => LCD_DATA[3].DATAIN
iDATA[4] => LCD_DATA[4].DATAIN
iDATA[5] => LCD_DATA[5].DATAIN
iDATA[6] => LCD_DATA[6].DATAIN
iDATA[7] => LCD_DATA[7].DATAIN
iRS => LCD_RS.DATAIN
iStart => preStart.DATAIN
iStart => Equal0.IN0
oDone <= oDone~reg0.DB_MAX_OUTPUT_PORT_TYPE
iCLK => oDone~reg0.CLK
iCLK => LCD_EN~reg0.CLK
iCLK => preStart.CLK
iCLK => mStart.CLK
iCLK => Cont[4].CLK
iCLK => Cont[3].CLK
iCLK => Cont[2].CLK
iCLK => Cont[1].CLK
iCLK => Cont[0].CLK
iRST_N => oDone~reg0.ACLR
iRST_N => LCD_EN~reg0.ACLR
iRST_N => preStart.ACLR
iRST_N => mStart.ACLR
iRST_N => Cont[4].ACLR
iRST_N => Cont[3].ACLR
iRST_N => Cont[2].ACLR
iRST_N => Cont[1].ACLR
iRST_N => Cont[0].ACLR
LCD_DATA[0] <= iDATA[0].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[1] <= iDATA[1].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[2] <= iDATA[2].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[3] <= iDATA[3].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[4] <= iDATA[4].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[5] <= iDATA[5].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[6] <= iDATA[6].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[7] <= iDATA[7].DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= <GND>
LCD_EN <= LCD_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RS <= iRS.DB_MAX_OUTPUT_PORT_TYPE


