INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jinyi/Desktop/lcd/lcd7_test.gen/sources_1/ip/video_pll/video_pll_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_pll_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jinyi/Desktop/lcd/lcd7_test.gen/sources_1/ip/video_pll/video_pll.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_pll
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jinyi/Desktop/lcd/lcd7_test.srcs/sources_1/ax_pwm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ax_pwm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jinyi/Desktop/lcd/lcd7_test.srcs/sources_1/color_bar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module color_bar
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jinyi/Desktop/lcd/lcd7_test.srcs/sources_1/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jinyi/Desktop/lcd/lcd7_test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
