ARM GAS  /tmp/ccdYFPx8.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"usart.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_LPUART1_UART_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_LPUART1_UART_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_LPUART1_UART_Init:
  27              	.LFB724:
  28              		.file 1 "../Core/Src/usart.c"
   1:../Core/Src/usart.c **** /* USER CODE BEGIN Header */
   2:../Core/Src/usart.c **** /**
   3:../Core/Src/usart.c ****   ******************************************************************************
   4:../Core/Src/usart.c ****   * @file    usart.c
   5:../Core/Src/usart.c ****   * @brief   This file provides code for the configuration
   6:../Core/Src/usart.c ****   *          of the USART instances.
   7:../Core/Src/usart.c ****   ******************************************************************************
   8:../Core/Src/usart.c ****   * @attention
   9:../Core/Src/usart.c ****   *
  10:../Core/Src/usart.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:../Core/Src/usart.c ****   * All rights reserved.
  12:../Core/Src/usart.c ****   *
  13:../Core/Src/usart.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:../Core/Src/usart.c ****   * in the root directory of this software component.
  15:../Core/Src/usart.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:../Core/Src/usart.c ****   *
  17:../Core/Src/usart.c ****   ******************************************************************************
  18:../Core/Src/usart.c ****   */
  19:../Core/Src/usart.c **** /* USER CODE END Header */
  20:../Core/Src/usart.c **** /* Includes ------------------------------------------------------------------*/
  21:../Core/Src/usart.c **** #include "usart.h"
  22:../Core/Src/usart.c **** 
  23:../Core/Src/usart.c **** /* USER CODE BEGIN 0 */
  24:../Core/Src/usart.c **** 
  25:../Core/Src/usart.c **** /* USER CODE END 0 */
  26:../Core/Src/usart.c **** 
  27:../Core/Src/usart.c **** UART_HandleTypeDef hlpuart1;
  28:../Core/Src/usart.c **** UART_HandleTypeDef huart2;
  29:../Core/Src/usart.c **** 
  30:../Core/Src/usart.c **** /* LPUART1 init function */
ARM GAS  /tmp/ccdYFPx8.s 			page 2


  31:../Core/Src/usart.c **** 
  32:../Core/Src/usart.c **** void MX_LPUART1_UART_Init(void)
  33:../Core/Src/usart.c **** {
  29              		.loc 1 33 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  34:../Core/Src/usart.c **** 
  35:../Core/Src/usart.c ****   /* USER CODE BEGIN LPUART1_Init 0 */
  36:../Core/Src/usart.c **** 
  37:../Core/Src/usart.c ****   /* USER CODE END LPUART1_Init 0 */
  38:../Core/Src/usart.c **** 
  39:../Core/Src/usart.c ****   /* USER CODE BEGIN LPUART1_Init 1 */
  40:../Core/Src/usart.c **** 
  41:../Core/Src/usart.c ****   /* USER CODE END LPUART1_Init 1 */
  42:../Core/Src/usart.c ****   hlpuart1.Instance = LPUART1;
  38              		.loc 1 42 3 view .LVU1
  39              		.loc 1 42 21 is_stmt 0 view .LVU2
  40 0002 0B48     		ldr	r0, .L5
  41 0004 0B4B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
  43:../Core/Src/usart.c ****   hlpuart1.Init.BaudRate = 209700;
  43              		.loc 1 43 3 is_stmt 1 view .LVU3
  44              		.loc 1 43 26 is_stmt 0 view .LVU4
  45 0008 0B4B     		ldr	r3, .L5+8
  46 000a 4360     		str	r3, [r0, #4]
  44:../Core/Src/usart.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
  47              		.loc 1 44 3 is_stmt 1 view .LVU5
  48              		.loc 1 44 28 is_stmt 0 view .LVU6
  49 000c 4FF08053 		mov	r3, #268435456
  50 0010 8360     		str	r3, [r0, #8]
  45:../Core/Src/usart.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
  51              		.loc 1 45 3 is_stmt 1 view .LVU7
  52              		.loc 1 45 26 is_stmt 0 view .LVU8
  53 0012 0023     		movs	r3, #0
  54 0014 C360     		str	r3, [r0, #12]
  46:../Core/Src/usart.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
  55              		.loc 1 46 3 is_stmt 1 view .LVU9
  56              		.loc 1 46 24 is_stmt 0 view .LVU10
  57 0016 0361     		str	r3, [r0, #16]
  47:../Core/Src/usart.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
  58              		.loc 1 47 3 is_stmt 1 view .LVU11
  59              		.loc 1 47 22 is_stmt 0 view .LVU12
  60 0018 0C22     		movs	r2, #12
  61 001a 4261     		str	r2, [r0, #20]
  48:../Core/Src/usart.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  62              		.loc 1 48 3 is_stmt 1 view .LVU13
  63              		.loc 1 48 27 is_stmt 0 view .LVU14
  64 001c 8361     		str	r3, [r0, #24]
  49:../Core/Src/usart.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  65              		.loc 1 49 3 is_stmt 1 view .LVU15
  66              		.loc 1 49 32 is_stmt 0 view .LVU16
ARM GAS  /tmp/ccdYFPx8.s 			page 3


  67 001e 0362     		str	r3, [r0, #32]
  50:../Core/Src/usart.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  68              		.loc 1 50 3 is_stmt 1 view .LVU17
  69              		.loc 1 50 40 is_stmt 0 view .LVU18
  70 0020 4362     		str	r3, [r0, #36]
  51:../Core/Src/usart.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
  71              		.loc 1 51 3 is_stmt 1 view .LVU19
  72              		.loc 1 51 7 is_stmt 0 view .LVU20
  73 0022 FFF7FEFF 		bl	HAL_UART_Init
  74              	.LVL0:
  75              		.loc 1 51 6 view .LVU21
  76 0026 00B9     		cbnz	r0, .L4
  77              	.L1:
  52:../Core/Src/usart.c ****   {
  53:../Core/Src/usart.c ****     Error_Handler();
  54:../Core/Src/usart.c ****   }
  55:../Core/Src/usart.c ****   /* USER CODE BEGIN LPUART1_Init 2 */
  56:../Core/Src/usart.c **** 
  57:../Core/Src/usart.c ****   /* USER CODE END LPUART1_Init 2 */
  58:../Core/Src/usart.c **** 
  59:../Core/Src/usart.c **** }
  78              		.loc 1 59 1 view .LVU22
  79 0028 08BD     		pop	{r3, pc}
  80              	.L4:
  53:../Core/Src/usart.c ****   }
  81              		.loc 1 53 5 is_stmt 1 view .LVU23
  82 002a FFF7FEFF 		bl	Error_Handler
  83              	.LVL1:
  84              		.loc 1 59 1 is_stmt 0 view .LVU24
  85 002e FBE7     		b	.L1
  86              	.L6:
  87              		.align	2
  88              	.L5:
  89 0030 00000000 		.word	.LANCHOR0
  90 0034 00800040 		.word	1073774592
  91 0038 24330300 		.word	209700
  92              		.cfi_endproc
  93              	.LFE724:
  95              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
  96              		.align	1
  97              		.global	MX_USART2_UART_Init
  98              		.syntax unified
  99              		.thumb
 100              		.thumb_func
 101              		.fpu fpv4-sp-d16
 103              	MX_USART2_UART_Init:
 104              	.LFB725:
  60:../Core/Src/usart.c **** /* USART2 init function */
  61:../Core/Src/usart.c **** 
  62:../Core/Src/usart.c **** void MX_USART2_UART_Init(void)
  63:../Core/Src/usart.c **** {
 105              		.loc 1 63 1 is_stmt 1 view -0
 106              		.cfi_startproc
 107              		@ args = 0, pretend = 0, frame = 0
 108              		@ frame_needed = 0, uses_anonymous_args = 0
 109 0000 08B5     		push	{r3, lr}
 110              	.LCFI1:
ARM GAS  /tmp/ccdYFPx8.s 			page 4


 111              		.cfi_def_cfa_offset 8
 112              		.cfi_offset 3, -8
 113              		.cfi_offset 14, -4
  64:../Core/Src/usart.c **** 
  65:../Core/Src/usart.c ****   /* USER CODE BEGIN USART2_Init 0 */
  66:../Core/Src/usart.c **** 
  67:../Core/Src/usart.c ****   /* USER CODE END USART2_Init 0 */
  68:../Core/Src/usart.c **** 
  69:../Core/Src/usart.c ****   /* USER CODE BEGIN USART2_Init 1 */
  70:../Core/Src/usart.c **** 
  71:../Core/Src/usart.c ****   /* USER CODE END USART2_Init 1 */
  72:../Core/Src/usart.c ****   huart2.Instance = USART2;
 114              		.loc 1 72 3 view .LVU26
 115              		.loc 1 72 19 is_stmt 0 view .LVU27
 116 0002 0B48     		ldr	r0, .L11
 117 0004 0B4B     		ldr	r3, .L11+4
 118 0006 0360     		str	r3, [r0]
  73:../Core/Src/usart.c ****   huart2.Init.BaudRate = 115200;
 119              		.loc 1 73 3 is_stmt 1 view .LVU28
 120              		.loc 1 73 24 is_stmt 0 view .LVU29
 121 0008 4FF4E133 		mov	r3, #115200
 122 000c 4360     		str	r3, [r0, #4]
  74:../Core/Src/usart.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 123              		.loc 1 74 3 is_stmt 1 view .LVU30
 124              		.loc 1 74 26 is_stmt 0 view .LVU31
 125 000e 0023     		movs	r3, #0
 126 0010 8360     		str	r3, [r0, #8]
  75:../Core/Src/usart.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 127              		.loc 1 75 3 is_stmt 1 view .LVU32
 128              		.loc 1 75 24 is_stmt 0 view .LVU33
 129 0012 C360     		str	r3, [r0, #12]
  76:../Core/Src/usart.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 130              		.loc 1 76 3 is_stmt 1 view .LVU34
 131              		.loc 1 76 22 is_stmt 0 view .LVU35
 132 0014 0361     		str	r3, [r0, #16]
  77:../Core/Src/usart.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 133              		.loc 1 77 3 is_stmt 1 view .LVU36
 134              		.loc 1 77 20 is_stmt 0 view .LVU37
 135 0016 0C22     		movs	r2, #12
 136 0018 4261     		str	r2, [r0, #20]
  78:../Core/Src/usart.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 137              		.loc 1 78 3 is_stmt 1 view .LVU38
 138              		.loc 1 78 25 is_stmt 0 view .LVU39
 139 001a 8361     		str	r3, [r0, #24]
  79:../Core/Src/usart.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 140              		.loc 1 79 3 is_stmt 1 view .LVU40
 141              		.loc 1 79 28 is_stmt 0 view .LVU41
 142 001c C361     		str	r3, [r0, #28]
  80:../Core/Src/usart.c ****   huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 143              		.loc 1 80 3 is_stmt 1 view .LVU42
 144              		.loc 1 80 30 is_stmt 0 view .LVU43
 145 001e 0362     		str	r3, [r0, #32]
  81:../Core/Src/usart.c ****   huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 146              		.loc 1 81 3 is_stmt 1 view .LVU44
 147              		.loc 1 81 38 is_stmt 0 view .LVU45
 148 0020 4362     		str	r3, [r0, #36]
  82:../Core/Src/usart.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
ARM GAS  /tmp/ccdYFPx8.s 			page 5


 149              		.loc 1 82 3 is_stmt 1 view .LVU46
 150              		.loc 1 82 7 is_stmt 0 view .LVU47
 151 0022 FFF7FEFF 		bl	HAL_UART_Init
 152              	.LVL2:
 153              		.loc 1 82 6 view .LVU48
 154 0026 00B9     		cbnz	r0, .L10
 155              	.L7:
  83:../Core/Src/usart.c ****   {
  84:../Core/Src/usart.c ****     Error_Handler();
  85:../Core/Src/usart.c ****   }
  86:../Core/Src/usart.c ****   /* USER CODE BEGIN USART2_Init 2 */
  87:../Core/Src/usart.c **** 
  88:../Core/Src/usart.c ****   /* USER CODE END USART2_Init 2 */
  89:../Core/Src/usart.c **** 
  90:../Core/Src/usart.c **** }
 156              		.loc 1 90 1 view .LVU49
 157 0028 08BD     		pop	{r3, pc}
 158              	.L10:
  84:../Core/Src/usart.c ****   }
 159              		.loc 1 84 5 is_stmt 1 view .LVU50
 160 002a FFF7FEFF 		bl	Error_Handler
 161              	.LVL3:
 162              		.loc 1 90 1 is_stmt 0 view .LVU51
 163 002e FBE7     		b	.L7
 164              	.L12:
 165              		.align	2
 166              	.L11:
 167 0030 00000000 		.word	.LANCHOR1
 168 0034 00440040 		.word	1073759232
 169              		.cfi_endproc
 170              	.LFE725:
 172              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 173              		.align	1
 174              		.global	HAL_UART_MspInit
 175              		.syntax unified
 176              		.thumb
 177              		.thumb_func
 178              		.fpu fpv4-sp-d16
 180              	HAL_UART_MspInit:
 181              	.LVL4:
 182              	.LFB726:
  91:../Core/Src/usart.c **** 
  92:../Core/Src/usart.c **** void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
  93:../Core/Src/usart.c **** {
 183              		.loc 1 93 1 is_stmt 1 view -0
 184              		.cfi_startproc
 185              		@ args = 0, pretend = 0, frame = 176
 186              		@ frame_needed = 0, uses_anonymous_args = 0
 187              		.loc 1 93 1 is_stmt 0 view .LVU53
 188 0000 10B5     		push	{r4, lr}
 189              	.LCFI2:
 190              		.cfi_def_cfa_offset 8
 191              		.cfi_offset 4, -8
 192              		.cfi_offset 14, -4
 193 0002 ACB0     		sub	sp, sp, #176
 194              	.LCFI3:
 195              		.cfi_def_cfa_offset 184
ARM GAS  /tmp/ccdYFPx8.s 			page 6


 196 0004 0446     		mov	r4, r0
  94:../Core/Src/usart.c **** 
  95:../Core/Src/usart.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 197              		.loc 1 95 3 is_stmt 1 view .LVU54
 198              		.loc 1 95 20 is_stmt 0 view .LVU55
 199 0006 0021     		movs	r1, #0
 200 0008 2791     		str	r1, [sp, #156]
 201 000a 2891     		str	r1, [sp, #160]
 202 000c 2991     		str	r1, [sp, #164]
 203 000e 2A91     		str	r1, [sp, #168]
 204 0010 2B91     		str	r1, [sp, #172]
  96:../Core/Src/usart.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 205              		.loc 1 96 3 is_stmt 1 view .LVU56
 206              		.loc 1 96 28 is_stmt 0 view .LVU57
 207 0012 8C22     		movs	r2, #140
 208 0014 04A8     		add	r0, sp, #16
 209              	.LVL5:
 210              		.loc 1 96 28 view .LVU58
 211 0016 FFF7FEFF 		bl	memset
 212              	.LVL6:
  97:../Core/Src/usart.c ****   if(uartHandle->Instance==LPUART1)
 213              		.loc 1 97 3 is_stmt 1 view .LVU59
 214              		.loc 1 97 16 is_stmt 0 view .LVU60
 215 001a 2368     		ldr	r3, [r4]
 216              		.loc 1 97 5 view .LVU61
 217 001c 314A     		ldr	r2, .L23
 218 001e 9342     		cmp	r3, r2
 219 0020 04D0     		beq	.L19
  98:../Core/Src/usart.c ****   {
  99:../Core/Src/usart.c ****   /* USER CODE BEGIN LPUART1_MspInit 0 */
 100:../Core/Src/usart.c **** 
 101:../Core/Src/usart.c ****   /* USER CODE END LPUART1_MspInit 0 */
 102:../Core/Src/usart.c **** 
 103:../Core/Src/usart.c ****   /** Initializes the peripherals clock
 104:../Core/Src/usart.c ****   */
 105:../Core/Src/usart.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 106:../Core/Src/usart.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 107:../Core/Src/usart.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 108:../Core/Src/usart.c ****     {
 109:../Core/Src/usart.c ****       Error_Handler();
 110:../Core/Src/usart.c ****     }
 111:../Core/Src/usart.c **** 
 112:../Core/Src/usart.c ****     /* LPUART1 clock enable */
 113:../Core/Src/usart.c ****     __HAL_RCC_LPUART1_CLK_ENABLE();
 114:../Core/Src/usart.c **** 
 115:../Core/Src/usart.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 116:../Core/Src/usart.c ****     LL_PWR_EnableVddIO2();
 117:../Core/Src/usart.c ****     /**LPUART1 GPIO Configuration
 118:../Core/Src/usart.c ****     PG7     ------> LPUART1_TX
 119:../Core/Src/usart.c ****     PG8     ------> LPUART1_RX
 120:../Core/Src/usart.c ****     */
 121:../Core/Src/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 122:../Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 123:../Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 124:../Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 125:../Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 126:../Core/Src/usart.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
ARM GAS  /tmp/ccdYFPx8.s 			page 7


 127:../Core/Src/usart.c **** 
 128:../Core/Src/usart.c ****   /* USER CODE BEGIN LPUART1_MspInit 1 */
 129:../Core/Src/usart.c **** 
 130:../Core/Src/usart.c ****   /* USER CODE END LPUART1_MspInit 1 */
 131:../Core/Src/usart.c ****   }
 132:../Core/Src/usart.c ****   else if(uartHandle->Instance==USART2)
 220              		.loc 1 132 8 is_stmt 1 view .LVU62
 221              		.loc 1 132 10 is_stmt 0 view .LVU63
 222 0022 314A     		ldr	r2, .L23+4
 223 0024 9342     		cmp	r3, r2
 224 0026 32D0     		beq	.L20
 225              	.L13:
 133:../Core/Src/usart.c ****   {
 134:../Core/Src/usart.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 135:../Core/Src/usart.c **** 
 136:../Core/Src/usart.c ****   /* USER CODE END USART2_MspInit 0 */
 137:../Core/Src/usart.c **** 
 138:../Core/Src/usart.c ****   /** Initializes the peripherals clock
 139:../Core/Src/usart.c ****   */
 140:../Core/Src/usart.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 141:../Core/Src/usart.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 142:../Core/Src/usart.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 143:../Core/Src/usart.c ****     {
 144:../Core/Src/usart.c ****       Error_Handler();
 145:../Core/Src/usart.c ****     }
 146:../Core/Src/usart.c **** 
 147:../Core/Src/usart.c ****     /* USART2 clock enable */
 148:../Core/Src/usart.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 149:../Core/Src/usart.c **** 
 150:../Core/Src/usart.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 151:../Core/Src/usart.c ****     /**USART2 GPIO Configuration
 152:../Core/Src/usart.c ****     PD5     ------> USART2_TX
 153:../Core/Src/usart.c ****     PD6     ------> USART2_RX
 154:../Core/Src/usart.c ****     */
 155:../Core/Src/usart.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 156:../Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 157:../Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 158:../Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 159:../Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 160:../Core/Src/usart.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 161:../Core/Src/usart.c **** 
 162:../Core/Src/usart.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 163:../Core/Src/usart.c **** 
 164:../Core/Src/usart.c ****   /* USER CODE END USART2_MspInit 1 */
 165:../Core/Src/usart.c ****   }
 166:../Core/Src/usart.c **** }
 226              		.loc 1 166 1 view .LVU64
 227 0028 2CB0     		add	sp, sp, #176
 228              	.LCFI4:
 229              		.cfi_remember_state
 230              		.cfi_def_cfa_offset 8
 231              		@ sp needed
 232 002a 10BD     		pop	{r4, pc}
 233              	.LVL7:
 234              	.L19:
 235              	.LCFI5:
 236              		.cfi_restore_state
ARM GAS  /tmp/ccdYFPx8.s 			page 8


 105:../Core/Src/usart.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 237              		.loc 1 105 5 is_stmt 1 view .LVU65
 105:../Core/Src/usart.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 238              		.loc 1 105 40 is_stmt 0 view .LVU66
 239 002c 2023     		movs	r3, #32
 240 002e 0493     		str	r3, [sp, #16]
 106:../Core/Src/usart.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 241              		.loc 1 106 5 is_stmt 1 view .LVU67
 107:../Core/Src/usart.c ****     {
 242              		.loc 1 107 5 view .LVU68
 107:../Core/Src/usart.c ****     {
 243              		.loc 1 107 9 is_stmt 0 view .LVU69
 244 0030 04A8     		add	r0, sp, #16
 245 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 246              	.LVL8:
 107:../Core/Src/usart.c ****     {
 247              		.loc 1 107 8 view .LVU70
 248 0036 38BB     		cbnz	r0, .L21
 249              	.L15:
 113:../Core/Src/usart.c **** 
 250              		.loc 1 113 5 is_stmt 1 view .LVU71
 251              	.LBB8:
 113:../Core/Src/usart.c **** 
 252              		.loc 1 113 5 view .LVU72
 113:../Core/Src/usart.c **** 
 253              		.loc 1 113 5 view .LVU73
 254 0038 2C4B     		ldr	r3, .L23+8
 255 003a DA6D     		ldr	r2, [r3, #92]
 256 003c 42F00102 		orr	r2, r2, #1
 257 0040 DA65     		str	r2, [r3, #92]
 113:../Core/Src/usart.c **** 
 258              		.loc 1 113 5 view .LVU74
 259 0042 DA6D     		ldr	r2, [r3, #92]
 260 0044 02F00102 		and	r2, r2, #1
 261 0048 0092     		str	r2, [sp]
 113:../Core/Src/usart.c **** 
 262              		.loc 1 113 5 view .LVU75
 263 004a 009A     		ldr	r2, [sp]
 264              	.LBE8:
 113:../Core/Src/usart.c **** 
 265              		.loc 1 113 5 view .LVU76
 115:../Core/Src/usart.c ****     LL_PWR_EnableVddIO2();
 266              		.loc 1 115 5 view .LVU77
 267              	.LBB9:
 115:../Core/Src/usart.c ****     LL_PWR_EnableVddIO2();
 268              		.loc 1 115 5 view .LVU78
 115:../Core/Src/usart.c ****     LL_PWR_EnableVddIO2();
 269              		.loc 1 115 5 view .LVU79
 270 004c DA6C     		ldr	r2, [r3, #76]
 271 004e 42F04002 		orr	r2, r2, #64
 272 0052 DA64     		str	r2, [r3, #76]
 115:../Core/Src/usart.c ****     LL_PWR_EnableVddIO2();
 273              		.loc 1 115 5 view .LVU80
 274 0054 DB6C     		ldr	r3, [r3, #76]
 275 0056 03F04003 		and	r3, r3, #64
 276 005a 0193     		str	r3, [sp, #4]
 115:../Core/Src/usart.c ****     LL_PWR_EnableVddIO2();
ARM GAS  /tmp/ccdYFPx8.s 			page 9


 277              		.loc 1 115 5 view .LVU81
 278 005c 019B     		ldr	r3, [sp, #4]
 279              	.LBE9:
 115:../Core/Src/usart.c ****     LL_PWR_EnableVddIO2();
 280              		.loc 1 115 5 view .LVU82
 116:../Core/Src/usart.c ****     /**LPUART1 GPIO Configuration
 281              		.loc 1 116 5 view .LVU83
 282              	.LBB10:
 283              	.LBI10:
 284              		.file 2 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h"
   1:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
   2:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   ******************************************************************************
   3:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @file    stm32l4xx_ll_pwr.h
   4:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @author  MCD Application Team
   5:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief   Header file of PWR LL module.
   6:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   ******************************************************************************
   7:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @attention
   8:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *
   9:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * Copyright (c) 2017 STMicroelectronics.
  10:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * All rights reserved.
  11:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *
  12:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * in the root directory of this software component.
  14:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *
  16:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   ******************************************************************************
  17:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
  18:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
  19:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #ifndef STM32L4xx_LL_PWR_H
  21:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define STM32L4xx_LL_PWR_H
  22:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
  23:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #ifdef __cplusplus
  24:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** extern "C" {
  25:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif
  26:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
  27:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /* Includes ------------------------------------------------------------------*/
  28:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #include "stm32l4xx.h"
  29:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
  30:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @addtogroup STM32L4xx_LL_Driver
  31:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
  32:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
  33:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
  34:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR)
  35:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
  36:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL PWR
  37:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
  38:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
  39:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
  40:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /* Private types -------------------------------------------------------------*/
  41:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /* Private variables ---------------------------------------------------------*/
  42:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
  43:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /* Private constants ---------------------------------------------------------*/
  44:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
  45:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /* Private macros ------------------------------------------------------------*/
  46:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
  47:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /* Exported types ------------------------------------------------------------*/
ARM GAS  /tmp/ccdYFPx8.s 			page 10


  48:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /* Exported constants --------------------------------------------------------*/
  49:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Constants PWR Exported Constants
  50:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
  51:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
  52:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
  53:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_CLEAR_FLAG Clear Flags Defines
  54:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief    Flags defines which can be used with LL_PWR_WriteReg function
  55:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
  56:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
  57:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SCR_CSBF                    PWR_SCR_CSBF
  58:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF                    PWR_SCR_CWUF
  59:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF5                   PWR_SCR_CWUF5
  60:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF4                   PWR_SCR_CWUF4
  61:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF3                   PWR_SCR_CWUF3
  62:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF2                   PWR_SCR_CWUF2
  63:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SCR_CWUF1                   PWR_SCR_CWUF1
  64:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
  65:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @}
  66:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
  67:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
  68:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_GET_FLAG Get Flags Defines
  69:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief    Flags defines which can be used with LL_PWR_ReadReg function
  70:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
  71:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
  72:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR1_WUFI                    PWR_SR1_WUFI
  73:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_SR1_EXT_SMPS_RDY)
  74:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR1_EXT_SMPS_RDY            PWR_SR1_EXT_SMPS_RDY
  75:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif /* PWR_SR1_EXT_SMPS_RDY */
  76:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR1_SBF                     PWR_SR1_SBF
  77:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF5                    PWR_SR1_WUF5
  78:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF4                    PWR_SR1_WUF4
  79:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF3                    PWR_SR1_WUF3
  80:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF2                    PWR_SR1_WUF2
  81:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR1_WUF1                    PWR_SR1_WUF1
  82:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_SR2_PVMO4)
  83:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR2_PVMO4                   PWR_SR2_PVMO4
  84:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif /* PWR_SR2_PVMO4 */
  85:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_SR2_PVMO3)
  86:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR2_PVMO3                   PWR_SR2_PVMO3
  87:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif /* PWR_SR2_PVMO3 */
  88:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_SR2_PVMO2)
  89:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR2_PVMO2                   PWR_SR2_PVMO2
  90:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif /* PWR_SR2_PVMO2 */
  91:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_SR2_PVMO1)
  92:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR2_PVMO1                   PWR_SR2_PVMO1
  93:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif /* PWR_SR2_PVMO1 */
  94:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR2_PVDO                    PWR_SR2_PVDO
  95:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR2_VOSF                    PWR_SR2_VOSF
  96:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR2_REGLPF                  PWR_SR2_REGLPF
  97:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_SR2_REGLPS                  PWR_SR2_REGLPS
  98:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
  99:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @}
 100:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 101:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 102:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_REGU_VOLTAGE REGU VOLTAGE
 103:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
 104:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
ARM GAS  /tmp/ccdYFPx8.s 			page 11


 105:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE1         (PWR_CR1_VOS_0)
 106:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_REGU_VOLTAGE_SCALE2         (PWR_CR1_VOS_1)
 107:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 108:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @}
 109:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 110:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 111:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_MODE_PWR MODE PWR
 112:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
 113:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 114:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_MODE_STOP0                  (PWR_CR1_LPMS_STOP0)
 115:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_MODE_STOP1                  (PWR_CR1_LPMS_STOP1)
 116:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_MODE_STOP2                  (PWR_CR1_LPMS_STOP2)
 117:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_MODE_STANDBY                (PWR_CR1_LPMS_STANDBY)
 118:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_MODE_SHUTDOWN               (PWR_CR1_LPMS_SHUTDOWN)
 119:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 120:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @}
 121:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 122:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 123:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_PVM_VDDUSB_1 Peripheral voltage monitoring
 124:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
 125:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 126:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_CR2_PVME1)
 127:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_PVM_VDDUSB_1_2V             (PWR_CR2_PVME1)     /* Monitoring VDDUSB vs. 1.2V */
 128:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif
 129:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_CR2_PVME2)
 130:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_PVM_VDDIO2_0_9V             (PWR_CR2_PVME2)     /* Monitoring VDDIO2 vs. 0.9V */
 131:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif
 132:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_CR2_PVME3)
 133:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_PVM_VDDA_1_62V              (PWR_CR2_PVME3)     /* Monitoring VDDA vs. 1.62V  */
 134:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif
 135:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_CR2_PVME4)
 136:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_PVM_VDDA_2_2V               (PWR_CR2_PVME4)     /* Monitoring VDDA vs. 2.2V   */
 137:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif
 138:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 139:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @}
 140:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 141:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 142:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_PVDLEVEL PVDLEVEL
 143:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
 144:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 145:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_0                  (PWR_CR2_PLS_LEV0)  /* VPVD0 around 2.0 V */
 146:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_1                  (PWR_CR2_PLS_LEV1)  /* VPVD1 around 2.2 V */
 147:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_2                  (PWR_CR2_PLS_LEV2)  /* VPVD2 around 2.4 V */
 148:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_3                  (PWR_CR2_PLS_LEV3)  /* VPVD3 around 2.5 V */
 149:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_4                  (PWR_CR2_PLS_LEV4)  /* VPVD4 around 2.6 V */
 150:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_5                  (PWR_CR2_PLS_LEV5)  /* VPVD5 around 2.8 V */
 151:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_6                  (PWR_CR2_PLS_LEV6)  /* VPVD6 around 2.9 V */
 152:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_PVDLEVEL_7                  (PWR_CR2_PLS_LEV7)  /* External input analog voltage   (
 153:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 154:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @}
 155:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 156:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 157:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_WAKEUP WAKEUP
 158:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
 159:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 160:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN1                 (PWR_CR3_EWUP1)
 161:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN2                 (PWR_CR3_EWUP2)
ARM GAS  /tmp/ccdYFPx8.s 			page 12


 162:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN3                 (PWR_CR3_EWUP3)
 163:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN4                 (PWR_CR3_EWUP4)
 164:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_WAKEUP_PIN5                 (PWR_CR3_EWUP5)
 165:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 166:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @}
 167:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 168:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 169:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_BATT_CHARG_RESISTOR BATT CHARG RESISTOR
 170:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
 171:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 172:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_BATT_CHARG_RESISTOR_5K      (0x00000000U)
 173:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_BATT_CHARGRESISTOR_1_5K     (PWR_CR4_VBRS)
 174:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 175:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @}
 176:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 177:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 178:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_SRAM2_CONTENT_RETENTION SRAM2 CONTENT RETENTION
 179:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
 180:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 181:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_NO_SRAM2_RETENTION        (0x00000000U)
 182:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_CR3_RRS_1)
 183:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_FULL_SRAM2_RETENTION      PWR_CR3_RRS_0
 184:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_4KBYTES_SRAM2_RETENTION   PWR_CR3_RRS_1
 185:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #else
 186:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_FULL_SRAM2_RETENTION      PWR_CR3_RRS
 187:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif /* PWR_CR3_RRS_1 */
 188:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 189:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @}
 190:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 191:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 192:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_GPIO GPIO
 193:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
 194:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 195:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_A                      ((uint32_t)(&(PWR->PUCRA)))
 196:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_B                      ((uint32_t)(&(PWR->PUCRB)))
 197:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_C                      ((uint32_t)(&(PWR->PUCRC)))
 198:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_D                      ((uint32_t)(&(PWR->PUCRD)))
 199:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_E                      ((uint32_t)(&(PWR->PUCRE)))
 200:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(GPIOF)
 201:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_F                      ((uint32_t)(&(PWR->PUCRF)))
 202:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif
 203:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(GPIOG)
 204:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_G                      ((uint32_t)(&(PWR->PUCRG)))
 205:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif
 206:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(GPIOH)
 207:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_H                      ((uint32_t)(&(PWR->PUCRH)))
 208:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif
 209:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(GPIOI)
 210:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_I                      ((uint32_t)(&(PWR->PUCRI)))
 211:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif
 212:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 213:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @}
 214:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 215:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 216:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_EC_GPIO_BIT GPIO BIT
 217:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
 218:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
ARM GAS  /tmp/ccdYFPx8.s 			page 13


 219:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_0                  (0x00000001U)
 220:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_1                  (0x00000002U)
 221:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_2                  (0x00000004U)
 222:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_3                  (0x00000008U)
 223:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_4                  (0x00000010U)
 224:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_5                  (0x00000020U)
 225:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_6                  (0x00000040U)
 226:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_7                  (0x00000080U)
 227:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_8                  (0x00000100U)
 228:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_9                  (0x00000200U)
 229:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_10                 (0x00000400U)
 230:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_11                 (0x00000800U)
 231:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_12                 (0x00001000U)
 232:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_13                 (0x00002000U)
 233:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_14                 (0x00004000U)
 234:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_GPIO_BIT_15                 (0x00008000U)
 235:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 236:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @}
 237:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 238:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 239:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 240:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @}
 241:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 242:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 243:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /* Exported macro ------------------------------------------------------------*/
 244:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Macros PWR Exported Macros
 245:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
 246:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 247:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 248:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_EM_WRITE_READ Common Write and read registers Macros
 249:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
 250:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 251:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 252:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 253:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Write a value in PWR register
 254:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  __REG__ Register to be written
 255:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  __VALUE__ Value to be written in the register
 256:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 257:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 258:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__))
 259:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 260:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 261:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Read a value in PWR register
 262:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  __REG__ Register to be read
 263:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval Register value
 264:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 265:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #define LL_PWR_ReadReg(__REG__) READ_REG(PWR->__REG__)
 266:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 267:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @}
 268:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 269:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 270:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 271:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @}
 272:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 273:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 274:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 275:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /* Exported functions --------------------------------------------------------*/
ARM GAS  /tmp/ccdYFPx8.s 			page 14


 276:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_Exported_Functions PWR Exported Functions
 277:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
 278:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 279:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 280:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /** @defgroup PWR_LL_EF_Configuration Configuration
 281:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @{
 282:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 283:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 284:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 285:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Switch the regulator from main mode to low-power mode
 286:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_EnableLowPowerRunMode
 287:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 288:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 289:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableLowPowerRunMode(void)
 290:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 291:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   SET_BIT(PWR->CR1, PWR_CR1_LPR);
 292:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 293:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 294:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 295:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Switch the regulator from low-power mode to main mode
 296:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_DisableLowPowerRunMode
 297:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 298:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 299:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableLowPowerRunMode(void)
 300:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 301:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 302:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 303:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 304:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 305:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Switch from run main mode to run low-power mode.
 306:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_EnterLowPowerRunMode
 307:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 308:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 309:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnterLowPowerRunMode(void)
 310:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 311:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   LL_PWR_EnableLowPowerRunMode();
 312:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 313:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 314:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 315:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Switch from run main mode to low-power mode.
 316:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_ExitLowPowerRunMode
 317:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 318:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 319:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_ExitLowPowerRunMode(void)
 320:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 321:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   LL_PWR_DisableLowPowerRunMode();
 322:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 323:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 324:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 325:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Check if the regulator is in low-power mode
 326:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          LPR           LL_PWR_IsEnabledLowPowerRunMode
 327:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 328:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 329:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledLowPowerRunMode(void)
 330:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 331:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR1, PWR_CR1_LPR) == (PWR_CR1_LPR)) ? 1UL : 0UL);
 332:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
ARM GAS  /tmp/ccdYFPx8.s 			page 15


 333:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 334:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 335:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Set the main internal regulator output voltage
 336:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @note   This configuration may be completed with LL_PWR_EnableRange1BoostMode() on STM32L4Rx/ST
 337:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          VOS           LL_PWR_SetRegulVoltageScaling
 338:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  VoltageScaling This parameter can be one of the following values:
 339:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
 340:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
 341:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 342:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 343:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
 344:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 345:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 346:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 347:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 348:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 349:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Get the main internal regulator output voltage
 350:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          VOS           LL_PWR_GetRegulVoltageScaling
 351:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
 352:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
 353:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
 354:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 355:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(void)
 356:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 357:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_VOS));
 358:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 359:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 360:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_CR5_R1MODE)
 361:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 362:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Enable main regulator voltage range 1 boost mode
 363:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR5          R1MODE        LL_PWR_EnableRange1BoostMode
 364:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 365:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 366:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableRange1BoostMode(void)
 367:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 368:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 369:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 370:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 371:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 372:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Disable main regulator voltage range 1 boost mode
 373:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR5          R1MODE        LL_PWR_DisableRange1BoostMode
 374:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 375:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 376:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableRange1BoostMode(void)
 377:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 378:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 379:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 380:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 381:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 382:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Check if the main regulator voltage range 1 boost mode is enabled
 383:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR5          R1MODE        LL_PWR_IsEnabledRange1BoostMode
 384:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval Inverted state of bit (0 or 1).
 385:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 386:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledRange1BoostMode(void)
 387:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 388:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == 0x0U) ? 1UL : 0UL);
 389:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
ARM GAS  /tmp/ccdYFPx8.s 			page 16


 390:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif /* PWR_CR5_R1MODE */
 391:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 392:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 393:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Enable access to the backup domain
 394:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          DBP           LL_PWR_EnableBkUpAccess
 395:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 396:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 397:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)
 398:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 399:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   SET_BIT(PWR->CR1, PWR_CR1_DBP);
 400:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 401:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 402:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 403:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Disable access to the backup domain
 404:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          DBP           LL_PWR_DisableBkUpAccess
 405:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 406:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 407:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableBkUpAccess(void)
 408:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 409:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR1, PWR_CR1_DBP);
 410:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 411:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 412:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 413:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Check if the backup domain is enabled
 414:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
 415:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 416:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 417:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
 418:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 419:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 420:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 421:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 422:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 423:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Set Low-Power mode
 424:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          LPMS          LL_PWR_SetPowerMode
 425:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @param  LowPowerMode This parameter can be one of the following values:
 426:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP0
 427:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP1
 428:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP2
 429:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STANDBY
 430:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_SHUTDOWN
 431:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 432:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 433:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_SetPowerMode(uint32_t LowPowerMode)
 434:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 435:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, LowPowerMode);
 436:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 437:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 438:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 439:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Get Low-Power mode
 440:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          LPMS          LL_PWR_GetPowerMode
 441:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval Returned value can be one of the following values:
 442:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP0
 443:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP1
 444:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STOP2
 445:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_STANDBY
 446:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   *         @arg @ref LL_PWR_MODE_SHUTDOWN
ARM GAS  /tmp/ccdYFPx8.s 			page 17


 447:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 448:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_GetPowerMode(void)
 449:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 450:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_LPMS));
 451:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 452:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 453:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_CR1_RRSTP)
 454:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 455:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Enable SRAM3 content retention in Stop mode
 456:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          RRSTP           LL_PWR_EnableSRAM3Retention
 457:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 458:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 459:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableSRAM3Retention(void)
 460:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 461:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   SET_BIT(PWR->CR1, PWR_CR1_RRSTP);
 462:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 463:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 464:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 465:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Disable SRAM3 content retention in Stop mode
 466:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          RRSTP           LL_PWR_DisableSRAM3Retention
 467:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 468:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 469:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableSRAM3Retention(void)
 470:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 471:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR1, PWR_CR1_RRSTP);
 472:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 473:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 474:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 475:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Check if SRAM3 content retention in Stop mode is enabled
 476:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR1          RRSTP           LL_PWR_IsEnabledSRAM3Retention
 477:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 478:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 479:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledSRAM3Retention(void)
 480:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 481:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR1, PWR_CR1_RRSTP) == (PWR_CR1_RRSTP)) ? 1UL : 0UL);
 482:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 483:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif /* PWR_CR1_RRSTP */
 484:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 485:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_CR3_DSIPDEN)
 486:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 487:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Enable pull-down activation on DSI pins
 488:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR3          DSIPDEN           LL_PWR_EnableDSIPinsPDActivation
 489:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 490:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 491:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableDSIPinsPDActivation(void)
 492:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 493:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   SET_BIT(PWR->CR3, PWR_CR3_DSIPDEN);
 494:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 495:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 496:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 497:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Disable pull-down activation on DSI pins
 498:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR3          DSIPDEN           LL_PWR_DisableDSIPinsPDActivation
 499:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 500:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 501:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableDSIPinsPDActivation(void)
 502:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 503:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR3, PWR_CR3_DSIPDEN);
ARM GAS  /tmp/ccdYFPx8.s 			page 18


 504:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 505:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 506:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 507:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Check if pull-down activation on DSI pins is enabled
 508:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR3          DSIPDEN           LL_PWR_IsEnabledDSIPinsPDActivation
 509:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 510:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 511:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledDSIPinsPDActivation(void)
 512:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 513:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR3, PWR_CR3_DSIPDEN) == (PWR_CR3_DSIPDEN)) ? 1UL : 0UL);
 514:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 515:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif /* PWR_CR3_DSIPDEN */
 516:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 517:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_CR2_USV)
 518:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 519:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Enable VDDUSB supply
 520:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR2          USV           LL_PWR_EnableVddUSB
 521:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 522:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 523:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableVddUSB(void)
 524:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 525:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   SET_BIT(PWR->CR2, PWR_CR2_USV);
 526:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 527:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 528:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 529:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Disable VDDUSB supply
 530:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR2          USV           LL_PWR_DisableVddUSB
 531:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 532:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 533:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_DisableVddUSB(void)
 534:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 535:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   CLEAR_BIT(PWR->CR2, PWR_CR2_USV);
 536:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 537:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 538:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 539:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Check if VDDUSB supply is enabled
 540:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR2          USV           LL_PWR_IsEnabledVddUSB
 541:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval State of bit (1 or 0).
 542:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 543:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE uint32_t LL_PWR_IsEnabledVddUSB(void)
 544:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 545:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   return ((READ_BIT(PWR->CR2, PWR_CR2_USV) == (PWR_CR2_USV)) ? 1UL : 0UL);
 546:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** }
 547:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #endif
 548:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** 
 549:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** #if defined(PWR_CR2_IOSV)
 550:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** /**
 551:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @brief  Enable VDDIO2 supply
 552:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @rmtoll CR2          IOSV          LL_PWR_EnableVddIO2
 553:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   * @retval None
 554:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   */
 555:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** __STATIC_INLINE void LL_PWR_EnableVddIO2(void)
 285              		.loc 2 555 22 view .LVU84
 286              	.LBB11:
 556:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h **** {
 557:../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_pwr.h ****   SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 287              		.loc 2 557 3 view .LVU85
ARM GAS  /tmp/ccdYFPx8.s 			page 19


 288 005e 244A     		ldr	r2, .L23+12
 289 0060 5368     		ldr	r3, [r2, #4]
 290 0062 43F40073 		orr	r3, r3, #512
 291 0066 5360     		str	r3, [r2, #4]
 292              	.LBE11:
 293              	.LBE10:
 121:../Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 294              		.loc 1 121 5 view .LVU86
 121:../Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 295              		.loc 1 121 25 is_stmt 0 view .LVU87
 296 0068 4FF4C073 		mov	r3, #384
 297 006c 2793     		str	r3, [sp, #156]
 122:../Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 298              		.loc 1 122 5 is_stmt 1 view .LVU88
 122:../Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 299              		.loc 1 122 26 is_stmt 0 view .LVU89
 300 006e 0223     		movs	r3, #2
 301 0070 2893     		str	r3, [sp, #160]
 123:../Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 302              		.loc 1 123 5 is_stmt 1 view .LVU90
 123:../Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 303              		.loc 1 123 26 is_stmt 0 view .LVU91
 304 0072 0023     		movs	r3, #0
 305 0074 2993     		str	r3, [sp, #164]
 124:../Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 306              		.loc 1 124 5 is_stmt 1 view .LVU92
 124:../Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 307              		.loc 1 124 27 is_stmt 0 view .LVU93
 308 0076 0323     		movs	r3, #3
 309 0078 2A93     		str	r3, [sp, #168]
 125:../Core/Src/usart.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 310              		.loc 1 125 5 is_stmt 1 view .LVU94
 125:../Core/Src/usart.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 311              		.loc 1 125 31 is_stmt 0 view .LVU95
 312 007a 0823     		movs	r3, #8
 313 007c 2B93     		str	r3, [sp, #172]
 126:../Core/Src/usart.c **** 
 314              		.loc 1 126 5 is_stmt 1 view .LVU96
 315 007e 27A9     		add	r1, sp, #156
 316 0080 1C48     		ldr	r0, .L23+16
 317 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 318              	.LVL9:
 319 0086 CFE7     		b	.L13
 320              	.L21:
 109:../Core/Src/usart.c ****     }
 321              		.loc 1 109 7 view .LVU97
 322 0088 FFF7FEFF 		bl	Error_Handler
 323              	.LVL10:
 324 008c D4E7     		b	.L15
 325              	.L20:
 140:../Core/Src/usart.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 326              		.loc 1 140 5 view .LVU98
 140:../Core/Src/usart.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 327              		.loc 1 140 40 is_stmt 0 view .LVU99
 328 008e 0223     		movs	r3, #2
 329 0090 0493     		str	r3, [sp, #16]
 141:../Core/Src/usart.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
ARM GAS  /tmp/ccdYFPx8.s 			page 20


 330              		.loc 1 141 5 is_stmt 1 view .LVU100
 142:../Core/Src/usart.c ****     {
 331              		.loc 1 142 5 view .LVU101
 142:../Core/Src/usart.c ****     {
 332              		.loc 1 142 9 is_stmt 0 view .LVU102
 333 0092 04A8     		add	r0, sp, #16
 334 0094 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 335              	.LVL11:
 142:../Core/Src/usart.c ****     {
 336              		.loc 1 142 8 view .LVU103
 337 0098 08BB     		cbnz	r0, .L22
 338              	.L17:
 148:../Core/Src/usart.c **** 
 339              		.loc 1 148 5 is_stmt 1 view .LVU104
 340              	.LBB12:
 148:../Core/Src/usart.c **** 
 341              		.loc 1 148 5 view .LVU105
 148:../Core/Src/usart.c **** 
 342              		.loc 1 148 5 view .LVU106
 343 009a 144B     		ldr	r3, .L23+8
 344 009c 9A6D     		ldr	r2, [r3, #88]
 345 009e 42F40032 		orr	r2, r2, #131072
 346 00a2 9A65     		str	r2, [r3, #88]
 148:../Core/Src/usart.c **** 
 347              		.loc 1 148 5 view .LVU107
 348 00a4 9A6D     		ldr	r2, [r3, #88]
 349 00a6 02F40032 		and	r2, r2, #131072
 350 00aa 0292     		str	r2, [sp, #8]
 148:../Core/Src/usart.c **** 
 351              		.loc 1 148 5 view .LVU108
 352 00ac 029A     		ldr	r2, [sp, #8]
 353              	.LBE12:
 148:../Core/Src/usart.c **** 
 354              		.loc 1 148 5 view .LVU109
 150:../Core/Src/usart.c ****     /**USART2 GPIO Configuration
 355              		.loc 1 150 5 view .LVU110
 356              	.LBB13:
 150:../Core/Src/usart.c ****     /**USART2 GPIO Configuration
 357              		.loc 1 150 5 view .LVU111
 150:../Core/Src/usart.c ****     /**USART2 GPIO Configuration
 358              		.loc 1 150 5 view .LVU112
 359 00ae DA6C     		ldr	r2, [r3, #76]
 360 00b0 42F00802 		orr	r2, r2, #8
 361 00b4 DA64     		str	r2, [r3, #76]
 150:../Core/Src/usart.c ****     /**USART2 GPIO Configuration
 362              		.loc 1 150 5 view .LVU113
 363 00b6 DB6C     		ldr	r3, [r3, #76]
 364 00b8 03F00803 		and	r3, r3, #8
 365 00bc 0393     		str	r3, [sp, #12]
 150:../Core/Src/usart.c ****     /**USART2 GPIO Configuration
 366              		.loc 1 150 5 view .LVU114
 367 00be 039B     		ldr	r3, [sp, #12]
 368              	.LBE13:
 150:../Core/Src/usart.c ****     /**USART2 GPIO Configuration
 369              		.loc 1 150 5 view .LVU115
 155:../Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 370              		.loc 1 155 5 view .LVU116
ARM GAS  /tmp/ccdYFPx8.s 			page 21


 155:../Core/Src/usart.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 371              		.loc 1 155 25 is_stmt 0 view .LVU117
 372 00c0 6023     		movs	r3, #96
 373 00c2 2793     		str	r3, [sp, #156]
 156:../Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 374              		.loc 1 156 5 is_stmt 1 view .LVU118
 156:../Core/Src/usart.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 375              		.loc 1 156 26 is_stmt 0 view .LVU119
 376 00c4 0223     		movs	r3, #2
 377 00c6 2893     		str	r3, [sp, #160]
 157:../Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 378              		.loc 1 157 5 is_stmt 1 view .LVU120
 157:../Core/Src/usart.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 379              		.loc 1 157 26 is_stmt 0 view .LVU121
 380 00c8 0023     		movs	r3, #0
 381 00ca 2993     		str	r3, [sp, #164]
 158:../Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 382              		.loc 1 158 5 is_stmt 1 view .LVU122
 158:../Core/Src/usart.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 383              		.loc 1 158 27 is_stmt 0 view .LVU123
 384 00cc 0323     		movs	r3, #3
 385 00ce 2A93     		str	r3, [sp, #168]
 159:../Core/Src/usart.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 386              		.loc 1 159 5 is_stmt 1 view .LVU124
 159:../Core/Src/usart.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 387              		.loc 1 159 31 is_stmt 0 view .LVU125
 388 00d0 0723     		movs	r3, #7
 389 00d2 2B93     		str	r3, [sp, #172]
 160:../Core/Src/usart.c **** 
 390              		.loc 1 160 5 is_stmt 1 view .LVU126
 391 00d4 27A9     		add	r1, sp, #156
 392 00d6 0848     		ldr	r0, .L23+20
 393 00d8 FFF7FEFF 		bl	HAL_GPIO_Init
 394              	.LVL12:
 395              		.loc 1 166 1 is_stmt 0 view .LVU127
 396 00dc A4E7     		b	.L13
 397              	.L22:
 144:../Core/Src/usart.c ****     }
 398              		.loc 1 144 7 is_stmt 1 view .LVU128
 399 00de FFF7FEFF 		bl	Error_Handler
 400              	.LVL13:
 401 00e2 DAE7     		b	.L17
 402              	.L24:
 403              		.align	2
 404              	.L23:
 405 00e4 00800040 		.word	1073774592
 406 00e8 00440040 		.word	1073759232
 407 00ec 00100240 		.word	1073876992
 408 00f0 00700040 		.word	1073770496
 409 00f4 00180048 		.word	1207965696
 410 00f8 000C0048 		.word	1207962624
 411              		.cfi_endproc
 412              	.LFE726:
 414              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 415              		.align	1
 416              		.global	HAL_UART_MspDeInit
 417              		.syntax unified
ARM GAS  /tmp/ccdYFPx8.s 			page 22


 418              		.thumb
 419              		.thumb_func
 420              		.fpu fpv4-sp-d16
 422              	HAL_UART_MspDeInit:
 423              	.LVL14:
 424              	.LFB727:
 167:../Core/Src/usart.c **** 
 168:../Core/Src/usart.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
 169:../Core/Src/usart.c **** {
 425              		.loc 1 169 1 view -0
 426              		.cfi_startproc
 427              		@ args = 0, pretend = 0, frame = 0
 428              		@ frame_needed = 0, uses_anonymous_args = 0
 429              		.loc 1 169 1 is_stmt 0 view .LVU130
 430 0000 08B5     		push	{r3, lr}
 431              	.LCFI6:
 432              		.cfi_def_cfa_offset 8
 433              		.cfi_offset 3, -8
 434              		.cfi_offset 14, -4
 170:../Core/Src/usart.c **** 
 171:../Core/Src/usart.c ****   if(uartHandle->Instance==LPUART1)
 435              		.loc 1 171 3 is_stmt 1 view .LVU131
 436              		.loc 1 171 16 is_stmt 0 view .LVU132
 437 0002 0368     		ldr	r3, [r0]
 438              		.loc 1 171 5 view .LVU133
 439 0004 0E4A     		ldr	r2, .L31
 440 0006 9342     		cmp	r3, r2
 441 0008 03D0     		beq	.L29
 172:../Core/Src/usart.c ****   {
 173:../Core/Src/usart.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 0 */
 174:../Core/Src/usart.c **** 
 175:../Core/Src/usart.c ****   /* USER CODE END LPUART1_MspDeInit 0 */
 176:../Core/Src/usart.c ****     /* Peripheral clock disable */
 177:../Core/Src/usart.c ****     __HAL_RCC_LPUART1_CLK_DISABLE();
 178:../Core/Src/usart.c **** 
 179:../Core/Src/usart.c ****     /**LPUART1 GPIO Configuration
 180:../Core/Src/usart.c ****     PG7     ------> LPUART1_TX
 181:../Core/Src/usart.c ****     PG8     ------> LPUART1_RX
 182:../Core/Src/usart.c ****     */
 183:../Core/Src/usart.c ****     HAL_GPIO_DeInit(GPIOG, GPIO_PIN_7|GPIO_PIN_8);
 184:../Core/Src/usart.c **** 
 185:../Core/Src/usart.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 1 */
 186:../Core/Src/usart.c **** 
 187:../Core/Src/usart.c ****   /* USER CODE END LPUART1_MspDeInit 1 */
 188:../Core/Src/usart.c ****   }
 189:../Core/Src/usart.c ****   else if(uartHandle->Instance==USART2)
 442              		.loc 1 189 8 is_stmt 1 view .LVU134
 443              		.loc 1 189 10 is_stmt 0 view .LVU135
 444 000a 0E4A     		ldr	r2, .L31+4
 445 000c 9342     		cmp	r3, r2
 446 000e 0CD0     		beq	.L30
 447              	.LVL15:
 448              	.L25:
 190:../Core/Src/usart.c ****   {
 191:../Core/Src/usart.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 192:../Core/Src/usart.c **** 
 193:../Core/Src/usart.c ****   /* USER CODE END USART2_MspDeInit 0 */
ARM GAS  /tmp/ccdYFPx8.s 			page 23


 194:../Core/Src/usart.c ****     /* Peripheral clock disable */
 195:../Core/Src/usart.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 196:../Core/Src/usart.c **** 
 197:../Core/Src/usart.c ****     /**USART2 GPIO Configuration
 198:../Core/Src/usart.c ****     PD5     ------> USART2_TX
 199:../Core/Src/usart.c ****     PD6     ------> USART2_RX
 200:../Core/Src/usart.c ****     */
 201:../Core/Src/usart.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_5|GPIO_PIN_6);
 202:../Core/Src/usart.c **** 
 203:../Core/Src/usart.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 204:../Core/Src/usart.c **** 
 205:../Core/Src/usart.c ****   /* USER CODE END USART2_MspDeInit 1 */
 206:../Core/Src/usart.c ****   }
 207:../Core/Src/usart.c **** }
 449              		.loc 1 207 1 view .LVU136
 450 0010 08BD     		pop	{r3, pc}
 451              	.LVL16:
 452              	.L29:
 177:../Core/Src/usart.c **** 
 453              		.loc 1 177 5 is_stmt 1 view .LVU137
 454 0012 02F5C832 		add	r2, r2, #102400
 455 0016 D36D     		ldr	r3, [r2, #92]
 456 0018 23F00103 		bic	r3, r3, #1
 457 001c D365     		str	r3, [r2, #92]
 183:../Core/Src/usart.c **** 
 458              		.loc 1 183 5 view .LVU138
 459 001e 4FF4C071 		mov	r1, #384
 460 0022 0948     		ldr	r0, .L31+8
 461              	.LVL17:
 183:../Core/Src/usart.c **** 
 462              		.loc 1 183 5 is_stmt 0 view .LVU139
 463 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 464              	.LVL18:
 465 0028 F2E7     		b	.L25
 466              	.LVL19:
 467              	.L30:
 195:../Core/Src/usart.c **** 
 468              		.loc 1 195 5 is_stmt 1 view .LVU140
 469 002a 02F5E632 		add	r2, r2, #117760
 470 002e 936D     		ldr	r3, [r2, #88]
 471 0030 23F40033 		bic	r3, r3, #131072
 472 0034 9365     		str	r3, [r2, #88]
 201:../Core/Src/usart.c **** 
 473              		.loc 1 201 5 view .LVU141
 474 0036 6021     		movs	r1, #96
 475 0038 0448     		ldr	r0, .L31+12
 476              	.LVL20:
 201:../Core/Src/usart.c **** 
 477              		.loc 1 201 5 is_stmt 0 view .LVU142
 478 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 479              	.LVL21:
 480              		.loc 1 207 1 view .LVU143
 481 003e E7E7     		b	.L25
 482              	.L32:
 483              		.align	2
 484              	.L31:
 485 0040 00800040 		.word	1073774592
ARM GAS  /tmp/ccdYFPx8.s 			page 24


 486 0044 00440040 		.word	1073759232
 487 0048 00180048 		.word	1207965696
 488 004c 000C0048 		.word	1207962624
 489              		.cfi_endproc
 490              	.LFE727:
 492              		.global	huart2
 493              		.global	hlpuart1
 494              		.section	.bss.hlpuart1,"aw",%nobits
 495              		.align	2
 496              		.set	.LANCHOR0,. + 0
 499              	hlpuart1:
 500 0000 00000000 		.space	132
 500      00000000 
 500      00000000 
 500      00000000 
 500      00000000 
 501              		.section	.bss.huart2,"aw",%nobits
 502              		.align	2
 503              		.set	.LANCHOR1,. + 0
 506              	huart2:
 507 0000 00000000 		.space	132
 507      00000000 
 507      00000000 
 507      00000000 
 507      00000000 
 508              		.text
 509              	.Letext0:
 510              		.file 3 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 511              		.file 4 "../Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4a6xx.h"
 512              		.file 5 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 513              		.file 6 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 514              		.file 7 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 515              		.file 8 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 516              		.file 9 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 517              		.file 10 "../Core/Inc/usart.h"
 518              		.file 11 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_dma.h"
 519              		.file 12 "../Core/Inc/main.h"
 520              		.file 13 "<built-in>"
ARM GAS  /tmp/ccdYFPx8.s 			page 25


DEFINED SYMBOLS
                            *ABS*:0000000000000000 usart.c
     /tmp/ccdYFPx8.s:18     .text.MX_LPUART1_UART_Init:0000000000000000 $t
     /tmp/ccdYFPx8.s:26     .text.MX_LPUART1_UART_Init:0000000000000000 MX_LPUART1_UART_Init
     /tmp/ccdYFPx8.s:89     .text.MX_LPUART1_UART_Init:0000000000000030 $d
     /tmp/ccdYFPx8.s:96     .text.MX_USART2_UART_Init:0000000000000000 $t
     /tmp/ccdYFPx8.s:103    .text.MX_USART2_UART_Init:0000000000000000 MX_USART2_UART_Init
     /tmp/ccdYFPx8.s:167    .text.MX_USART2_UART_Init:0000000000000030 $d
     /tmp/ccdYFPx8.s:173    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccdYFPx8.s:180    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccdYFPx8.s:405    .text.HAL_UART_MspInit:00000000000000e4 $d
     /tmp/ccdYFPx8.s:415    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccdYFPx8.s:422    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccdYFPx8.s:485    .text.HAL_UART_MspDeInit:0000000000000040 $d
     /tmp/ccdYFPx8.s:506    .bss.huart2:0000000000000000 huart2
     /tmp/ccdYFPx8.s:499    .bss.hlpuart1:0000000000000000 hlpuart1
     /tmp/ccdYFPx8.s:495    .bss.hlpuart1:0000000000000000 $d
     /tmp/ccdYFPx8.s:502    .bss.huart2:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_UART_Init
Error_Handler
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_GPIO_DeInit
