check.sv cache for design details

we are going to use vpi instead of system verilog
vpi actualy works


