<<<<<<< HEAD
../Core/Src/main.c:87:5:main	1
../Core/Src/main.c:144:6:SystemClock_Config	3
../Core/Src/main.c:194:13:MX_ADC1_Init	2
../Core/Src/main.c:226:13:MX_SPI1_Init	2
../Core/Src/main.c:264:13:MX_SPI2_Init	2
../Core/Src/main.c:302:13:MX_TIM2_Init	5
../Core/Src/main.c:365:13:MX_TIM4_Init	9
../Core/Src/main.c:436:13:MX_TIM5_Init	3
../Core/Src/main.c:485:13:MX_TIM6_Init	3
../Core/Src/main.c:523:13:MX_TIM14_Init	2
../Core/Src/main.c:554:13:MX_USART1_UART_Init	2
../Core/Src/main.c:585:13:MX_DMA_Init	1
../Core/Src/main.c:603:13:MX_GPIO_Init	1
../Core/Src/main.c:692:6:Error_Handler	1
=======
../Core/Src/main.c:89:5:main	1
../Core/Src/main.c:149:6:SystemClock_Config	3
../Core/Src/main.c:199:13:MX_ADC1_Init	11
../Core/Src/main.c:329:13:MX_SPI1_Init	2
../Core/Src/main.c:367:13:MX_SPI2_Init	2
../Core/Src/main.c:405:13:MX_TIM2_Init	5
../Core/Src/main.c:468:13:MX_TIM4_Init	9
../Core/Src/main.c:539:13:MX_TIM5_Init	3
../Core/Src/main.c:588:13:MX_TIM6_Init	3
../Core/Src/main.c:626:13:MX_TIM13_Init	2
../Core/Src/main.c:657:13:MX_TIM14_Init	2
../Core/Src/main.c:688:13:MX_USART1_UART_Init	2
../Core/Src/main.c:719:13:MX_DMA_Init	1
../Core/Src/main.c:737:13:MX_GPIO_Init	1
../Core/Src/main.c:826:6:Error_Handler	1
>>>>>>> origin/master
