#! /Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/vincentroduit/Documents/document_vincent/epfl/master/ma2/embedded_system/software/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x7fa400f04e00 .scope module, "ramDmaCiTestbench" "ramDmaCiTestbench" 2 3;
 .timescale -12 -12;
v0x600002ae26d0_0 .var "ciN", 7 0;
v0x600002ae2760_0 .var "clock", 0 0;
v0x600002ae27f0_0 .var "reset", 0 0;
v0x600002ae2880_0 .net "result", 31 0, L_0x6000029e0000;  1 drivers
v0x600002ae2910_0 .var "start", 0 0;
v0x600002ae29a0_0 .var "valueA", 31 0;
v0x600002ae2a30_0 .var "valueB", 31 0;
E_0x600000de0800 .event negedge, v0x600002ae2250_0;
S_0x7fa400f04f70 .scope module, "DUT" "ramDmaCi" 2 21, 3 1 0, S_0x7fa400f04e00;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
P_0x600000de3900 .param/l "customId" 0 3 1, C4<00001011>;
L_0x6000033e12d0 .functor AND 1, L_0x6000029e05a0, L_0x6000029e03c0, C4<1>, C4<1>;
L_0x6000033e1340 .functor AND 1, L_0x6000029e0640, L_0x6000033e12d0, C4<1>, C4<1>;
L_0x6000033e13b0 .functor NOT 1, L_0x6000033e12d0, C4<0>, C4<0>, C4<0>;
L_0x6000033e1420 .functor OR 1, L_0x6000033e1340, L_0x6000033e13b0, C4<0>, C4<0>;
L_0x6000033e1490 .functor AND 1, L_0x6000029e0780, L_0x6000029e03c0, C4<1>, C4<1>;
L_0x7fa408078008 .functor BUFT 1, C4<00001011>, C4<0>, C4<0>, C4<0>;
v0x600002ae17a0_0 .net/2u *"_ivl_0", 7 0, L_0x7fa408078008;  1 drivers
v0x600002ae1830_0 .net *"_ivl_10", 31 0, L_0x6000029e0500;  1 drivers
L_0x7fa408078098 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ae18c0_0 .net *"_ivl_13", 9 0, L_0x7fa408078098;  1 drivers
L_0x7fa4080780e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ae1950_0 .net/2u *"_ivl_14", 31 0, L_0x7fa4080780e0;  1 drivers
v0x600002ae19e0_0 .net *"_ivl_16", 0 0, L_0x6000029e05a0;  1 drivers
v0x600002ae1a70_0 .net *"_ivl_2", 0 0, L_0x6000029e0320;  1 drivers
v0x600002ae1b00_0 .net *"_ivl_21", 0 0, L_0x6000029e0640;  1 drivers
v0x600002ae1b90_0 .net *"_ivl_32", 0 0, L_0x6000033e13b0;  1 drivers
v0x600002ae1c20_0 .net *"_ivl_34", 0 0, L_0x6000033e1420;  1 drivers
L_0x7fa408078200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002ae1cb0_0 .net/2u *"_ivl_36", 0 0, L_0x7fa408078200;  1 drivers
v0x600002ae1d40_0 .net *"_ivl_38", 0 0, L_0x6000029e0780;  1 drivers
L_0x7fa408078050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002ae1dd0_0 .net/2u *"_ivl_4", 0 0, L_0x7fa408078050;  1 drivers
L_0x7fa408078248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ae1e60_0 .net/2u *"_ivl_42", 31 0, L_0x7fa408078248;  1 drivers
v0x600002ae1ef0_0 .net *"_ivl_9", 21 0, L_0x6000029e0460;  1 drivers
v0x600002ae1f80_0 .net "ciN", 7 0, v0x600002ae26d0_0;  1 drivers
v0x600002ae2010_0 .net "clock", 0 0, v0x600002ae2760_0;  1 drivers
v0x600002ae20a0_0 .net "done", 0 0, L_0x6000033e1490;  1 drivers
v0x600002ae2130_0 .net "enWR", 0 0, L_0x6000033e12d0;  1 drivers
v0x600002ae21c0_0 .var "read_done", 0 0;
v0x600002ae2250_0 .net "reset", 0 0, v0x600002ae27f0_0;  1 drivers
v0x600002ae22e0_0 .net "result", 31 0, L_0x6000029e0000;  alias, 1 drivers
v0x600002ae2370_0 .net "resultSRAM", 31 0, v0x600002ae14d0_0;  1 drivers
v0x600002ae2400_0 .net "s_isMyCi", 0 0, L_0x6000029e03c0;  1 drivers
v0x600002ae2490_0 .net "start", 0 0, v0x600002ae2910_0;  1 drivers
v0x600002ae2520_0 .net "valueA", 31 0, v0x600002ae29a0_0;  1 drivers
v0x600002ae25b0_0 .net "valueB", 31 0, v0x600002ae2a30_0;  1 drivers
v0x600002ae2640_0 .net "writeEnableA", 0 0, L_0x6000033e1340;  1 drivers
E_0x600000de39c0 .event negedge, v0x600002ae1290_0;
L_0x6000029e0320 .cmp/eq 8, v0x600002ae26d0_0, L_0x7fa408078008;
L_0x6000029e03c0 .functor MUXZ 1, L_0x7fa408078050, v0x600002ae2910_0, L_0x6000029e0320, C4<>;
L_0x6000029e0460 .part v0x600002ae29a0_0, 10, 22;
L_0x6000029e0500 .concat [ 22 10 0 0], L_0x6000029e0460, L_0x7fa408078098;
L_0x6000029e05a0 .cmp/eq 32, L_0x6000029e0500, L_0x7fa4080780e0;
L_0x6000029e0640 .part v0x600002ae29a0_0, 9, 1;
L_0x6000029e06e0 .part v0x600002ae29a0_0, 0, 9;
L_0x6000029e0780 .functor MUXZ 1, v0x600002ae21c0_0, L_0x7fa408078200, L_0x6000033e1420, C4<>;
L_0x6000029e0000 .functor MUXZ 32, L_0x7fa408078248, v0x600002ae14d0_0, L_0x6000033e1490, C4<>;
S_0x7fa400f05770 .scope module, "SSRAm" "dualPortSSRAM" 3 23, 4 2 0, S_0x7fa400f04f70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clockA";
    .port_info 1 /INPUT 1 "clockB";
    .port_info 2 /INPUT 1 "writeEnableA";
    .port_info 3 /INPUT 1 "writeEnableB";
    .port_info 4 /INPUT 9 "addressA";
    .port_info 5 /INPUT 9 "addressB";
    .port_info 6 /INPUT 32 "dataInA";
    .port_info 7 /INPUT 32 "dataInB";
    .port_info 8 /OUTPUT 32 "dataOutA";
    .port_info 9 /OUTPUT 32 "dataOutB";
P_0x600002de1800 .param/l "bitwidth" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x600002de1840 .param/l "nrOfEntries" 0 4 3, +C4<00000000000000000000001000000000>;
P_0x600002de1880 .param/l "readAfterWrite" 0 4 4, +C4<00000000000000000000000000000000>;
v0x600002ae1170_0 .net "addressA", 8 0, L_0x6000029e06e0;  1 drivers
L_0x7fa408078170 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ae1200_0 .net "addressB", 8 0, L_0x7fa408078170;  1 drivers
v0x600002ae1290_0 .net "clockA", 0 0, v0x600002ae2760_0;  alias, 1 drivers
v0x600002ae1320_0 .net "clockB", 0 0, v0x600002ae2760_0;  alias, 1 drivers
v0x600002ae13b0_0 .net "dataInA", 31 0, v0x600002ae2a30_0;  alias, 1 drivers
L_0x7fa4080781b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002ae1440_0 .net "dataInB", 31 0, L_0x7fa4080781b8;  1 drivers
v0x600002ae14d0_0 .var "dataOutA", 31 0;
v0x600002ae1560_0 .var "dataOutB", 31 0;
v0x600002ae15f0 .array "memoryContent", 0 511, 31 0;
v0x600002ae1680_0 .net "writeEnableA", 0 0, L_0x6000033e1340;  alias, 1 drivers
L_0x7fa408078128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002ae1710_0 .net "writeEnableB", 0 0, L_0x7fa408078128;  1 drivers
E_0x600000de3ac0 .event posedge, v0x600002ae1290_0;
    .scope S_0x7fa400f05770;
T_0 ;
    %wait E_0x600000de3ac0;
    %load/vec4 v0x600002ae1680_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x600002ae13b0_0;
    %load/vec4 v0x600002ae1170_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x600002ae15f0, 4, 0;
T_0.0 ;
    %load/vec4 v0x600002ae1170_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x600002ae15f0, 4;
    %store/vec4 v0x600002ae14d0_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fa400f05770;
T_1 ;
    %wait E_0x600000de3ac0;
    %load/vec4 v0x600002ae1710_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x600002ae1440_0;
    %load/vec4 v0x600002ae1200_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x600002ae15f0, 4, 0;
T_1.0 ;
    %load/vec4 v0x600002ae1200_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x600002ae15f0, 4;
    %store/vec4 v0x600002ae1560_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fa400f04f70;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ae21c0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x7fa400f04f70;
T_3 ;
    %wait E_0x600000de39c0;
    %load/vec4 v0x600002ae2130_0;
    %assign/vec4 v0x600002ae21c0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fa400f04e00;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002ae27f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ae2760_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0x600002ae2760_0;
    %inv;
    %store/vec4 v0x600002ae2760_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ae27f0_0, 0, 1;
T_4.2 ;
    %delay 5, 0;
    %load/vec4 v0x600002ae2760_0;
    %inv;
    %store/vec4 v0x600002ae2760_0, 0, 1;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .thread T_4;
    .scope S_0x7fa400f04e00;
T_5 ;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0x600002ae26d0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ae2910_0, 0, 1;
    %wait E_0x600000de0800;
    %pushi/vec4 2, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600000de3ac0;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002ae2910_0, 0, 1;
    %pushi/vec4 513, 0, 32;
    %store/vec4 v0x600002ae29a0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002ae2a30_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600000de3ac0;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ae2910_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.5, 5;
    %jmp/1 T_5.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600000de3ac0;
    %jmp T_5.4;
T_5.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002ae2910_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002ae29a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ae2a30_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600000de3ac0;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ae2910_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.9, 5;
    %jmp/1 T_5.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600000de3ac0;
    %jmp T_5.8;
T_5.9 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002ae2910_0, 0, 1;
    %pushi/vec4 268435971, 0, 32;
    %store/vec4 v0x600002ae29a0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002ae2a30_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_5.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.11, 5;
    %jmp/1 T_5.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600000de3ac0;
    %jmp T_5.10;
T_5.11 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ae2910_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.13, 5;
    %jmp/1 T_5.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600000de3ac0;
    %jmp T_5.12;
T_5.13 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002ae2910_0, 0, 1;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x600002ae29a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ae2a30_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_5.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.15, 5;
    %jmp/1 T_5.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600000de3ac0;
    %jmp T_5.14;
T_5.15 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ae2910_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_5.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.17, 5;
    %jmp/1 T_5.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x600000de3ac0;
    %jmp T_5.16;
T_5.17 ;
    %pop/vec4 1;
    %vpi_call 2 81 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7fa400f04e00;
T_6 ;
    %vpi_call 2 86 "$dumpfile", "ramDmaCi.vcd" {0 0 0};
    %vpi_call 2 89 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x7fa400f04f70 {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ramDmaCi_tb.v";
    "ramDmaCi.v";
    "dualPortSSRAM.v";
