
*** Running vivado
    with args -log Mayo_keygen_no_zynq_mayo_linear_combinat_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Mayo_keygen_no_zynq_mayo_linear_combinat_0_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Mayo_keygen_no_zynq_mayo_linear_combinat_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo/mayo_keygen_fsm/Mayo_keygen_fsm_1.6'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/osm/Documents/SECT-MAYO/MAYO/vivado/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/osm/Documents/SECT-MAYO/MAYO/vivado/TRNG_project/TRNG_project.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top Mayo_keygen_no_zynq_mayo_linear_combinat_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'Mayo_keygen_no_zynq_mayo_linear_combinat_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 71226
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2300.789 ; gain = 0.000 ; free physical = 16112 ; free virtual = 23783
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Mayo_keygen_no_zynq_mayo_linear_combinat_0_0' [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen_no_zynq/ip/Mayo_keygen_no_zynq_mayo_linear_combinat_0_0/synth/Mayo_keygen_no_zynq_mayo_linear_combinat_0_0.vhd:91]
INFO: [Synth 8-3491] module 'mayo_linear_combination' declared at '/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/MAYO_Keygen/MAYO_linear_combination.vhd:64' bound to instance 'U0' of component 'mayo_linear_combination' [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen_no_zynq/ip/Mayo_keygen_no_zynq_mayo_linear_combinat_0_0/synth/Mayo_keygen_no_zynq_mayo_linear_combinat_0_0.vhd:149]
INFO: [Synth 8-638] synthesizing module 'mayo_linear_combination' [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/MAYO_Keygen/MAYO_linear_combination.vhd:109]
INFO: [Synth 8-3491] module 'DSP_Accum' declared at '/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/MAYO_Keygen/MAYO_linear_combination.vhd:403' bound to instance 'DSP_Inst' of component 'DSP_Accum' [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/MAYO_Keygen/MAYO_linear_combination.vhd:154]
INFO: [Synth 8-638] synthesizing module 'DSP_Accum' [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/MAYO_Keygen/MAYO_linear_combination.vhd:413]
INFO: [Synth 8-256] done synthesizing module 'DSP_Accum' (1#1) [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/MAYO_Keygen/MAYO_linear_combination.vhd:413]
INFO: [Synth 8-226] default block is never used [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/MAYO_Keygen/MAYO_linear_combination.vhd:305]
INFO: [Synth 8-256] done synthesizing module 'mayo_linear_combination' (2#1) [/home/osm/Documents/SECT-MAYO/MAYO/src/hdl/MAYO_Keygen/MAYO_linear_combination.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'Mayo_keygen_no_zynq_mayo_linear_combinat_0_0' (3#1) [/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/Mayo_keygen_no_zynq/ip/Mayo_keygen_no_zynq_mayo_linear_combinat_0_0/synth/Mayo_keygen_no_zynq_mayo_linear_combinat_0_0.vhd:91]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2300.789 ; gain = 0.000 ; free physical = 14958 ; free virtual = 22643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2300.789 ; gain = 0.000 ; free physical = 15134 ; free virtual = 22775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2300.789 ; gain = 0.000 ; free physical = 15133 ; free virtual = 22775
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2300.789 ; gain = 0.000 ; free physical = 15120 ; free virtual = 22761
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2364.703 ; gain = 0.000 ; free physical = 17288 ; free virtual = 24944
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2364.703 ; gain = 0.000 ; free physical = 17282 ; free virtual = 24938
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2364.703 ; gain = 63.914 ; free physical = 17305 ; free virtual = 24965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2364.703 ; gain = 63.914 ; free physical = 17304 ; free virtual = 24965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2364.703 ; gain = 63.914 ; free physical = 17308 ; free virtual = 24969
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 't_state_reg' in module 'mayo_linear_combination'
INFO: [Synth 8-802] inferred FSM for state register 't_state1_reg' in module 'mayo_linear_combination'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                           000001 |                              000
                   read1 |                           000010 |                              001
                   read3 |                           000100 |                              011
                   read4 |                           001000 |                              100
                   read2 |                           010000 |                              010
                    done |                           100000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 't_state_reg' using encoding 'one-hot' in module 'mayo_linear_combination'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                   main1 |                             0010 |                               01
                  write1 |                             0100 |                               10
                    done |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 't_state1_reg' using encoding 'one-hot' in module 'mayo_linear_combination'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2364.703 ; gain = 63.914 ; free physical = 17269 ; free virtual = 24940
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 7     
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 25    
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 17    
	   6 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 13    
	   4 Input    1 Bit        Muxes := 7     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP acc_reg[0], operation Mode is: (P+A*B)'.
DSP Report: register acc_reg[0] is absorbed into DSP acc_reg[0].
DSP Report: operator acc_reg[0]0 is absorbed into DSP acc_reg[0].
DSP Report: operator acc_reg[0]1 is absorbed into DSP acc_reg[0].
DSP Report: Generating DSP acc_reg[1], operation Mode is: (P+A*B)'.
DSP Report: register acc_reg[1] is absorbed into DSP acc_reg[1].
DSP Report: operator acc_reg[1]0 is absorbed into DSP acc_reg[1].
DSP Report: operator acc_reg[1]1 is absorbed into DSP acc_reg[1].
DSP Report: Generating DSP acc_reg[2], operation Mode is: (P+A*B)'.
DSP Report: register acc_reg[2] is absorbed into DSP acc_reg[2].
DSP Report: operator acc_reg[2]0 is absorbed into DSP acc_reg[2].
DSP Report: operator acc_reg[2]1 is absorbed into DSP acc_reg[2].
DSP Report: Generating DSP acc_reg[3], operation Mode is: (P+A*B)'.
DSP Report: register acc_reg[3] is absorbed into DSP acc_reg[3].
DSP Report: operator acc_reg[3]0 is absorbed into DSP acc_reg[3].
DSP Report: operator acc_reg[3]1 is absorbed into DSP acc_reg[3].
DSP Report: Generating DSP acc[4]0, operation Mode is: C'+A*B.
DSP Report: register acc_reg[4] is absorbed into DSP acc[4]0.
DSP Report: operator acc[4]0 is absorbed into DSP acc[4]0.
DSP Report: operator acc_reg[0]1 is absorbed into DSP acc[4]0.
DSP Report: Generating DSP acc[5]0, operation Mode is: C'+A*B.
DSP Report: register acc_reg[5] is absorbed into DSP acc[5]0.
DSP Report: operator acc[5]0 is absorbed into DSP acc[5]0.
DSP Report: operator acc_reg[1]1 is absorbed into DSP acc[5]0.
DSP Report: Generating DSP acc[6]0, operation Mode is: C'+A*B.
DSP Report: register acc_reg[6] is absorbed into DSP acc[6]0.
DSP Report: operator acc[6]0 is absorbed into DSP acc[6]0.
DSP Report: operator acc_reg[2]1 is absorbed into DSP acc[6]0.
DSP Report: Generating DSP acc[7]0, operation Mode is: C'+A*B.
DSP Report: register acc_reg[7] is absorbed into DSP acc[7]0.
DSP Report: operator acc[7]0 is absorbed into DSP acc[7]0.
DSP Report: operator acc_reg[3]1 is absorbed into DSP acc[7]0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2364.703 ; gain = 63.914 ; free physical = 17053 ; free virtual = 24758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|DSP_Accum   | (P+A*B)'    | 8      | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSP_Accum   | (P+A*B)'    | 8      | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSP_Accum   | (P+A*B)'    | 8      | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSP_Accum   | (P+A*B)'    | 8      | 8      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|DSP_Accum   | C'+A*B      | 8      | 8      | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|DSP_Accum   | C'+A*B      | 8      | 8      | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|DSP_Accum   | C'+A*B      | 8      | 8      | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|DSP_Accum   | C'+A*B      | 8      | 8      | 32     | -      | 32     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2364.703 ; gain = 63.914 ; free physical = 17131 ; free virtual = 24844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2364.703 ; gain = 63.914 ; free physical = 17265 ; free virtual = 24978
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2364.703 ; gain = 63.914 ; free physical = 17221 ; free virtual = 24931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2364.703 ; gain = 63.914 ; free physical = 17222 ; free virtual = 24926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2364.703 ; gain = 63.914 ; free physical = 17222 ; free virtual = 24926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2364.703 ; gain = 63.914 ; free physical = 17222 ; free virtual = 24926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2364.703 ; gain = 63.914 ; free physical = 17222 ; free virtual = 24926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2364.703 ; gain = 63.914 ; free physical = 17222 ; free virtual = 24926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2364.703 ; gain = 63.914 ; free physical = 17222 ; free virtual = 24926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   236|
|2     |DSP48E1 |     8|
|4     |LUT1    |    55|
|5     |LUT2    |   312|
|6     |LUT3    |   476|
|7     |LUT4    |   443|
|8     |LUT5    |   155|
|9     |LUT6    |   165|
|10    |MUXF7   |    16|
|11    |FDRE    |   560|
|12    |FDSE    |     2|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2364.703 ; gain = 63.914 ; free physical = 17222 ; free virtual = 24926
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2364.703 ; gain = 0.000 ; free physical = 17284 ; free virtual = 24989
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2364.703 ; gain = 63.914 ; free physical = 17284 ; free virtual = 24989
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2364.703 ; gain = 0.000 ; free physical = 17393 ; free virtual = 25098
INFO: [Netlist 29-17] Analyzing 260 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2364.703 ; gain = 0.000 ; free physical = 19419 ; free virtual = 27126
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 2364.703 ; gain = 64.031 ; free physical = 19613 ; free virtual = 27320
INFO: [Common 17-1381] The checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/Mayo_keygen_no_zynq_mayo_linear_combinat_0_0_synth_1/Mayo_keygen_no_zynq_mayo_linear_combinat_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.runs/Mayo_keygen_no_zynq_mayo_linear_combinat_0_0_synth_1/Mayo_keygen_no_zynq_mayo_linear_combinat_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Mayo_keygen_no_zynq_mayo_linear_combinat_0_0_utilization_synth.rpt -pb Mayo_keygen_no_zynq_mayo_linear_combinat_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 20 14:10:07 2022...
