

================================================================
== Synthesis Summary Report of 'RNI'
================================================================
+ General Information: 
    * Date:           Mon Mar 18 20:43:21 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        B_RNI_HLS
    * Solution:       RNI (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |              Modules             | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |           |           |     |
    |              & Loops             | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF    |    LUT    | URAM|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+
    |+ RNI                             |     -|  0.74|        -|          -|         -|        -|     -|        no|  1 (~0%)|  1 (~0%)|  390 (~0%)|   866 (1%)|    -|
    | o VITIS_LOOP_23_1                |     -|  7.30|        -|          -|      4277|        -|     -|        no|        -|        -|          -|          -|    -|
    |  + RNI_Pipeline_VITIS_LOOP_29_2  |     -|  2.56|        6|     60.000|         -|        6|     -|        no|        -|        -|   37 (~0%)|  104 (~0%)|    -|
    |   o VITIS_LOOP_29_2              |     -|  7.30|        4|     40.000|         1|        1|     4|       yes|        -|        -|          -|          -|    -|
    |  + RNI_Pipeline_NEURONS_LOOP     |     -|  0.74|        6|     60.000|         -|        6|     -|        no|        -|        -|   13 (~0%)|   79 (~0%)|    -|
    |   o NEURONS_LOOP                 |     -|  7.30|        4|     40.000|         2|        1|     4|       yes|        -|        -|          -|          -|    -|
    |  + RNI_Pipeline_NEURONS_LOOP1    |     -|  0.74|       18|    180.000|         -|       18|     -|        no|        -|        -|   15 (~0%)|   81 (~0%)|    -|
    |   o NEURONS_LOOP                 |     -|  7.30|       16|    160.000|         2|        1|    16|       yes|        -|        -|          -|          -|    -|
    |  o NEURONS_LOOP                  |     -|  7.30|     4240|  4.240e+04|       265|        -|    16|        no|        -|        -|          -|          -|    -|
    |   + RNI_Pipeline_WEIGHTS_LOOP    |     -|  2.19|      260|  2.600e+03|         -|      260|     -|        no|  1 (~0%)|  1 (~0%)|  156 (~0%)|  250 (~0%)|    -|
    |    o WEIGHTS_LOOP                |     -|  7.30|      258|  2.580e+03|         5|        1|   255|       yes|        -|        -|          -|          -|    -|
    +----------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+
| Interface     | Data Width | Address Width |
+---------------+------------+---------------+
| s_axi_control | 32         | 4             |
+---------------+------------+---------------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* AXIS
+---------------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| Interface     | Direction | Register Mode | TDATA | TDEST | TID | TKEEP | TLAST | TREADY | TSTRB | TUSER | TVALID |
+---------------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+
| input_stream  | in        | both          | 32    | 6     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
| output_stream | out       | both          | 32    | 6     | 5   | 4     | 1     | 1      | 4     | 2     | 1      |
+---------------+-----------+---------------+-------+-------+-----+-------+-------+--------+-------+-------+--------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+---------------+-----------+--------------------------------------------+
| Argument      | Direction | Datatype                                   |
+---------------+-----------+--------------------------------------------+
| input_stream  | in        | stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>& |
| output_stream | out       | stream<hls::axis<ap_int<32>, 2, 5, 6>, 0>& |
+---------------+-----------+--------------------------------------------+

* SW-to-HW Mapping
+---------------+---------------+-----------+
| Argument      | HW Interface  | HW Type   |
+---------------+---------------+-----------+
| input_stream  | input_stream  | interface |
| output_stream | output_stream | interface |
+---------------+---------------+-----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
+-----------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                              | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+-----------------------------------+-----+--------+-------------+-----+--------+---------+
| + RNI                             | 1   |        |             |     |        |         |
|   add_ln57_fu_346_p2              | -   |        | add_ln57    | add | fabric | 0       |
|   add_i_i67_i_fu_366_p2           | -   |        | add_i_i67_i | add | fabric | 0       |
|  + RNI_Pipeline_VITIS_LOOP_29_2   | 0   |        |             |     |        |         |
|    add_ln29_fu_166_p2             | -   |        | add_ln29    | add | fabric | 0       |
|  + RNI_Pipeline_NEURONS_LOOP      | 0   |        |             |     |        |         |
|    add_ln74_fu_73_p2              | -   |        | add_ln74    | add | fabric | 0       |
|  + RNI_Pipeline_WEIGHTS_LOOP      | 1   |        |             |     |        |         |
|    mac_muladd_8s_8s_8ns_8_4_1_U11 | 1   |        | mul_ln61    | mul | dsp48  | 3       |
|    mac_muladd_8s_8s_8ns_8_4_1_U11 | 1   |        | temp        | add | dsp48  | 3       |
|    add_ln59_fu_153_p2             | -   |        | add_ln59    | add | fabric | 0       |
|  + RNI_Pipeline_NEURONS_LOOP1     | 0   |        |             |     |        |         |
|    add_ln74_fu_73_p2              | -   |        | add_ln74    | add | fabric | 0       |
+-----------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+------------------------------+------+------+--------+------------------+---------+------+---------+
| Name                         | BRAM | URAM | Pragma | Variable         | Storage | Impl | Latency |
+------------------------------+------+------+--------+------------------+---------+------+---------+
| + RNI                        | 1    | 0    |        |                  |         |      |         |
|   NEURONS_MEMBRANE_U         | -    | -    |        | NEURONS_MEMBRANE | ram_s2p | auto | 1       |
|   NEURONS_INDEX_U            | -    | -    |        | NEURONS_INDEX    | rom_1p  | auto | 1       |
|   WEIGHTS_INDEX_U            | -    | -    |        | WEIGHTS_INDEX    | rom_1p  | auto | 1       |
|  + RNI_Pipeline_WEIGHTS_LOOP | 1    | 0    |        |                  |         |      |         |
|    WEIGHTS_U                 | 1    | -    |        | WEIGHTS          | rom_1p  | auto | 1       |
+------------------------------+------+------+--------+------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-------------------------------------------+------------------------------------------------------+
| Type      | Options                                   | Location                                             |
+-----------+-------------------------------------------+------------------------------------------------------+
| interface | mode=axis port=input_stream               | B_RNI_HLS/apc/src/RNI_2.cpp:18 in rni, input_stream  |
| interface | mode=axis port=output_stream              | B_RNI_HLS/apc/src/RNI_2.cpp:19 in rni, output_stream |
| interface | mode=s_axilite port=return bundle=control | B_RNI_HLS/apc/src/RNI_2.cpp:21 in rni, return        |
+-----------+-------------------------------------------+------------------------------------------------------+


