// Seed: 2452576716
module module_0;
  bit id_1, id_2;
  assign id_1 = -1;
  reg id_3 = -1'b0, id_4 = 1, id_5;
  always begin : LABEL_0
    begin : LABEL_0
      begin : LABEL_0
        fork
          id_2 <= -1;
        join_any
      end
      id_3 <= id_4;
      if (id_5 - id_3);
      else if (id_5) begin : LABEL_0
        id_1 <= -1'd0;
      end else id_4 <= id_4.id_2;
      id_3 <= ~-1;
      id_1 = id_3;
    end
  end
  assign id_2 = -1'b0;
  localparam id_6 = -1;
endmodule
module module_1 (
    output wand id_0,
    input wand id_1,
    input tri id_2,
    input wire id_3,
    input wor id_4,
    output supply1 id_5,
    input tri0 id_6,
    output tri0 id_7
);
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
endmodule
