#ifndef __DSE_H
#define __DSE_H

#define PINGPONG_REG   0x39020000
#define CTRLSEL_REG    0x39020004
#define MAX_INSTR_REG  0x39020008
#define EPOCH_REG      0x39020010
#define MAX_EPOCH_REG  0x39020018
#define ROBSIZE0_REG   0x39020100
#define ROBSIZE1_REG   0x39020108
#define LQSIZE0_REG    0x39020110
#define LQSIZE1_REG    0x39020118
#define SQSIZE0_REG    0x39020120
#define SQSIZE1_REG    0x39020128
#define FTQ0_REG       0x39020130
#define FTQ1_REG       0x39020138
#define IBUFSIZE0_REG  0x39020140
#define IBUFSIZE1_REG  0x39020148
#define INTDQSIZE0_REG 0x39020150
#define INTDQSIZE1_REG 0x39020158
#define FPDQSIZE0_REG  0x39020160
#define FPDQSIZE1_REG  0x39020168
#define LSDQSIZE0_REG  0x39020170
#define LSDQSIZE1_REG  0x39020178
#define L2MSHRS0_REG   0x39020180
#define L2MSHRS1_REG   0x39020188
#define L3MSHRS0_REG   0x39020190
#define L3MSHRS1_REG   0x39020198
#define L2SETS0_REG    0x390201A0
#define L2SETS1_REG    0x390201A8
#define L3SETS0_REG    0x390201B0
#define L3SETS1_REG    0x390201B8

#define MAX_INSTR_CNT  10000

#define BASE_ADDR       0x31310000
#define ROBSIZE_ADDR    (BASE_ADDR + 0x00)
#define LQSIZE_ADDR     (BASE_ADDR + 0x08)
#define SQSIZE_ADDR     (BASE_ADDR + 0x10)
#define FTQSIZE_ADDR    (BASE_ADDR + 0x18)
#define IBUFSIZE_ADDR   (BASE_ADDR + 0x20)
#define INTDQSIZE_ADDR  (BASE_ADDR + 0x28)
#define FPDQSIZE_ADDR   (BASE_ADDR + 0x30)
#define LSDQSIZE_ADDR   (BASE_ADDR + 0x38)
#define L2MSHRS_ADDR    (BASE_ADDR + 0x40)
#define L3MSHRS_ADDR    (BASE_ADDR + 0x48)
#define L2SETS_ADDR     (BASE_ADDR + 0x50)
#define L3SETS_ADDR     (BASE_ADDR + 0x58)


#endif
