<?xml version="1.0" encoding="UTF-8"?>
<Module name="sd_read_para_top" T_Register="5083(0)" T_Alu="224(0)" T_Lut="3329(0)" T_Bsram="25(0)" T_Ssram="140(0)">
    <SubModule name="u_sd_ctrl_top" Lut="4" T_Register="217(0)" T_Lut="239(4)">
        <SubModule name="u_sd_init" Register="111" Lut="136" T_Register="111(111)" T_Lut="136(136)"/>
        <SubModule name="u_sd_read" Register="106" Lut="99" T_Register="106(106)" T_Lut="99(99)"/>
    </SubModule>
    <SubModule name="u_sd_rpll"/>
    <SubModule name="u_ddr_rpll"/>
    <SubModule name="gw_gao_inst_0" Register="1046" Alu="13" Lut="622" Bsram="13" T_Register="1046(1046)" T_Alu="13(13)" T_Lut="622(622)" T_Bsram="13(13)"/>
    <SubModule name="u_sd_read_model" Register="102" Alu="23" Lut="121" T_Register="102(102)" T_Alu="23(23)" T_Lut="121(121)"/>
    <SubModule name="u_ddr3_top" Lut="1" T_Register="3718(0)" T_Alu="188(0)" T_Lut="2347(1)" T_Bsram="12(0)" T_Ssram="140(0)">
        <SubModule name="u_ddr3_rw" Register="55" Lut="126" T_Register="55(55)" T_Lut="126(126)"/>
        <SubModule name="u_ddr3" Register="3429" Alu="167" Lut="2101" Bsram="4" Ssram="137" T_Register="3429(3429)" T_Alu="167(167)" T_Lut="2101(2101)" T_Bsram="4(4)" T_Ssram="137(137)"/>
        <SubModule name="u_ddr3_fifo_ctrl" Register="151" Lut="8" T_Register="234(151)" T_Alu="21(0)" T_Lut="119(8)" T_Bsram="8(0)" T_Ssram="3(0)">
            <SubModule name="u_wr_fifo" Register="83" Alu="21" Lut="111" Bsram="8" Ssram="3" T_Register="83(83)" T_Alu="21(21)" T_Lut="111(111)" T_Bsram="8(8)" T_Ssram="3(3)"/>
        </SubModule>
    </SubModule>
</Module>
