<h1>ğŸš— Car Parking System using Verilog (FSM-Based Digital Design)</h1>

A digital logic project implemented using Verilog HDL, demonstrating the use of Finite State Machines (FSM), counters, and combinational/sequential logic to build an automated car parking gate control system.

Youtube Video Demo Link:  [![YouTube Video Demo](https://img.shields.io/badge/YouTube-Video-red?style=flat&logo=youtube)](https://www.youtube.com/watch?v=Ikq_04IKjJQ&t=2s)


<h2>ğŸ“Œ Project Overview</h2>

This project simulates a smart parking system with the following features:

- Detects vehicle entry and exit using sensors
- Uses an FSM to manage gate open/close sequences
- Includes timing logic, safety interlocks, and parking capacity control
- This project was verified using simulation tools like ModelSim.

<h2>âš™ï¸ System Features</h2>

- ğŸš˜ Car entry detection
- ğŸš™ Car exit detection
- ğŸš§ Gate control via FSM
- â±ï¸ Timer-based open/close sequence
- ğŸ§ª Complete testbench for simulation
- ğŸ§  Finite State Machine (FSM)

<h2>Typical states used:</h2>

- IDLE
- WAIT_FOR_PASSWORD
- ACCEPT_PASS
- DENIED_PASS
- STOP

<h2>ğŸ“˜ Tools Used</h2>

- Verilog HDL
- ModelSim / Vivado / Icarus Verilog

<h2>ğŸ‘¨â€ğŸ’» Author</h2>

- Jethro P. Moleno
- Computer Engineering â€“ MapÃºa University
- Email: jethromoleno@gmail.com
- LinkedIn: www.linkedin.com/in/jethromoleno
