Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue Oct 31 15:15:07 2023
| Host         : afonso-Modern-14-B10MW running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  125         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (125)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (405)
5. checking no_input_delay (1)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (125)
--------------------------
 There are 125 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (405)
--------------------------------------------------
 There are 405 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  437          inf        0.000                      0                  437           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           437 Endpoints
Min Delay           437 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arith_logic_unit/result_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.097ns  (logic 3.941ns (55.538%)  route 3.155ns (44.462%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE                         0.000     0.000 r  arith_logic_unit/result_reg[2]/C
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  arith_logic_unit/result_reg[2]/Q
                         net (fo=3, routed)           3.155     3.611    result_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485     7.097 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.097    result[2]
    G14                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arith_logic_unit/result_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.748ns  (logic 3.966ns (58.775%)  route 2.782ns (41.225%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE                         0.000     0.000 r  arith_logic_unit/result_reg[3]/C
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  arith_logic_unit/result_reg[3]/Q
                         net (fo=3, routed)           2.782     3.238    result_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510     6.748 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.748    result[3]
    D18                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_Register/IR_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            arith_logic_unit/result_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.578ns  (logic 1.924ns (29.250%)  route 4.654ns (70.750%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT5=1 LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE                         0.000     0.000 r  Instruction_Register/IR_reg[28]/C
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Instruction_Register/IR_reg[28]/Q
                         net (fo=281, routed)         2.819     3.275    register_bank/registerb_reg_r1_0_31_24_29/ADDRA0
    SLICE_X42Y67         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.425 r  register_bank/registerb_reg_r1_0_31_24_29/RAMA/O
                         net (fo=1, routed)           0.810     4.235    ctrl_unit/pc_reg_val0[24]
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.328     4.563 r  ctrl_unit/outdata1__5/O
                         net (fo=2, routed)           1.025     5.588    ctrl_unit/operand1[24]
    SLICE_X43Y65         LUT6 (Prop_lut6_I5_O)        0.124     5.712 r  ctrl_unit/i__carry__5_i_4/O
                         net (fo=1, routed)           0.000     5.712    arith_logic_unit/result_reg[27]_0[0]
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.244 r  arith_logic_unit/result0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.244    arith_logic_unit/result0_inferred__0/i__carry__5_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.578 r  arith_logic_unit/result0_inferred__0/i__carry__6/O[1]
                         net (fo=1, routed)           0.000     6.578    arith_logic_unit/data6[29]
    SLICE_X43Y66         FDRE                                         r  arith_logic_unit/result_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_Register/IR_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            arith_logic_unit/result_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.557ns  (logic 1.903ns (29.024%)  route 4.654ns (70.976%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT5=1 LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE                         0.000     0.000 r  Instruction_Register/IR_reg[28]/C
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Instruction_Register/IR_reg[28]/Q
                         net (fo=281, routed)         2.819     3.275    register_bank/registerb_reg_r1_0_31_24_29/ADDRA0
    SLICE_X42Y67         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.425 r  register_bank/registerb_reg_r1_0_31_24_29/RAMA/O
                         net (fo=1, routed)           0.810     4.235    ctrl_unit/pc_reg_val0[24]
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.328     4.563 r  ctrl_unit/outdata1__5/O
                         net (fo=2, routed)           1.025     5.588    ctrl_unit/operand1[24]
    SLICE_X43Y65         LUT6 (Prop_lut6_I5_O)        0.124     5.712 r  ctrl_unit/i__carry__5_i_4/O
                         net (fo=1, routed)           0.000     5.712    arith_logic_unit/result_reg[27]_0[0]
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.244 r  arith_logic_unit/result0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.244    arith_logic_unit/result0_inferred__0/i__carry__5_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.557 r  arith_logic_unit/result0_inferred__0/i__carry__6/O[3]
                         net (fo=1, routed)           0.000     6.557    arith_logic_unit/data6[31]
    SLICE_X43Y66         FDRE                                         r  arith_logic_unit/result_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_Register/IR_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            arith_logic_unit/result_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.483ns  (logic 1.829ns (28.214%)  route 4.654ns (71.786%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT5=1 LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE                         0.000     0.000 r  Instruction_Register/IR_reg[28]/C
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Instruction_Register/IR_reg[28]/Q
                         net (fo=281, routed)         2.819     3.275    register_bank/registerb_reg_r1_0_31_24_29/ADDRA0
    SLICE_X42Y67         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.425 r  register_bank/registerb_reg_r1_0_31_24_29/RAMA/O
                         net (fo=1, routed)           0.810     4.235    ctrl_unit/pc_reg_val0[24]
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.328     4.563 r  ctrl_unit/outdata1__5/O
                         net (fo=2, routed)           1.025     5.588    ctrl_unit/operand1[24]
    SLICE_X43Y65         LUT6 (Prop_lut6_I5_O)        0.124     5.712 r  ctrl_unit/i__carry__5_i_4/O
                         net (fo=1, routed)           0.000     5.712    arith_logic_unit/result_reg[27]_0[0]
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.244 r  arith_logic_unit/result0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.244    arith_logic_unit/result0_inferred__0/i__carry__5_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.483 r  arith_logic_unit/result0_inferred__0/i__carry__6/O[2]
                         net (fo=1, routed)           0.000     6.483    arith_logic_unit/data6[30]
    SLICE_X43Y66         FDRE                                         r  arith_logic_unit/result_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_Register/IR_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            arith_logic_unit/result_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.467ns  (logic 1.813ns (28.036%)  route 4.654ns (71.964%))
  Logic Levels:           6  (CARRY4=2 FDRE=1 LUT5=1 LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE                         0.000     0.000 r  Instruction_Register/IR_reg[28]/C
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Instruction_Register/IR_reg[28]/Q
                         net (fo=281, routed)         2.819     3.275    register_bank/registerb_reg_r1_0_31_24_29/ADDRA0
    SLICE_X42Y67         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.425 r  register_bank/registerb_reg_r1_0_31_24_29/RAMA/O
                         net (fo=1, routed)           0.810     4.235    ctrl_unit/pc_reg_val0[24]
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.328     4.563 r  ctrl_unit/outdata1__5/O
                         net (fo=2, routed)           1.025     5.588    ctrl_unit/operand1[24]
    SLICE_X43Y65         LUT6 (Prop_lut6_I5_O)        0.124     5.712 r  ctrl_unit/i__carry__5_i_4/O
                         net (fo=1, routed)           0.000     5.712    arith_logic_unit/result_reg[27]_0[0]
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.244 r  arith_logic_unit/result0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.244    arith_logic_unit/result0_inferred__0/i__carry__5_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.467 r  arith_logic_unit/result0_inferred__0/i__carry__6/O[0]
                         net (fo=1, routed)           0.000     6.467    arith_logic_unit/data6[28]
    SLICE_X43Y66         FDRE                                         r  arith_logic_unit/result_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arith_logic_unit/result_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.431ns  (logic 3.968ns (61.703%)  route 2.463ns (38.297%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE                         0.000     0.000 r  arith_logic_unit/result_reg[26]/C
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  arith_logic_unit/result_reg[26]/Q
                         net (fo=3, routed)           2.463     2.919    result_OBUF[26]
    H16                  OBUF (Prop_obuf_I_O)         3.512     6.431 r  result_OBUF[26]_inst/O
                         net (fo=0)                   0.000     6.431    result[26]
    H16                                                               r  result[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arith_logic_unit/result_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.330ns  (logic 4.000ns (63.184%)  route 2.331ns (36.816%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y65         FDRE                         0.000     0.000 r  arith_logic_unit/result_reg[27]/C
    SLICE_X43Y65         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  arith_logic_unit/result_reg[27]/Q
                         net (fo=3, routed)           2.331     2.787    result_OBUF[27]
    K18                  OBUF (Prop_obuf_I_O)         3.544     6.330 r  result_OBUF[27]_inst/O
                         net (fo=0)                   0.000     6.330    result[27]
    K18                                                               r  result[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Instruction_Register/IR_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            arith_logic_unit/result_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.318ns  (logic 1.664ns (26.339%)  route 4.654ns (73.661%))
  Logic Levels:           5  (CARRY4=1 FDRE=1 LUT5=1 LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE                         0.000     0.000 r  Instruction_Register/IR_reg[28]/C
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Instruction_Register/IR_reg[28]/Q
                         net (fo=281, routed)         2.819     3.275    register_bank/registerb_reg_r1_0_31_24_29/ADDRA0
    SLICE_X42Y67         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     3.425 r  register_bank/registerb_reg_r1_0_31_24_29/RAMA/O
                         net (fo=1, routed)           0.810     4.235    ctrl_unit/pc_reg_val0[24]
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.328     4.563 r  ctrl_unit/outdata1__5/O
                         net (fo=2, routed)           1.025     5.588    ctrl_unit/operand1[24]
    SLICE_X43Y65         LUT6 (Prop_lut6_I5_O)        0.124     5.712 r  ctrl_unit/i__carry__5_i_4/O
                         net (fo=1, routed)           0.000     5.712    arith_logic_unit/result_reg[27]_0[0]
    SLICE_X43Y65         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.318 r  arith_logic_unit/result0_inferred__0/i__carry__5/O[3]
                         net (fo=1, routed)           0.000     6.318    arith_logic_unit/data6[27]
    SLICE_X43Y65         FDRE                                         r  arith_logic_unit/result_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arith_logic_unit/result_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.309ns  (logic 3.999ns (63.385%)  route 2.310ns (36.615%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE                         0.000     0.000 r  arith_logic_unit/result_reg[31]/C
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  arith_logic_unit/result_reg[31]/Q
                         net (fo=5, routed)           2.310     2.766    result_OBUF[31]
    K19                  OBUF (Prop_obuf_I_O)         3.543     6.309 r  result_OBUF[31]_inst/O
                         net (fo=0)                   0.000     6.309    result[31]
    K19                                                               r  result[31] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arith_logic_unit/result_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_bank/registerb_reg_r1_0_31_12_17/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.141ns (63.734%)  route 0.080ns (36.266%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE                         0.000     0.000 r  arith_logic_unit/result_reg[12]/C
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  arith_logic_unit/result_reg[12]/Q
                         net (fo=3, routed)           0.080     0.221    register_bank/registerb_reg_r1_0_31_12_17/DIA0
    SLICE_X42Y62         RAMD32                                       r  register_bank/registerb_reg_r1_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arith_logic_unit/result_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_bank/registerb_reg_r2_0_31_0_5/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.141ns (63.098%)  route 0.082ns (36.902%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE                         0.000     0.000 r  arith_logic_unit/result_reg[0]/C
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  arith_logic_unit/result_reg[0]/Q
                         net (fo=3, routed)           0.082     0.223    register_bank/registerb_reg_r2_0_31_0_5/DIA0
    SLICE_X42Y59         RAMD32                                       r  register_bank/registerb_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arith_logic_unit/result_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_bank/registerb_reg_r2_0_31_12_17/RAMB/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.299%)  route 0.124ns (46.701%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE                         0.000     0.000 r  arith_logic_unit/result_reg[14]/C
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  arith_logic_unit/result_reg[14]/Q
                         net (fo=3, routed)           0.124     0.265    register_bank/registerb_reg_r2_0_31_12_17/DIB0
    SLICE_X42Y63         RAMD32                                       r  register_bank/registerb_reg_r2_0_31_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arith_logic_unit/result_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_bank/registerb_reg_r2_0_31_0_5/RAMB_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE                         0.000     0.000 r  arith_logic_unit/result_reg[3]/C
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  arith_logic_unit/result_reg[3]/Q
                         net (fo=3, routed)           0.124     0.265    register_bank/registerb_reg_r2_0_31_0_5/DIB1
    SLICE_X42Y59         RAMD32                                       r  register_bank/registerb_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arith_logic_unit/result_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_bank/registerb_reg_r1_0_31_12_17/RAMC_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.967%)  route 0.125ns (47.033%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE                         0.000     0.000 r  arith_logic_unit/result_reg[17]/C
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  arith_logic_unit/result_reg[17]/Q
                         net (fo=3, routed)           0.125     0.266    register_bank/registerb_reg_r1_0_31_12_17/DIC1
    SLICE_X42Y62         RAMD32                                       r  register_bank/registerb_reg_r1_0_31_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arith_logic_unit/result_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_bank/registerb_reg_r1_0_31_6_11/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.624%)  route 0.132ns (48.376%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE                         0.000     0.000 r  arith_logic_unit/result_reg[10]/C
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  arith_logic_unit/result_reg[10]/Q
                         net (fo=3, routed)           0.132     0.273    register_bank/registerb_reg_r1_0_31_6_11/DIC0
    SLICE_X42Y60         RAMD32                                       r  register_bank/registerb_reg_r1_0_31_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arith_logic_unit/result_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_bank/registerb_reg_r2_0_31_24_29/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.141ns (51.217%)  route 0.134ns (48.783%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE                         0.000     0.000 r  arith_logic_unit/result_reg[28]/C
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  arith_logic_unit/result_reg[28]/Q
                         net (fo=3, routed)           0.134     0.275    register_bank/registerb_reg_r2_0_31_24_29/DIC0
    SLICE_X42Y66         RAMD32                                       r  register_bank/registerb_reg_r2_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arith_logic_unit/result_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_bank/registerb_reg_r2_0_31_12_17/RAMA/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.068%)  route 0.135ns (48.932%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE                         0.000     0.000 r  arith_logic_unit/result_reg[12]/C
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  arith_logic_unit/result_reg[12]/Q
                         net (fo=3, routed)           0.135     0.276    register_bank/registerb_reg_r2_0_31_12_17/DIA0
    SLICE_X42Y63         RAMD32                                       r  register_bank/registerb_reg_r2_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arith_logic_unit/result_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_bank/registerb_reg_r2_0_31_12_17/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.962%)  route 0.136ns (49.038%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63         FDRE                         0.000     0.000 r  arith_logic_unit/result_reg[16]/C
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  arith_logic_unit/result_reg[16]/Q
                         net (fo=3, routed)           0.136     0.277    register_bank/registerb_reg_r2_0_31_12_17/DIC0
    SLICE_X42Y63         RAMD32                                       r  register_bank/registerb_reg_r2_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arith_logic_unit/result_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            register_bank/registerb_reg_r1_0_31_12_17/RAMB_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.852%)  route 0.136ns (49.148%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE                         0.000     0.000 r  arith_logic_unit/result_reg[15]/C
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  arith_logic_unit/result_reg[15]/Q
                         net (fo=3, routed)           0.136     0.277    register_bank/registerb_reg_r1_0_31_12_17/DIB1
    SLICE_X42Y62         RAMD32                                       r  register_bank/registerb_reg_r1_0_31_12_17/RAMB_D1/I
  -------------------------------------------------------------------    -------------------





