Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/arun/Xilinx/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Datapath_tb_behav xil_defaultlib.Datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ready' [/home/arun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/Datapath.sv:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'ready' [/home/arun/Documents/RV32IM/RV32IM_Vivado/RV32IM_Vivado.srcs/sources_1/new/Datapath.sv:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.ControlLogic
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.ISplitter
Compiling module xil_defaultlib.JSplitter
Compiling module xil_defaultlib.BSplitter
Compiling module xil_defaultlib.USplitter
Compiling module xil_defaultlib.SSplitter
Compiling module xil_defaultlib.ImmediateGenerator
Compiling module xil_defaultlib.Booth4
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.Datapath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Datapath_tb_behav
