Kernel Launches:
==PROF== Profiling "nvkernel_main_F1L157_2" - 0 (1/4): 0%....50%....100% - 8 passes
==PROF== Profiling "nvkernel_main_F1L275_4" - 1 (2/4): 0%....50%....100% - 8 passes
==PROF== Profiling "nvkernel_main_F1L157_2" - 2 (3/4): 0%....50%....100% - 8 passes
==PROF== Profiling "nvkernel_main_F1L275_4" - 3 (4/4): 0%....50%....100% - 8 passes
  nvkernel_main_F1L157_2 (512, 1, 1)x(128, 1, 1), Context 1, Stream 13, Device 0, CC 8.9
  nvkernel_main_F1L275_4 (2033, 1, 1)x(128, 1, 1), Context 1, Stream 13, Device 0, CC 8.9
  nvkernel_main_F1L157_2 (512, 1, 1)x(128, 1, 1), Context 1, Stream 13, Device 0, CC 8.9
  nvkernel_main_F1L275_4 (2033, 1, 1)x(128, 1, 1), Context 1, Stream 13, Device 0, CC 8.9

OPT Advice:
    OPT   Memory is more heavily utilized than Compute: Look at the Memory Workload Analysis section to identify the L1 
          bottleneck. Check memory replay (coalescing) metrics to make sure you're efficiently utilizing the bytes      
          transferred. Also consider whether it is possible to do more work per memory access (kernel fusion) or        
          whether there are values you can (re)compute.                                                                 

    OPT   This workload exhibits low compute throughput and memory bandwidth utilization relative to the peak           
          performance of this device. Achieved compute throughput and/or memory bandwidth below 60.0% of peak           
          typically indicate latency issues. Look at Scheduler Statistics and Warp State Statistics for potential       
          reasons.                                                                                                      

Metrics Table:
    ----------------------- ----------- ------------
    ----------------------- ----------- ------------
    DRAM Frequency                  Ghz         7.98
    SM Frequency                    Ghz         1.54
    Elapsed Cycles                cycle        82974
    Memory Throughput                 %        60.04
    DRAM Throughput                   %         7.68
    Duration                         us        53.82
    L1/TEX Cache Throughput           %        75.15
    L2 Cache Throughput               %        54.20
    SM Active Cycles              cycle     77249.33
    Compute (SM) Throughput           %         7.80
    ----------------------- ----------- ------------

    ----------------------- ----------- ------------
    ----------------------- ----------- ------------
    DRAM Frequency                  Ghz         7.97
    SM Frequency                    Ghz         1.54
    Elapsed Cycles                cycle        23000
    Memory Throughput                 %        54.87
    DRAM Throughput                   %        54.87
    Duration                         us        14.91
    L1/TEX Cache Throughput           %        12.65
    L2 Cache Throughput               %        17.65
    SM Active Cycles              cycle     21420.29
    Compute (SM) Throughput           %        60.27
    ----------------------- ----------- ------------

    ----------------------- ----------- ------------
    ----------------------- ----------- ------------
    DRAM Frequency                  Ghz         7.99
    SM Frequency                    Ghz         1.54
    Elapsed Cycles                cycle        82803
    Memory Throughput                 %        59.53
    DRAM Throughput                   %         7.69
    Duration                         us        53.70
    L1/TEX Cache Throughput           %        74.09
    L2 Cache Throughput               %        54.82
    SM Active Cycles              cycle     77781.12
    Compute (SM) Throughput           %         7.73
    ----------------------- ----------- ------------

    ----------------------- ----------- ------------
    ----------------------- ----------- ------------
    DRAM Frequency                  Ghz         7.97
    SM Frequency                    Ghz         1.54
    Elapsed Cycles                cycle        23310
    Memory Throughput                 %        54.23
    DRAM Throughput                   %        54.23
    Duration                         us        15.10
    L1/TEX Cache Throughput           %        12.78
    L2 Cache Throughput               %        17.40
    SM Active Cycles              cycle     21199.25
    Compute (SM) Throughput           %        61.28
    ----------------------- ----------- ------------