{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 2002, "design__instance__area": 38791.4, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 6, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.0152626, "power__switching__total": 0.00606715, "power__leakage__total": 2.6358e-07, "power__total": 0.02133, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.263892, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.263619, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.644864, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.46007, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.644864, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.46007, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 249, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 2, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.25, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.25, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.4192953880557098, "timing__setup__ws__corner:nom_ss_125C_4v50": -7.174934627290904, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -701.0201755284857, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -7.174934627290904, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.419295, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 142, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -7.174935, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 45, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 68, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 2, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.25, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.25, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.28948844141225255, "timing__setup__ws__corner:nom_ff_n40C_5v50": 2.3834934700565626, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.289488, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 6, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.263892, "clock__skew__worst_setup": 0.263619, "timing__hold__ws": 0.644864, "timing__setup__ws": 2.46007, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.644864, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 2.46007, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 294.525 312.445", "design__core__bbox": "6.72 15.68 287.28 294.0", "design__io": 109, "design__die__area": 92022.9, "design__core__area": 78085.5, "design__instance__count__stdcell": 2002, "design__instance__area__stdcell": 38791.4, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.496781, "design__instance__utilization__stdcell": 0.496781, "design__instance__count__class:tie_cell": 1, "design__instance__count__class:buffer": 46, "design__instance__count__class:inverter": 137, "design__instance__count__class:sequential_cell": 142, "design__instance__count__class:multi_input_combinational_cell": 787, "flow__warnings__count": 0, "flow__errors__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 19519308, "design__instance__count__class:endcap_cell": 142, "design__instance__count__class:tap_cell": 511, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 4096.86, "design__instance__displacement__mean": 2.046, "design__instance__displacement__max": 44.8, "route__wirelength__estimated": 45844.9, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 204, "design__instance__count__class:clock_buffer": 21, "design__instance__count__class:clock_inverter": 11, "design__instance__count__setup_buffer": 85, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0}