<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>Learning Logs on Cloudian</title>
    <link>http://localhost:1313/posts/learning-logs/</link>
    <description>Recent content in Learning Logs on Cloudian</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en</language>
    <copyright>© 2025 Connie</copyright>
    <lastBuildDate>Mon, 19 May 2025 00:00:00 +0000</lastBuildDate><atom:link href="http://localhost:1313/posts/learning-logs/index.xml" rel="self" type="application/rss+xml" />
    
    <item>
      <title>Week 1</title>
      <link>http://localhost:1313/posts/learning-logs/week-1/</link>
      <pubDate>Mon, 19 May 2025 00:00:00 +0000</pubDate>
      
      <guid>http://localhost:1313/posts/learning-logs/week-1/</guid>
      <description>Week 1 Learning Log (May 19–23, 2025) # 1. Objectives # Grasp FPGA internal architecture: CLBs, LUTs, and on-chip SRAM/Block RAM Install and configure Vivado/Vitis on Windows Implement and simulate basic arithmetic primitives: Half Adder (half_adder.</description>
      
    </item>
    
  </channel>
</rss>
