# single-stage-pipeline-reg
Single stage pipeline register with valid/ready handshake in SystemVerilog
