From 8b5b6e97f7fbec77e92c70b98dfce17b008e18f8 Mon Sep 17 00:00:00 2001
From: Terry Zhou <bjzhou@marvell.com>
Date: Tue, 19 Jan 2016 15:46:00 +0800
Subject: [PATCH 0093/1345] clk: a3700: add clock gating driver for both south
 & north bridges

commit  97da81ff0e85d27cb928492c0ac84987e9f16de5 from
https://github.com/MarvellEmbeddedProcessors/linux-marvell.git

- Add ARMADA_3700_CLK configuration which also enable
  the common module of MVEBU_CLK_COMMON
- Update the clk_gating_soc_desc structure to support
  clk_gate_flags

Change-Id: I770925fe9cf1c812825ee5c1316a1139026bb59d
Signed-off-by: Terry Zhou <bjzhou@marvell.com>
Reviewed-on: http://vgitil04.il.marvell.com:8080/27816
Tested-by: Star_Automation <star@marvell.com>
Reviewed-by: Nadav Haklai <nadavh@marvell.com>
Signed-off-by: Meng Li <Meng.Li@windriver.com>
---
 .../bindings/clock/mvebu-armada3700-clock.txt      |   40 ++++++++++++++
 arch/arm64/Kconfig.platforms                       |    1 +
 arch/arm64/boot/dts/marvell/armada-37xx.dtsi       |   12 +++++
 drivers/clk/mvebu/Kconfig                          |    4 ++
 drivers/clk/mvebu/Makefile                         |    1 +
 drivers/clk/mvebu/armada-3700.c                    |   56 ++++++++++++++++++++
 drivers/clk/mvebu/common.c                         |    2 +-
 drivers/clk/mvebu/common.h                         |    1 +
 8 files changed, 116 insertions(+), 1 deletion(-)
 create mode 100644 Documentation/devicetree/bindings/clock/mvebu-armada3700-clock.txt
 create mode 100644 drivers/clk/mvebu/armada-3700.c

diff --git a/Documentation/devicetree/bindings/clock/mvebu-armada3700-clock.txt b/Documentation/devicetree/bindings/clock/mvebu-armada3700-clock.txt
new file mode 100644
index 0000000..3c76d93
--- /dev/null
+++ b/Documentation/devicetree/bindings/clock/mvebu-armada3700-clock.txt
@@ -0,0 +1,40 @@
+* Clock bindings for Marvell MVEBU Armada3700 SoCs
+
+Marvell Armada 3700 allow some peripheral clocks to be gated to save power.The clock
+consumer should specify the desired clock by having the clock ID in its
+"clocks" phandle cell. The clock ID is directly mapped to the corresponding clock
+gating control bit in HW to ease manual clock lookup in datasheet.
+
+Required properties:
+- compatible : shall be one of the following:
+	"marvell,armada-3700-north-bridge-gating-clock" - gate clock control for Armada 3700 north bridge
+	"marvell,armada-3700-south-bridge-gating-clock" - gate clock control for Armada 3700 south bridge
+- reg : shall be the register address of the Clock Gating Control register
+- #clock-cells : from common clock binding; shall be set to 1
+
+Optional properties:
+- clocks : default parent clock phandle and clock specifier.
+	(for gate clock control, it's optional to define the parent clock,
+	for the clock consumer, it defines the gate clock phandle and clock ID)
+
+Example:
+
+ngateclk: north-bridge-gate-clk@13014 {
+	compatible = "marvell,armada-3700-north-bridge-gating-clock";
+	reg = <0x13014 0x4>;
+	#clock-cells = <1>;
+};
+
+sgateclk: south-bridge-gate-clk@18014 {
+	compatible = "marvell,armada-3700-south-bridge-gating-clock";
+	reg = <0x18014 0x4>;
+	#clock-cells = <1>;
+};
+
+sata0: sata@e0000 {
+	compatible = "marvell,armada-3700-ahci";
+	reg = <0xe0000 0x2000>;
+	interrupts = <0 27 4>;
+	clocks = <&ngateclk 3>;
+	status = "disabled";
+};
\ No newline at end of file
diff --git a/arch/arm64/Kconfig.platforms b/arch/arm64/Kconfig.platforms
index d45ee73..cf99d5b 100644
--- a/arch/arm64/Kconfig.platforms
+++ b/arch/arm64/Kconfig.platforms
@@ -110,6 +110,7 @@ config ARCH_MVEBU
 	select GPIOLIB_IRQCHIP
 	select MVEBU_ODMI
 	select MVEBU_CLK_COMMON
+	select ARMADA_3700_CLK
 	select MVEBU_PIC
 	select OF_GPIO
 	select ARMADA_CP110_CLK
diff --git a/arch/arm64/boot/dts/marvell/armada-37xx.dtsi b/arch/arm64/boot/dts/marvell/armada-37xx.dtsi
index 1a72920..d54238a 100644
--- a/arch/arm64/boot/dts/marvell/armada-37xx.dtsi
+++ b/arch/arm64/boot/dts/marvell/armada-37xx.dtsi
@@ -259,6 +259,18 @@
 				status = "disabled";
 			};
 
+			ngateclk: north-bridge-gate-clk@13014 {
+				compatible = "marvell,armada-3700-north-bridge-gating-clock";
+				reg = <0x13014 0x4>;
+				#clock-cells = <1>;
+			};
+
+			sgateclk: south-bridge-gate-clk@18014 {
+				compatible = "marvell,armada-3700-south-bridge-gating-clock";
+				reg = <0x18014 0x4>;
+				#clock-cells = <1>;
+			};
+
 			usb3: usb@58000 {
 				compatible = "marvell,armada3700-xhci",
 				"generic-xhci";
diff --git a/drivers/clk/mvebu/Kconfig b/drivers/clk/mvebu/Kconfig
index 96f5aac..26771b1 100644
--- a/drivers/clk/mvebu/Kconfig
+++ b/drivers/clk/mvebu/Kconfig
@@ -38,6 +38,10 @@ config ARMADA_AP806_SYSCON
 config ARMADA_CP110_SYSCON
 	bool
 
+config ARMADA_3700_CLK
+	bool
+	select MVEBU_CLK_COMMON
+
 config DOVE_CLK
 	bool
 	select MVEBU_CLK_COMMON
diff --git a/drivers/clk/mvebu/Makefile b/drivers/clk/mvebu/Makefile
index 9f092f4..ab6b1e9 100644
--- a/drivers/clk/mvebu/Makefile
+++ b/drivers/clk/mvebu/Makefile
@@ -5,6 +5,7 @@ obj-$(CONFIG_ARMADA_370_CLK)	+= armada-370.o
 obj-$(CONFIG_ARMADA_375_CLK)	+= armada-375.o
 obj-$(CONFIG_ARMADA_38X_CLK)	+= armada-38x.o
 obj-$(CONFIG_ARMADA_39X_CLK)	+= armada-39x.o
+obj-$(CONFIG_ARMADA_3700_CLK)	+= armada-3700.o
 obj-$(CONFIG_ARMADA_AP806_CORE_CLK) += ap806-core.o
 obj-$(CONFIG_ARMADA_AP806_RING_CLK) += ap806-ring.o
 obj-$(CONFIG_ARMADA_CP110_CLK)  += cp110.o
diff --git a/drivers/clk/mvebu/armada-3700.c b/drivers/clk/mvebu/armada-3700.c
new file mode 100644
index 0000000..ada70a2
--- /dev/null
+++ b/drivers/clk/mvebu/armada-3700.c
@@ -0,0 +1,56 @@
+/*
+* ***************************************************************************
+* Copyright (C) 2015 Marvell International Ltd.
+* ***************************************************************************
+* This program is free software: you can redistribute it and/or modify it
+* under the terms of the GNU General Public License as published by the Free
+* Software Foundation, either version 2 of the License, or any later version.
+*
+* This program is distributed in the hope that it will be useful,
+* but WITHOUT ANY WARRANTY; without even the implied warranty of
+* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+* GNU General Public License for more details.
+*
+* You should have received a copy of the GNU General Public License
+* along with this program.  If not, see <http://www.gnu.org/licenses/>.
+* ***************************************************************************
+*/
+
+#include <linux/kernel.h>
+#include <linux/clk-provider.h>
+#include <linux/io.h>
+#include <linux/of.h>
+#include "common.h"
+
+/*
+ * Clock Gating Control
+ */
+static const struct clk_gating_soc_desc armada_3700_north_bridge_gating_desc[] __initconst = {
+	{ "sata-host", NULL, 3, 0, CLK_GATE_SET_TO_DISABLE },
+	{ }
+};
+
+static void __init
+armada_3700_north_bridge_clk_gating_init(struct device_node *np)
+{
+	mvebu_clk_gating_setup(np, armada_3700_north_bridge_gating_desc);
+}
+CLK_OF_DECLARE(armada_3700_north_bridge_clk_gating,
+	       "marvell,armada-3700-north-bridge-gating-clock",
+	       armada_3700_north_bridge_clk_gating_init);
+
+static const struct clk_gating_soc_desc armada_3700_south_bridge_gating_desc[] __initconst = {
+	{ "gbe1-core", NULL, 4, 0, CLK_GATE_SET_TO_DISABLE },
+	{ "gbe0-core", NULL, 5, 0, CLK_GATE_SET_TO_DISABLE },
+	{ "usb32-ss-sys", NULL, 17, 0, CLK_GATE_SET_TO_DISABLE },
+	{ }
+};
+
+static void __init
+armada_3700_south_bridge_clk_gating_init(struct device_node *np)
+{
+	mvebu_clk_gating_setup(np, armada_3700_south_bridge_gating_desc);
+}
+CLK_OF_DECLARE(armada_3700_south_bridge_clk_gating,
+	       "marvell,armada-3700-south-bridge-gating-clock",
+	       armada_3700_south_bridge_clk_gating_init);
diff --git a/drivers/clk/mvebu/common.c b/drivers/clk/mvebu/common.c
index 0ad7eff..c6e9bcf 100644
--- a/drivers/clk/mvebu/common.c
+++ b/drivers/clk/mvebu/common.c
@@ -291,7 +291,7 @@ void __init mvebu_clk_gating_setup(struct device_node *np,
 			(desc[n].parent) ? desc[n].parent : default_parent;
 		ctrlp->gates[n] = clk_register_gate(NULL, desc[n].name, parent,
 					desc[n].flags, base, desc[n].bit_idx,
-					0, ctrlp->lock);
+					desc[n].clk_gate_flags, ctrlp->lock);
 		WARN_ON(IS_ERR(ctrlp->gates[n]));
 	}
 
diff --git a/drivers/clk/mvebu/common.h b/drivers/clk/mvebu/common.h
index f0de6c8..d820b5d 100644
--- a/drivers/clk/mvebu/common.h
+++ b/drivers/clk/mvebu/common.h
@@ -42,6 +42,7 @@ struct clk_gating_soc_desc {
 	const char *parent;
 	int bit_idx;
 	unsigned long flags;
+	u8 clk_gate_flags;
 };
 
 void __init mvebu_coreclk_setup(struct device_node *np,
-- 
1.7.9.5

