Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 04:00:53 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_64/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.088        0.000                      0                 2657        0.009        0.000                      0                 2657        2.152        0.000                       0                  2658  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.427}        4.854           206.016         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.088        0.000                      0                 2657        0.009        0.000                      0                 2657        2.152        0.000                       0                  2658  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 demux/sel_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by vclock  {rise@0.000ns fall@2.427ns period=4.854ns})
  Destination:            demux/sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.427ns period=4.854ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.854ns  (vclock rise@4.854ns - vclock rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 1.963ns (41.510%)  route 2.766ns (58.490%))
  Logic Levels:           19  (CARRY8=10 LUT2=2 LUT3=3 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.354ns = ( 6.208 - 4.854 ) 
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.782ns (routing 0.001ns, distribution 0.781ns)
  Clock Net Delay (Destination): 0.684ns (routing 0.001ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2657, routed)        0.782     1.743    demux/CLK
    SLICE_X118Y495       FDSE                                         r  demux/sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y495       FDSE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     1.824 r  demux/sel_reg[4]/Q
                         net (fo=103, routed)         0.269     2.093    demux/sel[4]
    SLICE_X117Y494       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[4])
                                                      0.149     2.242 r  demux/sel_reg[8]_i_6/O[4]
                         net (fo=33, routed)          0.265     2.507    demux/p_1_in[4]
    SLICE_X117Y492       LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.137     2.644 r  demux/sel[8]_i_236/O
                         net (fo=2, routed)           0.143     2.787    demux/sel[8]_i_236_n_0
    SLICE_X117Y492       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     2.875 r  demux/sel[8]_i_243/O
                         net (fo=1, routed)           0.025     2.900    demux/sel[8]_i_243_n_0
    SLICE_X117Y492       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     3.063 f  demux/sel_reg[8]_i_200/CO[7]
                         net (fo=1, routed)           0.026     3.089    demux/sel_reg[8]_i_200_n_0
    SLICE_X117Y493       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     3.166 f  demux/sel_reg[8]_i_166/CO[5]
                         net (fo=30, routed)          0.342     3.508    demux_n_9
    SLICE_X115Y492       LUT3 (Prop_G5LUT_SLICEL_I0_O)
                                                      0.099     3.607 r  sel[8]_i_135/O
                         net (fo=2, routed)           0.134     3.741    sel[8]_i_135_n_0
    SLICE_X115Y492       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     3.840 r  sel[8]_i_142/O
                         net (fo=1, routed)           0.010     3.850    demux/sel[8]_i_64_0[6]
    SLICE_X115Y492       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.965 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     3.991    demux/sel_reg[8]_i_81_n_0
    SLICE_X115Y493       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     4.058 r  demux/sel_reg[8]_i_77/O[2]
                         net (fo=2, routed)           0.226     4.284    demux_n_97
    SLICE_X116Y492       LUT3 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.105     4.389 r  sel[8]_i_31/O
                         net (fo=2, routed)           0.193     4.582    sel[8]_i_31_n_0
    SLICE_X116Y492       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     4.672 r  sel[8]_i_39/O
                         net (fo=1, routed)           0.016     4.688    demux/sel[8]_i_28_0[6]
    SLICE_X116Y492       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.805 r  demux/sel_reg[8]_i_20/CO[7]
                         net (fo=1, routed)           0.026     4.831    demux/sel_reg[8]_i_20_n_0
    SLICE_X116Y493       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.887 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=3, routed)           0.372     5.259    demux/O[0]
    SLICE_X116Y497       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     5.465 r  demux/sel_reg[8]_i_19/O[4]
                         net (fo=1, routed)           0.257     5.722    demux_n_106
    SLICE_X117Y496       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     5.761 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.015     5.776    demux/sel_reg[6]_0[6]
    SLICE_X117Y496       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.893 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     5.919    demux/sel_reg[8]_i_4_n_0
    SLICE_X117Y497       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.975 f  demux/sel_reg[8]_i_3/O[0]
                         net (fo=6, routed)           0.205     6.180    demux/sel_reg[8]_i_3_n_15
    SLICE_X118Y497       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     6.231 r  demux/sel[4]_i_2/O
                         net (fo=4, routed)           0.139     6.370    demux/sel[4]_i_2_n_0
    SLICE_X118Y494       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     6.421 r  demux/sel[1]_i_1/O
                         net (fo=1, routed)           0.051     6.472    demux/sel20_in[1]
    SLICE_X118Y494       FDRE                                         r  demux/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.854     4.854 r  
    AR14                                              0.000     4.854 r  clk (IN)
                         net (fo=0)                   0.000     4.854    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.213 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.213    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.213 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.500    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.524 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2657, routed)        0.684     6.208    demux/CLK
    SLICE_X118Y494       FDRE                                         r  demux/sel_reg[1]/C
                         clock pessimism              0.362     6.570    
                         clock uncertainty           -0.035     6.535    
    SLICE_X118Y494       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.560    demux/sel_reg[1]
  -------------------------------------------------------------------
                         required time                          6.560    
                         arrival time                          -6.472    
  -------------------------------------------------------------------
                         slack                                  0.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 demux/genblk1[58].z_reg[58][1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.427ns period=4.854ns})
  Destination:            genblk1[58].reg_in/reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.427ns period=4.854ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.058ns (46.032%)  route 0.068ns (53.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.347ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Net Delay (Source):      0.677ns (routing 0.001ns, distribution 0.676ns)
  Clock Net Delay (Destination): 0.801ns (routing 0.001ns, distribution 0.800ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2657, routed)        0.677     1.347    demux/CLK
    SLICE_X118Y518       FDRE                                         r  demux/genblk1[58].z_reg[58][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y518       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.405 r  demux/genblk1[58].z_reg[58][1]/Q
                         net (fo=1, routed)           0.068     1.473    genblk1[58].reg_in/D[1]
    SLICE_X118Y519       FDRE                                         r  genblk1[58].reg_in/reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2657, routed)        0.801     1.762    genblk1[58].reg_in/CLK
    SLICE_X118Y519       FDRE                                         r  genblk1[58].reg_in/reg_out_reg[1]/C
                         clock pessimism             -0.360     1.403    
    SLICE_X118Y519       FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     1.465    genblk1[58].reg_in/reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.009    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.427 }
Period(ns):         4.854
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.854       3.564      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.427       2.152      SLICE_X126Y510  genblk1[114].reg_in/reg_out_reg[4]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.427       2.152      SLICE_X122Y489  demux/genblk1[349].z_reg[349][2]/C



