

================================================================
== Vivado HLS Report for 'backsub'
================================================================
* Date:           Wed Dec 27 16:10:19 2017

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        backsub_hls_maxi
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  230419|  230442|  230420|  230443|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- memcpy..frame_in   |  76801|  76801|         3|          1|          1|  76800|    yes   |
        |- Loop 2             |  76800|  76800|         2|          1|          1|  76800|    yes   |
        |- Loop 3             |  76823|  76823|        25|          1|          1|  76800|    yes   |
        |- memcpy.frame_out.  |  76801|  76801|         3|          1|          1|  76800|    yes   |
        +---------------------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 25
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 48
* Pipeline: 4
  Pipeline-0: II = 1, D = 3, States = { 9 10 11 }
  Pipeline-1: II = 1, D = 25, States = { 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
  Pipeline-2: II = 1, D = 2, States = { 38 39 }
  Pipeline-3: II = 1, D = 3, States = { 41 42 43 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	12  / (exitcond8)
	10  / (!exitcond8)
10 --> 
	11  / true
11 --> 
	9  / true
12 --> 
	13  / (!init_read)
	38  / (init_read)
13 --> 
	40  / (exitcond)
	14  / (!exitcond)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	13  / true
38 --> 
	40  / (exitcond1)
	39  / (!exitcond1)
39 --> 
	38  / true
40 --> 
	41  / true
41 --> 
	44  / (exitcond2)
	42  / (!exitcond2)
42 --> 
	43  / true
43 --> 
	41  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: init_read [1/1] 1.00ns
:0  %init_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %init)

ST_1: frame_out_read [1/1] 1.00ns
:1  %frame_out_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_out)

ST_1: frame_in_read [1/1] 1.00ns
:2  %frame_in_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %frame_in)

ST_1: frame1 [1/1] 0.00ns
:7  %frame1 = alloca [76800 x i8], align 16

ST_1: frame2 [1/1] 0.00ns
:8  %frame2 = alloca [76800 x i8], align 16

ST_1: frame3 [1/1] 0.00ns
:9  %frame3 = alloca [76800 x i8], align 16

ST_1: out [1/1] 0.00ns
:10  %out = alloca [76800 x i8], align 16


 <State 2>: 8.75ns
ST_2: tmp_17 [1/1] 0.00ns
:19  %tmp_17 = sext i32 %frame_in_read to i64

ST_2: gmem_addr [1/1] 0.00ns
:20  %gmem_addr = getelementptr i8* %gmem, i64 %tmp_17

ST_2: p_rd_req [7/7] 8.75ns
:21  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 76800)


 <State 3>: 8.75ns
ST_3: p_rd_req [6/7] 8.75ns
:21  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 76800)


 <State 4>: 8.75ns
ST_4: p_rd_req [5/7] 8.75ns
:21  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 76800)


 <State 5>: 8.75ns
ST_5: p_rd_req [4/7] 8.75ns
:21  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 76800)


 <State 6>: 8.75ns
ST_6: p_rd_req [3/7] 8.75ns
:21  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 76800)


 <State 7>: 8.75ns
ST_7: p_rd_req [2/7] 8.75ns
:21  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 76800)


 <State 8>: 8.75ns
ST_8: stg_64 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8* %gmem), !map !10

ST_8: stg_65 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1 %init) nounwind, !map !17

ST_8: stg_66 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !23

ST_8: stg_67 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @backsub_str) nounwind

ST_8: stg_68 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i1 %init, [10 x i8]* @p_str1804, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1805, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_8: stg_69 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecInterface(i32 %frame_out, [10 x i8]* @mode1, i32 0, i32 0, i32 0, i32 76800, [1 x i8]* @bundle2, [6 x i8]* @p_str1808, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_8: stg_70 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecInterface(i8* %gmem, [6 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 76800, [1 x i8]* @p_str1806, [6 x i8]* @p_str1808, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_8: stg_71 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecInterface(i32 %frame_in, [10 x i8]* @mode, i32 0, i32 0, i32 0, i32 76800, [1 x i8]* @bundle, [6 x i8]* @p_str1808, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_8: stg_72 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1804, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1805, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806) nounwind

ST_8: stg_73 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str1806) nounwind

ST_8: tmp [1/1] 0.00ns
:17  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1809) nounwind

ST_8: stg_75 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str1806) nounwind

ST_8: p_rd_req [1/7] 8.75ns
:21  %p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %gmem_addr, i32 76800)

ST_8: stg_77 [1/1] 1.57ns
:22  br label %burst.rd.header


 <State 9>: 2.30ns
ST_9: indvar [1/1] 0.00ns
burst.rd.header:0  %indvar = phi i17 [ 0, %0 ], [ %indvar_next, %burst.rd.body ]

ST_9: exitcond8 [1/1] 2.30ns
burst.rd.header:1  %exitcond8 = icmp eq i17 %indvar, -54272

ST_9: empty [1/1] 0.00ns
burst.rd.header:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 76800, i64 76800, i64 76800) nounwind

ST_9: indvar_next [1/1] 2.08ns
burst.rd.header:3  %indvar_next = add i17 %indvar, 1

ST_9: stg_82 [1/1] 0.00ns
burst.rd.header:4  br i1 %exitcond8, label %burst.rd.end, label %burst.rd.body


 <State 10>: 8.75ns
ST_10: gmem_addr_1 [1/1] 0.00ns
burst.rd.body:4  %gmem_addr_1 = getelementptr i8* %gmem, i64 %tmp_17

ST_10: gmem_addr_1_read [1/1] 8.75ns
burst.rd.body:5  %gmem_addr_1_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %gmem_addr_1)


 <State 11>: 2.71ns
ST_11: burstread_rbegin [1/1] 0.00ns
burst.rd.body:0  %burstread_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @burstread_OC_region_str) nounwind

ST_11: stg_86 [1/1] 0.00ns
burst.rd.body:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1)

ST_11: empty_7 [1/1] 0.00ns
burst.rd.body:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopName([17 x i8]* @memcpy_OC_OC_frame_in_str) nounwind

ST_11: tmp_s [1/1] 0.00ns
burst.rd.body:3  %tmp_s = zext i17 %indvar to i64

ST_11: frame1_addr [1/1] 0.00ns
burst.rd.body:6  %frame1_addr = getelementptr [76800 x i8]* %frame1, i64 0, i64 %tmp_s

ST_11: stg_90 [1/1] 2.71ns
burst.rd.body:7  store i8 %gmem_addr_1_read, i8* %frame1_addr, align 1

ST_11: burstread_rend [1/1] 0.00ns
burst.rd.body:8  %burstread_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @burstread_OC_region_str, i32 %burstread_rbegin) nounwind

ST_11: stg_92 [1/1] 0.00ns
burst.rd.body:9  br label %burst.rd.header


 <State 12>: 1.57ns
ST_12: empty_8 [1/1] 0.00ns
burst.rd.end:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1809, i32 %tmp) nounwind

ST_12: tmp_1 [1/1] 0.00ns
burst.rd.end:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str1810) nounwind

ST_12: stg_95 [1/1] 0.00ns
burst.rd.end:2  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str1806) nounwind

ST_12: stg_96 [1/1] 1.57ns
burst.rd.end:3  br i1 %init_read, label %.preheader2, label %.preheader


 <State 13>: 3.67ns
ST_13: i1 [1/1] 0.00ns
.preheader:0  %i1 = phi i17 [ %i_2, %_ifconv ], [ 0, %burst.rd.end ]

ST_13: exitcond [1/1] 2.30ns
.preheader:1  %exitcond = icmp eq i17 %i1, -54272

ST_13: i_2 [1/1] 2.08ns
.preheader:2  %i_2 = add i17 %i1, 1

ST_13: stg_100 [1/1] 0.00ns
.preheader:3  br i1 %exitcond, label %.loopexit, label %_ifconv

ST_13: tmp_6 [1/1] 0.00ns
_ifconv:3  %tmp_6 = zext i17 %i1 to i64

ST_13: frame1_addr_2 [1/1] 0.00ns
_ifconv:4  %frame1_addr_2 = getelementptr inbounds [76800 x i8]* %frame1, i64 0, i64 %tmp_6

ST_13: val1 [2/2] 2.71ns
_ifconv:5  %val1 = load i8* %frame1_addr_2, align 1

ST_13: frame2_addr_1 [1/1] 0.00ns
_ifconv:6  %frame2_addr_1 = getelementptr inbounds [76800 x i8]* %frame2, i64 0, i64 %tmp_6

ST_13: val2 [2/2] 2.71ns
_ifconv:7  %val2 = load i8* %frame2_addr_1, align 1


 <State 14>: 2.71ns
ST_14: val1 [1/2] 2.71ns
_ifconv:5  %val1 = load i8* %frame1_addr_2, align 1

ST_14: val2 [1/2] 2.71ns
_ifconv:7  %val2 = load i8* %frame2_addr_1, align 1


 <State 15>: 6.41ns
ST_15: tmp_7 [1/1] 0.00ns
_ifconv:14  %tmp_7 = zext i8 %val1 to i32

ST_15: tmp_8 [6/6] 6.41ns
_ifconv:16  %tmp_8 = sitofp i32 %tmp_7 to float

ST_15: tmp_10 [1/1] 0.00ns
_ifconv:18  %tmp_10 = zext i8 %val2 to i32

ST_15: tmp_11 [6/6] 6.41ns
_ifconv:19  %tmp_11 = sitofp i32 %tmp_10 to float


 <State 16>: 6.41ns
ST_16: tmp_8 [5/6] 6.41ns
_ifconv:16  %tmp_8 = sitofp i32 %tmp_7 to float

ST_16: tmp_11 [5/6] 6.41ns
_ifconv:19  %tmp_11 = sitofp i32 %tmp_10 to float


 <State 17>: 6.41ns
ST_17: tmp_8 [4/6] 6.41ns
_ifconv:16  %tmp_8 = sitofp i32 %tmp_7 to float

ST_17: tmp_11 [4/6] 6.41ns
_ifconv:19  %tmp_11 = sitofp i32 %tmp_10 to float


 <State 18>: 6.41ns
ST_18: frame3_addr_1 [1/1] 0.00ns
_ifconv:8  %frame3_addr_1 = getelementptr inbounds [76800 x i8]* %frame3, i64 0, i64 %tmp_6

ST_18: val3 [2/2] 2.71ns
_ifconv:9  %val3 = load i8* %frame3_addr_1, align 1

ST_18: tmp_8 [3/6] 6.41ns
_ifconv:16  %tmp_8 = sitofp i32 %tmp_7 to float

ST_18: tmp_11 [3/6] 6.41ns
_ifconv:19  %tmp_11 = sitofp i32 %tmp_10 to float


 <State 19>: 6.41ns
ST_19: val3 [1/2] 2.71ns
_ifconv:9  %val3 = load i8* %frame3_addr_1, align 1

ST_19: frame3_addr_2 [1/1] 0.00ns
_ifconv:12  %frame3_addr_2 = getelementptr inbounds [76800 x i8]* %frame3, i64 0, i64 %tmp_6

ST_19: stg_122 [1/1] 2.71ns
_ifconv:13  store i8 %val2, i8* %frame3_addr_2, align 1

ST_19: tmp_8 [2/6] 6.41ns
_ifconv:16  %tmp_8 = sitofp i32 %tmp_7 to float

ST_19: tmp_11 [2/6] 6.41ns
_ifconv:19  %tmp_11 = sitofp i32 %tmp_10 to float


 <State 20>: 6.41ns
ST_20: tmp_8 [1/6] 6.41ns
_ifconv:16  %tmp_8 = sitofp i32 %tmp_7 to float

ST_20: tmp_11 [1/6] 6.41ns
_ifconv:19  %tmp_11 = sitofp i32 %tmp_10 to float

ST_20: tmp_14 [1/1] 0.00ns
_ifconv:22  %tmp_14 = zext i8 %val3 to i32

ST_20: tmp_15 [6/6] 6.41ns
_ifconv:23  %tmp_15 = sitofp i32 %tmp_14 to float


 <State 21>: 6.41ns
ST_21: tmp_9 [4/4] 5.70ns
_ifconv:17  %tmp_9 = fmul float %tmp_8, 0x3FB99999A0000000

ST_21: tmp_12 [4/4] 5.70ns
_ifconv:20  %tmp_12 = fmul float %tmp_11, 0x3FC99999A0000000

ST_21: tmp_15 [5/6] 6.41ns
_ifconv:23  %tmp_15 = sitofp i32 %tmp_14 to float


 <State 22>: 6.41ns
ST_22: tmp_9 [3/4] 5.70ns
_ifconv:17  %tmp_9 = fmul float %tmp_8, 0x3FB99999A0000000

ST_22: tmp_12 [3/4] 5.70ns
_ifconv:20  %tmp_12 = fmul float %tmp_11, 0x3FC99999A0000000

ST_22: tmp_15 [4/6] 6.41ns
_ifconv:23  %tmp_15 = sitofp i32 %tmp_14 to float


 <State 23>: 6.41ns
ST_23: tmp_9 [2/4] 5.70ns
_ifconv:17  %tmp_9 = fmul float %tmp_8, 0x3FB99999A0000000

ST_23: tmp_12 [2/4] 5.70ns
_ifconv:20  %tmp_12 = fmul float %tmp_11, 0x3FC99999A0000000

ST_23: tmp_15 [3/6] 6.41ns
_ifconv:23  %tmp_15 = sitofp i32 %tmp_14 to float


 <State 24>: 6.41ns
ST_24: tmp_9 [1/4] 5.70ns
_ifconv:17  %tmp_9 = fmul float %tmp_8, 0x3FB99999A0000000

ST_24: tmp_12 [1/4] 5.70ns
_ifconv:20  %tmp_12 = fmul float %tmp_11, 0x3FC99999A0000000

ST_24: tmp_15 [2/6] 6.41ns
_ifconv:23  %tmp_15 = sitofp i32 %tmp_14 to float


 <State 25>: 7.26ns
ST_25: tmp_13 [5/5] 7.26ns
_ifconv:21  %tmp_13 = fadd float %tmp_9, %tmp_12

ST_25: tmp_15 [1/6] 6.41ns
_ifconv:23  %tmp_15 = sitofp i32 %tmp_14 to float


 <State 26>: 7.26ns
ST_26: tmp_13 [4/5] 7.26ns
_ifconv:21  %tmp_13 = fadd float %tmp_9, %tmp_12

ST_26: tmp_16 [4/4] 5.70ns
_ifconv:24  %tmp_16 = fmul float %tmp_15, 0x3FE6666660000000


 <State 27>: 7.26ns
ST_27: tmp_13 [3/5] 7.26ns
_ifconv:21  %tmp_13 = fadd float %tmp_9, %tmp_12

ST_27: tmp_16 [3/4] 5.70ns
_ifconv:24  %tmp_16 = fmul float %tmp_15, 0x3FE6666660000000


 <State 28>: 7.26ns
ST_28: tmp_13 [2/5] 7.26ns
_ifconv:21  %tmp_13 = fadd float %tmp_9, %tmp_12

ST_28: tmp_16 [2/4] 5.70ns
_ifconv:24  %tmp_16 = fmul float %tmp_15, 0x3FE6666660000000


 <State 29>: 7.26ns
ST_29: tmp_13 [1/5] 7.26ns
_ifconv:21  %tmp_13 = fadd float %tmp_9, %tmp_12

ST_29: tmp_16 [1/4] 5.70ns
_ifconv:24  %tmp_16 = fmul float %tmp_15, 0x3FE6666660000000


 <State 30>: 7.26ns
ST_30: x_assign [5/5] 7.26ns
_ifconv:25  %x_assign = fadd float %tmp_13, %tmp_16


 <State 31>: 7.26ns
ST_31: x_assign [4/5] 7.26ns
_ifconv:25  %x_assign = fadd float %tmp_13, %tmp_16


 <State 32>: 7.26ns
ST_32: x_assign [3/5] 7.26ns
_ifconv:25  %x_assign = fadd float %tmp_13, %tmp_16


 <State 33>: 7.26ns
ST_33: x_assign [2/5] 7.26ns
_ifconv:25  %x_assign = fadd float %tmp_13, %tmp_16


 <State 34>: 7.26ns
ST_34: x_assign [1/5] 7.26ns
_ifconv:25  %x_assign = fadd float %tmp_13, %tmp_16

ST_34: p_Val2_s [1/1] 0.00ns
_ifconv:26  %p_Val2_s = bitcast float %x_assign to i32

ST_34: loc_V [1/1] 0.00ns
_ifconv:27  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

ST_34: loc_V_1 [1/1] 0.00ns
_ifconv:28  %loc_V_1 = trunc i32 %p_Val2_s to i23


 <State 35>: 7.24ns
ST_35: p_Result_s [1/1] 0.00ns
_ifconv:29  %p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

ST_35: tmp_2_i_i [1/1] 0.00ns
_ifconv:30  %tmp_2_i_i = zext i24 %p_Result_s to i54

ST_35: tmp_i_i_i_cast2 [1/1] 0.00ns
_ifconv:31  %tmp_i_i_i_cast2 = zext i8 %loc_V to i9

ST_35: sh_assign [1/1] 1.72ns
_ifconv:32  %sh_assign = add i9 -127, %tmp_i_i_i_cast2

ST_35: isNeg [1/1] 0.00ns
_ifconv:33  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_35: tmp_4_i_i [1/1] 1.72ns
_ifconv:34  %tmp_4_i_i = sub i8 127, %loc_V

ST_35: tmp_4_i_i_cast [1/1] 0.00ns
_ifconv:35  %tmp_4_i_i_cast = sext i8 %tmp_4_i_i to i9

ST_35: sh_assign_1 [1/1] 1.37ns
_ifconv:36  %sh_assign_1 = select i1 %isNeg, i9 %tmp_4_i_i_cast, i9 %sh_assign

ST_35: sh_assign_1_cast [1/1] 0.00ns
_ifconv:37  %sh_assign_1_cast = sext i9 %sh_assign_1 to i32

ST_35: sh_assign_1_cast_cast [1/1] 0.00ns
_ifconv:38  %sh_assign_1_cast_cast = sext i9 %sh_assign_1 to i24

ST_35: tmp_6_i_i [1/1] 0.00ns
_ifconv:39  %tmp_6_i_i = zext i32 %sh_assign_1_cast to i54

ST_35: tmp_7_i_i [1/1] 2.78ns
_ifconv:40  %tmp_7_i_i = lshr i24 %p_Result_s, %sh_assign_1_cast_cast

ST_35: tmp_9_i_i [1/1] 2.78ns
_ifconv:41  %tmp_9_i_i = shl i54 %tmp_2_i_i, %tmp_6_i_i

ST_35: tmp_25 [1/1] 0.00ns
_ifconv:42  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_7_i_i, i32 23)

ST_35: tmp_20 [1/1] 0.00ns
_ifconv:43  %tmp_20 = zext i1 %tmp_25 to i8

ST_35: tmp_22 [1/1] 0.00ns
_ifconv:44  %tmp_22 = call i8 @_ssdm_op_PartSelect.i8.i54.i32.i32(i54 %tmp_9_i_i, i32 23, i32 30)

ST_35: result_V [1/1] 1.37ns
_ifconv:45  %result_V = select i1 %isNeg, i8 %tmp_20, i8 %tmp_22


 <State 36>: 7.16ns
ST_36: frame2_addr_2 [1/1] 0.00ns
_ifconv:10  %frame2_addr_2 = getelementptr inbounds [76800 x i8]* %frame2, i64 0, i64 %tmp_6

ST_36: stg_177 [1/1] 2.71ns
_ifconv:11  store i8 %val1, i8* %frame2_addr_2, align 1

ST_36: tmp_7_cast [1/1] 0.00ns
_ifconv:15  %tmp_7_cast = zext i8 %val1 to i9

ST_36: tmp_18_cast [1/1] 0.00ns
_ifconv:46  %tmp_18_cast = zext i8 %result_V to i9

ST_36: tmp_19 [1/1] 1.72ns
_ifconv:47  %tmp_19 = sub i9 %tmp_7_cast, %tmp_18_cast

ST_36: neg [1/1] 1.84ns
_ifconv:48  %neg = sub i9 0, %tmp_19

ST_36: abscond [1/1] 2.03ns
_ifconv:49  %abscond = icmp sgt i9 %tmp_19, 0

ST_36: abs [1/1] 1.37ns
_ifconv:50  %abs = select i1 %abscond, i9 %tmp_19, i9 %neg

ST_36: not_tmp_s [1/1] 2.03ns
_ifconv:51  %not_tmp_s = icmp sgt i9 %abs, 29


 <State 37>: 4.08ns
ST_37: empty_11 [1/1] 0.00ns
_ifconv:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 76800, i64 76800, i64 76800) nounwind

ST_37: tmp_5 [1/1] 0.00ns
_ifconv:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1812) nounwind

ST_37: stg_187 [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_37: p_cast [1/1] 1.37ns
_ifconv:52  %p_cast = select i1 %not_tmp_s, i8 -1, i8 0

ST_37: out_addr_1 [1/1] 0.00ns
_ifconv:53  %out_addr_1 = getelementptr inbounds [76800 x i8]* %out, i64 0, i64 %tmp_6

ST_37: stg_190 [1/1] 2.71ns
_ifconv:54  store i8 %p_cast, i8* %out_addr_1, align 1

ST_37: empty_12 [1/1] 0.00ns
_ifconv:55  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1812, i32 %tmp_5) nounwind

ST_37: stg_192 [1/1] 0.00ns
_ifconv:56  br label %.preheader


 <State 38>: 3.67ns
ST_38: i [1/1] 0.00ns
.preheader2:0  %i = phi i17 [ %i_1, %1 ], [ 0, %burst.rd.end ]

ST_38: exitcond1 [1/1] 2.30ns
.preheader2:1  %exitcond1 = icmp eq i17 %i, -54272

ST_38: i_1 [1/1] 2.08ns
.preheader2:2  %i_1 = add i17 %i, 1

ST_38: stg_196 [1/1] 0.00ns
.preheader2:3  br i1 %exitcond1, label %.loopexit, label %1

ST_38: tmp_4 [1/1] 0.00ns
:3  %tmp_4 = zext i17 %i to i64

ST_38: frame1_addr_1 [1/1] 0.00ns
:4  %frame1_addr_1 = getelementptr inbounds [76800 x i8]* %frame1, i64 0, i64 %tmp_4

ST_38: val [2/2] 2.71ns
:5  %val = load i8* %frame1_addr_1, align 1


 <State 39>: 5.42ns
ST_39: empty_9 [1/1] 0.00ns
:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 76800, i64 76800, i64 76800) nounwind

ST_39: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1811) nounwind

ST_39: stg_202 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1806) nounwind

ST_39: val [1/2] 2.71ns
:5  %val = load i8* %frame1_addr_1, align 1

ST_39: frame2_addr [1/1] 0.00ns
:6  %frame2_addr = getelementptr inbounds [76800 x i8]* %frame2, i64 0, i64 %tmp_4

ST_39: stg_205 [1/1] 2.71ns
:7  store i8 %val, i8* %frame2_addr, align 1

ST_39: frame3_addr [1/1] 0.00ns
:8  %frame3_addr = getelementptr inbounds [76800 x i8]* %frame3, i64 0, i64 %tmp_4

ST_39: stg_207 [1/1] 2.71ns
:9  store i8 %val, i8* %frame3_addr, align 1

ST_39: out_addr [1/1] 0.00ns
:10  %out_addr = getelementptr inbounds [76800 x i8]* %out, i64 0, i64 %tmp_4

ST_39: stg_209 [1/1] 2.71ns
:11  store i8 %val, i8* %out_addr, align 1

ST_39: empty_10 [1/1] 0.00ns
:12  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1811, i32 %tmp_3) nounwind

ST_39: stg_211 [1/1] 0.00ns
:13  br label %.preheader2


 <State 40>: 8.75ns
ST_40: empty_13 [1/1] 0.00ns
.loopexit:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str1810, i32 %tmp_1) nounwind

ST_40: tmp_2 [1/1] 0.00ns
.loopexit:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1813) nounwind

ST_40: stg_214 [1/1] 0.00ns
.loopexit:2  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str1806) nounwind

ST_40: tmp_18 [1/1] 0.00ns
.loopexit:3  %tmp_18 = sext i32 %frame_out_read to i64

ST_40: gmem_addr_2 [1/1] 0.00ns
.loopexit:4  %gmem_addr_2 = getelementptr i8* %gmem, i64 %tmp_18

ST_40: p_wr_req [1/1] 8.75ns
.loopexit:5  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %gmem_addr_2, i32 76800)

ST_40: stg_218 [1/1] 1.57ns
.loopexit:6  br label %burst.wr.header


 <State 41>: 3.67ns
ST_41: indvar1 [1/1] 0.00ns
burst.wr.header:0  %indvar1 = phi i17 [ 0, %.loopexit ], [ %indvar_next1, %burst.wr.body ]

ST_41: exitcond2 [1/1] 2.30ns
burst.wr.header:1  %exitcond2 = icmp eq i17 %indvar1, -54272

ST_41: empty_14 [1/1] 0.00ns
burst.wr.header:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 76800, i64 76800, i64 76800) nounwind

ST_41: indvar_next1 [1/1] 2.08ns
burst.wr.header:3  %indvar_next1 = add i17 %indvar1, 1

ST_41: stg_223 [1/1] 0.00ns
burst.wr.header:4  br i1 %exitcond2, label %burst.wr.end, label %burst.wr.body

ST_41: tmp_21 [1/1] 0.00ns
burst.wr.body:3  %tmp_21 = zext i17 %indvar1 to i64

ST_41: out_addr_2 [1/1] 0.00ns
burst.wr.body:4  %out_addr_2 = getelementptr [76800 x i8]* %out, i64 0, i64 %tmp_21

ST_41: out_load [2/2] 2.71ns
burst.wr.body:5  %out_load = load i8* %out_addr_2, align 1


 <State 42>: 2.71ns
ST_42: out_load [1/2] 2.71ns
burst.wr.body:5  %out_load = load i8* %out_addr_2, align 1


 <State 43>: 8.75ns
ST_43: burstwrite_rbegin [1/1] 0.00ns
burst.wr.body:0  %burstwrite_rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

ST_43: stg_229 [1/1] 0.00ns
burst.wr.body:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2)

ST_43: empty_15 [1/1] 0.00ns
burst.wr.body:2  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memcpy_OC_frame_out_OC_str) nounwind

ST_43: gmem_addr_4 [1/1] 0.00ns
burst.wr.body:6  %gmem_addr_4 = getelementptr i8* %gmem, i64 %tmp_18

ST_43: stg_232 [1/1] 8.75ns
burst.wr.body:7  call void @_ssdm_op_Write.m_axi.i8P(i8* %gmem_addr_4, i8 %out_load, i1 true)

ST_43: burstwrite_rend [1/1] 0.00ns
burst.wr.body:8  %burstwrite_rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin) nounwind

ST_43: stg_234 [1/1] 0.00ns
burst.wr.body:9  br label %burst.wr.header


 <State 44>: 8.75ns
ST_44: gmem_addr_3 [1/1] 0.00ns
burst.wr.end:0  %gmem_addr_3 = getelementptr i8* %gmem, i64 %tmp_18

ST_44: p_wr_resp [5/5] 8.75ns
burst.wr.end:1  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_3)


 <State 45>: 8.75ns
ST_45: p_wr_resp [4/5] 8.75ns
burst.wr.end:1  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_3)


 <State 46>: 8.75ns
ST_46: p_wr_resp [3/5] 8.75ns
burst.wr.end:1  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_3)


 <State 47>: 8.75ns
ST_47: p_wr_resp [2/5] 8.75ns
burst.wr.end:1  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_3)


 <State 48>: 8.75ns
ST_48: p_wr_resp [1/5] 8.75ns
burst.wr.end:1  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %gmem_addr_3)

ST_48: empty_16 [1/1] 0.00ns
burst.wr.end:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1813, i32 %tmp_2) nounwind

ST_48: stg_242 [1/1] 0.00ns
burst.wr.end:3  ret i32 0



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
