---
title: "Chapter 1 â€” Python Baseline Model"
layout: default
nav_order: 1
description: "AITL Silicon Pathway Chapter 1: Python baseline implementation of PID Ã— FSM Ã— LLM hybrid control architecture"
---

# ğŸ§© Chapter 1 â€” Python Baseline Model  
## *AITL Architecture: PID Ã— FSM Ã— LLM*

This chapter introduces the foundational Python model of the AITL control architecture.  
It establishes the software reference that will later be translated into Verilog (Chapter 2), synthesized into ASIC form (Chapter 3), extracted into SPICE (Chapter 4), and simulated with physical RC parasitics (Chapter 5).

---

# ğŸ¯ Objectives

By the end of Chapter 1, you will:

- Understand the three-layer AITL control architecture:
  - **PID layer** â†’ Real-time continuous control  
  - **FSM layer** â†’ Mode management and fault handling  
  - **LLM layer** â†’ Adaptive logic & re-design (placeholder in Ch.1)
- Implement a **fully executed Python baseline model**
- Run simulations:
  - Step response  
  - Fault scenario (error injection)
- Produce plots and learn how controller behavior changes with state transitions
- Prepare the **precise FSM behavior definition** required for Chapter 2 (RTL conversion)

---

# ğŸ§± AITL Three-Layer Architecture Overview

## 1ï¸âƒ£ PID Layer â€” Real-Time Continuous Control

- Runs at fixed dt  
- Receives setpoint and plant measurement  
- Outputs control signal  
- Isolated from mode transitions (FSM decides whether PID runs)

## 2ï¸âƒ£ FSM Layer â€” Supervisory Mode Logic

Defines four states:

| State | Description |
|-------|-------------|
| **IDLE** | System inactive; waiting for start command |
| **STARTUP** | Controlled ramp-up / initialization |
| **RUN** | Normal operation, PID active |
| **FAULT** | Error detected; PID disabled |

FSM is the critical component for RTL conversion in Chapter 2.

## 3ï¸âƒ£ LLM Layer â€” Adaptive Intelligence (Placeholder)

In this chapter, LLM is only a placeholder.  
Later chapters may introduce:

- Runtime tuning  
- Fault reasoning  
- PID re-identification  
- FSM rule updates  

---

# ğŸ“‚ Directory Structure of the Python Model

```
chapter1_python_model/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ pid.py
â”‚   â”œâ”€â”€ fsm.py
â”‚   â”œâ”€â”€ aitl_controller.py
â”‚   â””â”€â”€ llm_placeholder.py
â”œâ”€â”€ sim/
â”‚   â”œâ”€â”€ run_step_response.py
â”‚   â””â”€â”€ run_fault_scenario.py
â”œâ”€â”€ plots/
â”œâ”€â”€ tests/
â”œâ”€â”€ main.py
â””â”€â”€ requirements.txt
```

---

# â–¶ï¸ Running the Model

## Install dependencies:

```bash
pip install -r requirements.txt
```

## Step response:

```bash
python sim/run_step_response.py
```

## Fault scenario:

```bash
python sim/run_fault_scenario.py
```

Plots will be saved into:

```
plots/
```

---

# ğŸ”— Relationship to the AITL Silicon Pathway

This chapter defines the **behavior that must be preserved across all downstream flows**:

Python â†’ Verilog RTL â†’ OpenLane P&R â†’ GDSII â†’ Magic RC Extraction â†’ SPICE

Every behavior specified here â€”  
**state transitions, fault handling rules, PID timing** â€”  
must remain functionally equivalent after hardware implementation.

This ensures that:

- RTL behaves the same as Python  
- ASIC behaves the same as RTL  
- SPICE waveforms match expectations  

This is the cornerstone of correct hardware design.

---

# ğŸ“˜ Related Files

| File | Description |
|------|-------------|
| `overview.md` | Conceptual explanation of Chapter 1 |
| `python_model.md` | Full code-level explanation |
| `fsm.md` | Canonical FSM rules (for RTL conversion) |
| `api.md` | API reference of PID / FSM / Controller |
| `getting_started.md` | Setup, environment, and usage guide |

---

# âœ… Next Steps

Proceed to:

ğŸ‘‰ **`overview.md`** â€” A deeper conceptual description of the architecture  
ğŸ‘‰ **`fsm.md`** â€” Official state transition specification (used in Chapter 2 RTL)

---

# Â© AITL Silicon Pathway Project

