#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Jun 18 18:30:55 2024
# Process ID: 4840
# Current directory: C:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.runs/design_1_decompose_0_0_synth_1
# Command line: vivado.exe -log design_1_decompose_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_decompose_0_0.tcl
# Log file: C:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.runs/design_1_decompose_0_0_synth_1/design_1_decompose_0_0.vds
# Journal file: C:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.runs/design_1_decompose_0_0_synth_1\vivado.jou
# Running On: DESKTOP-FP1C80A, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 4, Host memory: 17070 MB
#-----------------------------------------------------------
source design_1_decompose_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 439.777 ; gain = 163.988
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_decompose_0_0
Command: synth_design -top design_1_decompose_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12188
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1299.070 ; gain = 410.797
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_decompose_0_0' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_decompose_0_0/synth/design_1_decompose_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'decompose' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose.v:9]
INFO: [Synth 8-6157] synthesizing module 'decompose_decompose_Pipeline_init_lu_VITIS_LOOP_18_1' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_decompose_Pipeline_init_lu_VITIS_LOOP_18_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'decompose_mul_31ns_13ns_43_2_1' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_mul_31ns_13ns_43_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'decompose_mul_31ns_13ns_43_2_1' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_mul_31ns_13ns_43_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'decompose_mul_31ns_33ns_44_2_1' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_mul_31ns_33ns_44_2_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'decompose_mul_31ns_33ns_44_2_1' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_mul_31ns_33ns_44_2_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'decompose_urem_31ns_11ns_10_35_1' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'decompose_urem_31ns_11ns_10_35_1_divider' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'decompose_urem_31ns_11ns_10_35_1_divider' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'decompose_urem_31ns_11ns_10_35_1' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:68]
INFO: [Synth 8-6157] synthesizing module 'decompose_mux_8_3_32_1_1' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_mux_8_3_32_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'decompose_mux_8_3_32_1_1' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_mux_8_3_32_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'decompose_flow_control_loop_pipe_sequential_init' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'decompose_flow_control_loop_pipe_sequential_init' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'decompose_decompose_Pipeline_init_lu_VITIS_LOOP_18_1' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_decompose_Pipeline_init_lu_VITIS_LOOP_18_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'decompose_control_s_axi' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_control_s_axi.v:202]
INFO: [Synth 8-6155] done synthesizing module 'decompose_control_s_axi' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'decompose_control_r_s_axi' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_control_r_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_control_r_s_axi.v:397]
INFO: [Synth 8-6155] done synthesizing module 'decompose_control_r_s_axi' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_control_r_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_0_m_axi' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_0_m_axi_store' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_0_m_axi_fifo' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_0_m_axi_srl' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_0_m_axi_srl' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_0_m_axi_fifo' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_0_m_axi_fifo__parameterized0' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_0_m_axi_mem' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_0_m_axi_mem' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_0_m_axi_fifo__parameterized0' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_0_m_axi_fifo__parameterized1' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_0_m_axi_srl__parameterized0' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_0_m_axi_srl__parameterized0' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_0_m_axi_fifo__parameterized1' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_0_m_axi_fifo__parameterized2' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_0_m_axi_srl__parameterized1' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_0_m_axi_srl__parameterized1' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_0_m_axi_fifo__parameterized2' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_0_m_axi_store' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_0_m_axi_load' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_0_m_axi_fifo__parameterized3' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_0_m_axi_mem__parameterized0' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_0_m_axi_mem__parameterized0' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_0_m_axi_fifo__parameterized3' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_0_m_axi_load' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_0_m_axi_write' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_0_m_axi_burst_converter' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_0_m_axi_reg_slice' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_0_m_axi_reg_slice' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_0_m_axi_burst_converter' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_0_m_axi_fifo__parameterized4' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_0_m_axi_srl__parameterized2' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_0_m_axi_srl__parameterized2' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_0_m_axi_fifo__parameterized4' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_0_m_axi_throttle' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_0_m_axi_reg_slice__parameterized0' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_0_m_axi_reg_slice__parameterized0' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2366]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_0_m_axi_fifo__parameterized5' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_0_m_axi_srl__parameterized3' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_0_m_axi_srl__parameterized3' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_0_m_axi_fifo__parameterized5' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_0_m_axi_fifo__parameterized6' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_0_m_axi_srl__parameterized4' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_0_m_axi_srl__parameterized4' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_0_m_axi_fifo__parameterized6' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_0_m_axi_throttle' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_0_m_axi_reg_slice__parameterized1' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_0_m_axi_reg_slice__parameterized1' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_0_m_axi_write' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_0_m_axi_read' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_0_m_axi_reg_slice__parameterized2' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_0_m_axi_reg_slice__parameterized2' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_0_m_axi_read' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_0_m_axi' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_1_m_axi' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_1_m_axi_store' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_1_m_axi_fifo' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_1_m_axi_srl' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_1_m_axi_srl' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_1_m_axi_fifo' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_1_m_axi_fifo__parameterized0' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_1_m_axi_mem' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_1_m_axi_mem' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_1_m_axi_fifo__parameterized0' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_1_m_axi_fifo__parameterized1' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_1_m_axi_srl__parameterized0' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_1_m_axi_srl__parameterized0' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_1_m_axi_fifo__parameterized1' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_1_m_axi_fifo__parameterized2' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_1_m_axi_srl__parameterized1' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_1_m_axi_srl__parameterized1' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_1_m_axi_fifo__parameterized2' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_1_m_axi_store' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_1_m_axi_load' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_1_m_axi_fifo__parameterized3' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_1_m_axi_mem__parameterized0' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_1_m_axi_mem__parameterized0' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_1_m_axi_fifo__parameterized3' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_1_m_axi_load' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_1_m_axi_write' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_1_m_axi_burst_converter' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_1_m_axi_reg_slice' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_1_m_axi_reg_slice' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_1_m_axi_burst_converter' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_1_m_axi_fifo__parameterized4' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_1_m_axi_srl__parameterized2' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_1_m_axi_srl__parameterized2' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_1_m_axi_fifo__parameterized4' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_1_m_axi_throttle' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_1_m_axi_reg_slice__parameterized0' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_1_m_axi_reg_slice__parameterized0' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2366]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_1_m_axi_fifo__parameterized5' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_1_m_axi_srl__parameterized3' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_1_m_axi_srl__parameterized3' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_1_m_axi_fifo__parameterized5' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_1_m_axi_fifo__parameterized6' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_1_m_axi_srl__parameterized4' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_1_m_axi_srl__parameterized4' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_1_m_axi_fifo__parameterized6' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_1_m_axi_throttle' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_1_m_axi_reg_slice__parameterized1' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_1_m_axi_reg_slice__parameterized1' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_1_m_axi_write' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_1_m_axi_read' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_1_m_axi_reg_slice__parameterized2' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_1_m_axi_reg_slice__parameterized2' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_1_m_axi_read' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_1_m_axi' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_1_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_2_m_axi' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_2_m_axi_store' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_2_m_axi_fifo' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_2_m_axi_srl' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_2_m_axi_srl' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_2_m_axi_fifo' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_2_m_axi_fifo__parameterized0' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_2_m_axi_mem' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_2_m_axi_mem' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_2_m_axi_fifo__parameterized0' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_2_m_axi_fifo__parameterized1' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_2_m_axi_srl__parameterized0' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_2_m_axi_srl__parameterized0' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_2_m_axi_fifo__parameterized1' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_2_m_axi_fifo__parameterized2' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_2_m_axi_srl__parameterized1' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_2_m_axi_srl__parameterized1' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_2_m_axi_fifo__parameterized2' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_2_m_axi_store' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_2_m_axi_load' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_2_m_axi_fifo__parameterized3' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_2_m_axi_mem__parameterized0' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_2_m_axi_mem__parameterized0' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_2_m_axi_fifo__parameterized3' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_2_m_axi_load' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:329]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_2_m_axi_write' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_2_m_axi_burst_converter' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_2_m_axi_reg_slice' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_2_m_axi_reg_slice' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_2_m_axi_burst_converter' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_2_m_axi_fifo__parameterized4' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_2_m_axi_srl__parameterized2' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_2_m_axi_srl__parameterized2' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_2_m_axi_fifo__parameterized4' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_2_m_axi_throttle' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_2_m_axi_reg_slice__parameterized0' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_2_m_axi_reg_slice__parameterized0' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2366]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_2_m_axi_fifo__parameterized5' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_2_m_axi_srl__parameterized3' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_2_m_axi_srl__parameterized3' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_2_m_axi_fifo__parameterized5' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_2_m_axi_fifo__parameterized6' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_2_m_axi_srl__parameterized4' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_2_m_axi_srl__parameterized4' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_2_m_axi_fifo__parameterized6' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_2_m_axi_throttle' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2140]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_2_m_axi_reg_slice__parameterized1' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_2_m_axi_reg_slice__parameterized1' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_2_m_axi_write' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_2_m_axi_read' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_2_m_axi_reg_slice__parameterized2' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2366]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_2_m_axi_reg_slice__parameterized2' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:2366]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_2_m_axi_read' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_2_m_axi' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_2_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_3_m_axi' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_3_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_3_m_axi_store' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_3_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_3_m_axi_fifo' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_3_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_3_m_axi_srl' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_3_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_3_m_axi_srl' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_3_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_3_m_axi_fifo' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_3_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_3_m_axi_fifo__parameterized0' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_3_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_3_m_axi_mem' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_3_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_3_m_axi_mem' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_3_m_axi.v:2700]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_3_m_axi_fifo__parameterized0' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_3_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_3_m_axi_fifo__parameterized1' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_3_m_axi.v:2468]
INFO: [Synth 8-6157] synthesizing module 'decompose_gmem_3_m_axi_srl__parameterized0' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_3_m_axi.v:2646]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_3_m_axi_srl__parameterized0' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_3_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_3_m_axi_fifo__parameterized1' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_3_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_3_m_axi_srl__parameterized1' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_3_m_axi.v:2646]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_3_m_axi_fifo__parameterized2' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_3_m_axi.v:2468]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_3_m_axi_store' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_3_m_axi.v:796]
INFO: [Synth 8-6155] done synthesizing module 'decompose_gmem_3_m_axi_mem__parameterized0' (0#1) [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_3_m_axi.v:2700]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_3_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_3_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_3_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_4_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_4_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_4_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_5_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_5_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_5_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_6_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_6_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_6_m_axi.v:1539]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_7_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_7_m_axi.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_gmem_7_m_axi.v:1539]
WARNING: [Synth 8-6014] Unused sequential element loop[30].divisor_tmp_reg[31] was removed.  [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:122]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_control_s_axi.v:263]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_44ns_11ns_10_48_seq_1.v:149]
WARNING: [Synth 8-6014] Unused sequential element loop[63].divisor_tmp_reg[64] was removed.  [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:52]
WARNING: [Synth 8-6014] Unused sequential element quot_reg was removed.  [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:122]
WARNING: [Synth 8-7129] Port reset in module decompose_urem_64ns_11ns_10_68_1_divider is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module decompose_mul_64s_13ns_64_5_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module decompose_mul_64ns_66ns_77_5_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module decompose_mul_44ns_46ns_57_5_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module decompose_mul_31ns_31ns_62_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[7] in module carry_chain__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized99 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized97 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized97 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized97 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized97 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized97 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized68 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized95 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized89 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized89 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized89 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized62 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROUND_EXP_INC in module flt_div_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized79 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1710.285 ; gain = 822.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1710.285 ; gain = 822.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1710.285 ; gain = 822.012
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1710.285 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1450 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_decompose_0_0/constraints/decompose_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_decompose_0_0/constraints/decompose_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.runs/design_1_decompose_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.runs/design_1_decompose_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1909.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  FDE => FDRE: 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2026.277 ; gain = 117.238
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:12 ; elapsed = 00:01:12 . Memory (MB): peak = 2026.277 ; gain = 1138.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:12 ; elapsed = 00:01:12 . Memory (MB): peak = 2026.277 ; gain = 1138.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.runs/design_1_decompose_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:12 . Memory (MB): peak = 2026.277 ; gain = 1138.004
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '31' to '10' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].dividend_tmp_reg[31]' and it is trimmed from '31' to '10' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '31' to '30' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_31ns_11ns_10_35_1.v:51]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'decompose_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'decompose_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'decompose_control_r_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'decompose_control_r_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_0_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_0_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_1_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_1_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_1_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_3_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_3_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_3_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_3_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_4_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_4_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_4_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_4_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_5_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_5_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_5_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_5_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_6_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_6_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_6_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_6_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_7_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_7_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_7_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'decompose_gmem_7_m_axi_reg_slice__parameterized2'
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '44' to '43' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_44ns_11ns_10_48_seq_1.v:40]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[63].remd_tmp_reg[64]' and it is trimmed from '64' to '10' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[63].dividend_tmp_reg[64]' and it is trimmed from '64' to '10' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[62].remd_tmp_reg[63]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[61].remd_tmp_reg[62]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[60].remd_tmp_reg[61]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[59].remd_tmp_reg[60]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[58].remd_tmp_reg[59]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[57].remd_tmp_reg[58]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[56].remd_tmp_reg[57]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[55].remd_tmp_reg[56]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[54].remd_tmp_reg[55]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[53].remd_tmp_reg[54]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[52].remd_tmp_reg[53]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[51].remd_tmp_reg[52]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[50].remd_tmp_reg[51]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[49].remd_tmp_reg[50]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[48].remd_tmp_reg[49]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[47].remd_tmp_reg[48]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[46].remd_tmp_reg[47]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[45].remd_tmp_reg[46]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[44].remd_tmp_reg[45]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[43].remd_tmp_reg[44]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[42].remd_tmp_reg[43]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[41].remd_tmp_reg[42]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[40].remd_tmp_reg[41]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[39].remd_tmp_reg[40]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[38].remd_tmp_reg[39]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[37].remd_tmp_reg[38]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[36].remd_tmp_reg[37]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[35].remd_tmp_reg[36]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[34].remd_tmp_reg[35]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[33].remd_tmp_reg[34]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[32].remd_tmp_reg[33]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[31].remd_tmp_reg[32]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[30].remd_tmp_reg[31]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[29].remd_tmp_reg[30]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[28].remd_tmp_reg[29]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[27].remd_tmp_reg[28]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[26].remd_tmp_reg[27]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[25].remd_tmp_reg[26]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[24].remd_tmp_reg[25]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[23].remd_tmp_reg[24]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[22].remd_tmp_reg[23]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[21].remd_tmp_reg[22]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[20].remd_tmp_reg[21]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[19].remd_tmp_reg[20]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[18].remd_tmp_reg[19]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[17].remd_tmp_reg[18]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[16].remd_tmp_reg[17]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[15].remd_tmp_reg[16]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[14].remd_tmp_reg[15]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[13].remd_tmp_reg[14]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '64' to '63' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_urem_64ns_11ns_10_68_1.v:51]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'decompose_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'decompose_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'decompose_control_r_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'decompose_control_r_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_0_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_0_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_1_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_1_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_1_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_1_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_2_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_3_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_3_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_3_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_3_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_4_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_4_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_4_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_4_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_5_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_5_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_5_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_5_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_6_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_6_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_6_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_6_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_7_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_7_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_7_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'decompose_gmem_7_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:32 ; elapsed = 00:01:33 . Memory (MB): peak = 2026.277 ; gain = 1138.004
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/fsub_32ns_32ns_32_5_full_dsp_1_U61/decompose_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/fsub_32ns_32ns_32_5_full_dsp_1_U61/decompose_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fsub_32ns_32ns_32_5_full_dsp_1_U61/decompose_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fsub_32ns_32ns_32_5_full_dsp_1_U61/decompose_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fsub_32ns_32ns_32_5_full_dsp_1_U61/decompose_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fsub_32ns_32ns_32_5_full_dsp_1_U61/decompose_fsub_32ns_32ns_32_5_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U62/decompose_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U62/decompose_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U62/decompose_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fmul_32ns_32ns_32_4_max_dsp_1_U62/decompose_fmul_32ns_32ns_32_4_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U63/decompose_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U63/decompose_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U63/decompose_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U63/decompose_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U63/decompose_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U63/decompose_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U63/decompose_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U63/decompose_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U63/decompose_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'inst/fdiv_32ns_32ns_32_16_no_dsp_1_U63/decompose_fdiv_32ns_32ns_32_16_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_mul_31ns_33ns_44_2_1.v:33]
DSP Report: Generating DSP mul_31ns_33ns_44_2_1_U2/tmp_product, operation Mode is: (A:0x11759)*B.
DSP Report: operator mul_31ns_33ns_44_2_1_U2/tmp_product is absorbed into DSP mul_31ns_33ns_44_2_1_U2/tmp_product.
DSP Report: operator mul_31ns_33ns_44_2_1_U2/tmp_product is absorbed into DSP mul_31ns_33ns_44_2_1_U2/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_44_2_1_U2/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_31ns_33ns_44_2_1_U2/buff0_reg is absorbed into DSP mul_31ns_33ns_44_2_1_U2/buff0_reg.
DSP Report: operator mul_31ns_33ns_44_2_1_U2/tmp_product is absorbed into DSP mul_31ns_33ns_44_2_1_U2/buff0_reg.
DSP Report: operator mul_31ns_33ns_44_2_1_U2/tmp_product is absorbed into DSP mul_31ns_33ns_44_2_1_U2/buff0_reg.
DSP Report: Generating DSP mul_31ns_33ns_44_2_1_U2/tmp_product, operation Mode is: A*(B:0x11759).
DSP Report: operator mul_31ns_33ns_44_2_1_U2/tmp_product is absorbed into DSP mul_31ns_33ns_44_2_1_U2/tmp_product.
DSP Report: operator mul_31ns_33ns_44_2_1_U2/tmp_product is absorbed into DSP mul_31ns_33ns_44_2_1_U2/tmp_product.
DSP Report: Generating DSP mul_31ns_33ns_44_2_1_U2/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_31ns_33ns_44_2_1_U2/buff0_reg is absorbed into DSP mul_31ns_33ns_44_2_1_U2/buff0_reg.
DSP Report: operator mul_31ns_33ns_44_2_1_U2/tmp_product is absorbed into DSP mul_31ns_33ns_44_2_1_U2/buff0_reg.
DSP Report: operator mul_31ns_33ns_44_2_1_U2/tmp_product is absorbed into DSP mul_31ns_33ns_44_2_1_U2/buff0_reg.
INFO: [Synth 8-3886] merging instance 'mul_31ns_13ns_43_2_1_U1/buff0_reg[0]' (FDE) to 'mul_31ns_13ns_43_2_1_U1/buff0_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_31ns_13ns_43_2_1_U1/buff0_reg[1] )
INFO: [Synth 8-3886] merging instance 'p_mid1_reg_2547_reg[0]' (FDE) to 'p_mid1_reg_2547_reg[1]'
INFO: [Synth 8-3886] merging instance 'empty_reg_2553_reg[0]' (FDE) to 'empty_reg_2553_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln17_3_reg_2564_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln17_3_reg_2564_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln17_3_reg_2564_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln17_3_reg_2564_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln17_3_reg_2564_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln17_3_reg_2564_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln17_3_reg_2564_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln17_3_reg_2564_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln17_3_reg_2564_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln17_3_reg_2564_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln17_3_reg_2564_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln17_3_reg_2564_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln17_3_reg_2564_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln17_3_reg_2564_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln17_3_reg_2564_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln17_3_reg_2564_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln17_3_reg_2564_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln17_3_reg_2564_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln17_3_reg_2564_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln17_3_reg_2564_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln20_reg_2576_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln17_3_reg_2564_reg[62] )
INFO: [Synth 8-3886] merging instance 'gmem_7_addr_reg_2638_reg[61]' (FDE) to 'gmem_7_addr_reg_2638_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_7_addr_2_reg_2953_reg[61]' (FDE) to 'gmem_7_addr_2_reg_2953_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_7_addr_3_reg_2905_reg[61]' (FDE) to 'gmem_7_addr_3_reg_2905_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_7_addr_1_reg_2841_reg[61]' (FDE) to 'gmem_7_addr_1_reg_2841_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_0_addr_reg_2596_reg[61]' (FDE) to 'gmem_0_addr_reg_2596_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_0_addr_2_reg_2947_reg[61]' (FDE) to 'gmem_0_addr_2_reg_2947_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_0_addr_3_reg_2899_reg[61]' (FDE) to 'gmem_0_addr_3_reg_2899_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_0_addr_1_reg_2835_reg[61]' (FDE) to 'gmem_0_addr_1_reg_2835_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_1_addr_reg_2602_reg[61]' (FDE) to 'gmem_1_addr_reg_2602_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_1_addr_2_reg_2941_reg[61]' (FDE) to 'gmem_1_addr_2_reg_2941_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_1_addr_3_reg_2893_reg[61]' (FDE) to 'gmem_1_addr_3_reg_2893_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_1_addr_1_reg_2829_reg[61]' (FDE) to 'gmem_1_addr_1_reg_2829_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_2_addr_reg_2608_reg[61]' (FDE) to 'gmem_2_addr_reg_2608_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_2_addr_2_reg_2935_reg[61]' (FDE) to 'gmem_2_addr_2_reg_2935_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_2_addr_3_reg_2887_reg[61]' (FDE) to 'gmem_2_addr_3_reg_2887_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_2_addr_1_reg_2823_reg[61]' (FDE) to 'gmem_2_addr_1_reg_2823_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_3_addr_reg_2614_reg[61]' (FDE) to 'gmem_3_addr_reg_2614_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_3_addr_2_reg_2929_reg[61]' (FDE) to 'gmem_3_addr_2_reg_2929_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_3_addr_3_reg_2881_reg[61]' (FDE) to 'gmem_3_addr_3_reg_2881_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_3_addr_1_reg_2817_reg[61]' (FDE) to 'gmem_3_addr_1_reg_2817_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_4_addr_reg_2620_reg[61]' (FDE) to 'gmem_4_addr_reg_2620_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_4_addr_2_reg_2923_reg[61]' (FDE) to 'gmem_4_addr_2_reg_2923_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_4_addr_3_reg_2875_reg[61]' (FDE) to 'gmem_4_addr_3_reg_2875_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_4_addr_1_reg_2811_reg[61]' (FDE) to 'gmem_4_addr_1_reg_2811_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_5_addr_reg_2626_reg[61]' (FDE) to 'gmem_5_addr_reg_2626_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_5_addr_2_reg_2917_reg[61]' (FDE) to 'gmem_5_addr_2_reg_2917_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_5_addr_3_reg_2869_reg[61]' (FDE) to 'gmem_5_addr_3_reg_2869_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_5_addr_1_reg_2805_reg[61]' (FDE) to 'gmem_5_addr_1_reg_2805_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_6_addr_reg_2632_reg[61]' (FDE) to 'gmem_6_addr_reg_2632_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_6_addr_2_reg_2911_reg[61]' (FDE) to 'gmem_6_addr_2_reg_2911_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_6_addr_3_reg_2863_reg[61]' (FDE) to 'gmem_6_addr_3_reg_2863_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_6_addr_1_reg_2799_reg[61]' (FDE) to 'gmem_6_addr_1_reg_2799_reg[62]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'p_mid1_reg_2547_pp0_iter18_reg_reg[0]' (FDE) to 'p_mid1_reg_2547_pp0_iter18_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'p_mid1_reg_2547_pp0_iter19_reg_reg[0]' (FDE) to 'p_mid1_reg_2547_pp0_iter19_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'empty_reg_2553_pp0_iter19_reg_reg[0]' (FDE) to 'empty_reg_2553_pp0_iter19_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'zext_ln17_3_reg_2564_reg[0]' (FDE) to 'zext_ln17_3_reg_2564_reg[1]'
INFO: [Synth 8-3886] merging instance 'p_mid1_reg_2547_pp0_iter20_reg_reg[0]' (FDE) to 'p_mid1_reg_2547_pp0_iter20_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'empty_reg_2553_pp0_iter20_reg_reg[0]' (FDE) to 'empty_reg_2553_pp0_iter20_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'zext_ln17_3_reg_2564_pp0_iter19_reg_reg[0]' (FDE) to 'zext_ln17_3_reg_2564_pp0_iter19_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'p_mid1_reg_2547_pp0_iter21_reg_reg[0]' (FDE) to 'p_mid1_reg_2547_pp0_iter21_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'empty_reg_2553_pp0_iter21_reg_reg[0]' (FDE) to 'empty_reg_2553_pp0_iter21_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'zext_ln17_3_reg_2564_pp0_iter20_reg_reg[0]' (FDE) to 'zext_ln17_3_reg_2564_pp0_iter20_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'p_mid1_reg_2547_pp0_iter22_reg_reg[0]' (FDE) to 'p_mid1_reg_2547_pp0_iter22_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'empty_reg_2553_pp0_iter22_reg_reg[0]' (FDE) to 'empty_reg_2553_pp0_iter22_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'zext_ln17_3_reg_2564_pp0_iter21_reg_reg[0]' (FDE) to 'zext_ln17_3_reg_2564_pp0_iter21_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_mid1_reg_2547_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\empty_reg_2553_reg[1] )
INFO: [Synth 8-3886] merging instance 'zext_ln17_3_reg_2564_pp0_iter22_reg_reg[0]' (FDE) to 'zext_ln17_3_reg_2564_pp0_iter22_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_mid1_reg_2547_pp0_iter18_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'p_mid1_reg_2547_pp0_iter19_reg_reg[1]' (FDE) to 'p_mid1_reg_2547_pp0_iter18_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\empty_reg_2553_pp0_iter19_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln17_3_reg_2564_reg[1] )
INFO: [Synth 8-3886] merging instance 'empty_reg_2553_pp0_iter20_reg_reg[1]' (FDE) to 'empty_reg_2553_pp0_iter19_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'zext_ln17_3_reg_2564_pp0_iter19_reg_reg[1]' (FDE) to 'p_mid1_reg_2547_pp0_iter18_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'zext_ln17_3_reg_2564_pp0_iter20_reg_reg[1]' (FDE) to 'p_mid1_reg_2547_pp0_iter20_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'zext_ln17_3_reg_2564_pp0_iter21_reg_reg[1]' (FDE) to 'p_mid1_reg_2547_pp0_iter21_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'zext_ln17_3_reg_2564_pp0_iter22_reg_reg[1]' (FDE) to 'p_mid1_reg_2547_pp0_iter22_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\empty_reg_2553_pp0_iter19_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_mid1_reg_2547_pp0_iter18_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'empty_reg_2553_pp0_iter21_reg_reg[1]' (FDE) to 'empty_reg_2553_pp0_iter19_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'p_mid1_reg_2547_pp0_iter20_reg_reg[1]' (FDE) to 'p_mid1_reg_2547_pp0_iter18_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\empty_reg_2553_pp0_iter19_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_mid1_reg_2547_pp0_iter18_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'empty_reg_2553_pp0_iter22_reg_reg[1]' (FDE) to 'empty_reg_2553_pp0_iter19_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'p_mid1_reg_2547_pp0_iter21_reg_reg[1]' (FDE) to 'p_mid1_reg_2547_pp0_iter18_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\empty_reg_2553_pp0_iter19_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_mid1_reg_2547_pp0_iter18_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'p_mid1_reg_2547_pp0_iter22_reg_reg[1]' (FDE) to 'p_mid1_reg_2547_pp0_iter18_reg_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\p_mid1_reg_2547_pp0_iter18_reg_reg[1] )
INFO: [Synth 8-3886] merging instance 'gmem_1_addr_5_reg_3713_reg[61]' (FDE) to 'gmem_1_addr_5_reg_3713_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_1_addr_reg_3494_reg[61]' (FDE) to 'gmem_1_addr_reg_3494_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_1_addr_4_reg_3380_reg[61]' (FDE) to 'gmem_1_addr_4_reg_3380_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_1_addr_6_reg_3768_reg[61]' (FDE) to 'gmem_1_addr_6_reg_3768_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_1_addr_7_reg_3823_reg[61]' (FDE) to 'gmem_1_addr_7_reg_3823_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_2_addr_5_reg_3707_reg[61]' (FDE) to 'gmem_2_addr_5_reg_3707_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_2_addr_reg_3500_reg[61]' (FDE) to 'gmem_2_addr_reg_3500_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_2_addr_4_reg_3386_reg[61]' (FDE) to 'gmem_2_addr_4_reg_3386_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_2_addr_6_reg_3775_reg[61]' (FDE) to 'gmem_2_addr_6_reg_3775_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_2_addr_7_reg_3829_reg[61]' (FDE) to 'gmem_2_addr_7_reg_3829_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_7_addr_reg_3530_reg[61]' (FDE) to 'gmem_7_addr_reg_3530_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_7_addr_4_reg_3416_reg[61]' (FDE) to 'gmem_7_addr_4_reg_3416_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_7_addr_6_reg_3810_reg[61]' (FDE) to 'gmem_7_addr_6_reg_3810_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_7_addr_7_reg_3859_reg[61]' (FDE) to 'gmem_7_addr_7_reg_3859_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_3_addr_5_reg_3701_reg[61]' (FDE) to 'gmem_3_addr_5_reg_3701_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_3_addr_reg_3506_reg[61]' (FDE) to 'gmem_3_addr_reg_3506_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_3_addr_4_reg_3392_reg[61]' (FDE) to 'gmem_3_addr_4_reg_3392_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_3_addr_6_reg_3782_reg[61]' (FDE) to 'gmem_3_addr_6_reg_3782_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_3_addr_7_reg_3835_reg[61]' (FDE) to 'gmem_3_addr_7_reg_3835_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_4_addr_reg_3512_reg[61]' (FDE) to 'gmem_4_addr_reg_3512_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_4_addr_4_reg_3398_reg[61]' (FDE) to 'gmem_4_addr_4_reg_3398_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_4_addr_7_reg_3841_reg[61]' (FDE) to 'gmem_4_addr_7_reg_3841_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_4_addr_6_reg_3789_reg[61]' (FDE) to 'gmem_4_addr_6_reg_3789_reg[62]'
INFO: [Synth 8-3886] merging instance 'gmem_4_addr_5_reg_3695_reg[61]' (FDE) to 'gmem_4_addr_5_reg_3695_reg[62]'
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module decompose_control_r_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module decompose_control_r_s_axi.
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3886] merging instance 'gmem_3_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[0]' (FDRE) to 'gmem_3_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_3_m_axi_U/\bus_write/wreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'gmem_5_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[0]' (FDRE) to 'gmem_5_m_axi_U/bus_write/wreq_burst_conv/start_addr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_5_m_axi_U/\bus_write/wreq_burst_conv/start_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'gmem_3_m_axi_U/load_unit/tmp_addr_reg[0]' (FDRE) to 'gmem_3_m_axi_U/load_unit/tmp_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'gmem_3_m_axi_U/load_unit/tmp_len_reg[0]' (FDRE) to 'gmem_3_m_axi_U/load_unit/tmp_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'gmem_3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[1]' (FDE) to 'gmem_3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_3_m_axi_U/\load_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'gmem_3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[65]' (FDE) to 'gmem_3_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_5_m_axi_U/load_unit/tmp_addr_reg[0]' (FDRE) to 'gmem_5_m_axi_U/load_unit/tmp_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'gmem_5_m_axi_U/load_unit/tmp_len_reg[0]' (FDRE) to 'gmem_5_m_axi_U/load_unit/tmp_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'gmem_5_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[1]' (FDE) to 'gmem_5_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_5_m_axi_U/\load_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'gmem_5_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[65]' (FDE) to 'gmem_5_m_axi_U/bus_read/rreq_burst_conv/rs_req/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_5_m_axi_U/store_unit/tmp_addr_reg[0]' (FDRE) to 'gmem_5_m_axi_U/store_unit/tmp_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'gmem_5_m_axi_U/store_unit/tmp_len_reg[0]' (FDRE) to 'gmem_5_m_axi_U/store_unit/tmp_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'gmem_5_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[1]' (FDE) to 'gmem_5_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_5_m_axi_U/\store_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3886] merging instance 'gmem_5_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[65]' (FDE) to 'gmem_5_m_axi_U/bus_write/wreq_burst_conv/rs_req/data_p2_reg[64]'
INFO: [Synth 8-3886] merging instance 'gmem_3_m_axi_U/store_unit/tmp_addr_reg[0]' (FDRE) to 'gmem_3_m_axi_U/store_unit/tmp_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'gmem_3_m_axi_U/store_unit/tmp_len_reg[0]' (FDRE) to 'gmem_3_m_axi_U/store_unit/tmp_len_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_3_m_axi_U/\store_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_3_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_3_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_5_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_5_m_axi_U/\bus_write/wreq_burst_conv/could_multi_bursts.len_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem_3_m_axi_U/\bus_read/rreq_burst_conv/start_addr_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '25' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'mul_44ns_46ns_57_5_1_U65/din0_reg_reg[43:0]' into 'urem_44ns_11ns_10_48_seq_1_U68/dividend0_reg[43:0]' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_mul_44ns_46ns_57_5_1.v:42]
INFO: [Synth 8-4471] merging register 'factor_reg_3666_reg[31:0]' into 'bitcast_ln35_reg_3671_reg[31:0]' [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose.v:3549]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_mul_64ns_66ns_77_5_1.v:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_mul_31ns_31ns_62_2_1.v:33]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 9 [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_mul_44ns_46ns_57_5_1.v:42]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_mul_64s_13ns_64_5_1.v:44]
WARNING: [Synth 8-6014] Unused sequential element mul_64s_13ns_64_5_1_U67/buff0_reg was removed.  [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_mul_64s_13ns_64_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_64s_13ns_64_5_1_U67/buff0_reg was removed.  [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_mul_64s_13ns_64_5_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element mul_44ns_46ns_57_5_1_U65/buff1_reg was removed.  [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_mul_44ns_46ns_57_5_1.v:42]
WARNING: [Synth 8-6014] Unused sequential element mul_44ns_46ns_57_5_1_U65/tmp_product was removed.  [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_mul_44ns_46ns_57_5_1.v:42]
WARNING: [Synth 8-6014] Unused sequential element mul_44ns_46ns_57_5_1_U65/buff1_reg was removed.  [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_mul_44ns_46ns_57_5_1.v:42]
WARNING: [Synth 8-6014] Unused sequential element mul_44ns_46ns_57_5_1_U65/buff0_reg was removed.  [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_mul_44ns_46ns_57_5_1.v:42]
WARNING: [Synth 8-6014] Unused sequential element mul_44ns_46ns_57_5_1_U65/tmp_product was removed.  [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_mul_44ns_46ns_57_5_1.v:42]
WARNING: [Synth 8-6014] Unused sequential element mul_44ns_46ns_57_5_1_U65/buff1_reg was removed.  [c:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.gen/sources_1/bd/design_1/ipshared/1780/hdl/verilog/decompose_mul_44ns_46ns_57_5_1.v:42]
DSP Report: Generating DSP mul_64ns_66ns_77_5_1_U66/buff1_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff1_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff1_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff1_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff1_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: Generating DSP mul_64ns_66ns_77_5_1_U66/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: Generating DSP mul_64ns_66ns_77_5_1_U66/tmp_product, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: register mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: register mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: Generating DSP mul_64ns_66ns_77_5_1_U66/buff1_reg, operation Mode is: (PCIN+(A2*B'')')'.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff1_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff1_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff1_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff1_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: Generating DSP mul_64ns_66ns_77_5_1_U66/buff0_reg, operation Mode is: (A2*B'')'.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: Generating DSP mul_64ns_66ns_77_5_1_U66/tmp_product, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: register mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: register mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: Generating DSP mul_64ns_66ns_77_5_1_U66/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff1_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff1_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff1_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff1_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: Generating DSP mul_64ns_66ns_77_5_1_U66/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: Generating DSP mul_64ns_66ns_77_5_1_U66/tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: register mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: register mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: Generating DSP mul_64ns_66ns_77_5_1_U66/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff1_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff1_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff1_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff1_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: Generating DSP mul_64ns_66ns_77_5_1_U66/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: Generating DSP mul_64ns_66ns_77_5_1_U66/tmp_product, operation Mode is: PCIN+(A''*B2)'.
DSP Report: register mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: register mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: register mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: Generating DSP mul_64ns_66ns_77_5_1_U66/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff1_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff1_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff1_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff1_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: Generating DSP mul_64ns_66ns_77_5_1_U66/buff0_reg, operation Mode is: (A''*B2)'.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff0_reg.
DSP Report: Generating DSP mul_64ns_66ns_77_5_1_U66/tmp_product, operation Mode is: (PCIN>>17)+(A''*B2)'.
DSP Report: register mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: register mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: register mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/tmp_product.
DSP Report: Generating DSP mul_64ns_66ns_77_5_1_U66/buff1_reg, operation Mode is: (PCIN+(A''*B2)')'.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff1_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff1_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff1_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff1_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: register mul_64ns_66ns_77_5_1_U66/buff0_reg is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: operator mul_64ns_66ns_77_5_1_U66/tmp_product is absorbed into DSP mul_64ns_66ns_77_5_1_U66/buff1_reg.
DSP Report: Generating DSP mul_31ns_31ns_62_2_1_U64/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_31ns_31ns_62_2_1_U64/tmp_product is absorbed into DSP mul_31ns_31ns_62_2_1_U64/tmp_product.
DSP Report: operator mul_31ns_31ns_62_2_1_U64/tmp_product is absorbed into DSP mul_31ns_31ns_62_2_1_U64/tmp_product.
DSP Report: Generating DSP mul_31ns_31ns_62_2_1_U64/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_31ns_31ns_62_2_1_U64/buff0_reg is absorbed into DSP mul_31ns_31ns_62_2_1_U64/buff0_reg.
DSP Report: operator mul_31ns_31ns_62_2_1_U64/tmp_product is absorbed into DSP mul_31ns_31ns_62_2_1_U64/buff0_reg.
DSP Report: operator mul_31ns_31ns_62_2_1_U64/tmp_product is absorbed into DSP mul_31ns_31ns_62_2_1_U64/buff0_reg.
DSP Report: Generating DSP mul_31ns_31ns_62_2_1_U64/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_31ns_31ns_62_2_1_U64/tmp_product is absorbed into DSP mul_31ns_31ns_62_2_1_U64/tmp_product.
DSP Report: operator mul_31ns_31ns_62_2_1_U64/tmp_product is absorbed into DSP mul_31ns_31ns_62_2_1_U64/tmp_product.
DSP Report: Generating DSP mul_31ns_31ns_62_2_1_U64/buff0_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_31ns_31ns_62_2_1_U64/buff0_reg is absorbed into DSP mul_31ns_31ns_62_2_1_U64/buff0_reg.
DSP Report: operator mul_31ns_31ns_62_2_1_U64/tmp_product is absorbed into DSP mul_31ns_31ns_62_2_1_U64/buff0_reg.
DSP Report: operator mul_31ns_31ns_62_2_1_U64/tmp_product is absorbed into DSP mul_31ns_31ns_62_2_1_U64/buff0_reg.
DSP Report: Generating DSP mul_44ns_46ns_57_5_1_U65/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_44ns_46ns_57_5_1_U65/buff0_reg is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff0_reg.
DSP Report: register mul_44ns_46ns_57_5_1_U65/buff0_reg is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff0_reg.
DSP Report: register mul_44ns_46ns_57_5_1_U65/buff0_reg is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff0_reg.
DSP Report: operator mul_44ns_46ns_57_5_1_U65/tmp_product is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff0_reg.
DSP Report: operator mul_44ns_46ns_57_5_1_U65/tmp_product is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff0_reg.
DSP Report: Generating DSP mul_44ns_46ns_57_5_1_U65/tmp_product, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register mul_44ns_46ns_57_5_1_U65/tmp_product is absorbed into DSP mul_44ns_46ns_57_5_1_U65/tmp_product.
DSP Report: register mul_44ns_46ns_57_5_1_U65/tmp_product is absorbed into DSP mul_44ns_46ns_57_5_1_U65/tmp_product.
DSP Report: register mul_44ns_46ns_57_5_1_U65/buff0_reg is absorbed into DSP mul_44ns_46ns_57_5_1_U65/tmp_product.
DSP Report: operator mul_44ns_46ns_57_5_1_U65/tmp_product is absorbed into DSP mul_44ns_46ns_57_5_1_U65/tmp_product.
DSP Report: operator mul_44ns_46ns_57_5_1_U65/tmp_product is absorbed into DSP mul_44ns_46ns_57_5_1_U65/tmp_product.
DSP Report: Generating DSP mul_44ns_46ns_57_5_1_U65/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register mul_44ns_46ns_57_5_1_U65/buff1_reg is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff1_reg.
DSP Report: register mul_44ns_46ns_57_5_1_U65/buff1_reg is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff1_reg.
DSP Report: register mul_44ns_46ns_57_5_1_U65/buff1_reg is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff1_reg.
DSP Report: register mul_44ns_46ns_57_5_1_U65/buff0_reg is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff1_reg.
DSP Report: operator mul_44ns_46ns_57_5_1_U65/tmp_product is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff1_reg.
DSP Report: operator mul_44ns_46ns_57_5_1_U65/tmp_product is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff1_reg.
DSP Report: Generating DSP mul_44ns_46ns_57_5_1_U65/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_44ns_46ns_57_5_1_U65/buff0_reg is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff0_reg.
DSP Report: register mul_44ns_46ns_57_5_1_U65/buff0_reg is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff0_reg.
DSP Report: register mul_44ns_46ns_57_5_1_U65/buff0_reg is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff0_reg.
DSP Report: operator mul_44ns_46ns_57_5_1_U65/tmp_product is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff0_reg.
DSP Report: operator mul_44ns_46ns_57_5_1_U65/tmp_product is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff0_reg.
DSP Report: Generating DSP mul_44ns_46ns_57_5_1_U65/tmp_product, operation Mode is: PCIN+(A2*B2)'.
DSP Report: register mul_44ns_46ns_57_5_1_U65/tmp_product is absorbed into DSP mul_44ns_46ns_57_5_1_U65/tmp_product.
DSP Report: register mul_44ns_46ns_57_5_1_U65/tmp_product is absorbed into DSP mul_44ns_46ns_57_5_1_U65/tmp_product.
DSP Report: register mul_44ns_46ns_57_5_1_U65/buff0_reg is absorbed into DSP mul_44ns_46ns_57_5_1_U65/tmp_product.
DSP Report: operator mul_44ns_46ns_57_5_1_U65/tmp_product is absorbed into DSP mul_44ns_46ns_57_5_1_U65/tmp_product.
DSP Report: operator mul_44ns_46ns_57_5_1_U65/tmp_product is absorbed into DSP mul_44ns_46ns_57_5_1_U65/tmp_product.
DSP Report: Generating DSP mul_44ns_46ns_57_5_1_U65/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mul_44ns_46ns_57_5_1_U65/buff1_reg is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff1_reg.
DSP Report: register mul_44ns_46ns_57_5_1_U65/buff1_reg is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff1_reg.
DSP Report: register mul_44ns_46ns_57_5_1_U65/buff1_reg is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff1_reg.
DSP Report: register mul_44ns_46ns_57_5_1_U65/buff0_reg is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff1_reg.
DSP Report: operator mul_44ns_46ns_57_5_1_U65/tmp_product is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff1_reg.
DSP Report: operator mul_44ns_46ns_57_5_1_U65/tmp_product is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff1_reg.
DSP Report: Generating DSP mul_44ns_46ns_57_5_1_U65/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_44ns_46ns_57_5_1_U65/buff0_reg is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff0_reg.
DSP Report: register mul_44ns_46ns_57_5_1_U65/buff0_reg is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff0_reg.
DSP Report: register mul_44ns_46ns_57_5_1_U65/buff0_reg is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff0_reg.
DSP Report: operator mul_44ns_46ns_57_5_1_U65/tmp_product is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff0_reg.
DSP Report: operator mul_44ns_46ns_57_5_1_U65/tmp_product is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff0_reg.
DSP Report: Generating DSP mul_44ns_46ns_57_5_1_U65/tmp_product, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register mul_44ns_46ns_57_5_1_U65/tmp_product is absorbed into DSP mul_44ns_46ns_57_5_1_U65/tmp_product.
DSP Report: register mul_44ns_46ns_57_5_1_U65/tmp_product is absorbed into DSP mul_44ns_46ns_57_5_1_U65/tmp_product.
DSP Report: register mul_44ns_46ns_57_5_1_U65/buff0_reg is absorbed into DSP mul_44ns_46ns_57_5_1_U65/tmp_product.
DSP Report: operator mul_44ns_46ns_57_5_1_U65/tmp_product is absorbed into DSP mul_44ns_46ns_57_5_1_U65/tmp_product.
DSP Report: operator mul_44ns_46ns_57_5_1_U65/tmp_product is absorbed into DSP mul_44ns_46ns_57_5_1_U65/tmp_product.
DSP Report: Generating DSP mul_44ns_46ns_57_5_1_U65/buff1_reg, operation Mode is: (PCIN+(A2*B2)')'.
DSP Report: register mul_44ns_46ns_57_5_1_U65/buff1_reg is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff1_reg.
DSP Report: register mul_44ns_46ns_57_5_1_U65/buff1_reg is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff1_reg.
DSP Report: register mul_44ns_46ns_57_5_1_U65/buff1_reg is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff1_reg.
DSP Report: register mul_44ns_46ns_57_5_1_U65/buff0_reg is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff1_reg.
DSP Report: operator mul_44ns_46ns_57_5_1_U65/tmp_product is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff1_reg.
DSP Report: operator mul_44ns_46ns_57_5_1_U65/tmp_product is absorbed into DSP mul_44ns_46ns_57_5_1_U65/buff1_reg.
DSP Report: Generating DSP mul_64s_13ns_64_5_1_U67/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_64s_13ns_64_5_1_U67/buff0_reg is absorbed into DSP mul_64s_13ns_64_5_1_U67/buff0_reg.
DSP Report: register mul_64s_13ns_64_5_1_U67/buff0_reg is absorbed into DSP mul_64s_13ns_64_5_1_U67/buff0_reg.
DSP Report: register mul_64s_13ns_64_5_1_U67/buff0_reg is absorbed into DSP mul_64s_13ns_64_5_1_U67/buff0_reg.
DSP Report: operator mul_64s_13ns_64_5_1_U67/tmp_product is absorbed into DSP mul_64s_13ns_64_5_1_U67/buff0_reg.
DSP Report: operator mul_64s_13ns_64_5_1_U67/tmp_product is absorbed into DSP mul_64s_13ns_64_5_1_U67/buff0_reg.
DSP Report: Generating DSP mul_64s_13ns_64_5_1_U67/buff1_reg, operation Mode is: (PCIN>>17)+(A2*B2)'.
DSP Report: register mul_64s_13ns_64_5_1_U67/buff1_reg is absorbed into DSP mul_64s_13ns_64_5_1_U67/buff1_reg.
DSP Report: register mul_64s_13ns_64_5_1_U67/buff1_reg is absorbed into DSP mul_64s_13ns_64_5_1_U67/buff1_reg.
DSP Report: register mul_64s_13ns_64_5_1_U67/buff1_reg is absorbed into DSP mul_64s_13ns_64_5_1_U67/buff1_reg.
DSP Report: register mul_64s_13ns_64_5_1_U67/buff0_reg is absorbed into DSP mul_64s_13ns_64_5_1_U67/buff1_reg.
DSP Report: operator mul_64s_13ns_64_5_1_U67/tmp_product is absorbed into DSP mul_64s_13ns_64_5_1_U67/buff1_reg.
DSP Report: operator mul_64s_13ns_64_5_1_U67/tmp_product is absorbed into DSP mul_64s_13ns_64_5_1_U67/buff1_reg.
DSP Report: Generating DSP mul_64s_13ns_64_5_1_U67/tmp_product, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_64s_13ns_64_5_1_U67/tmp_product is absorbed into DSP mul_64s_13ns_64_5_1_U67/tmp_product.
DSP Report: register mul_64s_13ns_64_5_1_U67/tmp_product is absorbed into DSP mul_64s_13ns_64_5_1_U67/tmp_product.
DSP Report: register mul_64s_13ns_64_5_1_U67/tmp_product is absorbed into DSP mul_64s_13ns_64_5_1_U67/tmp_product.
DSP Report: register mul_64s_13ns_64_5_1_U67/buff0_reg is absorbed into DSP mul_64s_13ns_64_5_1_U67/tmp_product.
DSP Report: register mul_64s_13ns_64_5_1_U67/buff1_reg is absorbed into DSP mul_64s_13ns_64_5_1_U67/tmp_product.
DSP Report: operator mul_64s_13ns_64_5_1_U67/tmp_product is absorbed into DSP mul_64s_13ns_64_5_1_U67/tmp_product.
DSP Report: operator mul_64s_13ns_64_5_1_U67/tmp_product is absorbed into DSP mul_64s_13ns_64_5_1_U67/tmp_product.
DSP Report: Generating DSP mul_64s_13ns_64_5_1_U67/buff2_reg, operation Mode is: (PCIN>>17)+(A''*B'')'.
DSP Report: register mul_64s_13ns_64_5_1_U67/buff2_reg is absorbed into DSP mul_64s_13ns_64_5_1_U67/buff2_reg.
DSP Report: register mul_64s_13ns_64_5_1_U67/buff0_reg is absorbed into DSP mul_64s_13ns_64_5_1_U67/buff2_reg.
DSP Report: register mul_64s_13ns_64_5_1_U67/buff2_reg is absorbed into DSP mul_64s_13ns_64_5_1_U67/buff2_reg.
DSP Report: register mul_64s_13ns_64_5_1_U67/buff2_reg is absorbed into DSP mul_64s_13ns_64_5_1_U67/buff2_reg.
DSP Report: register mul_64s_13ns_64_5_1_U67/buff2_reg is absorbed into DSP mul_64s_13ns_64_5_1_U67/buff2_reg.
DSP Report: register mul_64s_13ns_64_5_1_U67/buff1_reg is absorbed into DSP mul_64s_13ns_64_5_1_U67/buff2_reg.
DSP Report: operator mul_64s_13ns_64_5_1_U67/tmp_product is absorbed into DSP mul_64s_13ns_64_5_1_U67/buff2_reg.
DSP Report: operator mul_64s_13ns_64_5_1_U67/tmp_product is absorbed into DSP mul_64s_13ns_64_5_1_U67/buff2_reg.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_15_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_15_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:45 ; elapsed = 00:02:55 . Memory (MB): peak = 2026.277 ; gain = 1138.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:04 ; elapsed = 00:03:15 . Memory (MB): peak = 2026.277 ; gain = 1138.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:00 ; elapsed = 00:04:11 . Memory (MB): peak = 2026.277 ; gain = 1138.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_8/gmem_0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_8/gmem_1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_8/gmem_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_5/gmem_6_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_5/gmem_4_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_5/gmem_3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/gmem_5_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_2_6/gmem_7_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:33 ; elapsed = 00:05:01 . Memory (MB): peak = 2026.277 ; gain = 1138.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_1_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_2_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_6_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_4_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_3_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_5_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_7_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:53 ; elapsed = 00:05:22 . Memory (MB): peak = 2026.277 ; gain = 1138.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:53 ; elapsed = 00:05:22 . Memory (MB): peak = 2026.277 ; gain = 1138.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:03 ; elapsed = 00:05:32 . Memory (MB): peak = 2026.277 ; gain = 1138.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:03 ; elapsed = 00:05:32 . Memory (MB): peak = 2026.277 ; gain = 1138.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:06 ; elapsed = 00:05:35 . Memory (MB): peak = 2026.277 ; gain = 1138.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:07 ; elapsed = 00:05:35 . Memory (MB): peak = 2026.277 ; gain = 1138.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                               | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper__parameterized1                           | (A*B)'               | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized2                           | PCIN>>17+(A*B)'      | 0      | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized3                           | PCIN+A:B+C           | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper                                           | Dynamic              | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 0    | 1    | 
|dsp48e1_wrapper__parameterized0                           | C+A'*B'              | 24     | 16     | 35     | -      | 35     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|decompose_decompose_Pipeline_init_lu_VITIS_LOOP_18_1__GC0 | A*B                  | 17     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decompose_decompose_Pipeline_init_lu_VITIS_LOOP_18_1__GC0 | (PCIN>>17+A*B)'      | 15     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|decompose_decompose_Pipeline_init_lu_VITIS_LOOP_18_1__GC0 | A*B                  | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|decompose_decompose_Pipeline_init_lu_VITIS_LOOP_18_1__GC0 | (PCIN>>17+A*B)'      | 0      | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|decompose__GCB5                                           | A'*B'                | 17     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|decompose__GCB5                                           | (PCIN>>17+A'*B')'    | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|decompose__GCB5                                           | A'*B'                | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|decompose__GCB5                                           | (PCIN>>17+A'*B')'    | 17     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|decompose__GCB5                                           | (A'*B)'              | 17     | 11     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 1    | 
|decompose__GCB5                                           | (PCIN+(A*B')')'      | 17     | 10     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|decompose__GCB5                                           | (A'*B)'              | 17     | 11     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 1    | 
|decompose__GCB5                                           | PCIN+(A'*B)'         | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|decompose__GCB5                                           | (PCIN+(A*B')')'      | 17     | 10     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|decompose__GCB5                                           | (A'*B)'              | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|decompose__GCB5                                           | PCIN>>17+(A'*B)'     | 17     | 17     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 1    | 0    | 
|decompose__GCB5                                           | (PCIN+(A'*B)')'      | 17     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|decompose__GCB5                                           | ((A*B'')')'          | 16     | 13     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
|decompose__GCB5                                           | (A*B'')'             | 16     | 13     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 1    | 
|decompose__GCB5                                           | PCIN>>17+(A''*B)'    | 17     | 14     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|decompose__GCB5                                           | (PCIN+(A''*B)')'     | 17     | 17     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|decompose__GCB5                                           | (A''*B)'             | 17     | 14     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|decompose__GCB5                                           | PCIN+(A''*B)'        | 17     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|decompose__GCB5                                           | (PCIN+(A''*B)')'     | 17     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|decompose__GCB5                                           | (A''*B)'             | 17     | 17     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 0    | 1    | 
|decompose__GCB5                                           | PCIN+(A''*B)'        | 17     | 16     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|decompose__GCB5                                           | (PCIN+(A''*B)')'     | 17     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|decompose__GCB5                                           | (A''*B)'             | 17     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|decompose__GCB5                                           | PCIN>>17+(A''*B)'    | 17     | 16     | -      | -      | 0      | 2    | 0    | -    | -    | -     | 1    | 0    | 
|decompose__GCB5                                           | (PCIN+(A''*B)')'     | 17     | 16     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 1    | 
|decompose__GCB5                                           | (A''*B)'             | 17     | 12     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|decompose__GCB5                                           | (PCIN>>17+(A'*B)')'  | 17     | 0      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|decompose__GCB5                                           | PCIN>>17+(A''*B)'    | 17     | 0      | -      | -      | 48     | 2    | 0    | -    | -    | -     | 1    | 0    | 
|decompose__GCB5                                           | (PCIN>>17+(A*B'')')' | 12     | 18     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 1    | 1    | 
+----------------------------------------------------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  4041|
|2     |DSP48E1  |    38|
|23    |LUT1     |  4820|
|24    |LUT2     |  3846|
|25    |LUT3     | 11430|
|26    |LUT4     |  4736|
|27    |LUT5     |  3844|
|28    |LUT6     |  3084|
|29    |MUXCY    |   732|
|30    |MUXF7    |   416|
|31    |RAMB18E1 |    16|
|33    |SRL16E   |  2701|
|34    |SRLC32E  |   187|
|35    |XORCY    |   706|
|36    |FDE      |     3|
|37    |FDRE     | 35320|
|38    |FDSE     |    43|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:07 ; elapsed = 00:05:36 . Memory (MB): peak = 2026.277 ; gain = 1138.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 256 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:04 ; elapsed = 00:05:12 . Memory (MB): peak = 2026.277 ; gain = 822.012
Synthesis Optimization Complete : Time (s): cpu = 00:05:07 ; elapsed = 00:05:37 . Memory (MB): peak = 2026.277 ; gain = 1138.004
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2026.277 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5952 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2026.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 214 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 211 instances
  FDE => FDRE: 3 instances

Synth Design complete | Checksum: 4184c6b6
INFO: [Common 17-83] Releasing license: Synthesis
563 Infos, 239 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:33 ; elapsed = 00:06:04 . Memory (MB): peak = 2026.277 ; gain = 1547.105
INFO: [Common 17-1381] The checkpoint 'C:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.runs/design_1_decompose_0_0_synth_1/design_1_decompose_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2026.277 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2026.277 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2026.277 ; gain = 0.000
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_decompose_0_0, cache-ID = 52987906c5343b57
INFO: [Coretcl 2-1174] Renamed 551 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/catal/Vivado/LU-decomposition/LU-decomposition/project_1/project_1.runs/design_1_decompose_0_0_synth_1/design_1_decompose_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2026.277 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_decompose_0_0_utilization_synth.rpt -pb design_1_decompose_0_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2026.277 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2026.277 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 18 18:38:13 2024...
