Time resolution is 1 ps
$finish called at time : 50 ns : File "C:/Users/Varada Govind/Documents/Coding/Verilog/Combinational Logic/Ripple Carry Adder/Ripple Carry Adder.srcs/sim_1/new/Test_Bench.v" Line 28
