// Seed: 1769389367
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign module_2.id_9 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd83,
    parameter id_1 = 32'd72
) (
    input tri   _id_0,
    input uwire _id_1,
    input wor   id_2,
    input tri1  id_3,
    input tri0  id_4
);
  logic id_6;
  module_0 modCall_1 (
      id_6,
      id_6
  );
  wire id_7;
  wand id_8 [id_1 : id_0];
  assign id_8 = {id_8{-1'b0}};
endmodule
module module_2 #(
    parameter id_16 = 32'd69,
    parameter id_17 = 32'd59
) (
    output wand id_0,
    input uwire id_1,
    input uwire id_2,
    output tri1 id_3,
    input tri0 id_4,
    input tri id_5,
    input wand id_6,
    input supply1 id_7,
    input supply0 id_8,
    output wor id_9,
    input wor id_10,
    input wand id_11,
    input wire id_12,
    output tri0 id_13,
    output tri id_14,
    output tri id_15,
    input uwire _id_16
    , id_53,
    input uwire _id_17,
    output tri id_18,
    input tri0 id_19[-1  ==  id_16 : -1  ?  -1 : id_17],
    input wand id_20,
    input wor id_21,
    input tri0 id_22,
    input tri id_23,
    input tri0 id_24,
    input tri0 id_25,
    output uwire id_26,
    inout tri id_27,
    input wire id_28,
    input uwire id_29,
    input supply1 id_30,
    input tri id_31,
    output wire id_32,
    input supply0 id_33,
    output uwire id_34,
    input wor id_35,
    output logic id_36,
    output wor id_37,
    input wire id_38,
    output wor id_39,
    input wand id_40,
    input wire id_41,
    input wire id_42,
    input wand id_43,
    input tri0 id_44,
    input uwire id_45,
    input supply0 id_46[-1 : 1]
    , id_54,
    input tri id_47,
    output supply1 id_48,
    input tri0 id_49,
    input supply1 id_50,
    output tri0 id_51
);
  wire id_55;
  assign id_32 = id_29;
  module_0 modCall_1 (
      id_53,
      id_55
  );
  logic id_56;
  ;
  assign id_34 = id_22;
  always id_36 <= id_54;
endmodule
