

================================================================
== Synthesis Summary Report of 'conv_fprop2'
================================================================
+ General Information: 
    * Date:           Fri Mar 14 16:55:06 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        prj
    * Solution:       conv_fprop2_sol (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu19p-fsvb3824-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |                           Modules                           |  Issue |       | Latency | Latency| Iteration|         | Trip |          |      |          |            |            |     |
    |                           & Loops                           |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +-------------------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----------+------------+------------+-----+
    |+ conv_fprop2                                                |  Timing|  -0.57|        -|       -|         -|        -|     -|        no|     -|   80 (2%)|  7705 (~0%)|  7662 (~0%)|    -|
    | o VITIS_LOOP_127_1                                          |       -|   2.41|        -|       -|         -|        -|     -|        no|     -|         -|           -|           -|    -|
    |  + conv_fprop2_Pipeline_1                                   |       -|   0.41|        -|       -|         -|        -|     -|        no|     -|         -|    13 (~0%)|    86 (~0%)|    -|
    |   o Loop 1                                                  |       -|   2.41|        -|       -|         1|        1|     -|       yes|     -|         -|           -|           -|    -|
    |  + conv_fprop2_Pipeline_VITIS_LOOP_144_3                    |       -|   0.06|        -|       -|         -|        -|     -|        no|     -|   58 (1%)|  4653 (~0%)|  5251 (~0%)|    -|
    |   o VITIS_LOOP_144_3                                        |       -|   2.41|        -|       -|        80|        1|     -|       yes|     -|         -|           -|           -|    -|
    |  o VITIS_LOOP_130_2                                         |       -|   2.41|        -|       -|         -|        -|     -|        no|     -|         -|           -|           -|    -|
    |   o VITIS_LOOP_52_1                                         |       -|   2.41|        -|       -|         -|        -|     -|        no|     -|         -|           -|           -|    -|
    |    o VITIS_LOOP_54_2                                        |       -|   2.41|        -|       -|         -|        -|     -|        no|     -|         -|           -|           -|    -|
    |     + conv_fprop2_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4  |  Timing|  -0.57|        -|       -|         -|        -|     -|        no|     -|  10 (~0%)|   978 (~0%)|   697 (~0%)|    -|
    |      o VITIS_LOOP_57_3_VITIS_LOOP_59_4                      |      II|   2.41|        -|       -|        24|        7|     -|       yes|     -|         -|           -|           -|    -|
    +-------------------------------------------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+---------------------------------------+-----------+----------+
| Port                                  | Direction | Bitwidth |
+---------------------------------------+-----------+----------+
| c3_conv_layer2_W_address0             | out       | 16       |
| c3_conv_layer2_W_q0                   | in        | 64       |
| c3_conv_layer2_b_address0             | out       | 7        |
| c3_conv_layer2_b_q0                   | in        | 64       |
| c3_conv_layer2_dW_address0            | out       | 16       |
| c3_conv_layer2_dW_address1            | out       | 16       |
| c3_conv_layer2_dW_d0                  | out       | 64       |
| c3_conv_layer2_dW_d1                  | out       | 64       |
| c3_conv_layer2_dW_q0                  | in        | 64       |
| c3_conv_layer2_dW_q1                  | in        | 64       |
| c3_conv_layer2_data_address0          | out       | 17       |
| c3_conv_layer2_data_d0                | out       | 64       |
| c3_conv_layer2_db_address0            | out       | 7        |
| c3_conv_layer2_db_address1            | out       | 7        |
| c3_conv_layer2_db_d0                  | out       | 64       |
| c3_conv_layer2_db_d1                  | out       | 64       |
| c3_conv_layer2_db_q0                  | in        | 64       |
| c3_conv_layer2_db_q1                  | in        | 64       |
| c3_conv_layer2_error_address0         | out       | 17       |
| c3_conv_layer2_error_address1         | out       | 17       |
| c3_conv_layer2_error_d0               | out       | 64       |
| c3_conv_layer2_error_d1               | out       | 64       |
| c3_conv_layer2_error_q0               | in        | 64       |
| c3_conv_layer2_error_q1               | in        | 64       |
| c3_conv_layer2_map_common_address0    | out       | 10       |
| c3_conv_layer2_map_common_d0          | out       | 64       |
| c3_conv_layer2_map_common_q0          | in        | 64       |
| pconnection_address0                  | out       | 7        |
| pconnection_q0                        | in        | 1        |
| s2_pooling_layer2_W_address0          | out       | 16       |
| s2_pooling_layer2_W_address1          | out       | 16       |
| s2_pooling_layer2_W_d0                | out       | 64       |
| s2_pooling_layer2_W_d1                | out       | 64       |
| s2_pooling_layer2_W_q0                | in        | 64       |
| s2_pooling_layer2_W_q1                | in        | 64       |
| s2_pooling_layer2_b_address0          | out       | 7        |
| s2_pooling_layer2_b_address1          | out       | 7        |
| s2_pooling_layer2_b_d0                | out       | 64       |
| s2_pooling_layer2_b_d1                | out       | 64       |
| s2_pooling_layer2_b_q0                | in        | 64       |
| s2_pooling_layer2_b_q1                | in        | 64       |
| s2_pooling_layer2_dW_address0         | out       | 16       |
| s2_pooling_layer2_dW_address1         | out       | 16       |
| s2_pooling_layer2_dW_d0               | out       | 64       |
| s2_pooling_layer2_dW_d1               | out       | 64       |
| s2_pooling_layer2_dW_q0               | in        | 64       |
| s2_pooling_layer2_dW_q1               | in        | 64       |
| s2_pooling_layer2_data_address0       | out       | 17       |
| s2_pooling_layer2_data_q0             | in        | 64       |
| s2_pooling_layer2_db_address0         | out       | 7        |
| s2_pooling_layer2_db_address1         | out       | 7        |
| s2_pooling_layer2_db_d0               | out       | 64       |
| s2_pooling_layer2_db_d1               | out       | 64       |
| s2_pooling_layer2_db_q0               | in        | 64       |
| s2_pooling_layer2_db_q1               | in        | 64       |
| s2_pooling_layer2_error_address0      | out       | 17       |
| s2_pooling_layer2_error_address1      | out       | 17       |
| s2_pooling_layer2_error_d0            | out       | 64       |
| s2_pooling_layer2_error_d1            | out       | 64       |
| s2_pooling_layer2_error_q0            | in        | 64       |
| s2_pooling_layer2_error_q1            | in        | 64       |
| s2_pooling_layer2_map_common_address0 | out       | 10       |
| s2_pooling_layer2_map_common_address1 | out       | 10       |
| s2_pooling_layer2_map_common_d0       | out       | 64       |
| s2_pooling_layer2_map_common_d1       | out       | 64       |
| s2_pooling_layer2_map_common_q0       | in        | 64       |
| s2_pooling_layer2_map_common_q1       | in        | 64       |
+---------------------------------------+-----------+----------+

* Other Ports
+--------------------------------+---------+-----------+----------+
| Port                           | Mode    | Direction | Bitwidth |
+--------------------------------+---------+-----------+----------+
| ap_core                        | ap_none | in        | 8        |
| ap_parent                      | ap_none | in        | 8        |
| ap_part                        | ap_none | in        | 8        |
| c3_conv_layer1_kernel_count    | ap_none | in        | 32       |
| c3_conv_layer1_kernel_h        | ap_none | in        | 32       |
| c3_conv_layer1_kernel_w        | ap_none | in        | 32       |
| c3_conv_layer1_map_count       | ap_none | in        | 32       |
| c3_conv_layer1_map_h           | ap_none | in        | 32       |
| c3_conv_layer1_map_w           | ap_none | in        | 32       |
| s2_pooling_layer1_kernel_count | ap_none | in        | 32       |
| s2_pooling_layer1_kernel_h     | ap_none | in        | 32       |
| s2_pooling_layer1_kernel_w     | ap_none | in        | 32       |
| s2_pooling_layer1_map_count    | ap_none | in        | 32       |
| s2_pooling_layer1_map_h        | ap_none | in        | 32       |
| s2_pooling_layer1_map_w        | ap_none | in        | 32       |
+--------------------------------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+-------------+-----------------------------------+
| Interface | Type        | Ports                             |
+-----------+-------------+-----------------------------------+
| ap_ce     | clockenable | ap_ce                             |
| ap_clk    | clock       | ap_clk                            |
| ap_rst    | reset       | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs  | ap_done ap_idle ap_ready ap_start |
+-----------+-------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------------+-----------+---------------+
| Argument          | Direction | Datatype      |
+-------------------+-----------+---------------+
| ap_core           | in        | unsigned char |
| ap_part           | in        | unsigned char |
| ap_parent         | in        | unsigned char |
| s2_pooling_layer1 | in        | _Layer1*      |
| s2_pooling_layer2 | in        | _Layer2*      |
| c3_conv_layer1    | in        | _Layer1*      |
| c3_conv_layer2    | inout     | _Layer2*      |
| pconnection       | in        | bool*         |
+-------------------+-----------+---------------+

* SW-to-HW Mapping
+-------------------+---------------------------------------+---------+----------+
| Argument          | HW Interface                          | HW Type | HW Usage |
+-------------------+---------------------------------------+---------+----------+
| ap_core           | ap_core                               | port    |          |
| ap_part           | ap_part                               | port    |          |
| ap_parent         | ap_parent                             | port    |          |
| s2_pooling_layer1 | s2_pooling_layer1_map_w               | port    |          |
| s2_pooling_layer1 | s2_pooling_layer1_map_h               | port    |          |
| s2_pooling_layer1 | s2_pooling_layer1_map_count           | port    |          |
| s2_pooling_layer1 | s2_pooling_layer1_kernel_w            | port    |          |
| s2_pooling_layer1 | s2_pooling_layer1_kernel_h            | port    |          |
| s2_pooling_layer1 | s2_pooling_layer1_kernel_count        | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_data_address0       | port    | offset   |
| s2_pooling_layer2 | s2_pooling_layer2_data_ce0            | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_data_q0             | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_error_address0      | port    | offset   |
| s2_pooling_layer2 | s2_pooling_layer2_error_ce0           | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_error_we0           | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_error_d0            | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_error_q0            | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_error_address1      | port    | offset   |
| s2_pooling_layer2 | s2_pooling_layer2_error_ce1           | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_error_we1           | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_error_d1            | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_error_q1            | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_b_address0          | port    | offset   |
| s2_pooling_layer2 | s2_pooling_layer2_b_ce0               | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_b_we0               | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_b_d0                | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_b_q0                | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_b_address1          | port    | offset   |
| s2_pooling_layer2 | s2_pooling_layer2_b_ce1               | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_b_we1               | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_b_d1                | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_b_q1                | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_db_address0         | port    | offset   |
| s2_pooling_layer2 | s2_pooling_layer2_db_ce0              | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_db_we0              | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_db_d0               | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_db_q0               | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_db_address1         | port    | offset   |
| s2_pooling_layer2 | s2_pooling_layer2_db_ce1              | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_db_we1              | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_db_d1               | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_db_q1               | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_W_address0          | port    | offset   |
| s2_pooling_layer2 | s2_pooling_layer2_W_ce0               | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_W_we0               | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_W_d0                | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_W_q0                | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_W_address1          | port    | offset   |
| s2_pooling_layer2 | s2_pooling_layer2_W_ce1               | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_W_we1               | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_W_d1                | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_W_q1                | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_dW_address0         | port    | offset   |
| s2_pooling_layer2 | s2_pooling_layer2_dW_ce0              | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_dW_we0              | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_dW_d0               | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_dW_q0               | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_dW_address1         | port    | offset   |
| s2_pooling_layer2 | s2_pooling_layer2_dW_ce1              | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_dW_we1              | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_dW_d1               | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_dW_q1               | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_map_common_address0 | port    | offset   |
| s2_pooling_layer2 | s2_pooling_layer2_map_common_ce0      | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_map_common_we0      | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_map_common_d0       | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_map_common_q0       | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_map_common_address1 | port    | offset   |
| s2_pooling_layer2 | s2_pooling_layer2_map_common_ce1      | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_map_common_we1      | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_map_common_d1       | port    |          |
| s2_pooling_layer2 | s2_pooling_layer2_map_common_q1       | port    |          |
| c3_conv_layer1    | c3_conv_layer1_map_w                  | port    |          |
| c3_conv_layer1    | c3_conv_layer1_map_h                  | port    |          |
| c3_conv_layer1    | c3_conv_layer1_map_count              | port    |          |
| c3_conv_layer1    | c3_conv_layer1_kernel_w               | port    |          |
| c3_conv_layer1    | c3_conv_layer1_kernel_h               | port    |          |
| c3_conv_layer1    | c3_conv_layer1_kernel_count           | port    |          |
| c3_conv_layer2    | c3_conv_layer2_data_address0          | port    | offset   |
| c3_conv_layer2    | c3_conv_layer2_data_ce0               | port    |          |
| c3_conv_layer2    | c3_conv_layer2_data_we0               | port    |          |
| c3_conv_layer2    | c3_conv_layer2_data_d0                | port    |          |
| c3_conv_layer2    | c3_conv_layer2_error_address0         | port    | offset   |
| c3_conv_layer2    | c3_conv_layer2_error_ce0              | port    |          |
| c3_conv_layer2    | c3_conv_layer2_error_we0              | port    |          |
| c3_conv_layer2    | c3_conv_layer2_error_d0               | port    |          |
| c3_conv_layer2    | c3_conv_layer2_error_q0               | port    |          |
| c3_conv_layer2    | c3_conv_layer2_error_address1         | port    | offset   |
| c3_conv_layer2    | c3_conv_layer2_error_ce1              | port    |          |
| c3_conv_layer2    | c3_conv_layer2_error_we1              | port    |          |
| c3_conv_layer2    | c3_conv_layer2_error_d1               | port    |          |
| c3_conv_layer2    | c3_conv_layer2_error_q1               | port    |          |
| c3_conv_layer2    | c3_conv_layer2_b_address0             | port    | offset   |
| c3_conv_layer2    | c3_conv_layer2_b_ce0                  | port    |          |
| c3_conv_layer2    | c3_conv_layer2_b_q0                   | port    |          |
| c3_conv_layer2    | c3_conv_layer2_db_address0            | port    | offset   |
| c3_conv_layer2    | c3_conv_layer2_db_ce0                 | port    |          |
| c3_conv_layer2    | c3_conv_layer2_db_we0                 | port    |          |
| c3_conv_layer2    | c3_conv_layer2_db_d0                  | port    |          |
| c3_conv_layer2    | c3_conv_layer2_db_q0                  | port    |          |
| c3_conv_layer2    | c3_conv_layer2_db_address1            | port    | offset   |
| c3_conv_layer2    | c3_conv_layer2_db_ce1                 | port    |          |
| c3_conv_layer2    | c3_conv_layer2_db_we1                 | port    |          |
| c3_conv_layer2    | c3_conv_layer2_db_d1                  | port    |          |
| c3_conv_layer2    | c3_conv_layer2_db_q1                  | port    |          |
| c3_conv_layer2    | c3_conv_layer2_W_address0             | port    | offset   |
| c3_conv_layer2    | c3_conv_layer2_W_ce0                  | port    |          |
| c3_conv_layer2    | c3_conv_layer2_W_q0                   | port    |          |
| c3_conv_layer2    | c3_conv_layer2_dW_address0            | port    | offset   |
| c3_conv_layer2    | c3_conv_layer2_dW_ce0                 | port    |          |
| c3_conv_layer2    | c3_conv_layer2_dW_we0                 | port    |          |
| c3_conv_layer2    | c3_conv_layer2_dW_d0                  | port    |          |
| c3_conv_layer2    | c3_conv_layer2_dW_q0                  | port    |          |
| c3_conv_layer2    | c3_conv_layer2_dW_address1            | port    | offset   |
| c3_conv_layer2    | c3_conv_layer2_dW_ce1                 | port    |          |
| c3_conv_layer2    | c3_conv_layer2_dW_we1                 | port    |          |
| c3_conv_layer2    | c3_conv_layer2_dW_d1                  | port    |          |
| c3_conv_layer2    | c3_conv_layer2_dW_q1                  | port    |          |
| c3_conv_layer2    | c3_conv_layer2_map_common_address0    | port    | offset   |
| c3_conv_layer2    | c3_conv_layer2_map_common_ce0         | port    |          |
| c3_conv_layer2    | c3_conv_layer2_map_common_we0         | port    |          |
| c3_conv_layer2    | c3_conv_layer2_map_common_d0          | port    |          |
| c3_conv_layer2    | c3_conv_layer2_map_common_q0          | port    |          |
| pconnection       | pconnection_address0                  | port    | offset   |
| pconnection       | pconnection_ce0                       | port    |          |
| pconnection       | pconnection_q0                        | port    |          |
+-------------------+---------------------------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------+-----+--------+---------------+--------+-----------+---------+
| Name                                                    | DSP | Pragma | Variable      | Op     | Impl      | Latency |
+---------------------------------------------------------+-----+--------+---------------+--------+-----------+---------+
| + conv_fprop2                                           | 80  |        |               |        |           |         |
|   mul_32s_32s_32_2_1_U37                                | 3   |        | size          | mul    | auto      | 1       |
|   empty_fu_292_p2                                       |     |        | empty         | seteq  | auto      | 0       |
|   icmp_ln127_fu_308_p2                                  |     |        | icmp_ln127    | setlt  | auto      | 0       |
|   add_ln127_fu_313_p2                                   |     |        | add_ln127     | add    | fabric    | 0       |
|   empty_20_fu_351_p2                                    |     |        | empty_20      | setgt  | auto      | 0       |
|   smax_fu_357_p3                                        |     |        | smax          | select | auto_sel  | 0       |
|   empty_21_fu_365_p2                                    |     |        | empty_21      | setgt  | auto      | 0       |
|   smax1_fu_371_p3                                       |     |        | smax1         | select | auto_sel  | 0       |
|   mul_31ns_31ns_62_2_1_U36                              | 4   |        | mul_ln139     | mul    | auto      | 1       |
|   icmp_ln130_fu_395_p2                                  |     |        | icmp_ln130    | setlt  | auto      | 0       |
|   add_ln130_fu_400_p2                                   |     |        | add_ln130     | add    | fabric    | 0       |
|   mac_muladd_11s_11s_11ns_11_4_1_U40                    | 1   |        | mul_ln132     | mul    | dsp_slice | 3       |
|   mac_muladd_11s_11s_11ns_11_4_1_U40                    | 1   |        | add_ln132     | add    | dsp_slice | 3       |
|   mul_11ns_6ns_16_1_1_U38                               | 1   |        | mul_ln61      | mul    | auto      | 0       |
|   icmp_ln52_fu_442_p2                                   |     |        | icmp_ln52     | setlt  | auto      | 0       |
|   add_ln52_fu_447_p2                                    |     |        | add_ln52      | add    | fabric    | 0       |
|   mul_10s_10s_10_1_1_U39                                |     |        | empty_22      | mul    | auto      | 0       |
|   icmp_ln54_fu_470_p2                                   |     |        | icmp_ln54     | setlt  | auto      | 0       |
|   add_ln54_fu_475_p2                                    |     |        | add_ln54      | add    | fabric    | 0       |
|   add_ln64_fu_490_p2                                    |     |        | add_ln64      | add    | fabric    | 0       |
|   dadddsub_64ns_64ns_64_8_full_dsp_1_U35                | 3   |        | add28_i       | dadd   | fulldsp   | 7       |
|  + conv_fprop2_Pipeline_1                               | 0   |        |               |        |           |         |
|    empty_17_fu_69_p2                                    |     |        | empty_17      | add    | fabric    | 0       |
|    exitcond_fu_79_p2                                    |     |        | exitcond      | seteq  | auto      | 0       |
|  + conv_fprop2_Pipeline_VITIS_LOOP_57_3_VITIS_LOOP_59_4 | 10  |        |               |        |           |         |
|    icmp_ln59_fu_197_p2                                  |     |        | icmp_ln59     | setlt  | auto      | 0       |
|    icmp_ln57_fu_202_p2                                  |     |        | icmp_ln57     | seteq  | auto      | 0       |
|    add_ln57_1_fu_207_p2                                 |     |        | add_ln57_1    | add    | fabric    | 0       |
|    add_ln57_fu_216_p2                                   |     |        | add_ln57      | add    | fabric    | 0       |
|    select_ln57_fu_248_p3                                |     |        | select_ln57   | select | auto_sel  | 0       |
|    select_ln57_1_fu_222_p3                              |     |        | select_ln57_1 | select | auto_sel  | 0       |
|    ama_addmuladd_17ns_17ns_17s_17ns_17_4_1_U5           | 1   |        | empty_14      | add    | dsp_slice | 3       |
|    ama_addmuladd_17ns_17ns_17s_17ns_17_4_1_U5           | 1   |        | empty_15      | mul    | dsp_slice | 3       |
|    mac_muladd_16s_16s_16ns_16_4_1_U6                    | 1   |        | empty_16      | mul    | dsp_slice | 3       |
|    add_ln61_2_fu_262_p2                                 |     |        | add_ln61_2    | add    | fabric    | 0       |
|    ama_addmuladd_17ns_17ns_17s_17ns_17_4_1_U5           | 1   |        | add_ln61      | add    | dsp_slice | 3       |
|    add_ln61_3_fu_278_p2                                 |     |        | add_ln61_3    | add    | fabric    | 0       |
|    mac_muladd_16s_16s_16ns_16_4_1_U6                    | 1   |        | add_ln61_1    | add    | dsp_slice | 3       |
|    add_ln61_4_fu_286_p2                                 |     |        | add_ln61_4    | add    | fabric    | 0       |
|    dmul_64ns_64ns_64_8_max_dsp_1_U4                     | 8   |        | mul19_i       | dmul   | maxdsp    | 7       |
|    add_ln59_fu_267_p2                                   |     |        | add_ln59      | add    | fabric    | 0       |
|  + conv_fprop2_Pipeline_VITIS_LOOP_144_3                | 58  |        |               |        |           |         |
|    icmp_ln144_fu_136_p2                                 |     |        | icmp_ln144    | setlt  | auto      | 0       |
|    add_ln144_fu_142_p2                                  |     |        | add_ln144     | add    | fabric    | 0       |
|    add_ln146_fu_153_p2                                  |     |        | add_ln146     | add    | fabric    | 0       |
|    dadd_64ns_64ns_64_8_full_dsp_1_U21                   | 3   |        | val_assign    | dadd   | fulldsp   | 7       |
|    dexp_64ns_64ns_64_30_full_dsp_1_U25                  | 26  |        | ep            | dexp   | fulldsp   | 29      |
|    xor_ln11_fu_179_p2                                   |     |        | xor_ln11      | xor    | auto      | 0       |
|    dexp_64ns_64ns_64_30_full_dsp_1_U26                  | 26  |        | em            | dexp   | fulldsp   | 29      |
|    dadd_64ns_64ns_64_8_full_dsp_1_U23                   | 3   |        | add_i         | dadd   | fulldsp   | 7       |
|    ddiv_64ns_64ns_64_31_no_dsp_1_U24                    |     |        | div_i         | ddiv   | fabric    | 30      |
+---------------------------------------------------------+-----+--------+---------------+--------+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+--------------+----------------------------+----------------------------------------------------------------+
| Type         | Options                    | Location                                                       |
+--------------+----------------------------+----------------------------------------------------------------+
| disaggregate | variable=input_layer1      | ../source/hls.cpp:86 in conv_fprop1, input_layer1              |
| disaggregate | variable=input_layer2      | ../source/hls.cpp:87 in conv_fprop1, input_layer2              |
| disaggregate | variable=c1_conv_layer1    | ../source/hls.cpp:88 in conv_fprop1, c1_conv_layer1            |
| disaggregate | variable=c1_conv_layer2    | ../source/hls.cpp:89 in conv_fprop1, c1_conv_layer2            |
| disaggregate | variable=s2_pooling_layer1 | ../source/hls.cpp:120 in conv_fprop2, s2_pooling_layer1        |
| disaggregate | variable=s2_pooling_layer2 | ../source/hls.cpp:121 in conv_fprop2, s2_pooling_layer2        |
| disaggregate | variable=c3_conv_layer1    | ../source/hls.cpp:122 in conv_fprop2, c3_conv_layer1           |
| disaggregate | variable=c3_conv_layer2    | ../source/hls.cpp:123 in conv_fprop2, c3_conv_layer2           |
| disaggregate | variable=s4_pooling_layer1 | ../source/hls.cpp:154 in conv_fprop3, s4_pooling_layer1        |
| disaggregate | variable=s4_pooling_layer2 | ../source/hls.cpp:155 in conv_fprop3, s4_pooling_layer2        |
| disaggregate | variable=c5_conv_layer1    | ../source/hls.cpp:156 in conv_fprop3, c5_conv_layer1           |
| disaggregate | variable=c5_conv_layer2    | ../source/hls.cpp:157 in conv_fprop3, c5_conv_layer2           |
| disaggregate | variable=c1_conv_layer1    | ../source/hls.cpp:188 in max_pooling_fprop1, c1_conv_layer1    |
| disaggregate | variable=c1_conv_layer2    | ../source/hls.cpp:189 in max_pooling_fprop1, c1_conv_layer2    |
| disaggregate | variable=s2_pooling_layer1 | ../source/hls.cpp:190 in max_pooling_fprop1, s2_pooling_layer1 |
| disaggregate | variable=s2_pooling_layer2 | ../source/hls.cpp:191 in max_pooling_fprop1, s2_pooling_layer2 |
| disaggregate | variable=c3_conv_layer1    | ../source/hls.cpp:221 in max_pooling_fprop2, c3_conv_layer1    |
| disaggregate | variable=c3_conv_layer2    | ../source/hls.cpp:222 in max_pooling_fprop2, c3_conv_layer2    |
| disaggregate | variable=s4_pooling_layer1 | ../source/hls.cpp:223 in max_pooling_fprop2, s4_pooling_layer1 |
| disaggregate | variable=s4_pooling_layer2 | ../source/hls.cpp:224 in max_pooling_fprop2, s4_pooling_layer2 |
| disaggregate | variable=c5_conv_layer1    | ../source/hls.cpp:254 in fully_connected_fprop, c5_conv_layer1 |
| disaggregate | variable=c5_conv_layer2    | ../source/hls.cpp:255 in fully_connected_fprop, c5_conv_layer2 |
| disaggregate | variable=output_layer1     | ../source/hls.cpp:256 in fully_connected_fprop, output_layer1  |
| disaggregate | variable=output_layer2     | ../source/hls.cpp:257 in fully_connected_fprop, output_layer2  |
+--------------+----------------------------+----------------------------------------------------------------+


