{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 11 13:38:41 2020 " "Info: Processing started: Mon May 11 13:38:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mult -c mult --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mult -c mult --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 536 272 440 552 "CLK" "" } } } } { "d:/9.0crak/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/9.0crak/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register control:inst3\|7474:inst\|9 register 74194:inst14\|39 179.66 MHz 5.566 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 179.66 MHz between source register \"control:inst3\|7474:inst\|9\" and destination register \"74194:inst14\|39\" (period= 5.566 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.302 ns + Longest register register " "Info: + Longest register to register delay is 5.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:inst3\|7474:inst\|9 1 REG LCFF_X25_Y8_N5 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y8_N5; Fanout = 9; REG Node = 'control:inst3\|7474:inst\|9'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:inst3|7474:inst|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.142 ns) + CELL(0.206 ns) 2.348 ns control:inst3\|74139:inst1\|34 2 COMB LCCOMB_X7_Y8_N6 12 " "Info: 2: + IC(2.142 ns) + CELL(0.206 ns) = 2.348 ns; Loc. = LCCOMB_X7_Y8_N6; Fanout = 12; COMB Node = 'control:inst3\|74139:inst1\|34'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { control:inst3|7474:inst|9 control:inst3|74139:inst1|34 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/74139.bdf" { { 88 600 664 128 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.061 ns) + CELL(0.206 ns) 4.615 ns 74194:inst14\|35~0 3 COMB LCCOMB_X25_Y8_N0 1 " "Info: 3: + IC(2.061 ns) + CELL(0.206 ns) = 4.615 ns; Loc. = LCCOMB_X25_Y8_N0; Fanout = 1; COMB Node = '74194:inst14\|35~0'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { control:inst3|74139:inst1|34 74194:inst14|35~0 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/74194.bdf" { { 544 744 808 584 "35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 5.194 ns 74194:inst14\|35~1 4 COMB LCCOMB_X25_Y8_N24 1 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 5.194 ns; Loc. = LCCOMB_X25_Y8_N24; Fanout = 1; COMB Node = '74194:inst14\|35~1'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { 74194:inst14|35~0 74194:inst14|35~1 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/74194.bdf" { { 544 744 808 584 "35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.302 ns 74194:inst14\|39 5 REG LCFF_X25_Y8_N25 3 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 5.302 ns; Loc. = LCFF_X25_Y8_N25; Fanout = 3; REG Node = '74194:inst14\|39'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74194:inst14|35~1 74194:inst14|39 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/74194.bdf" { { 544 848 912 624 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.726 ns ( 13.69 % ) " "Info: Total cell delay = 0.726 ns ( 13.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.576 ns ( 86.31 % ) " "Info: Total interconnect delay = 4.576 ns ( 86.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "5.302 ns" { control:inst3|7474:inst|9 control:inst3|74139:inst1|34 74194:inst14|35~0 74194:inst14|35~1 74194:inst14|39 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "5.302 ns" { control:inst3|7474:inst|9 {} control:inst3|74139:inst1|34 {} 74194:inst14|35~0 {} 74194:inst14|35~1 {} 74194:inst14|39 {} } { 0.000ns 2.142ns 2.061ns 0.373ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.791 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 536 272 440 552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns CLK~clkctrl 2 COMB CLKCTRL_G2 18 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 18; COMB Node = 'CLK~clkctrl'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 536 272 440 552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.791 ns 74194:inst14\|39 3 REG LCFF_X25_Y8_N25 3 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.791 ns; Loc. = LCFF_X25_Y8_N25; Fanout = 3; REG Node = '74194:inst14\|39'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { CLK~clkctrl 74194:inst14|39 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/74194.bdf" { { 544 848 912 624 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.71 % ) " "Info: Total cell delay = 1.806 ns ( 64.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.29 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.791 ns" { CLK CLK~clkctrl 74194:inst14|39 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "2.791 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74194:inst14|39 {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.791 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 536 272 440 552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns CLK~clkctrl 2 COMB CLKCTRL_G2 18 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 18; COMB Node = 'CLK~clkctrl'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 536 272 440 552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.791 ns control:inst3\|7474:inst\|9 3 REG LCFF_X25_Y8_N5 9 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.791 ns; Loc. = LCFF_X25_Y8_N5; Fanout = 9; REG Node = 'control:inst3\|7474:inst\|9'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { CLK~clkctrl control:inst3|7474:inst|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.71 % ) " "Info: Total cell delay = 1.806 ns ( 64.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.29 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.791 ns" { CLK CLK~clkctrl control:inst3|7474:inst|9 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "2.791 ns" { CLK {} CLK~combout {} CLK~clkctrl {} control:inst3|7474:inst|9 {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.791 ns" { CLK CLK~clkctrl 74194:inst14|39 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "2.791 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74194:inst14|39 {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.791 ns" { CLK CLK~clkctrl control:inst3|7474:inst|9 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "2.791 ns" { CLK {} CLK~combout {} CLK~clkctrl {} control:inst3|7474:inst|9 {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "7474.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74194.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/74194.bdf" { { 544 848 912 624 "39" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "5.302 ns" { control:inst3|7474:inst|9 control:inst3|74139:inst1|34 74194:inst14|35~0 74194:inst14|35~1 74194:inst14|39 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "5.302 ns" { control:inst3|7474:inst|9 {} control:inst3|74139:inst1|34 {} 74194:inst14|35~0 {} 74194:inst14|35~1 {} 74194:inst14|39 {} } { 0.000ns 2.142ns 2.061ns 0.373ns 0.000ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.791 ns" { CLK CLK~clkctrl 74194:inst14|39 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "2.791 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74194:inst14|39 {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.791 ns" { CLK CLK~clkctrl control:inst3|7474:inst|9 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "2.791 ns" { CLK {} CLK~combout {} CLK~clkctrl {} control:inst3|7474:inst|9 {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74194:inst14\|39 START CLK 8.330 ns register " "Info: tsu for register \"74194:inst14\|39\" (data pin = \"START\", clock pin = \"CLK\") is 8.330 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.161 ns + Longest pin register " "Info: + Longest pin to register delay is 11.161 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns START 1 PIN PIN_72 9 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_72; Fanout = 9; PIN Node = 'START'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 504 272 440 520 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.628 ns) + CELL(0.615 ns) 8.207 ns control:inst3\|74139:inst1\|34 2 COMB LCCOMB_X7_Y8_N6 12 " "Info: 2: + IC(6.628 ns) + CELL(0.615 ns) = 8.207 ns; Loc. = LCCOMB_X7_Y8_N6; Fanout = 12; COMB Node = 'control:inst3\|74139:inst1\|34'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "7.243 ns" { START control:inst3|74139:inst1|34 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/74139.bdf" { { 88 600 664 128 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.061 ns) + CELL(0.206 ns) 10.474 ns 74194:inst14\|35~0 3 COMB LCCOMB_X25_Y8_N0 1 " "Info: 3: + IC(2.061 ns) + CELL(0.206 ns) = 10.474 ns; Loc. = LCCOMB_X25_Y8_N0; Fanout = 1; COMB Node = '74194:inst14\|35~0'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { control:inst3|74139:inst1|34 74194:inst14|35~0 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/74194.bdf" { { 544 744 808 584 "35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.373 ns) + CELL(0.206 ns) 11.053 ns 74194:inst14\|35~1 4 COMB LCCOMB_X25_Y8_N24 1 " "Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 11.053 ns; Loc. = LCCOMB_X25_Y8_N24; Fanout = 1; COMB Node = '74194:inst14\|35~1'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "0.579 ns" { 74194:inst14|35~0 74194:inst14|35~1 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/74194.bdf" { { 544 744 808 584 "35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.161 ns 74194:inst14\|39 5 REG LCFF_X25_Y8_N25 3 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 11.161 ns; Loc. = LCFF_X25_Y8_N25; Fanout = 3; REG Node = '74194:inst14\|39'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74194:inst14|35~1 74194:inst14|39 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/74194.bdf" { { 544 848 912 624 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.099 ns ( 18.81 % ) " "Info: Total cell delay = 2.099 ns ( 18.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.062 ns ( 81.19 % ) " "Info: Total interconnect delay = 9.062 ns ( 81.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "11.161 ns" { START control:inst3|74139:inst1|34 74194:inst14|35~0 74194:inst14|35~1 74194:inst14|39 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "11.161 ns" { START {} START~combout {} control:inst3|74139:inst1|34 {} 74194:inst14|35~0 {} 74194:inst14|35~1 {} 74194:inst14|39 {} } { 0.000ns 0.000ns 6.628ns 2.061ns 0.373ns 0.000ns } { 0.000ns 0.964ns 0.615ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74194.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/74194.bdf" { { 544 848 912 624 "39" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.791 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 536 272 440 552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns CLK~clkctrl 2 COMB CLKCTRL_G2 18 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 18; COMB Node = 'CLK~clkctrl'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 536 272 440 552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.791 ns 74194:inst14\|39 3 REG LCFF_X25_Y8_N25 3 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.791 ns; Loc. = LCFF_X25_Y8_N25; Fanout = 3; REG Node = '74194:inst14\|39'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { CLK~clkctrl 74194:inst14|39 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/74194.bdf" { { 544 848 912 624 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.71 % ) " "Info: Total cell delay = 1.806 ns ( 64.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.29 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.791 ns" { CLK CLK~clkctrl 74194:inst14|39 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "2.791 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74194:inst14|39 {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "11.161 ns" { START control:inst3|74139:inst1|34 74194:inst14|35~0 74194:inst14|35~1 74194:inst14|39 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "11.161 ns" { START {} START~combout {} control:inst3|74139:inst1|34 {} 74194:inst14|35~0 {} 74194:inst14|35~1 {} 74194:inst14|39 {} } { 0.000ns 0.000ns 6.628ns 2.061ns 0.373ns 0.000ns } { 0.000ns 0.964ns 0.615ns 0.206ns 0.206ns 0.108ns } "" } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.791 ns" { CLK CLK~clkctrl 74194:inst14|39 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "2.791 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74194:inst14|39 {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q\[1\] 74194:inst14\|40 9.818 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q\[1\]\" through register \"74194:inst14\|40\" is 9.818 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.791 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 536 272 440 552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns CLK~clkctrl 2 COMB CLKCTRL_G2 18 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 18; COMB Node = 'CLK~clkctrl'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 536 272 440 552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.791 ns 74194:inst14\|40 3 REG LCFF_X25_Y8_N19 4 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.791 ns; Loc. = LCFF_X25_Y8_N19; Fanout = 4; REG Node = '74194:inst14\|40'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { CLK~clkctrl 74194:inst14|40 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 64.71 % ) " "Info: Total cell delay = 1.806 ns ( 64.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.29 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.791 ns" { CLK CLK~clkctrl 74194:inst14|40 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "2.791 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74194:inst14|40 {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74194.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.723 ns + Longest register pin " "Info: + Longest register to pin delay is 6.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74194:inst14\|40 1 REG LCFF_X25_Y8_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y8_N19; Fanout = 4; REG Node = '74194:inst14\|40'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74194:inst14|40 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.627 ns) + CELL(3.096 ns) 6.723 ns Q\[1\] 2 PIN PIN_8 0 " "Info: 2: + IC(3.627 ns) + CELL(3.096 ns) = 6.723 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'Q\[1\]'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "6.723 ns" { 74194:inst14|40 Q[1] } "NODE_NAME" } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 208 1368 1544 224 "Q\[7..0\]" "" } { 480 488 528 496 "Q\[0\]" "" } { 264 904 936 280 "Q\[4\]" "" } { 296 904 936 312 "Q\[5\]" "" } { 328 896 936 344 "Q\[6\]" "" } { 360 896 936 376 "Q\[7\]" "" } { 40 1416 1464 56 "Q\[0\]" "" } { 56 1416 1464 72 "Q\[1\]" "" } { 72 1416 1464 88 "Q\[2\]" "" } { 88 1416 1464 104 "Q\[3\]" "" } { 200 1328 1370 216 "Q\[7..0\]" "" } { 296 1424 1472 312 "Q\[4\]" "" } { 312 1424 1472 328 "Q\[5\]" "" } { 328 1424 1472 344 "Q\[6\]" "" } { 344 1424 1472 360 "Q\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.096 ns ( 46.05 % ) " "Info: Total cell delay = 3.096 ns ( 46.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.627 ns ( 53.95 % ) " "Info: Total interconnect delay = 3.627 ns ( 53.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "6.723 ns" { 74194:inst14|40 Q[1] } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "6.723 ns" { 74194:inst14|40 {} Q[1] {} } { 0.000ns 3.627ns } { 0.000ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.791 ns" { CLK CLK~clkctrl 74194:inst14|40 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "2.791 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74194:inst14|40 {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "6.723 ns" { 74194:inst14|40 Q[1] } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "6.723 ns" { 74194:inst14|40 {} Q[1] {} } { 0.000ns 3.627ns } { 0.000ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74161:inst1\|f74161:sub\|87 A\[1\] CLK -0.089 ns register " "Info: th for register \"74161:inst1\|f74161:sub\|87\" (data pin = \"A\[1\]\", clock pin = \"CLK\") is -0.089 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.771 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CLK 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 536 272 440 552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.283 ns CLK~clkctrl 2 COMB CLKCTRL_G2 18 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.283 ns; Loc. = CLKCTRL_G2; Fanout = 18; COMB Node = 'CLK~clkctrl'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 536 272 440 552 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.666 ns) 2.771 ns 74161:inst1\|f74161:sub\|87 3 REG LCFF_X7_Y8_N13 1 " "Info: 3: + IC(0.822 ns) + CELL(0.666 ns) = 2.771 ns; Loc. = LCFF_X7_Y8_N13; Fanout = 1; REG Node = '74161:inst1\|f74161:sub\|87'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "1.488 ns" { CLK~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 65.18 % ) " "Info: Total cell delay = 1.806 ns ( 65.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.965 ns ( 34.82 % ) " "Info: Total interconnect delay = 0.965 ns ( 34.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { CLK CLK~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.166 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns A\[1\] 1 PIN PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'A\[1\]'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "multer.bdf" "" { Schematic "C:/Users/zhuha/Desktop/逻辑电路实验/5-11/multer.bdf" { { 408 184 352 424 "A\[3..0\]" "" } { 264 352 480 280 "A\[1\]" "" } { 296 352 480 312 "A\[3\]" "" } { 280 352 480 296 "A\[2\]" "" } { 248 352 480 264 "A\[0\]" "" } { 400 352 408 416 "A\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.566 ns) + CELL(0.460 ns) 3.166 ns 74161:inst1\|f74161:sub\|87 2 REG LCFF_X7_Y8_N13 1 " "Info: 2: + IC(1.566 ns) + CELL(0.460 ns) = 3.166 ns; Loc. = LCFF_X7_Y8_N13; Fanout = 1; REG Node = '74161:inst1\|f74161:sub\|87'" {  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.026 ns" { A[1] 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "d:/9.0crak/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.600 ns ( 50.54 % ) " "Info: Total cell delay = 1.600 ns ( 50.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.566 ns ( 49.46 % ) " "Info: Total interconnect delay = 1.566 ns ( 49.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "3.166 ns" { A[1] 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "3.166 ns" { A[1] {} A[1]~combout {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.566ns } { 0.000ns 1.140ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { CLK CLK~clkctrl 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 0.143ns 0.822ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/9.0crak/quartus/bin/TimingClosureFloorplan.fld" "" "3.166 ns" { A[1] 74161:inst1|f74161:sub|87 } "NODE_NAME" } } { "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/9.0crak/quartus/bin/Technology_Viewer.qrui" "3.166 ns" { A[1] {} A[1]~combout {} 74161:inst1|f74161:sub|87 {} } { 0.000ns 0.000ns 1.566ns } { 0.000ns 1.140ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 11 13:38:42 2020 " "Info: Processing ended: Mon May 11 13:38:42 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
