

================================================================
== Vitis HLS Report for 'compute_rows_Pipeline_layer_loop_1'
================================================================
* Date:           Mon Sep 29 22:11:57 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2315|     2315|  23.150 us|  23.150 us|  2315|  2315|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- layer_loop_1  |     2313|     2313|        13|          3|          1|   768|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      30|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     148|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     119|    -|
|Register         |        -|     -|     220|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     220|     329|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+-----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT | URAM|
    +---------------------+----------------+---------+----+---+-----+-----+
    |mux_325_32_1_1_U509  |mux_325_32_1_1  |        0|   0|  0|  148|    0|
    +---------------------+----------------+---------+----+---+-----+-----+
    |Total                |                |        0|   0|  0|  148|    0|
    +---------------------+----------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln312_fu_582_p2   |         +|   0|  0|  17|          10|           1|
    |icmp_ln312_fu_576_p2  |      icmp|   0|  0|  11|          10|          10|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  30|          21|          13|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  20|          4|    1|          4|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_8              |   9|          2|   10|         20|
    |ap_sig_allocacmp_var_load         |   9|          2|   32|         64|
    |i_fu_118                          |   9|          2|   10|         20|
    |var_fu_114                        |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 119|         26|   92|        186|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |diff_reg_919                      |  32|   0|   32|          0|
    |i_fu_118                          |  10|   0|   10|          0|
    |icmp_ln312_reg_745                |   1|   0|    1|          0|
    |mul_i_reg_925                     |  32|   0|   32|          0|
    |tmp_s_reg_914                     |  32|   0|   32|          0|
    |trunc_ln314_reg_909               |   5|   0|    5|          0|
    |var_fu_114                        |  32|   0|   32|          0|
    |icmp_ln312_reg_745                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 220|  32|  157|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  compute_rows_Pipeline_layer_loop_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  compute_rows_Pipeline_layer_loop_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  compute_rows_Pipeline_layer_loop_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  compute_rows_Pipeline_layer_loop_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  compute_rows_Pipeline_layer_loop_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  compute_rows_Pipeline_layer_loop_1|  return value|
|grp_fu_1900_p_din0    |  out|   32|  ap_ctrl_hs|  compute_rows_Pipeline_layer_loop_1|  return value|
|grp_fu_1900_p_din1    |  out|   32|  ap_ctrl_hs|  compute_rows_Pipeline_layer_loop_1|  return value|
|grp_fu_1900_p_opcode  |  out|    1|  ap_ctrl_hs|  compute_rows_Pipeline_layer_loop_1|  return value|
|grp_fu_1900_p_dout0   |   in|   32|  ap_ctrl_hs|  compute_rows_Pipeline_layer_loop_1|  return value|
|grp_fu_1900_p_ce      |  out|    1|  ap_ctrl_hs|  compute_rows_Pipeline_layer_loop_1|  return value|
|grp_fu_2330_p_din0    |  out|   32|  ap_ctrl_hs|  compute_rows_Pipeline_layer_loop_1|  return value|
|grp_fu_2330_p_din1    |  out|   32|  ap_ctrl_hs|  compute_rows_Pipeline_layer_loop_1|  return value|
|grp_fu_2330_p_opcode  |  out|    2|  ap_ctrl_hs|  compute_rows_Pipeline_layer_loop_1|  return value|
|grp_fu_2330_p_dout0   |   in|   32|  ap_ctrl_hs|  compute_rows_Pipeline_layer_loop_1|  return value|
|grp_fu_2330_p_ce      |  out|    1|  ap_ctrl_hs|  compute_rows_Pipeline_layer_loop_1|  return value|
|grp_fu_1906_p_din0    |  out|   32|  ap_ctrl_hs|  compute_rows_Pipeline_layer_loop_1|  return value|
|grp_fu_1906_p_din1    |  out|   32|  ap_ctrl_hs|  compute_rows_Pipeline_layer_loop_1|  return value|
|grp_fu_1906_p_dout0   |   in|   32|  ap_ctrl_hs|  compute_rows_Pipeline_layer_loop_1|  return value|
|grp_fu_1906_p_ce      |  out|    1|  ap_ctrl_hs|  compute_rows_Pipeline_layer_loop_1|  return value|
|xt_address0           |  out|    5|   ap_memory|                                  xt|         array|
|xt_ce0                |  out|    1|   ap_memory|                                  xt|         array|
|xt_q0                 |   in|   32|   ap_memory|                                  xt|         array|
|xt_32_address0        |  out|    5|   ap_memory|                               xt_32|         array|
|xt_32_ce0             |  out|    1|   ap_memory|                               xt_32|         array|
|xt_32_q0              |   in|   32|   ap_memory|                               xt_32|         array|
|xt_33_address0        |  out|    5|   ap_memory|                               xt_33|         array|
|xt_33_ce0             |  out|    1|   ap_memory|                               xt_33|         array|
|xt_33_q0              |   in|   32|   ap_memory|                               xt_33|         array|
|xt_34_address0        |  out|    5|   ap_memory|                               xt_34|         array|
|xt_34_ce0             |  out|    1|   ap_memory|                               xt_34|         array|
|xt_34_q0              |   in|   32|   ap_memory|                               xt_34|         array|
|xt_35_address0        |  out|    5|   ap_memory|                               xt_35|         array|
|xt_35_ce0             |  out|    1|   ap_memory|                               xt_35|         array|
|xt_35_q0              |   in|   32|   ap_memory|                               xt_35|         array|
|xt_36_address0        |  out|    5|   ap_memory|                               xt_36|         array|
|xt_36_ce0             |  out|    1|   ap_memory|                               xt_36|         array|
|xt_36_q0              |   in|   32|   ap_memory|                               xt_36|         array|
|xt_37_address0        |  out|    5|   ap_memory|                               xt_37|         array|
|xt_37_ce0             |  out|    1|   ap_memory|                               xt_37|         array|
|xt_37_q0              |   in|   32|   ap_memory|                               xt_37|         array|
|xt_38_address0        |  out|    5|   ap_memory|                               xt_38|         array|
|xt_38_ce0             |  out|    1|   ap_memory|                               xt_38|         array|
|xt_38_q0              |   in|   32|   ap_memory|                               xt_38|         array|
|xt_39_address0        |  out|    5|   ap_memory|                               xt_39|         array|
|xt_39_ce0             |  out|    1|   ap_memory|                               xt_39|         array|
|xt_39_q0              |   in|   32|   ap_memory|                               xt_39|         array|
|xt_40_address0        |  out|    5|   ap_memory|                               xt_40|         array|
|xt_40_ce0             |  out|    1|   ap_memory|                               xt_40|         array|
|xt_40_q0              |   in|   32|   ap_memory|                               xt_40|         array|
|xt_41_address0        |  out|    5|   ap_memory|                               xt_41|         array|
|xt_41_ce0             |  out|    1|   ap_memory|                               xt_41|         array|
|xt_41_q0              |   in|   32|   ap_memory|                               xt_41|         array|
|xt_42_address0        |  out|    5|   ap_memory|                               xt_42|         array|
|xt_42_ce0             |  out|    1|   ap_memory|                               xt_42|         array|
|xt_42_q0              |   in|   32|   ap_memory|                               xt_42|         array|
|xt_43_address0        |  out|    5|   ap_memory|                               xt_43|         array|
|xt_43_ce0             |  out|    1|   ap_memory|                               xt_43|         array|
|xt_43_q0              |   in|   32|   ap_memory|                               xt_43|         array|
|xt_44_address0        |  out|    5|   ap_memory|                               xt_44|         array|
|xt_44_ce0             |  out|    1|   ap_memory|                               xt_44|         array|
|xt_44_q0              |   in|   32|   ap_memory|                               xt_44|         array|
|xt_45_address0        |  out|    5|   ap_memory|                               xt_45|         array|
|xt_45_ce0             |  out|    1|   ap_memory|                               xt_45|         array|
|xt_45_q0              |   in|   32|   ap_memory|                               xt_45|         array|
|xt_46_address0        |  out|    5|   ap_memory|                               xt_46|         array|
|xt_46_ce0             |  out|    1|   ap_memory|                               xt_46|         array|
|xt_46_q0              |   in|   32|   ap_memory|                               xt_46|         array|
|xt_47_address0        |  out|    5|   ap_memory|                               xt_47|         array|
|xt_47_ce0             |  out|    1|   ap_memory|                               xt_47|         array|
|xt_47_q0              |   in|   32|   ap_memory|                               xt_47|         array|
|xt_48_address0        |  out|    5|   ap_memory|                               xt_48|         array|
|xt_48_ce0             |  out|    1|   ap_memory|                               xt_48|         array|
|xt_48_q0              |   in|   32|   ap_memory|                               xt_48|         array|
|xt_49_address0        |  out|    5|   ap_memory|                               xt_49|         array|
|xt_49_ce0             |  out|    1|   ap_memory|                               xt_49|         array|
|xt_49_q0              |   in|   32|   ap_memory|                               xt_49|         array|
|xt_50_address0        |  out|    5|   ap_memory|                               xt_50|         array|
|xt_50_ce0             |  out|    1|   ap_memory|                               xt_50|         array|
|xt_50_q0              |   in|   32|   ap_memory|                               xt_50|         array|
|xt_51_address0        |  out|    5|   ap_memory|                               xt_51|         array|
|xt_51_ce0             |  out|    1|   ap_memory|                               xt_51|         array|
|xt_51_q0              |   in|   32|   ap_memory|                               xt_51|         array|
|xt_52_address0        |  out|    5|   ap_memory|                               xt_52|         array|
|xt_52_ce0             |  out|    1|   ap_memory|                               xt_52|         array|
|xt_52_q0              |   in|   32|   ap_memory|                               xt_52|         array|
|xt_53_address0        |  out|    5|   ap_memory|                               xt_53|         array|
|xt_53_ce0             |  out|    1|   ap_memory|                               xt_53|         array|
|xt_53_q0              |   in|   32|   ap_memory|                               xt_53|         array|
|xt_54_address0        |  out|    5|   ap_memory|                               xt_54|         array|
|xt_54_ce0             |  out|    1|   ap_memory|                               xt_54|         array|
|xt_54_q0              |   in|   32|   ap_memory|                               xt_54|         array|
|xt_55_address0        |  out|    5|   ap_memory|                               xt_55|         array|
|xt_55_ce0             |  out|    1|   ap_memory|                               xt_55|         array|
|xt_55_q0              |   in|   32|   ap_memory|                               xt_55|         array|
|xt_56_address0        |  out|    5|   ap_memory|                               xt_56|         array|
|xt_56_ce0             |  out|    1|   ap_memory|                               xt_56|         array|
|xt_56_q0              |   in|   32|   ap_memory|                               xt_56|         array|
|xt_57_address0        |  out|    5|   ap_memory|                               xt_57|         array|
|xt_57_ce0             |  out|    1|   ap_memory|                               xt_57|         array|
|xt_57_q0              |   in|   32|   ap_memory|                               xt_57|         array|
|xt_58_address0        |  out|    5|   ap_memory|                               xt_58|         array|
|xt_58_ce0             |  out|    1|   ap_memory|                               xt_58|         array|
|xt_58_q0              |   in|   32|   ap_memory|                               xt_58|         array|
|xt_59_address0        |  out|    5|   ap_memory|                               xt_59|         array|
|xt_59_ce0             |  out|    1|   ap_memory|                               xt_59|         array|
|xt_59_q0              |   in|   32|   ap_memory|                               xt_59|         array|
|xt_60_address0        |  out|    5|   ap_memory|                               xt_60|         array|
|xt_60_ce0             |  out|    1|   ap_memory|                               xt_60|         array|
|xt_60_q0              |   in|   32|   ap_memory|                               xt_60|         array|
|xt_61_address0        |  out|    5|   ap_memory|                               xt_61|         array|
|xt_61_ce0             |  out|    1|   ap_memory|                               xt_61|         array|
|xt_61_q0              |   in|   32|   ap_memory|                               xt_61|         array|
|xt_62_address0        |  out|    5|   ap_memory|                               xt_62|         array|
|xt_62_ce0             |  out|    1|   ap_memory|                               xt_62|         array|
|xt_62_q0              |   in|   32|   ap_memory|                               xt_62|         array|
|mean                  |   in|   32|     ap_none|                                mean|        scalar|
|var_out               |  out|   32|      ap_vld|                             var_out|       pointer|
|var_out_ap_vld        |  out|    1|      ap_vld|                             var_out|       pointer|
+----------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 3, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.33>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%var = alloca i32 1"   --->   Operation 16 'alloca' 'var' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_32, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_33, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_34, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_35, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_36, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_37, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_38, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_39, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_40, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_41, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_42, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_43, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_44, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_45, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_46, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_47, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_48, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_49, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_50, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_51, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_52, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_53, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_54, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_55, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_56, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_57, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_58, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_59, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_60, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_61, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %xt_62, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%mean_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mean"   --->   Operation 50 'read' 'mean_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %var"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc9.i"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%i_8 = load i10 %i" [activation_accelerator.cpp:314]   --->   Operation 54 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.91ns)   --->   "%icmp_ln312 = icmp_eq  i10 %i_8, i10 768" [activation_accelerator.cpp:312]   --->   Operation 55 'icmp' 'icmp_ln312' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768"   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.78ns)   --->   "%add_ln312 = add i10 %i_8, i10 1" [activation_accelerator.cpp:312]   --->   Operation 57 'add' 'add_ln312' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln312 = br i1 %icmp_ln312, void %for.inc9.i.split, void %for.end11.i.exitStub" [activation_accelerator.cpp:312]   --->   Operation 58 'br' 'br_ln312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %i_8, i32 5, i32 9" [activation_accelerator.cpp:314]   --->   Operation 59 'partselect' 'lshr_ln6' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln314 = zext i5 %lshr_ln6" [activation_accelerator.cpp:314]   --->   Operation 60 'zext' 'zext_ln314' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%xt_addr = getelementptr i32 %xt, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 61 'getelementptr' 'xt_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%xt_32_addr = getelementptr i32 %xt_32, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 62 'getelementptr' 'xt_32_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%xt_33_addr = getelementptr i32 %xt_33, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 63 'getelementptr' 'xt_33_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%xt_34_addr = getelementptr i32 %xt_34, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 64 'getelementptr' 'xt_34_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%xt_35_addr = getelementptr i32 %xt_35, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 65 'getelementptr' 'xt_35_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%xt_36_addr = getelementptr i32 %xt_36, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 66 'getelementptr' 'xt_36_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%xt_37_addr = getelementptr i32 %xt_37, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 67 'getelementptr' 'xt_37_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%xt_38_addr = getelementptr i32 %xt_38, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 68 'getelementptr' 'xt_38_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%xt_39_addr = getelementptr i32 %xt_39, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 69 'getelementptr' 'xt_39_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%xt_40_addr = getelementptr i32 %xt_40, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 70 'getelementptr' 'xt_40_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%xt_41_addr = getelementptr i32 %xt_41, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 71 'getelementptr' 'xt_41_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%xt_42_addr = getelementptr i32 %xt_42, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 72 'getelementptr' 'xt_42_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%xt_43_addr = getelementptr i32 %xt_43, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 73 'getelementptr' 'xt_43_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%xt_44_addr = getelementptr i32 %xt_44, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 74 'getelementptr' 'xt_44_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%xt_45_addr = getelementptr i32 %xt_45, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 75 'getelementptr' 'xt_45_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%xt_46_addr = getelementptr i32 %xt_46, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 76 'getelementptr' 'xt_46_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%xt_47_addr = getelementptr i32 %xt_47, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 77 'getelementptr' 'xt_47_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%xt_48_addr = getelementptr i32 %xt_48, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 78 'getelementptr' 'xt_48_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%xt_49_addr = getelementptr i32 %xt_49, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 79 'getelementptr' 'xt_49_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%xt_50_addr = getelementptr i32 %xt_50, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 80 'getelementptr' 'xt_50_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%xt_51_addr = getelementptr i32 %xt_51, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 81 'getelementptr' 'xt_51_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%xt_52_addr = getelementptr i32 %xt_52, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 82 'getelementptr' 'xt_52_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%xt_53_addr = getelementptr i32 %xt_53, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 83 'getelementptr' 'xt_53_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%xt_54_addr = getelementptr i32 %xt_54, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 84 'getelementptr' 'xt_54_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%xt_55_addr = getelementptr i32 %xt_55, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 85 'getelementptr' 'xt_55_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%xt_56_addr = getelementptr i32 %xt_56, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 86 'getelementptr' 'xt_56_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%xt_57_addr = getelementptr i32 %xt_57, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 87 'getelementptr' 'xt_57_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%xt_58_addr = getelementptr i32 %xt_58, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 88 'getelementptr' 'xt_58_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%xt_59_addr = getelementptr i32 %xt_59, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 89 'getelementptr' 'xt_59_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%xt_60_addr = getelementptr i32 %xt_60, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 90 'getelementptr' 'xt_60_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%xt_61_addr = getelementptr i32 %xt_61, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 91 'getelementptr' 'xt_61_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%xt_62_addr = getelementptr i32 %xt_62, i64 0, i64 %zext_ln314" [activation_accelerator.cpp:314]   --->   Operation 92 'getelementptr' 'xt_62_addr' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln314 = trunc i10 %i_8" [activation_accelerator.cpp:314]   --->   Operation 93 'trunc' 'trunc_ln314' <Predicate = (!icmp_ln312)> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (1.23ns)   --->   "%xt_load = load i5 %xt_addr" [activation_accelerator.cpp:314]   --->   Operation 94 'load' 'xt_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 95 [2/2] (1.23ns)   --->   "%xt_32_load = load i5 %xt_32_addr" [activation_accelerator.cpp:314]   --->   Operation 95 'load' 'xt_32_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 96 [2/2] (1.23ns)   --->   "%xt_33_load = load i5 %xt_33_addr" [activation_accelerator.cpp:314]   --->   Operation 96 'load' 'xt_33_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 97 [2/2] (1.23ns)   --->   "%xt_34_load = load i5 %xt_34_addr" [activation_accelerator.cpp:314]   --->   Operation 97 'load' 'xt_34_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 98 [2/2] (1.23ns)   --->   "%xt_35_load = load i5 %xt_35_addr" [activation_accelerator.cpp:314]   --->   Operation 98 'load' 'xt_35_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 99 [2/2] (1.23ns)   --->   "%xt_36_load = load i5 %xt_36_addr" [activation_accelerator.cpp:314]   --->   Operation 99 'load' 'xt_36_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 100 [2/2] (1.23ns)   --->   "%xt_37_load = load i5 %xt_37_addr" [activation_accelerator.cpp:314]   --->   Operation 100 'load' 'xt_37_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 101 [2/2] (1.23ns)   --->   "%xt_38_load = load i5 %xt_38_addr" [activation_accelerator.cpp:314]   --->   Operation 101 'load' 'xt_38_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 102 [2/2] (1.23ns)   --->   "%xt_39_load = load i5 %xt_39_addr" [activation_accelerator.cpp:314]   --->   Operation 102 'load' 'xt_39_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 103 [2/2] (1.23ns)   --->   "%xt_40_load = load i5 %xt_40_addr" [activation_accelerator.cpp:314]   --->   Operation 103 'load' 'xt_40_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 104 [2/2] (1.23ns)   --->   "%xt_41_load = load i5 %xt_41_addr" [activation_accelerator.cpp:314]   --->   Operation 104 'load' 'xt_41_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 105 [2/2] (1.23ns)   --->   "%xt_42_load = load i5 %xt_42_addr" [activation_accelerator.cpp:314]   --->   Operation 105 'load' 'xt_42_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 106 [2/2] (1.23ns)   --->   "%xt_43_load = load i5 %xt_43_addr" [activation_accelerator.cpp:314]   --->   Operation 106 'load' 'xt_43_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 107 [2/2] (1.23ns)   --->   "%xt_44_load = load i5 %xt_44_addr" [activation_accelerator.cpp:314]   --->   Operation 107 'load' 'xt_44_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 108 [2/2] (1.23ns)   --->   "%xt_45_load = load i5 %xt_45_addr" [activation_accelerator.cpp:314]   --->   Operation 108 'load' 'xt_45_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 109 [2/2] (1.23ns)   --->   "%xt_46_load = load i5 %xt_46_addr" [activation_accelerator.cpp:314]   --->   Operation 109 'load' 'xt_46_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 110 [2/2] (1.23ns)   --->   "%xt_47_load = load i5 %xt_47_addr" [activation_accelerator.cpp:314]   --->   Operation 110 'load' 'xt_47_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 111 [2/2] (1.23ns)   --->   "%xt_48_load = load i5 %xt_48_addr" [activation_accelerator.cpp:314]   --->   Operation 111 'load' 'xt_48_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 112 [2/2] (1.23ns)   --->   "%xt_49_load = load i5 %xt_49_addr" [activation_accelerator.cpp:314]   --->   Operation 112 'load' 'xt_49_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 113 [2/2] (1.23ns)   --->   "%xt_50_load = load i5 %xt_50_addr" [activation_accelerator.cpp:314]   --->   Operation 113 'load' 'xt_50_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 114 [2/2] (1.23ns)   --->   "%xt_51_load = load i5 %xt_51_addr" [activation_accelerator.cpp:314]   --->   Operation 114 'load' 'xt_51_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 115 [2/2] (1.23ns)   --->   "%xt_52_load = load i5 %xt_52_addr" [activation_accelerator.cpp:314]   --->   Operation 115 'load' 'xt_52_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 116 [2/2] (1.23ns)   --->   "%xt_53_load = load i5 %xt_53_addr" [activation_accelerator.cpp:314]   --->   Operation 116 'load' 'xt_53_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 117 [2/2] (1.23ns)   --->   "%xt_54_load = load i5 %xt_54_addr" [activation_accelerator.cpp:314]   --->   Operation 117 'load' 'xt_54_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 118 [2/2] (1.23ns)   --->   "%xt_55_load = load i5 %xt_55_addr" [activation_accelerator.cpp:314]   --->   Operation 118 'load' 'xt_55_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 119 [2/2] (1.23ns)   --->   "%xt_56_load = load i5 %xt_56_addr" [activation_accelerator.cpp:314]   --->   Operation 119 'load' 'xt_56_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 120 [2/2] (1.23ns)   --->   "%xt_57_load = load i5 %xt_57_addr" [activation_accelerator.cpp:314]   --->   Operation 120 'load' 'xt_57_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 121 [2/2] (1.23ns)   --->   "%xt_58_load = load i5 %xt_58_addr" [activation_accelerator.cpp:314]   --->   Operation 121 'load' 'xt_58_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 122 [2/2] (1.23ns)   --->   "%xt_59_load = load i5 %xt_59_addr" [activation_accelerator.cpp:314]   --->   Operation 122 'load' 'xt_59_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 123 [2/2] (1.23ns)   --->   "%xt_60_load = load i5 %xt_60_addr" [activation_accelerator.cpp:314]   --->   Operation 123 'load' 'xt_60_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 124 [2/2] (1.23ns)   --->   "%xt_61_load = load i5 %xt_61_addr" [activation_accelerator.cpp:314]   --->   Operation 124 'load' 'xt_61_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 125 [2/2] (1.23ns)   --->   "%xt_62_load = load i5 %xt_62_addr" [activation_accelerator.cpp:314]   --->   Operation 125 'load' 'xt_62_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 126 [1/1] (0.42ns)   --->   "%store_ln312 = store i10 %add_ln312, i10 %i" [activation_accelerator.cpp:312]   --->   Operation 126 'store' 'store_ln312' <Predicate = (!icmp_ln312)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 127 [1/2] (1.23ns)   --->   "%xt_load = load i5 %xt_addr" [activation_accelerator.cpp:314]   --->   Operation 127 'load' 'xt_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 128 [1/2] (1.23ns)   --->   "%xt_32_load = load i5 %xt_32_addr" [activation_accelerator.cpp:314]   --->   Operation 128 'load' 'xt_32_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 129 [1/2] (1.23ns)   --->   "%xt_33_load = load i5 %xt_33_addr" [activation_accelerator.cpp:314]   --->   Operation 129 'load' 'xt_33_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 130 [1/2] (1.23ns)   --->   "%xt_34_load = load i5 %xt_34_addr" [activation_accelerator.cpp:314]   --->   Operation 130 'load' 'xt_34_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 131 [1/2] (1.23ns)   --->   "%xt_35_load = load i5 %xt_35_addr" [activation_accelerator.cpp:314]   --->   Operation 131 'load' 'xt_35_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 132 [1/2] (1.23ns)   --->   "%xt_36_load = load i5 %xt_36_addr" [activation_accelerator.cpp:314]   --->   Operation 132 'load' 'xt_36_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 133 [1/2] (1.23ns)   --->   "%xt_37_load = load i5 %xt_37_addr" [activation_accelerator.cpp:314]   --->   Operation 133 'load' 'xt_37_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 134 [1/2] (1.23ns)   --->   "%xt_38_load = load i5 %xt_38_addr" [activation_accelerator.cpp:314]   --->   Operation 134 'load' 'xt_38_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 135 [1/2] (1.23ns)   --->   "%xt_39_load = load i5 %xt_39_addr" [activation_accelerator.cpp:314]   --->   Operation 135 'load' 'xt_39_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 136 [1/2] (1.23ns)   --->   "%xt_40_load = load i5 %xt_40_addr" [activation_accelerator.cpp:314]   --->   Operation 136 'load' 'xt_40_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 137 [1/2] (1.23ns)   --->   "%xt_41_load = load i5 %xt_41_addr" [activation_accelerator.cpp:314]   --->   Operation 137 'load' 'xt_41_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 138 [1/2] (1.23ns)   --->   "%xt_42_load = load i5 %xt_42_addr" [activation_accelerator.cpp:314]   --->   Operation 138 'load' 'xt_42_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 139 [1/2] (1.23ns)   --->   "%xt_43_load = load i5 %xt_43_addr" [activation_accelerator.cpp:314]   --->   Operation 139 'load' 'xt_43_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 140 [1/2] (1.23ns)   --->   "%xt_44_load = load i5 %xt_44_addr" [activation_accelerator.cpp:314]   --->   Operation 140 'load' 'xt_44_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 141 [1/2] (1.23ns)   --->   "%xt_45_load = load i5 %xt_45_addr" [activation_accelerator.cpp:314]   --->   Operation 141 'load' 'xt_45_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 142 [1/2] (1.23ns)   --->   "%xt_46_load = load i5 %xt_46_addr" [activation_accelerator.cpp:314]   --->   Operation 142 'load' 'xt_46_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 143 [1/2] (1.23ns)   --->   "%xt_47_load = load i5 %xt_47_addr" [activation_accelerator.cpp:314]   --->   Operation 143 'load' 'xt_47_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 144 [1/2] (1.23ns)   --->   "%xt_48_load = load i5 %xt_48_addr" [activation_accelerator.cpp:314]   --->   Operation 144 'load' 'xt_48_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 145 [1/2] (1.23ns)   --->   "%xt_49_load = load i5 %xt_49_addr" [activation_accelerator.cpp:314]   --->   Operation 145 'load' 'xt_49_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 146 [1/2] (1.23ns)   --->   "%xt_50_load = load i5 %xt_50_addr" [activation_accelerator.cpp:314]   --->   Operation 146 'load' 'xt_50_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 147 [1/2] (1.23ns)   --->   "%xt_51_load = load i5 %xt_51_addr" [activation_accelerator.cpp:314]   --->   Operation 147 'load' 'xt_51_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 148 [1/2] (1.23ns)   --->   "%xt_52_load = load i5 %xt_52_addr" [activation_accelerator.cpp:314]   --->   Operation 148 'load' 'xt_52_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 149 [1/2] (1.23ns)   --->   "%xt_53_load = load i5 %xt_53_addr" [activation_accelerator.cpp:314]   --->   Operation 149 'load' 'xt_53_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 150 [1/2] (1.23ns)   --->   "%xt_54_load = load i5 %xt_54_addr" [activation_accelerator.cpp:314]   --->   Operation 150 'load' 'xt_54_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 151 [1/2] (1.23ns)   --->   "%xt_55_load = load i5 %xt_55_addr" [activation_accelerator.cpp:314]   --->   Operation 151 'load' 'xt_55_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 152 [1/2] (1.23ns)   --->   "%xt_56_load = load i5 %xt_56_addr" [activation_accelerator.cpp:314]   --->   Operation 152 'load' 'xt_56_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 153 [1/2] (1.23ns)   --->   "%xt_57_load = load i5 %xt_57_addr" [activation_accelerator.cpp:314]   --->   Operation 153 'load' 'xt_57_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 154 [1/2] (1.23ns)   --->   "%xt_58_load = load i5 %xt_58_addr" [activation_accelerator.cpp:314]   --->   Operation 154 'load' 'xt_58_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 155 [1/2] (1.23ns)   --->   "%xt_59_load = load i5 %xt_59_addr" [activation_accelerator.cpp:314]   --->   Operation 155 'load' 'xt_59_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 156 [1/2] (1.23ns)   --->   "%xt_60_load = load i5 %xt_60_addr" [activation_accelerator.cpp:314]   --->   Operation 156 'load' 'xt_60_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 157 [1/2] (1.23ns)   --->   "%xt_61_load = load i5 %xt_61_addr" [activation_accelerator.cpp:314]   --->   Operation 157 'load' 'xt_61_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 158 [1/2] (1.23ns)   --->   "%xt_62_load = load i5 %xt_62_addr" [activation_accelerator.cpp:314]   --->   Operation 158 'load' 'xt_62_load' <Predicate = (!icmp_ln312)> <Delay = 1.23> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_2 : Operation 159 [1/1] (0.78ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.32f32.i5, i32 %xt_load, i32 %xt_32_load, i32 %xt_33_load, i32 %xt_34_load, i32 %xt_35_load, i32 %xt_36_load, i32 %xt_37_load, i32 %xt_38_load, i32 %xt_39_load, i32 %xt_40_load, i32 %xt_41_load, i32 %xt_42_load, i32 %xt_43_load, i32 %xt_44_load, i32 %xt_45_load, i32 %xt_46_load, i32 %xt_47_load, i32 %xt_48_load, i32 %xt_49_load, i32 %xt_50_load, i32 %xt_51_load, i32 %xt_52_load, i32 %xt_53_load, i32 %xt_54_load, i32 %xt_55_load, i32 %xt_56_load, i32 %xt_57_load, i32 %xt_58_load, i32 %xt_59_load, i32 %xt_60_load, i32 %xt_61_load, i32 %xt_62_load, i5 %trunc_ln314" [activation_accelerator.cpp:314]   --->   Operation 159 'mux' 'tmp_s' <Predicate = (!icmp_ln312)> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 160 [4/4] (6.43ns)   --->   "%diff = fsub i32 %tmp_s, i32 %mean_read" [activation_accelerator.cpp:314]   --->   Operation 160 'fsub' 'diff' <Predicate = (!icmp_ln312)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 161 [3/4] (6.43ns)   --->   "%diff = fsub i32 %tmp_s, i32 %mean_read" [activation_accelerator.cpp:314]   --->   Operation 161 'fsub' 'diff' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 162 [2/4] (6.43ns)   --->   "%diff = fsub i32 %tmp_s, i32 %mean_read" [activation_accelerator.cpp:314]   --->   Operation 162 'fsub' 'diff' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 163 [1/4] (6.43ns)   --->   "%diff = fsub i32 %tmp_s, i32 %mean_read" [activation_accelerator.cpp:314]   --->   Operation 163 'fsub' 'diff' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 164 [3/3] (7.01ns)   --->   "%mul_i = fmul i32 %diff, i32 %diff" [activation_accelerator.cpp:315]   --->   Operation 164 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 165 [2/3] (7.01ns)   --->   "%mul_i = fmul i32 %diff, i32 %diff" [activation_accelerator.cpp:315]   --->   Operation 165 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 166 [1/3] (7.01ns)   --->   "%mul_i = fmul i32 %diff, i32 %diff" [activation_accelerator.cpp:315]   --->   Operation 166 'fmul' 'mul_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.89>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%var_load = load i32 %var" [activation_accelerator.cpp:315]   --->   Operation 167 'load' 'var_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 168 [4/4] (4.89ns)   --->   "%var_1 = fadd i32 %var_load, i32 %mul_i" [activation_accelerator.cpp:315]   --->   Operation 168 'fadd' 'var_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%var_load_1 = load i32 %var"   --->   Operation 176 'load' 'var_load_1' <Predicate = (icmp_ln312)> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %var_out, i32 %var_load_1"   --->   Operation 177 'write' 'write_ln0' <Predicate = (icmp_ln312)> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 178 'ret' 'ret_ln0' <Predicate = (icmp_ln312)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 4.89>
ST_11 : Operation 169 [3/4] (4.89ns)   --->   "%var_1 = fadd i32 %var_load, i32 %mul_i" [activation_accelerator.cpp:315]   --->   Operation 169 'fadd' 'var_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.89>
ST_12 : Operation 170 [2/4] (4.89ns)   --->   "%var_1 = fadd i32 %var_load, i32 %mul_i" [activation_accelerator.cpp:315]   --->   Operation 170 'fadd' 'var_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.32>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%specpipeline_ln313 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [activation_accelerator.cpp:313]   --->   Operation 171 'specpipeline' 'specpipeline_ln313' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%specloopname_ln310 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [activation_accelerator.cpp:310]   --->   Operation 172 'specloopname' 'specloopname_ln310' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 173 [1/4] (4.89ns)   --->   "%var_1 = fadd i32 %var_load, i32 %mul_i" [activation_accelerator.cpp:315]   --->   Operation 173 'fadd' 'var_1' <Predicate = true> <Delay = 4.89> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 3> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 174 [1/1] (0.42ns)   --->   "%store_ln312 = store i32 %var_1, i32 %var" [activation_accelerator.cpp:312]   --->   Operation 174 'store' 'store_ln312' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln312 = br void %for.inc9.i" [activation_accelerator.cpp:312]   --->   Operation 175 'br' 'br_ln312' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ xt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_32]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_33]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_34]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_35]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_36]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_37]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_38]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_39]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_40]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_41]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_42]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_43]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_44]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_45]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_46]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_47]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_48]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_49]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_50]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_51]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_52]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_53]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_54]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_55]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_56]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_57]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_58]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_59]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_60]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_61]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xt_62]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mean]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ var_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
var                   (alloca           ) [ 01111111111111]
i                     (alloca           ) [ 01000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000000]
mean_read             (read             ) [ 01111110000000]
store_ln0             (store            ) [ 00000000000000]
store_ln0             (store            ) [ 00000000000000]
br_ln0                (br               ) [ 00000000000000]
i_8                   (load             ) [ 00000000000000]
icmp_ln312            (icmp             ) [ 01111111111000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000]
add_ln312             (add              ) [ 00000000000000]
br_ln312              (br               ) [ 00000000000000]
lshr_ln6              (partselect       ) [ 00000000000000]
zext_ln314            (zext             ) [ 00000000000000]
xt_addr               (getelementptr    ) [ 00100000000000]
xt_32_addr            (getelementptr    ) [ 00100000000000]
xt_33_addr            (getelementptr    ) [ 00100000000000]
xt_34_addr            (getelementptr    ) [ 00100000000000]
xt_35_addr            (getelementptr    ) [ 00100000000000]
xt_36_addr            (getelementptr    ) [ 00100000000000]
xt_37_addr            (getelementptr    ) [ 00100000000000]
xt_38_addr            (getelementptr    ) [ 00100000000000]
xt_39_addr            (getelementptr    ) [ 00100000000000]
xt_40_addr            (getelementptr    ) [ 00100000000000]
xt_41_addr            (getelementptr    ) [ 00100000000000]
xt_42_addr            (getelementptr    ) [ 00100000000000]
xt_43_addr            (getelementptr    ) [ 00100000000000]
xt_44_addr            (getelementptr    ) [ 00100000000000]
xt_45_addr            (getelementptr    ) [ 00100000000000]
xt_46_addr            (getelementptr    ) [ 00100000000000]
xt_47_addr            (getelementptr    ) [ 00100000000000]
xt_48_addr            (getelementptr    ) [ 00100000000000]
xt_49_addr            (getelementptr    ) [ 00100000000000]
xt_50_addr            (getelementptr    ) [ 00100000000000]
xt_51_addr            (getelementptr    ) [ 00100000000000]
xt_52_addr            (getelementptr    ) [ 00100000000000]
xt_53_addr            (getelementptr    ) [ 00100000000000]
xt_54_addr            (getelementptr    ) [ 00100000000000]
xt_55_addr            (getelementptr    ) [ 00100000000000]
xt_56_addr            (getelementptr    ) [ 00100000000000]
xt_57_addr            (getelementptr    ) [ 00100000000000]
xt_58_addr            (getelementptr    ) [ 00100000000000]
xt_59_addr            (getelementptr    ) [ 00100000000000]
xt_60_addr            (getelementptr    ) [ 00100000000000]
xt_61_addr            (getelementptr    ) [ 00100000000000]
xt_62_addr            (getelementptr    ) [ 00100000000000]
trunc_ln314           (trunc            ) [ 00100000000000]
store_ln312           (store            ) [ 00000000000000]
xt_load               (load             ) [ 00000000000000]
xt_32_load            (load             ) [ 00000000000000]
xt_33_load            (load             ) [ 00000000000000]
xt_34_load            (load             ) [ 00000000000000]
xt_35_load            (load             ) [ 00000000000000]
xt_36_load            (load             ) [ 00000000000000]
xt_37_load            (load             ) [ 00000000000000]
xt_38_load            (load             ) [ 00000000000000]
xt_39_load            (load             ) [ 00000000000000]
xt_40_load            (load             ) [ 00000000000000]
xt_41_load            (load             ) [ 00000000000000]
xt_42_load            (load             ) [ 00000000000000]
xt_43_load            (load             ) [ 00000000000000]
xt_44_load            (load             ) [ 00000000000000]
xt_45_load            (load             ) [ 00000000000000]
xt_46_load            (load             ) [ 00000000000000]
xt_47_load            (load             ) [ 00000000000000]
xt_48_load            (load             ) [ 00000000000000]
xt_49_load            (load             ) [ 00000000000000]
xt_50_load            (load             ) [ 00000000000000]
xt_51_load            (load             ) [ 00000000000000]
xt_52_load            (load             ) [ 00000000000000]
xt_53_load            (load             ) [ 00000000000000]
xt_54_load            (load             ) [ 00000000000000]
xt_55_load            (load             ) [ 00000000000000]
xt_56_load            (load             ) [ 00000000000000]
xt_57_load            (load             ) [ 00000000000000]
xt_58_load            (load             ) [ 00000000000000]
xt_59_load            (load             ) [ 00000000000000]
xt_60_load            (load             ) [ 00000000000000]
xt_61_load            (load             ) [ 00000000000000]
xt_62_load            (load             ) [ 00000000000000]
tmp_s                 (mux              ) [ 01111110000000]
diff                  (fsub             ) [ 01110001110000]
mul_i                 (fmul             ) [ 01110000001111]
var_load              (load             ) [ 01110000000111]
specpipeline_ln313    (specpipeline     ) [ 00000000000000]
specloopname_ln310    (specloopname     ) [ 00000000000000]
var_1                 (fadd             ) [ 00000000000000]
store_ln312           (store            ) [ 00000000000000]
br_ln312              (br               ) [ 00000000000000]
var_load_1            (load             ) [ 00000000000000]
write_ln0             (write            ) [ 00000000000000]
ret_ln0               (ret              ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="xt">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="xt_32">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_32"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="xt_33">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_33"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="xt_34">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_34"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="xt_35">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_35"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="xt_36">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_36"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="xt_37">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_37"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="xt_38">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_38"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="xt_39">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_39"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="xt_40">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_40"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="xt_41">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_41"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="xt_42">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_42"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="xt_43">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_43"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="xt_44">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_44"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="xt_45">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_45"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="xt_46">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_46"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="xt_47">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_47"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="xt_48">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_48"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="xt_49">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_49"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="xt_50">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_50"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="xt_51">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_51"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="xt_52">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_52"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="xt_53">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_53"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="xt_54">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_54"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="xt_55">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_55"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="xt_56">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_56"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="xt_57">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_57"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="xt_58">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_58"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="xt_59">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_59"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="xt_60">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_60"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="xt_61">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_61"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="xt_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xt_62"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="mean">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mean"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="var_out">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="var_out"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.32f32.i5"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="var_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="var/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="mean_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mean_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln0_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="0" index="2" bw="32" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/10 "/>
</bind>
</comp>

<comp id="135" class="1004" name="xt_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="5" slack="0"/>
<pin id="139" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_addr/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="xt_32_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="5" slack="0"/>
<pin id="146" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_32_addr/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="xt_33_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="5" slack="0"/>
<pin id="153" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_33_addr/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="xt_34_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="5" slack="0"/>
<pin id="160" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_34_addr/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="xt_35_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="5" slack="0"/>
<pin id="167" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_35_addr/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="xt_36_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="5" slack="0"/>
<pin id="174" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_36_addr/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="xt_37_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="5" slack="0"/>
<pin id="181" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_37_addr/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="xt_38_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="5" slack="0"/>
<pin id="188" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_38_addr/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="xt_39_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="5" slack="0"/>
<pin id="195" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_39_addr/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="xt_40_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="5" slack="0"/>
<pin id="202" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_40_addr/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="xt_41_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="5" slack="0"/>
<pin id="209" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_41_addr/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="xt_42_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_42_addr/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="xt_43_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="5" slack="0"/>
<pin id="223" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_43_addr/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="xt_44_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="5" slack="0"/>
<pin id="230" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_44_addr/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="xt_45_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="5" slack="0"/>
<pin id="237" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_45_addr/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="xt_46_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="5" slack="0"/>
<pin id="244" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_46_addr/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="xt_47_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="5" slack="0"/>
<pin id="251" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_47_addr/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="xt_48_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="5" slack="0"/>
<pin id="258" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_48_addr/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="xt_49_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="5" slack="0"/>
<pin id="265" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_49_addr/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="xt_50_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="5" slack="0"/>
<pin id="272" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_50_addr/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="xt_51_addr_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="5" slack="0"/>
<pin id="279" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_51_addr/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="xt_52_addr_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="5" slack="0"/>
<pin id="286" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_52_addr/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="xt_53_addr_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="5" slack="0"/>
<pin id="293" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_53_addr/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="xt_54_addr_gep_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="0" index="2" bw="5" slack="0"/>
<pin id="300" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_54_addr/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="xt_55_addr_gep_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="5" slack="0"/>
<pin id="307" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_55_addr/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="xt_56_addr_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="5" slack="0"/>
<pin id="314" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_56_addr/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="xt_57_addr_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="5" slack="0"/>
<pin id="321" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_57_addr/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="xt_58_addr_gep_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="0" index="2" bw="5" slack="0"/>
<pin id="328" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_58_addr/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="xt_59_addr_gep_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="5" slack="0"/>
<pin id="335" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_59_addr/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="xt_60_addr_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="5" slack="0"/>
<pin id="342" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_60_addr/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="xt_61_addr_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="5" slack="0"/>
<pin id="349" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_61_addr/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="xt_62_addr_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="5" slack="0"/>
<pin id="356" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xt_62_addr/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_access_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="5" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="362" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_load/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="grp_access_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="5" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_32_load/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_access_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="5" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="374" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_33_load/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_access_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_34_load/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="grp_access_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="386" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_35_load/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_access_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="5" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="392" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_36_load/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="grp_access_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="5" slack="0"/>
<pin id="397" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_37_load/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="grp_access_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="404" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="405" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_38_load/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="grp_access_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="410" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_39_load/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="grp_access_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="0"/>
<pin id="415" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="416" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="417" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_40_load/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_access_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="422" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_41_load/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_access_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="5" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="428" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="429" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_42_load/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_access_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="5" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="434" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="435" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_43_load/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_access_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="5" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="440" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="441" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_44_load/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_access_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="446" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_45_load/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_access_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="5" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="452" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="453" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_46_load/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_access_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="5" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_47_load/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="grp_access_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="5" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="464" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="465" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_48_load/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="grp_access_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="5" slack="0"/>
<pin id="469" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="470" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_49_load/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="grp_access_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="5" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="476" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="477" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_50_load/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="grp_access_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="482" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="483" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_51_load/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="grp_access_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="5" slack="0"/>
<pin id="487" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="488" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="489" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_52_load/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="grp_access_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="5" slack="0"/>
<pin id="493" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="494" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="495" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_53_load/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="grp_access_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="5" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="500" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="501" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_54_load/1 "/>
</bind>
</comp>

<comp id="503" class="1004" name="grp_access_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="5" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="506" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="507" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_55_load/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="grp_access_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="5" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="512" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="513" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_56_load/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="grp_access_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="5" slack="0"/>
<pin id="517" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="518" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="519" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_57_load/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="grp_access_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="5" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="524" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="525" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_58_load/1 "/>
</bind>
</comp>

<comp id="527" class="1004" name="grp_access_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="5" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="530" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="531" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_59_load/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="grp_access_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="5" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="536" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="537" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_60_load/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="grp_access_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="5" slack="0"/>
<pin id="541" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="542" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="543" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_61_load/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="grp_access_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="5" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="548" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="549" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xt_62_load/1 "/>
</bind>
</comp>

<comp id="551" class="1004" name="grp_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="0" index="1" bw="32" slack="2"/>
<pin id="554" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="diff/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="grp_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="0" index="1" bw="32" slack="1"/>
<pin id="558" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="var_1/10 "/>
</bind>
</comp>

<comp id="559" class="1004" name="grp_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="1"/>
<pin id="561" dir="0" index="1" bw="32" slack="1"/>
<pin id="562" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i/7 "/>
</bind>
</comp>

<comp id="563" class="1004" name="store_ln0_store_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="10" slack="0"/>
<pin id="566" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="store_ln0_store_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="0" index="1" bw="32" slack="0"/>
<pin id="571" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="573" class="1004" name="i_8_load_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="10" slack="0"/>
<pin id="575" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="icmp_ln312_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="10" slack="0"/>
<pin id="578" dir="0" index="1" bw="10" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln312/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln312_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="10" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln312/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="lshr_ln6_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="5" slack="0"/>
<pin id="590" dir="0" index="1" bw="10" slack="0"/>
<pin id="591" dir="0" index="2" bw="4" slack="0"/>
<pin id="592" dir="0" index="3" bw="5" slack="0"/>
<pin id="593" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln6/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln314_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="5" slack="0"/>
<pin id="600" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln314/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="trunc_ln314_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="10" slack="0"/>
<pin id="636" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln314/1 "/>
</bind>
</comp>

<comp id="638" class="1004" name="store_ln312_store_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="10" slack="0"/>
<pin id="640" dir="0" index="1" bw="10" slack="0"/>
<pin id="641" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln312/1 "/>
</bind>
</comp>

<comp id="643" class="1004" name="tmp_s_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="0" index="1" bw="32" slack="0"/>
<pin id="646" dir="0" index="2" bw="32" slack="0"/>
<pin id="647" dir="0" index="3" bw="32" slack="0"/>
<pin id="648" dir="0" index="4" bw="32" slack="0"/>
<pin id="649" dir="0" index="5" bw="32" slack="0"/>
<pin id="650" dir="0" index="6" bw="32" slack="0"/>
<pin id="651" dir="0" index="7" bw="32" slack="0"/>
<pin id="652" dir="0" index="8" bw="32" slack="0"/>
<pin id="653" dir="0" index="9" bw="32" slack="0"/>
<pin id="654" dir="0" index="10" bw="32" slack="0"/>
<pin id="655" dir="0" index="11" bw="32" slack="0"/>
<pin id="656" dir="0" index="12" bw="32" slack="0"/>
<pin id="657" dir="0" index="13" bw="32" slack="0"/>
<pin id="658" dir="0" index="14" bw="32" slack="0"/>
<pin id="659" dir="0" index="15" bw="32" slack="0"/>
<pin id="660" dir="0" index="16" bw="32" slack="0"/>
<pin id="661" dir="0" index="17" bw="32" slack="0"/>
<pin id="662" dir="0" index="18" bw="32" slack="0"/>
<pin id="663" dir="0" index="19" bw="32" slack="0"/>
<pin id="664" dir="0" index="20" bw="32" slack="0"/>
<pin id="665" dir="0" index="21" bw="32" slack="0"/>
<pin id="666" dir="0" index="22" bw="32" slack="0"/>
<pin id="667" dir="0" index="23" bw="32" slack="0"/>
<pin id="668" dir="0" index="24" bw="32" slack="0"/>
<pin id="669" dir="0" index="25" bw="32" slack="0"/>
<pin id="670" dir="0" index="26" bw="32" slack="0"/>
<pin id="671" dir="0" index="27" bw="32" slack="0"/>
<pin id="672" dir="0" index="28" bw="32" slack="0"/>
<pin id="673" dir="0" index="29" bw="32" slack="0"/>
<pin id="674" dir="0" index="30" bw="32" slack="0"/>
<pin id="675" dir="0" index="31" bw="32" slack="0"/>
<pin id="676" dir="0" index="32" bw="32" slack="0"/>
<pin id="677" dir="0" index="33" bw="5" slack="1"/>
<pin id="678" dir="1" index="34" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="712" class="1004" name="var_load_load_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="9"/>
<pin id="714" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="var_load/10 "/>
</bind>
</comp>

<comp id="716" class="1004" name="store_ln312_store_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="0"/>
<pin id="718" dir="0" index="1" bw="32" slack="12"/>
<pin id="719" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln312/13 "/>
</bind>
</comp>

<comp id="721" class="1004" name="var_load_1_load_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="9"/>
<pin id="723" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="var_load_1/10 "/>
</bind>
</comp>

<comp id="725" class="1005" name="var_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="0"/>
<pin id="727" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="var "/>
</bind>
</comp>

<comp id="733" class="1005" name="i_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="10" slack="0"/>
<pin id="735" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="740" class="1005" name="mean_read_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="2"/>
<pin id="742" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mean_read "/>
</bind>
</comp>

<comp id="745" class="1005" name="icmp_ln312_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="1" slack="1"/>
<pin id="747" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln312 "/>
</bind>
</comp>

<comp id="749" class="1005" name="xt_addr_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="5" slack="1"/>
<pin id="751" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_addr "/>
</bind>
</comp>

<comp id="754" class="1005" name="xt_32_addr_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="5" slack="1"/>
<pin id="756" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_32_addr "/>
</bind>
</comp>

<comp id="759" class="1005" name="xt_33_addr_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="5" slack="1"/>
<pin id="761" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_33_addr "/>
</bind>
</comp>

<comp id="764" class="1005" name="xt_34_addr_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="5" slack="1"/>
<pin id="766" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_34_addr "/>
</bind>
</comp>

<comp id="769" class="1005" name="xt_35_addr_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="5" slack="1"/>
<pin id="771" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_35_addr "/>
</bind>
</comp>

<comp id="774" class="1005" name="xt_36_addr_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="5" slack="1"/>
<pin id="776" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_36_addr "/>
</bind>
</comp>

<comp id="779" class="1005" name="xt_37_addr_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="5" slack="1"/>
<pin id="781" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_37_addr "/>
</bind>
</comp>

<comp id="784" class="1005" name="xt_38_addr_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="5" slack="1"/>
<pin id="786" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_38_addr "/>
</bind>
</comp>

<comp id="789" class="1005" name="xt_39_addr_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="5" slack="1"/>
<pin id="791" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_39_addr "/>
</bind>
</comp>

<comp id="794" class="1005" name="xt_40_addr_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="5" slack="1"/>
<pin id="796" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_40_addr "/>
</bind>
</comp>

<comp id="799" class="1005" name="xt_41_addr_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="5" slack="1"/>
<pin id="801" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_41_addr "/>
</bind>
</comp>

<comp id="804" class="1005" name="xt_42_addr_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="5" slack="1"/>
<pin id="806" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_42_addr "/>
</bind>
</comp>

<comp id="809" class="1005" name="xt_43_addr_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="5" slack="1"/>
<pin id="811" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_43_addr "/>
</bind>
</comp>

<comp id="814" class="1005" name="xt_44_addr_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="5" slack="1"/>
<pin id="816" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_44_addr "/>
</bind>
</comp>

<comp id="819" class="1005" name="xt_45_addr_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="5" slack="1"/>
<pin id="821" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_45_addr "/>
</bind>
</comp>

<comp id="824" class="1005" name="xt_46_addr_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="5" slack="1"/>
<pin id="826" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_46_addr "/>
</bind>
</comp>

<comp id="829" class="1005" name="xt_47_addr_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="5" slack="1"/>
<pin id="831" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_47_addr "/>
</bind>
</comp>

<comp id="834" class="1005" name="xt_48_addr_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="5" slack="1"/>
<pin id="836" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_48_addr "/>
</bind>
</comp>

<comp id="839" class="1005" name="xt_49_addr_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="5" slack="1"/>
<pin id="841" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_49_addr "/>
</bind>
</comp>

<comp id="844" class="1005" name="xt_50_addr_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="5" slack="1"/>
<pin id="846" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_50_addr "/>
</bind>
</comp>

<comp id="849" class="1005" name="xt_51_addr_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="5" slack="1"/>
<pin id="851" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_51_addr "/>
</bind>
</comp>

<comp id="854" class="1005" name="xt_52_addr_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="5" slack="1"/>
<pin id="856" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_52_addr "/>
</bind>
</comp>

<comp id="859" class="1005" name="xt_53_addr_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="5" slack="1"/>
<pin id="861" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_53_addr "/>
</bind>
</comp>

<comp id="864" class="1005" name="xt_54_addr_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="5" slack="1"/>
<pin id="866" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_54_addr "/>
</bind>
</comp>

<comp id="869" class="1005" name="xt_55_addr_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="5" slack="1"/>
<pin id="871" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_55_addr "/>
</bind>
</comp>

<comp id="874" class="1005" name="xt_56_addr_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="5" slack="1"/>
<pin id="876" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_56_addr "/>
</bind>
</comp>

<comp id="879" class="1005" name="xt_57_addr_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="5" slack="1"/>
<pin id="881" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_57_addr "/>
</bind>
</comp>

<comp id="884" class="1005" name="xt_58_addr_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="5" slack="1"/>
<pin id="886" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_58_addr "/>
</bind>
</comp>

<comp id="889" class="1005" name="xt_59_addr_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="5" slack="1"/>
<pin id="891" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_59_addr "/>
</bind>
</comp>

<comp id="894" class="1005" name="xt_60_addr_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="5" slack="1"/>
<pin id="896" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_60_addr "/>
</bind>
</comp>

<comp id="899" class="1005" name="xt_61_addr_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="5" slack="1"/>
<pin id="901" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_61_addr "/>
</bind>
</comp>

<comp id="904" class="1005" name="xt_62_addr_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="5" slack="1"/>
<pin id="906" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="xt_62_addr "/>
</bind>
</comp>

<comp id="909" class="1005" name="trunc_ln314_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="5" slack="1"/>
<pin id="911" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln314 "/>
</bind>
</comp>

<comp id="914" class="1005" name="tmp_s_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="1"/>
<pin id="916" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="919" class="1005" name="diff_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="1"/>
<pin id="921" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="diff "/>
</bind>
</comp>

<comp id="925" class="1005" name="mul_i_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="1"/>
<pin id="927" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="930" class="1005" name="var_load_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="1"/>
<pin id="932" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="var_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="68" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="68" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="78" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="64" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="112" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="66" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="0" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="98" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="98" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="98" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="98" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="8" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="98" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="98" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="12" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="98" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="98" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="16" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="98" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="98" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="20" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="98" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="98" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="24" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="98" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="26" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="98" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="28" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="98" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="98" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="32" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="98" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="34" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="98" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="36" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="98" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="38" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="98" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="40" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="98" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="98" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="44" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="98" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="46" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="98" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="48" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="98" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="50" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="98" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="52" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="98" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="54" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="98" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="336"><net_src comp="56" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="98" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="343"><net_src comp="58" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="98" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="350"><net_src comp="60" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="98" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="357"><net_src comp="62" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="98" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="364"><net_src comp="135" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="370"><net_src comp="142" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="376"><net_src comp="149" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="382"><net_src comp="156" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="388"><net_src comp="163" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="394"><net_src comp="170" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="400"><net_src comp="177" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="406"><net_src comp="184" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="412"><net_src comp="191" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="418"><net_src comp="198" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="424"><net_src comp="205" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="430"><net_src comp="212" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="436"><net_src comp="219" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="442"><net_src comp="226" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="448"><net_src comp="233" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="454"><net_src comp="240" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="460"><net_src comp="247" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="466"><net_src comp="254" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="472"><net_src comp="261" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="478"><net_src comp="268" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="484"><net_src comp="275" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="490"><net_src comp="282" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="496"><net_src comp="289" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="502"><net_src comp="296" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="508"><net_src comp="303" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="514"><net_src comp="310" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="520"><net_src comp="317" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="526"><net_src comp="324" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="532"><net_src comp="331" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="538"><net_src comp="338" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="544"><net_src comp="345" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="550"><net_src comp="352" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="567"><net_src comp="80" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="572"><net_src comp="82" pin="0"/><net_sink comp="568" pin=0"/></net>

<net id="580"><net_src comp="573" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="84" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="573" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="90" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="594"><net_src comp="92" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="573" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="596"><net_src comp="94" pin="0"/><net_sink comp="588" pin=2"/></net>

<net id="597"><net_src comp="96" pin="0"/><net_sink comp="588" pin=3"/></net>

<net id="601"><net_src comp="588" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="604"><net_src comp="598" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="605"><net_src comp="598" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="606"><net_src comp="598" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="607"><net_src comp="598" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="608"><net_src comp="598" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="609"><net_src comp="598" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="610"><net_src comp="598" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="611"><net_src comp="598" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="612"><net_src comp="598" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="613"><net_src comp="598" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="614"><net_src comp="598" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="615"><net_src comp="598" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="616"><net_src comp="598" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="617"><net_src comp="598" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="618"><net_src comp="598" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="619"><net_src comp="598" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="620"><net_src comp="598" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="621"><net_src comp="598" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="622"><net_src comp="598" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="623"><net_src comp="598" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="624"><net_src comp="598" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="625"><net_src comp="598" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="626"><net_src comp="598" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="627"><net_src comp="598" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="628"><net_src comp="598" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="629"><net_src comp="598" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="630"><net_src comp="598" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="631"><net_src comp="598" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="632"><net_src comp="598" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="633"><net_src comp="598" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="637"><net_src comp="573" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="582" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="679"><net_src comp="100" pin="0"/><net_sink comp="643" pin=0"/></net>

<net id="680"><net_src comp="359" pin="3"/><net_sink comp="643" pin=1"/></net>

<net id="681"><net_src comp="365" pin="3"/><net_sink comp="643" pin=2"/></net>

<net id="682"><net_src comp="371" pin="3"/><net_sink comp="643" pin=3"/></net>

<net id="683"><net_src comp="377" pin="3"/><net_sink comp="643" pin=4"/></net>

<net id="684"><net_src comp="383" pin="3"/><net_sink comp="643" pin=5"/></net>

<net id="685"><net_src comp="389" pin="3"/><net_sink comp="643" pin=6"/></net>

<net id="686"><net_src comp="395" pin="3"/><net_sink comp="643" pin=7"/></net>

<net id="687"><net_src comp="401" pin="3"/><net_sink comp="643" pin=8"/></net>

<net id="688"><net_src comp="407" pin="3"/><net_sink comp="643" pin=9"/></net>

<net id="689"><net_src comp="413" pin="3"/><net_sink comp="643" pin=10"/></net>

<net id="690"><net_src comp="419" pin="3"/><net_sink comp="643" pin=11"/></net>

<net id="691"><net_src comp="425" pin="3"/><net_sink comp="643" pin=12"/></net>

<net id="692"><net_src comp="431" pin="3"/><net_sink comp="643" pin=13"/></net>

<net id="693"><net_src comp="437" pin="3"/><net_sink comp="643" pin=14"/></net>

<net id="694"><net_src comp="443" pin="3"/><net_sink comp="643" pin=15"/></net>

<net id="695"><net_src comp="449" pin="3"/><net_sink comp="643" pin=16"/></net>

<net id="696"><net_src comp="455" pin="3"/><net_sink comp="643" pin=17"/></net>

<net id="697"><net_src comp="461" pin="3"/><net_sink comp="643" pin=18"/></net>

<net id="698"><net_src comp="467" pin="3"/><net_sink comp="643" pin=19"/></net>

<net id="699"><net_src comp="473" pin="3"/><net_sink comp="643" pin=20"/></net>

<net id="700"><net_src comp="479" pin="3"/><net_sink comp="643" pin=21"/></net>

<net id="701"><net_src comp="485" pin="3"/><net_sink comp="643" pin=22"/></net>

<net id="702"><net_src comp="491" pin="3"/><net_sink comp="643" pin=23"/></net>

<net id="703"><net_src comp="497" pin="3"/><net_sink comp="643" pin=24"/></net>

<net id="704"><net_src comp="503" pin="3"/><net_sink comp="643" pin=25"/></net>

<net id="705"><net_src comp="509" pin="3"/><net_sink comp="643" pin=26"/></net>

<net id="706"><net_src comp="515" pin="3"/><net_sink comp="643" pin=27"/></net>

<net id="707"><net_src comp="521" pin="3"/><net_sink comp="643" pin=28"/></net>

<net id="708"><net_src comp="527" pin="3"/><net_sink comp="643" pin=29"/></net>

<net id="709"><net_src comp="533" pin="3"/><net_sink comp="643" pin=30"/></net>

<net id="710"><net_src comp="539" pin="3"/><net_sink comp="643" pin=31"/></net>

<net id="711"><net_src comp="545" pin="3"/><net_sink comp="643" pin=32"/></net>

<net id="715"><net_src comp="712" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="720"><net_src comp="555" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="724"><net_src comp="721" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="728"><net_src comp="114" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="731"><net_src comp="725" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="732"><net_src comp="725" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="736"><net_src comp="118" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="739"><net_src comp="733" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="743"><net_src comp="122" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="748"><net_src comp="576" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="135" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="757"><net_src comp="142" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="762"><net_src comp="149" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="767"><net_src comp="156" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="772"><net_src comp="163" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="777"><net_src comp="170" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="782"><net_src comp="177" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="787"><net_src comp="184" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="792"><net_src comp="191" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="797"><net_src comp="198" pin="3"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="802"><net_src comp="205" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="807"><net_src comp="212" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="812"><net_src comp="219" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="817"><net_src comp="226" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="822"><net_src comp="233" pin="3"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="827"><net_src comp="240" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="832"><net_src comp="247" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="837"><net_src comp="254" pin="3"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="842"><net_src comp="261" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="847"><net_src comp="268" pin="3"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="852"><net_src comp="275" pin="3"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="857"><net_src comp="282" pin="3"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="862"><net_src comp="289" pin="3"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="867"><net_src comp="296" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="872"><net_src comp="303" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="877"><net_src comp="310" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="882"><net_src comp="317" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="887"><net_src comp="324" pin="3"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="892"><net_src comp="331" pin="3"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="897"><net_src comp="338" pin="3"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="902"><net_src comp="345" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="907"><net_src comp="352" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="912"><net_src comp="634" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="643" pin=33"/></net>

<net id="917"><net_src comp="643" pin="34"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="922"><net_src comp="551" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="928"><net_src comp="559" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="933"><net_src comp="712" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="555" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: var_out | {10 }
 - Input state : 
	Port: compute_rows_Pipeline_layer_loop_1 : xt | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_32 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_33 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_34 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_35 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_36 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_37 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_38 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_39 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_40 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_41 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_42 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_43 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_44 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_45 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_46 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_47 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_48 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_49 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_50 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_51 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_52 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_53 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_54 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_55 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_56 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_57 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_58 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_59 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_60 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_61 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : xt_62 | {1 2 }
	Port: compute_rows_Pipeline_layer_loop_1 : mean | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_8 : 1
		icmp_ln312 : 2
		add_ln312 : 2
		br_ln312 : 3
		lshr_ln6 : 2
		zext_ln314 : 3
		xt_addr : 4
		xt_32_addr : 4
		xt_33_addr : 4
		xt_34_addr : 4
		xt_35_addr : 4
		xt_36_addr : 4
		xt_37_addr : 4
		xt_38_addr : 4
		xt_39_addr : 4
		xt_40_addr : 4
		xt_41_addr : 4
		xt_42_addr : 4
		xt_43_addr : 4
		xt_44_addr : 4
		xt_45_addr : 4
		xt_46_addr : 4
		xt_47_addr : 4
		xt_48_addr : 4
		xt_49_addr : 4
		xt_50_addr : 4
		xt_51_addr : 4
		xt_52_addr : 4
		xt_53_addr : 4
		xt_54_addr : 4
		xt_55_addr : 4
		xt_56_addr : 4
		xt_57_addr : 4
		xt_58_addr : 4
		xt_59_addr : 4
		xt_60_addr : 4
		xt_61_addr : 4
		xt_62_addr : 4
		trunc_ln314 : 2
		xt_load : 5
		xt_32_load : 5
		xt_33_load : 5
		xt_34_load : 5
		xt_35_load : 5
		xt_36_load : 5
		xt_37_load : 5
		xt_38_load : 5
		xt_39_load : 5
		xt_40_load : 5
		xt_41_load : 5
		xt_42_load : 5
		xt_43_load : 5
		xt_44_load : 5
		xt_45_load : 5
		xt_46_load : 5
		xt_47_load : 5
		xt_48_load : 5
		xt_49_load : 5
		xt_50_load : 5
		xt_51_load : 5
		xt_52_load : 5
		xt_53_load : 5
		xt_54_load : 5
		xt_55_load : 5
		xt_56_load : 5
		xt_57_load : 5
		xt_58_load : 5
		xt_59_load : 5
		xt_60_load : 5
		xt_61_load : 5
		xt_62_load : 5
		store_ln312 : 3
	State 2
		tmp_s : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		var_1 : 1
		write_ln0 : 1
	State 11
	State 12
	State 13
		store_ln312 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   fadd   |       grp_fu_551       |    2    |   227   |   214   |
|          |       grp_fu_555       |    0    |   168   |   434   |
|----------|------------------------|---------|---------|---------|
|   fmul   |       grp_fu_559       |    3    |   128   |   135   |
|----------|------------------------|---------|---------|---------|
|    mux   |      tmp_s_fu_643      |    0    |    0    |   148   |
|----------|------------------------|---------|---------|---------|
|    add   |    add_ln312_fu_582    |    0    |    0    |    17   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln312_fu_576   |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|   read   |  mean_read_read_fu_122 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_128 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|     lshr_ln6_fu_588    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   zext   |    zext_ln314_fu_598   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |   trunc_ln314_fu_634   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    5    |   523   |   959   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    diff_reg_919   |   32   |
|     i_reg_733     |   10   |
| icmp_ln312_reg_745|    1   |
| mean_read_reg_740 |   32   |
|   mul_i_reg_925   |   32   |
|   tmp_s_reg_914   |   32   |
|trunc_ln314_reg_909|    5   |
|  var_load_reg_930 |   32   |
|    var_reg_725    |   32   |
| xt_32_addr_reg_754|    5   |
| xt_33_addr_reg_759|    5   |
| xt_34_addr_reg_764|    5   |
| xt_35_addr_reg_769|    5   |
| xt_36_addr_reg_774|    5   |
| xt_37_addr_reg_779|    5   |
| xt_38_addr_reg_784|    5   |
| xt_39_addr_reg_789|    5   |
| xt_40_addr_reg_794|    5   |
| xt_41_addr_reg_799|    5   |
| xt_42_addr_reg_804|    5   |
| xt_43_addr_reg_809|    5   |
| xt_44_addr_reg_814|    5   |
| xt_45_addr_reg_819|    5   |
| xt_46_addr_reg_824|    5   |
| xt_47_addr_reg_829|    5   |
| xt_48_addr_reg_834|    5   |
| xt_49_addr_reg_839|    5   |
| xt_50_addr_reg_844|    5   |
| xt_51_addr_reg_849|    5   |
| xt_52_addr_reg_854|    5   |
| xt_53_addr_reg_859|    5   |
| xt_54_addr_reg_864|    5   |
| xt_55_addr_reg_869|    5   |
| xt_56_addr_reg_874|    5   |
| xt_57_addr_reg_879|    5   |
| xt_58_addr_reg_884|    5   |
| xt_59_addr_reg_889|    5   |
| xt_60_addr_reg_894|    5   |
| xt_61_addr_reg_899|    5   |
| xt_62_addr_reg_904|    5   |
|  xt_addr_reg_749  |    5   |
+-------------------+--------+
|       Total       |   368  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_359 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_365 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_371 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_377 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_383 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_389 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_395 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_401 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_407 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_413 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_419 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_425 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_431 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_437 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_443 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_449 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_455 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_461 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_467 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_473 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_479 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_485 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_491 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_497 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_503 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_509 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_515 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_521 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_527 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_533 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_539 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_545 |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_555    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   384  ||  14.091 ||   297   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   523  |   959  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   14   |    -   |   297  |
|  Register |    -   |    -   |   368  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   14   |   891  |  1256  |
+-----------+--------+--------+--------+--------+
