\doxysection{divisor\+\_\+ctrl Entity Reference}
\hypertarget{classdivisor__ctrl}{}\label{classdivisor__ctrl}\index{divisor\_ctrl@{divisor\_ctrl}}
Inheritance diagram for divisor\+\_\+ctrl\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{d1/dbf/classdivisor__ctrl}
\end{center}
\end{figure}
\doxysubsubsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classdivisor__ctrl_1_1behavioral}{divisor\+\_\+ctrl.\+behavioral}} architecture
\end{DoxyCompactItemize}
\doxysubsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classdivisor__ctrl_ae4f03c286607f3181e16b9aa12d0c6d4}{IEEE}} 
\end{DoxyCompactItemize}
\doxysubsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classdivisor__ctrl_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}   
\item 
\mbox{\hyperlink{classdivisor__ctrl_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}   
\end{DoxyCompactItemize}
\doxysubsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classdivisor__ctrl_ac7d2714e799fc3b1af36d5ebbc3c3564}{clock}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em System clock input. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__ctrl_a108f6801ba4104063b9d5f9286194302}{reset}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em System reset input. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__ctrl_ab0d9464755fcd2cecd3faaf470fd5a7c}{valid}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Input signal indicating if the current data is valid. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__ctrl_a9e03d68c88c070e9a8b8f516b01bc194}{neg\+\_\+remainder}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Input signal indicating if the remainder is negative. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__ctrl_a073693c43dd31e8f81c032743beb988a}{finished}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Input signal indicating if the division process is finished. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__ctrl_a3ebc9855ae39cd9921a8b9fcddeb8e19}{ready}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Output signal indicating if the controller is ready. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__ctrl_a37dbd137befab3e3968194c5efd942cb}{load}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Output signal to load the data for division. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__ctrl_a4e4c667de088ee11010941047e22a0bf}{shift\+\_\+quotient}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Output signal to shift the quotient. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__ctrl_abfabed2d48d26511d229408ac03becd0}{set\+\_\+quotient\+\_\+bit}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Output signal to set the current bit of the quotient. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__ctrl_af666d7fe3da90720a6cabb372670cd2c}{shift\+\_\+divisor}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Output signal to shift the divisor. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__ctrl_ac0d1f004386e009c0e5fe22ee4a4b12d}{restore\+\_\+sub}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Output signal to restore the subtraction. \end{DoxyCompactList}\item 
\mbox{\hyperlink{classdivisor__ctrl_ab47889dcbf123632d0995828c2da68f4}{write\+\_\+remainder}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em Output signal to write the remainder back. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
The \doxylink{classdivisor__ctrl}{divisor\+\_\+ctrl} entity represents a control unit for a division operation.

This entity defines the input and output ports necessary for controlling the division process. It includes ports for system signals, control inputs, and control outputs. 

\doxysubsection{Member Data Documentation}
\Hypertarget{classdivisor__ctrl_ac7d2714e799fc3b1af36d5ebbc3c3564}\label{classdivisor__ctrl_ac7d2714e799fc3b1af36d5ebbc3c3564} 
\index{divisor\_ctrl@{divisor\_ctrl}!clock@{clock}}
\index{clock@{clock}!divisor\_ctrl@{divisor\_ctrl}}
\doxysubsubsection{\texorpdfstring{clock}{clock}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__ctrl_ac7d2714e799fc3b1af36d5ebbc3c3564}{clock}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



System clock input. 

\Hypertarget{classdivisor__ctrl_a073693c43dd31e8f81c032743beb988a}\label{classdivisor__ctrl_a073693c43dd31e8f81c032743beb988a} 
\index{divisor\_ctrl@{divisor\_ctrl}!finished@{finished}}
\index{finished@{finished}!divisor\_ctrl@{divisor\_ctrl}}
\doxysubsubsection{\texorpdfstring{finished}{finished}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__ctrl_a073693c43dd31e8f81c032743beb988a}{finished}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Input signal indicating if the division process is finished. 

\Hypertarget{classdivisor__ctrl_ae4f03c286607f3181e16b9aa12d0c6d4}\label{classdivisor__ctrl_ae4f03c286607f3181e16b9aa12d0c6d4} 
\index{divisor\_ctrl@{divisor\_ctrl}!IEEE@{IEEE}}
\index{IEEE@{IEEE}!divisor\_ctrl@{divisor\_ctrl}}
\doxysubsubsection{\texorpdfstring{IEEE}{IEEE}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__ctrl_ae4f03c286607f3181e16b9aa12d0c6d4}{IEEE}}\hspace{0.3cm}{\ttfamily [Library]}}

\Hypertarget{classdivisor__ctrl_a37dbd137befab3e3968194c5efd942cb}\label{classdivisor__ctrl_a37dbd137befab3e3968194c5efd942cb} 
\index{divisor\_ctrl@{divisor\_ctrl}!load@{load}}
\index{load@{load}!divisor\_ctrl@{divisor\_ctrl}}
\doxysubsubsection{\texorpdfstring{load}{load}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__ctrl_a37dbd137befab3e3968194c5efd942cb}{load}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Output signal to load the data for division. 

\Hypertarget{classdivisor__ctrl_a9e03d68c88c070e9a8b8f516b01bc194}\label{classdivisor__ctrl_a9e03d68c88c070e9a8b8f516b01bc194} 
\index{divisor\_ctrl@{divisor\_ctrl}!neg\_remainder@{neg\_remainder}}
\index{neg\_remainder@{neg\_remainder}!divisor\_ctrl@{divisor\_ctrl}}
\doxysubsubsection{\texorpdfstring{neg\_remainder}{neg\_remainder}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__ctrl_a9e03d68c88c070e9a8b8f516b01bc194}{neg\+\_\+remainder}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Input signal indicating if the remainder is negative. 

\Hypertarget{classdivisor__ctrl_a2edc34402b573437d5f25fa90ba4013e}\label{classdivisor__ctrl_a2edc34402b573437d5f25fa90ba4013e} 
\index{divisor\_ctrl@{divisor\_ctrl}!numeric\_std@{numeric\_std}}
\index{numeric\_std@{numeric\_std}!divisor\_ctrl@{divisor\_ctrl}}
\doxysubsubsection{\texorpdfstring{numeric\_std}{numeric\_std}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__ctrl_a2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}}\hspace{0.3cm}{\ttfamily [use clause]}}

\Hypertarget{classdivisor__ctrl_a3ebc9855ae39cd9921a8b9fcddeb8e19}\label{classdivisor__ctrl_a3ebc9855ae39cd9921a8b9fcddeb8e19} 
\index{divisor\_ctrl@{divisor\_ctrl}!ready@{ready}}
\index{ready@{ready}!divisor\_ctrl@{divisor\_ctrl}}
\doxysubsubsection{\texorpdfstring{ready}{ready}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__ctrl_a3ebc9855ae39cd9921a8b9fcddeb8e19}{ready}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Output signal indicating if the controller is ready. 

\Hypertarget{classdivisor__ctrl_a108f6801ba4104063b9d5f9286194302}\label{classdivisor__ctrl_a108f6801ba4104063b9d5f9286194302} 
\index{divisor\_ctrl@{divisor\_ctrl}!reset@{reset}}
\index{reset@{reset}!divisor\_ctrl@{divisor\_ctrl}}
\doxysubsubsection{\texorpdfstring{reset}{reset}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__ctrl_a108f6801ba4104063b9d5f9286194302}{reset}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



System reset input. 

\Hypertarget{classdivisor__ctrl_ac0d1f004386e009c0e5fe22ee4a4b12d}\label{classdivisor__ctrl_ac0d1f004386e009c0e5fe22ee4a4b12d} 
\index{divisor\_ctrl@{divisor\_ctrl}!restore\_sub@{restore\_sub}}
\index{restore\_sub@{restore\_sub}!divisor\_ctrl@{divisor\_ctrl}}
\doxysubsubsection{\texorpdfstring{restore\_sub}{restore\_sub}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__ctrl_ac0d1f004386e009c0e5fe22ee4a4b12d}{restore\+\_\+sub}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Output signal to restore the subtraction. 

\Hypertarget{classdivisor__ctrl_abfabed2d48d26511d229408ac03becd0}\label{classdivisor__ctrl_abfabed2d48d26511d229408ac03becd0} 
\index{divisor\_ctrl@{divisor\_ctrl}!set\_quotient\_bit@{set\_quotient\_bit}}
\index{set\_quotient\_bit@{set\_quotient\_bit}!divisor\_ctrl@{divisor\_ctrl}}
\doxysubsubsection{\texorpdfstring{set\_quotient\_bit}{set\_quotient\_bit}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__ctrl_abfabed2d48d26511d229408ac03becd0}{set\+\_\+quotient\+\_\+bit}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Output signal to set the current bit of the quotient. 

\Hypertarget{classdivisor__ctrl_af666d7fe3da90720a6cabb372670cd2c}\label{classdivisor__ctrl_af666d7fe3da90720a6cabb372670cd2c} 
\index{divisor\_ctrl@{divisor\_ctrl}!shift\_divisor@{shift\_divisor}}
\index{shift\_divisor@{shift\_divisor}!divisor\_ctrl@{divisor\_ctrl}}
\doxysubsubsection{\texorpdfstring{shift\_divisor}{shift\_divisor}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__ctrl_af666d7fe3da90720a6cabb372670cd2c}{shift\+\_\+divisor}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Output signal to shift the divisor. 

\Hypertarget{classdivisor__ctrl_a4e4c667de088ee11010941047e22a0bf}\label{classdivisor__ctrl_a4e4c667de088ee11010941047e22a0bf} 
\index{divisor\_ctrl@{divisor\_ctrl}!shift\_quotient@{shift\_quotient}}
\index{shift\_quotient@{shift\_quotient}!divisor\_ctrl@{divisor\_ctrl}}
\doxysubsubsection{\texorpdfstring{shift\_quotient}{shift\_quotient}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__ctrl_a4e4c667de088ee11010941047e22a0bf}{shift\+\_\+quotient}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Output signal to shift the quotient. 

\Hypertarget{classdivisor__ctrl_acd03516902501cd1c7296a98e22c6fcb}\label{classdivisor__ctrl_acd03516902501cd1c7296a98e22c6fcb} 
\index{divisor\_ctrl@{divisor\_ctrl}!std\_logic\_1164@{std\_logic\_1164}}
\index{std\_logic\_1164@{std\_logic\_1164}!divisor\_ctrl@{divisor\_ctrl}}
\doxysubsubsection{\texorpdfstring{std\_logic\_1164}{std\_logic\_1164}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__ctrl_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}}\hspace{0.3cm}{\ttfamily [use clause]}}

\Hypertarget{classdivisor__ctrl_ab0d9464755fcd2cecd3faaf470fd5a7c}\label{classdivisor__ctrl_ab0d9464755fcd2cecd3faaf470fd5a7c} 
\index{divisor\_ctrl@{divisor\_ctrl}!valid@{valid}}
\index{valid@{valid}!divisor\_ctrl@{divisor\_ctrl}}
\doxysubsubsection{\texorpdfstring{valid}{valid}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__ctrl_ab0d9464755fcd2cecd3faaf470fd5a7c}{valid}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Input signal indicating if the current data is valid. 

\Hypertarget{classdivisor__ctrl_ab47889dcbf123632d0995828c2da68f4}\label{classdivisor__ctrl_ab47889dcbf123632d0995828c2da68f4} 
\index{divisor\_ctrl@{divisor\_ctrl}!write\_remainder@{write\_remainder}}
\index{write\_remainder@{write\_remainder}!divisor\_ctrl@{divisor\_ctrl}}
\doxysubsubsection{\texorpdfstring{write\_remainder}{write\_remainder}}
{\footnotesize\ttfamily \mbox{\hyperlink{classdivisor__ctrl_ab47889dcbf123632d0995828c2da68f4}{write\+\_\+remainder}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



Output signal to write the remainder back. 



The documentation for this design unit was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
components/arithmetic/\mbox{\hyperlink{divisor__ctrl_8vhdl}{divisor\+\_\+ctrl.\+vhdl}}\end{DoxyCompactItemize}
