;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; P0
P0__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
P0__0__MASK EQU 0x01
P0__0__PC EQU CYREG_PRT2_PC0
P0__0__PORT EQU 2
P0__0__SHIFT EQU 0
P0__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
P0__1__MASK EQU 0x02
P0__1__PC EQU CYREG_PRT2_PC1
P0__1__PORT EQU 2
P0__1__SHIFT EQU 1
P0__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
P0__2__MASK EQU 0x04
P0__2__PC EQU CYREG_PRT2_PC2
P0__2__PORT EQU 2
P0__2__SHIFT EQU 2
P0__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
P0__3__MASK EQU 0x08
P0__3__PC EQU CYREG_PRT2_PC3
P0__3__PORT EQU 2
P0__3__SHIFT EQU 3
P0__AG EQU CYREG_PRT2_AG
P0__AMUX EQU CYREG_PRT2_AMUX
P0__BIE EQU CYREG_PRT2_BIE
P0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
P0__BYP EQU CYREG_PRT2_BYP
P0__CTL EQU CYREG_PRT2_CTL
P0__DM0 EQU CYREG_PRT2_DM0
P0__DM1 EQU CYREG_PRT2_DM1
P0__DM2 EQU CYREG_PRT2_DM2
P0__DR EQU CYREG_PRT2_DR
P0__INP_DIS EQU CYREG_PRT2_INP_DIS
P0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
P0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
P0__LCD_EN EQU CYREG_PRT2_LCD_EN
P0__MASK EQU 0x0F
P0__PORT EQU 2
P0__PRT EQU CYREG_PRT2_PRT
P0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
P0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
P0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
P0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
P0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
P0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
P0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
P0__PS EQU CYREG_PRT2_PS
P0__SHIFT EQU 0
P0__SLW EQU CYREG_PRT2_SLW

; Key
Key__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Key__0__MASK EQU 0x01
Key__0__PC EQU CYREG_PRT0_PC0
Key__0__PORT EQU 0
Key__0__SHIFT EQU 0
Key__1__INTTYPE EQU CYREG_PICU0_INTTYPE1
Key__1__MASK EQU 0x02
Key__1__PC EQU CYREG_PRT0_PC1
Key__1__PORT EQU 0
Key__1__SHIFT EQU 1
Key__2__INTTYPE EQU CYREG_PICU0_INTTYPE2
Key__2__MASK EQU 0x04
Key__2__PC EQU CYREG_PRT0_PC2
Key__2__PORT EQU 0
Key__2__SHIFT EQU 2
Key__3__INTTYPE EQU CYREG_PICU0_INTTYPE3
Key__3__MASK EQU 0x08
Key__3__PC EQU CYREG_PRT0_PC3
Key__3__PORT EQU 0
Key__3__SHIFT EQU 3
Key__AG EQU CYREG_PRT0_AG
Key__AMUX EQU CYREG_PRT0_AMUX
Key__BIE EQU CYREG_PRT0_BIE
Key__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Key__BYP EQU CYREG_PRT0_BYP
Key__CTL EQU CYREG_PRT0_CTL
Key__DM0 EQU CYREG_PRT0_DM0
Key__DM1 EQU CYREG_PRT0_DM1
Key__DM2 EQU CYREG_PRT0_DM2
Key__DR EQU CYREG_PRT0_DR
Key__INP_DIS EQU CYREG_PRT0_INP_DIS
Key__INTSTAT EQU CYREG_PICU0_INTSTAT
Key__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Key__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Key__LCD_EN EQU CYREG_PRT0_LCD_EN
Key__MASK EQU 0x0F
Key__PORT EQU 0
Key__PRT EQU CYREG_PRT0_PRT
Key__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Key__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Key__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Key__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Key__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Key__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Key__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Key__PS EQU CYREG_PRT0_PS
Key__SHIFT EQU 0
Key__SLW EQU CYREG_PRT0_SLW
Key__SNAP EQU CYREG_PICU0_SNAP

; LCD
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT12_PC0
LCD_LCDPort__0__PORT EQU 12
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU12_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT12_PC1
LCD_LCDPort__1__PORT EQU 12
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU12_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT12_PC2
LCD_LCDPort__2__PORT EQU 12
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU12_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT12_PC3
LCD_LCDPort__3__PORT EQU 12
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU12_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT12_PC4
LCD_LCDPort__4__PORT EQU 12
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU12_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT12_PC5
LCD_LCDPort__5__PORT EQU 12
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU12_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT12_PC6
LCD_LCDPort__6__PORT EQU 12
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT12_AG
LCD_LCDPort__BIE EQU CYREG_PRT12_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT12_BYP
LCD_LCDPort__DM0 EQU CYREG_PRT12_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT12_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT12_DM2
LCD_LCDPort__DR EQU CYREG_PRT12_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT12_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 12
LCD_LCDPort__PRT EQU CYREG_PRT12_PRT
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT12_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LCD_LCDPort__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LCD_LCDPort__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LCD_LCDPort__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LCD_LCDPort__SLW EQU CYREG_PRT12_SLW

; PINT
PINT__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
PINT__0__MASK EQU 0x10
PINT__0__PC EQU CYREG_PRT3_PC4
PINT__0__PORT EQU 3
PINT__0__SHIFT EQU 4
PINT__AG EQU CYREG_PRT3_AG
PINT__AMUX EQU CYREG_PRT3_AMUX
PINT__BIE EQU CYREG_PRT3_BIE
PINT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PINT__BYP EQU CYREG_PRT3_BYP
PINT__CTL EQU CYREG_PRT3_CTL
PINT__DM0 EQU CYREG_PRT3_DM0
PINT__DM1 EQU CYREG_PRT3_DM1
PINT__DM2 EQU CYREG_PRT3_DM2
PINT__DR EQU CYREG_PRT3_DR
PINT__INP_DIS EQU CYREG_PRT3_INP_DIS
PINT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
PINT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PINT__LCD_EN EQU CYREG_PRT3_LCD_EN
PINT__MASK EQU 0x10
PINT__PORT EQU 3
PINT__PRT EQU CYREG_PRT3_PRT
PINT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PINT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PINT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PINT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PINT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PINT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PINT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PINT__PS EQU CYREG_PRT3_PS
PINT__SHIFT EQU 4
PINT__SLW EQU CYREG_PRT3_SLW

; POUT
POUT__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
POUT__0__MASK EQU 0x08
POUT__0__PC EQU CYREG_PRT3_PC3
POUT__0__PORT EQU 3
POUT__0__SHIFT EQU 3
POUT__AG EQU CYREG_PRT3_AG
POUT__AMUX EQU CYREG_PRT3_AMUX
POUT__BIE EQU CYREG_PRT3_BIE
POUT__BIT_MASK EQU CYREG_PRT3_BIT_MASK
POUT__BYP EQU CYREG_PRT3_BYP
POUT__CTL EQU CYREG_PRT3_CTL
POUT__DM0 EQU CYREG_PRT3_DM0
POUT__DM1 EQU CYREG_PRT3_DM1
POUT__DM2 EQU CYREG_PRT3_DM2
POUT__DR EQU CYREG_PRT3_DR
POUT__INP_DIS EQU CYREG_PRT3_INP_DIS
POUT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
POUT__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
POUT__LCD_EN EQU CYREG_PRT3_LCD_EN
POUT__MASK EQU 0x08
POUT__PORT EQU 3
POUT__PRT EQU CYREG_PRT3_PRT
POUT__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
POUT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
POUT__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
POUT__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
POUT__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
POUT__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
POUT__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
POUT__PS EQU CYREG_PRT3_PS
POUT__SHIFT EQU 3
POUT__SLW EQU CYREG_PRT3_SLW

; Llenar
Llenar__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
Llenar__0__MASK EQU 0x10
Llenar__0__PC EQU CYREG_PRT2_PC4
Llenar__0__PORT EQU 2
Llenar__0__SHIFT EQU 4
Llenar__AG EQU CYREG_PRT2_AG
Llenar__AMUX EQU CYREG_PRT2_AMUX
Llenar__BIE EQU CYREG_PRT2_BIE
Llenar__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Llenar__BYP EQU CYREG_PRT2_BYP
Llenar__CTL EQU CYREG_PRT2_CTL
Llenar__DM0 EQU CYREG_PRT2_DM0
Llenar__DM1 EQU CYREG_PRT2_DM1
Llenar__DM2 EQU CYREG_PRT2_DM2
Llenar__DR EQU CYREG_PRT2_DR
Llenar__INP_DIS EQU CYREG_PRT2_INP_DIS
Llenar__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Llenar__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Llenar__LCD_EN EQU CYREG_PRT2_LCD_EN
Llenar__MASK EQU 0x10
Llenar__PORT EQU 2
Llenar__PRT EQU CYREG_PRT2_PRT
Llenar__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Llenar__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Llenar__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Llenar__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Llenar__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Llenar__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Llenar__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Llenar__PS EQU CYREG_PRT2_PS
Llenar__SHIFT EQU 4
Llenar__SLW EQU CYREG_PRT2_SLW

; Timer2
Timer2_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer2_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer2_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer2_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer2_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer2_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer2_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer2_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer2_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer2_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer2_TimerHW__PM_ACT_MSK EQU 0x01
Timer2_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer2_TimerHW__PM_STBY_MSK EQU 0x01
Timer2_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer2_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer2_TimerHW__SR0 EQU CYREG_TMR0_SR0

; Vaciar
Vaciar__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Vaciar__0__MASK EQU 0x01
Vaciar__0__PC EQU CYREG_PRT3_PC0
Vaciar__0__PORT EQU 3
Vaciar__0__SHIFT EQU 0
Vaciar__AG EQU CYREG_PRT3_AG
Vaciar__AMUX EQU CYREG_PRT3_AMUX
Vaciar__BIE EQU CYREG_PRT3_BIE
Vaciar__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Vaciar__BYP EQU CYREG_PRT3_BYP
Vaciar__CTL EQU CYREG_PRT3_CTL
Vaciar__DM0 EQU CYREG_PRT3_DM0
Vaciar__DM1 EQU CYREG_PRT3_DM1
Vaciar__DM2 EQU CYREG_PRT3_DM2
Vaciar__DR EQU CYREG_PRT3_DR
Vaciar__INP_DIS EQU CYREG_PRT3_INP_DIS
Vaciar__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Vaciar__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Vaciar__LCD_EN EQU CYREG_PRT3_LCD_EN
Vaciar__MASK EQU 0x01
Vaciar__PORT EQU 3
Vaciar__PRT EQU CYREG_PRT3_PRT
Vaciar__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Vaciar__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Vaciar__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Vaciar__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Vaciar__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Vaciar__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Vaciar__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Vaciar__PS EQU CYREG_PRT3_PS
Vaciar__SHIFT EQU 0
Vaciar__SLW EQU CYREG_PRT3_SLW

; IRS_key
IRS_key__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
IRS_key__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
IRS_key__INTC_MASK EQU 0x10
IRS_key__INTC_NUMBER EQU 4
IRS_key__INTC_PRIOR_NUM EQU 7
IRS_key__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
IRS_key__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
IRS_key__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ISR_T_1
ISR_T_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_T_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_T_1__INTC_MASK EQU 0x01
ISR_T_1__INTC_NUMBER EQU 0
ISR_T_1__INTC_PRIOR_NUM EQU 7
ISR_T_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ISR_T_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_T_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ISR_T_2
ISR_T_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_T_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_T_2__INTC_MASK EQU 0x02
ISR_T_2__INTC_NUMBER EQU 1
ISR_T_2__INTC_PRIOR_NUM EQU 7
ISR_T_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ISR_T_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_T_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; timer_clock
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x01
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x02
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x02

; timerclock2
timerclock2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
timerclock2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
timerclock2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
timerclock2__CFG2_SRC_SEL_MASK EQU 0x07
timerclock2__INDEX EQU 0x00
timerclock2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timerclock2__PM_ACT_MSK EQU 0x01
timerclock2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timerclock2__PM_STBY_MSK EQU 0x01

; Timer_TimerHW
Timer_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
Timer_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
Timer_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
Timer_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
Timer_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Timer_TimerHW__PER0 EQU CYREG_TMR1_PER0
Timer_TimerHW__PER1 EQU CYREG_TMR1_PER1
Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_TimerHW__PM_ACT_MSK EQU 0x02
Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_TimerHW__PM_STBY_MSK EQU 0x02
Timer_TimerHW__RT0 EQU CYREG_TMR1_RT0
Timer_TimerHW__RT1 EQU CYREG_TMR1_RT1
Timer_TimerHW__SR0 EQU CYREG_TMR1_SR0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
