Timing Analyzer report for toolflow
Wed Dec  8 15:24:20 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'iCLK'
 14. Slow 1200mV 85C Model Hold: 'iCLK'
 15. Slow 1200mV 85C Model Recovery: 'iCLK'
 16. Slow 1200mV 85C Model Removal: 'iCLK'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'iCLK'
 25. Slow 1200mV 0C Model Hold: 'iCLK'
 26. Slow 1200mV 0C Model Recovery: 'iCLK'
 27. Slow 1200mV 0C Model Removal: 'iCLK'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'iCLK'
 35. Fast 1200mV 0C Model Hold: 'iCLK'
 36. Fast 1200mV 0C Model Recovery: 'iCLK'
 37. Fast 1200mV 0C Model Removal: 'iCLK'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; toolflow                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.87        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  65.0%      ;
;     Processor 3            ;  62.6%      ;
;     Processor 4            ;  59.7%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; toolflow.sdc  ; OK     ; Wed Dec  8 15:24:14 2021 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; iCLK       ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 52.78 MHz ; 52.78 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; iCLK  ; 1.052 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 0.342 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; iCLK  ; 17.685 ; 0.000                 ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 1.729 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; iCLK  ; 9.603 ; 0.000                             ;
+-------+-------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'iCLK'                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.052 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.099     ; 18.847     ;
; 1.350 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 18.551     ;
; 1.532 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.105     ; 18.361     ;
; 1.658 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.099     ; 18.241     ;
; 1.716 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[34]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.093     ; 18.189     ;
; 1.724 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 18.185     ;
; 1.740 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 18.174     ;
; 1.756 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[0]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.098     ; 18.144     ;
; 1.826 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.100     ; 18.072     ;
; 1.830 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.103     ; 18.065     ;
; 1.950 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 17.965     ;
; 1.956 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 17.945     ;
; 2.014 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[34]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.091     ; 17.893     ;
; 2.022 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 17.889     ;
; 2.054 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[0]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 17.848     ;
; 2.075 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 17.826     ;
; 2.110 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[1]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.106     ; 17.782     ;
; 2.124 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.098     ; 17.776     ;
; 2.127 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[27]                             ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 17.429     ;
; 2.220 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.090     ; 17.688     ;
; 2.222 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[130]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.093     ; 17.683     ;
; 2.262 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[25]                             ; iCLK         ; iCLK        ; 20.000       ; -0.438     ; 17.298     ;
; 2.318 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[35]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.093     ; 17.587     ;
; 2.346 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 17.568     ;
; 2.404 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[34]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 17.516     ;
; 2.408 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[1]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.104     ; 17.486     ;
; 2.412 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 17.512     ;
; 2.430 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 17.479     ;
; 2.444 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[0]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 17.471     ;
; 2.495 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[129]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.100     ; 17.403     ;
; 2.514 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 17.399     ;
; 2.520 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[130]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.091     ; 17.387     ;
; 2.555 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.103     ; 17.340     ;
; 2.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 17.359     ;
; 2.614 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[34]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 17.307     ;
; 2.616 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[35]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.091     ; 17.291     ;
; 2.618 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; PCReg:g_PC|s_Q[27]                             ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 16.936     ;
; 2.622 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 17.303     ;
; 2.654 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[0]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 17.262     ;
; 2.655 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.093     ; 17.250     ;
; 2.681 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 17.220     ;
; 2.709 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[10]                             ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 16.847     ;
; 2.712 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[8]                              ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 16.844     ;
; 2.724 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 17.190     ;
; 2.737 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 17.185     ;
; 2.739 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[34]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.091     ; 17.168     ;
; 2.747 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 17.164     ;
; 2.765 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; PCReg:g_PC|s_Q[25]                             ; iCLK         ; iCLK        ; 20.000       ; -0.440     ; 16.793     ;
; 2.776 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[23]                             ; iCLK         ; iCLK        ; 20.000       ; -0.448     ; 16.774     ;
; 2.779 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[0]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 17.123     ;
; 2.783 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[131]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.093     ; 17.122     ;
; 2.793 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[129]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.098     ; 17.107     ;
; 2.798 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[1]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.091     ; 17.109     ;
; 2.849 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.098     ; 17.051     ;
; 2.874 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[29]                             ; iCLK         ; iCLK        ; 20.000       ; -0.448     ; 16.676     ;
; 2.895 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[13]                             ; iCLK         ; iCLK        ; 20.000       ; -0.438     ; 16.665     ;
; 2.902 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[23] ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 17.018     ;
; 2.910 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[130]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 17.010     ;
; 2.941 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[16]                             ; iCLK         ; iCLK        ; 20.000       ; -0.449     ; 16.608     ;
; 3.006 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[35]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 16.914     ;
; 3.008 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[1]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.090     ; 16.900     ;
; 3.021 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[18]                             ; iCLK         ; iCLK        ; 20.000       ; -0.451     ; 16.526     ;
; 3.031 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[12]                             ; iCLK         ; iCLK        ; 20.000       ; -0.451     ; 16.516     ;
; 3.048 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[11]                             ; iCLK         ; iCLK        ; 20.000       ; -0.438     ; 16.512     ;
; 3.081 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[131]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.091     ; 16.826     ;
; 3.104 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[3]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.093     ; 16.801     ;
; 3.120 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[130]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 16.801     ;
; 3.129 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[6]                              ; iCLK         ; iCLK        ; 20.000       ; -0.455     ; 16.414     ;
; 3.133 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[1]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.104     ; 16.761     ;
; 3.135 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.099     ; 16.764     ;
; 3.157 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[4]                              ; iCLK         ; iCLK        ; 20.000       ; -0.454     ; 16.387     ;
; 3.159 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[25] ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 16.763     ;
; 3.167 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[14]                             ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 16.388     ;
; 3.183 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[129]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 16.730     ;
; 3.201 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[20]                             ; iCLK         ; iCLK        ; 20.000       ; -0.451     ; 16.346     ;
; 3.212 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; PCReg:g_PC|s_Q[10]                             ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 16.342     ;
; 3.215 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; PCReg:g_PC|s_Q[8]                              ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 16.339     ;
; 3.216 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[35]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 16.705     ;
; 3.217 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 16.699     ;
; 3.243 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[134]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.104     ; 16.651     ;
; 3.245 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[130]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.091     ; 16.662     ;
; 3.261 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.093     ; 16.644     ;
; 3.267 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; PCReg:g_PC|s_Q[23]                             ; iCLK         ; iCLK        ; 20.000       ; -0.450     ; 16.281     ;
; 3.319 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[34]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 16.592     ;
; 3.327 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 16.588     ;
; 3.334 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[38]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.104     ; 16.560     ;
; 3.341 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[35]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.091     ; 16.566     ;
; 3.343 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 16.579     ;
; 3.359 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[0]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 16.547     ;
; 3.365 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; PCReg:g_PC|s_Q[29]                             ; iCLK         ; iCLK        ; 20.000       ; -0.450     ; 16.183     ;
; 3.382 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[23] ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 16.532     ;
; 3.391 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[36]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.099     ; 16.508     ;
; 3.393 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[129]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 16.521     ;
; 3.398 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; PCReg:g_PC|s_Q[13]                             ; iCLK         ; iCLK        ; 20.000       ; -0.440     ; 16.160     ;
; 3.401 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[34]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 16.527     ;
; 3.402 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[3]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.091     ; 16.505     ;
; 3.409 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 16.523     ;
; 3.429 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 16.475     ;
; 3.432 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; PCReg:g_PC|s_Q[16]                             ; iCLK         ; iCLK        ; 20.000       ; -0.451     ; 16.115     ;
; 3.441 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[0]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 16.482     ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.342 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[71]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.453      ; 1.017      ;
; 0.363 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[82]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.453      ; 1.038      ;
; 0.364 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[0]                         ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.448      ; 1.034      ;
; 0.368 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[89]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.438      ; 1.028      ;
; 0.369 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[63]                                                                                  ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.439      ; 1.030      ;
; 0.383 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[5]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.434      ; 1.039      ;
; 0.390 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[60]                                                                                  ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.439      ; 1.051      ;
; 0.396 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[2]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.451      ; 1.069      ;
; 0.397 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[5]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.430      ; 1.049      ;
; 0.397 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[6]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.435      ; 1.054      ;
; 0.401 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[61]                                                                                  ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.439      ; 1.062      ;
; 0.404 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.669      ;
; 0.406 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[5]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.435      ; 1.063      ;
; 0.409 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.674      ;
; 0.417 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[6]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.430      ; 1.069      ;
; 0.420 ; PCReg:g_PC|s_Q[23]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[55]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.686      ;
; 0.427 ; PCReg:g_PC|s_Q[30]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[62]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.693      ;
; 0.427 ; PCReg:g_PC|s_Q[30]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[63]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.693      ;
; 0.427 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[62]                                                                                  ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.439      ; 1.088      ;
; 0.427 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[32]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[96]                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; PCReg:g_PC|s_Q[16]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[48]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.694      ;
; 0.429 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[148]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[105]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[145]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[102]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; PCReg:g_PC|s_Q[16]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; PCReg:g_PC|s_Q[0]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[144]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[101]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; PCReg:g_PC|s_Q[25]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[147]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[104]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; PCReg:g_PC|s_Q[22]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[54]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[34]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[98]                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[46]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[110]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.698      ;
; 0.434 ; PCReg:g_PC|s_Q[12]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[44]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.699      ;
; 0.435 ; PCReg:g_PC|s_Q[12]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.700      ;
; 0.436 ; PCReg:g_PC|s_Q[25]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.702      ;
; 0.437 ; PCReg:g_PC|s_Q[12]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[45]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.702      ;
; 0.437 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[62]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[94]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.703      ;
; 0.438 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[49]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[81]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.704      ;
; 0.441 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[136]                                                                              ; RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:31:dffgI|s_Q[15]                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.707      ;
; 0.443 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[36]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[68]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.709      ;
; 0.444 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[60]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[92]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.710      ;
; 0.444 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[54]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[86]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.710      ;
; 0.444 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[40]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[72]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.711      ;
; 0.444 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[129]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[33]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.710      ;
; 0.445 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[43]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[75]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.711      ;
; 0.445 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[59]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[91]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.711      ;
; 0.445 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[41]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[73]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.711      ;
; 0.445 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[47]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[79]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.711      ;
; 0.447 ; PCReg:g_PC|s_Q[8]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.713      ;
; 0.448 ; PCReg:g_PC|s_Q[10]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[43]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.714      ;
; 0.448 ; PCReg:g_PC|s_Q[10]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[42]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.714      ;
; 0.453 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32]                                                                                  ; PCReg:g_PC|s_Q[0]                                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.719      ;
; 0.454 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[63]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[95]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.719      ;
; 0.456 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[6]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.432      ; 1.110      ;
; 0.459 ; PCReg:g_PC|s_Q[15]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[47]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.725      ;
; 0.459 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[1]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.724      ;
; 0.553 ; PCReg:g_PC|s_Q[17]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.819      ;
; 0.579 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33]                                                                                  ; PCReg:g_PC|s_Q[1]                                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.845      ;
; 0.583 ; PCReg:g_PC|s_Q[4]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.849      ;
; 0.583 ; PCReg:g_PC|s_Q[2]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[34]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.848      ;
; 0.591 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[79]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.437      ; 1.250      ;
; 0.591 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[80]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.437      ; 1.250      ;
; 0.599 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[102]                                                                             ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[129]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.866      ;
; 0.600 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[16]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[16]                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[39]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[103]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[35]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[99]                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[47]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[111]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[15]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[15]                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[42]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[106]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[98]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[136]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[19]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[19]                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[57]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[89]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[105]                                                                             ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[132]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[101]                                                                             ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[128]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.868      ;
; 0.602 ; PCReg:g_PC|s_Q[1]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[41]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[105]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.868      ;
; 0.603 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[12]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[12]                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.869      ;
; 0.606 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[136]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[40]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.873      ;
; 0.607 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[48]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[80]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.873      ;
; 0.608 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[132]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[36]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.874      ;
; 0.611 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[40]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[104]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.878      ;
; 0.615 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[95]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.465      ; 1.302      ;
; 0.615 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[42]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[74]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.881      ;
; 0.615 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[46]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[78]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.881      ;
; 0.618 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[11]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.433      ; 1.273      ;
; 0.619 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40]                                                                                  ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.434      ; 1.275      ;
; 0.624 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[45]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[77]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.890      ;
; 0.628 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[11]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.434      ; 1.284      ;
; 0.630 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[38]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[70]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.896      ;
; 0.632 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[67]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.301      ;
; 0.632 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[140]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[44]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.898      ;
; 0.635 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[94]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.299      ;
; 0.637 ; PCReg:g_PC|s_Q[31]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[63]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.903      ;
; 0.647 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[81]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.443      ; 1.312      ;
; 0.648 ; PCReg:g_PC|s_Q[2]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.913      ;
; 0.650 ; PCReg:g_PC|s_Q[2]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[35]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.915      ;
; 0.653 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[88]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.437      ; 1.312      ;
; 0.655 ; PCReg:g_PC|s_Q[22]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[55]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.921      ;
; 0.659 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[92]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.442      ; 1.323      ;
; 0.660 ; PCReg:g_PC|s_Q[28]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[61]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.926      ;
; 0.662 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32]                                                                                  ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.437      ; 1.321      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
; 17.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; 0.262      ; 2.499      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
; 1.729 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; 0.415      ; 2.330      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 30.907 ns




+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 57.55 MHz ; 57.55 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 2.624 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.340 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 17.887 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 1.556 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.566 ; 0.000                            ;
+-------+-------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.624 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.093     ; 17.282     ;
; 2.893 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.090     ; 17.016     ;
; 3.055 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.098     ; 16.846     ;
; 3.174 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[34]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 16.739     ;
; 3.182 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 16.735     ;
; 3.218 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.093     ; 16.688     ;
; 3.234 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 16.671     ;
; 3.248 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[0]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 16.659     ;
; 3.282 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 16.642     ;
; 3.324 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 16.580     ;
; 3.443 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[34]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 16.473     ;
; 3.451 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 16.469     ;
; 3.485 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 16.438     ;
; 3.487 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.090     ; 16.422     ;
; 3.503 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.091     ; 16.405     ;
; 3.517 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[0]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 16.393     ;
; 3.534 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[1]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.100     ; 16.365     ;
; 3.552 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.090     ; 16.357     ;
; 3.607 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[27]                             ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 15.997     ;
; 3.660 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[130]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 16.253     ;
; 3.688 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[25]                             ; iCLK         ; iCLK        ; 20.000       ; -0.391     ; 15.920     ;
; 3.713 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 16.206     ;
; 3.753 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[35]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 16.160     ;
; 3.803 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[1]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 16.099     ;
; 3.832 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[34]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 16.099     ;
; 3.840 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 16.095     ;
; 3.876 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 16.048     ;
; 3.881 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[129]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 16.024     ;
; 3.892 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 16.031     ;
; 3.906 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[0]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 16.019     ;
; 3.916 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 16.002     ;
; 3.929 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[130]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 15.987     ;
; 3.981 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; PCReg:g_PC|s_Q[27]                             ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 15.620     ;
; 3.983 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.095     ; 15.921     ;
; 4.022 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[35]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 15.894     ;
; 4.035 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[34]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 15.895     ;
; 4.043 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.065     ; 15.891     ;
; 4.062 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; PCReg:g_PC|s_Q[25]                             ; iCLK         ; iCLK        ; 20.000       ; -0.394     ; 15.543     ;
; 4.079 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 15.844     ;
; 4.095 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[10]                             ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 15.509     ;
; 4.095 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 15.827     ;
; 4.098 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[8]                              ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 15.506     ;
; 4.102 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 15.810     ;
; 4.102 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[34]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 15.814     ;
; 4.109 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[0]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 15.815     ;
; 4.110 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 15.810     ;
; 4.146 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.090     ; 15.763     ;
; 4.150 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[129]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.091     ; 15.758     ;
; 4.162 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.091     ; 15.746     ;
; 4.171 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[131]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 15.742     ;
; 4.173 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[23]                             ; iCLK         ; iCLK        ; 20.000       ; -0.401     ; 15.425     ;
; 4.176 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[0]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 15.734     ;
; 4.192 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[1]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.082     ; 15.725     ;
; 4.219 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 15.710     ;
; 4.271 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[29]                             ; iCLK         ; iCLK        ; 20.000       ; -0.400     ; 15.328     ;
; 4.274 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[23] ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 15.655     ;
; 4.275 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[13]                             ; iCLK         ; iCLK        ; 20.000       ; -0.390     ; 15.334     ;
; 4.310 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[16]                             ; iCLK         ; iCLK        ; 20.000       ; -0.402     ; 15.287     ;
; 4.318 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[130]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 15.613     ;
; 4.395 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[1]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 15.521     ;
; 4.398 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[11]                             ; iCLK         ; iCLK        ; 20.000       ; -0.390     ; 15.211     ;
; 4.404 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[18]                             ; iCLK         ; iCLK        ; 20.000       ; -0.404     ; 15.191     ;
; 4.411 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[35]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 15.520     ;
; 4.435 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[12]                             ; iCLK         ; iCLK        ; 20.000       ; -0.405     ; 15.159     ;
; 4.440 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[131]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 15.476     ;
; 4.462 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[1]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 15.440     ;
; 4.464 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[3]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 15.449     ;
; 4.469 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; PCReg:g_PC|s_Q[10]                             ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 15.132     ;
; 4.472 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; PCReg:g_PC|s_Q[8]                              ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 15.129     ;
; 4.478 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[6]                              ; iCLK         ; iCLK        ; 20.000       ; -0.409     ; 15.112     ;
; 4.479 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[134]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 15.423     ;
; 4.521 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[130]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 15.409     ;
; 4.526 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[4]                              ; iCLK         ; iCLK        ; 20.000       ; -0.408     ; 15.065     ;
; 4.533 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[14]                             ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 15.071     ;
; 4.533 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 15.374     ;
; 4.539 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[129]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 15.384     ;
; 4.547 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; PCReg:g_PC|s_Q[23]                             ; iCLK         ; iCLK        ; 20.000       ; -0.404     ; 15.048     ;
; 4.587 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[25] ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 15.344     ;
; 4.588 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[130]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 15.328     ;
; 4.596 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[20]                             ; iCLK         ; iCLK        ; 20.000       ; -0.404     ; 14.999     ;
; 4.601 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[38]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 15.301     ;
; 4.614 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[35]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 15.316     ;
; 4.645 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; PCReg:g_PC|s_Q[29]                             ; iCLK         ; iCLK        ; 20.000       ; -0.403     ; 14.951     ;
; 4.649 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; PCReg:g_PC|s_Q[13]                             ; iCLK         ; iCLK        ; 20.000       ; -0.393     ; 14.957     ;
; 4.650 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 15.274     ;
; 4.652 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[34]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 15.267     ;
; 4.660 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 15.263     ;
; 4.681 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[35]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 15.235     ;
; 4.684 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; PCReg:g_PC|s_Q[16]                             ; iCLK         ; iCLK        ; 20.000       ; -0.405     ; 14.910     ;
; 4.696 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 15.216     ;
; 4.705 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[23] ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 15.219     ;
; 4.712 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 15.199     ;
; 4.721 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[36]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 15.184     ;
; 4.726 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[0]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 15.187     ;
; 4.733 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[3]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.083     ; 15.183     ;
; 4.742 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[129]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 15.180     ;
; 4.748 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[134]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 15.157     ;
; 4.769 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[34]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; -0.063     ; 15.167     ;
; 4.772 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; PCReg:g_PC|s_Q[11]                             ; iCLK         ; iCLK        ; 20.000       ; -0.393     ; 14.834     ;
; 4.777 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 15.163     ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.340 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[71]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.406      ; 0.947      ;
; 0.355 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.597      ;
; 0.364 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[0]                         ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.401      ; 0.966      ;
; 0.364 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[82]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.406      ; 0.971      ;
; 0.366 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.608      ;
; 0.370 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[63]                                                                                  ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.390      ; 0.961      ;
; 0.378 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[89]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.389      ; 0.968      ;
; 0.380 ; PCReg:g_PC|s_Q[23]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[55]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.622      ;
; 0.386 ; PCReg:g_PC|s_Q[30]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[63]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.628      ;
; 0.387 ; PCReg:g_PC|s_Q[16]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[48]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.629      ;
; 0.387 ; PCReg:g_PC|s_Q[30]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[62]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.629      ;
; 0.388 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[5]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.387      ; 0.976      ;
; 0.389 ; PCReg:g_PC|s_Q[25]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.632      ;
; 0.390 ; PCReg:g_PC|s_Q[16]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.632      ;
; 0.390 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[5]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.385      ; 0.976      ;
; 0.391 ; PCReg:g_PC|s_Q[22]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[54]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.633      ;
; 0.392 ; PCReg:g_PC|s_Q[12]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[44]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.635      ;
; 0.392 ; PCReg:g_PC|s_Q[12]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.635      ;
; 0.393 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[2]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 0.999      ;
; 0.393 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[6]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 0.982      ;
; 0.394 ; PCReg:g_PC|s_Q[12]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[45]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.637      ;
; 0.394 ; PCReg:g_PC|s_Q[25]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.637      ;
; 0.395 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[148]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[105]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[60]                                                                                  ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.390      ; 0.987      ;
; 0.396 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[32]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[96]                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.638      ;
; 0.396 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[144]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[101]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[145]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[102]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[147]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[104]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; PCReg:g_PC|s_Q[0]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[46]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[110]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[136]                                                                              ; RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:31:dffgI|s_Q[15]                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[34]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[98]                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.641      ;
; 0.401 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[5]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 0.990      ;
; 0.404 ; PCReg:g_PC|s_Q[8]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.647      ;
; 0.404 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[62]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[94]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.646      ;
; 0.405 ; PCReg:g_PC|s_Q[10]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[43]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.648      ;
; 0.405 ; PCReg:g_PC|s_Q[10]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[42]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.648      ;
; 0.405 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[49]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[81]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.647      ;
; 0.406 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[61]                                                                                  ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.390      ; 0.997      ;
; 0.408 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[6]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.385      ; 0.994      ;
; 0.408 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[36]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[68]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.651      ;
; 0.409 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[43]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[75]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.652      ;
; 0.409 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[41]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[73]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.652      ;
; 0.409 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[129]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[33]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.651      ;
; 0.410 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[59]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[91]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.652      ;
; 0.410 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[54]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[86]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.652      ;
; 0.411 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[60]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[92]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.653      ;
; 0.411 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[47]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[79]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.653      ;
; 0.412 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[40]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[72]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.655      ;
; 0.416 ; PCReg:g_PC|s_Q[15]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[47]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.658      ;
; 0.416 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[1]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.658      ;
; 0.418 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32]                                                                                  ; PCReg:g_PC|s_Q[0]                                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.660      ;
; 0.419 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[63]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[95]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.661      ;
; 0.431 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[62]                                                                                  ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.390      ; 1.022      ;
; 0.449 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[6]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.386      ; 1.036      ;
; 0.501 ; PCReg:g_PC|s_Q[17]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.743      ;
; 0.528 ; PCReg:g_PC|s_Q[2]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[34]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.770      ;
; 0.529 ; PCReg:g_PC|s_Q[4]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.771      ;
; 0.532 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33]                                                                                  ; PCReg:g_PC|s_Q[1]                                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.774      ;
; 0.547 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[102]                                                                             ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[129]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.791      ;
; 0.548 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[39]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[103]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[47]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[111]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[15]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[15]                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.790      ;
; 0.548 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[42]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[106]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.790      ;
; 0.549 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[35]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[99]                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[98]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[136]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[105]                                                                             ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[132]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.793      ;
; 0.549 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[101]                                                                             ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[128]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.793      ;
; 0.550 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[16]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[16]                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[19]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[19]                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[41]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[105]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.793      ;
; 0.551 ; PCReg:g_PC|s_Q[1]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.793      ;
; 0.551 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[12]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[12]                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.793      ;
; 0.554 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[136]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[40]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.797      ;
; 0.555 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[48]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[80]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.797      ;
; 0.555 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[132]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[36]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.798      ;
; 0.557 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[79]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 1.146      ;
; 0.559 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[57]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[89]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.802      ;
; 0.561 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[40]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[104]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.805      ;
; 0.562 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[46]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[78]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.804      ;
; 0.564 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[80]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 1.153      ;
; 0.569 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[45]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[77]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.812      ;
; 0.570 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[42]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[74]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.813      ;
; 0.573 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[95]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.417      ; 1.191      ;
; 0.576 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[38]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[70]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.818      ;
; 0.577 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[140]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[44]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.819      ;
; 0.584 ; PCReg:g_PC|s_Q[31]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[63]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.826      ;
; 0.590 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40]                                                                                  ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.386      ; 1.177      ;
; 0.594 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[11]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.384      ; 1.179      ;
; 0.599 ; PCReg:g_PC|s_Q[22]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[55]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.841      ;
; 0.600 ; PCReg:g_PC|s_Q[2]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.841      ;
; 0.603 ; PCReg:g_PC|s_Q[2]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[35]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.844      ;
; 0.605 ; PCReg:g_PC|s_Q[28]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[61]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.847      ;
; 0.609 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.850      ;
; 0.611 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[11]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.385      ; 1.197      ;
; 0.612 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[67]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 1.213      ;
; 0.615 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32]                                                                                  ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 1.204      ;
; 0.615 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[88]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.387      ; 1.203      ;
; 0.617 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[94]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.394      ; 1.212      ;
; 0.621 ; PCReg:g_PC|s_Q[15]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.863      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
; 17.887 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; 0.230      ; 2.274      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
; 1.556 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; 0.373      ; 2.097      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 31.627 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; iCLK  ; 10.654 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.134 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 18.847 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 0.825 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.372 ; 0.000                            ;
+-------+-------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.654 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.063     ; 9.270      ;
; 10.819 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 9.109      ;
; 10.899 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 9.020      ;
; 10.902 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.063     ; 9.022      ;
; 10.990 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.052     ; 8.945      ;
; 11.001 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[34]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.057     ; 8.929      ;
; 11.005 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[0]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.062     ; 8.920      ;
; 11.031 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.046     ; 8.910      ;
; 11.041 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.065     ; 8.881      ;
; 11.064 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 8.859      ;
; 11.067 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 8.861      ;
; 11.138 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.045     ; 8.804      ;
; 11.154 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[1]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 8.759      ;
; 11.155 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.048     ; 8.784      ;
; 11.166 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[34]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 8.768      ;
; 11.170 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[0]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.058     ; 8.759      ;
; 11.192 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 8.736      ;
; 11.203 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[27]                             ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 8.555      ;
; 11.206 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 8.720      ;
; 11.211 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[25]                             ; iCLK         ; iCLK        ; 20.000       ; -0.224     ; 8.552      ;
; 11.238 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[130]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.057     ; 8.692      ;
; 11.253 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[35]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.057     ; 8.677      ;
; 11.276 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.051     ; 8.660      ;
; 11.279 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.046     ; 8.662      ;
; 11.319 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[1]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 8.598      ;
; 11.367 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.035     ; 8.585      ;
; 11.378 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[34]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 8.569      ;
; 11.379 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[129]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.065     ; 8.543      ;
; 11.382 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[0]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.045     ; 8.560      ;
; 11.383 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.050     ; 8.554      ;
; 11.386 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.045     ; 8.556      ;
; 11.403 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[130]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 8.531      ;
; 11.418 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[35]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 8.516      ;
; 11.418 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.048     ; 8.521      ;
; 11.437 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.056     ; 8.494      ;
; 11.437 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 8.486      ;
; 11.440 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 8.488      ;
; 11.465 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[10]                             ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 8.293      ;
; 11.468 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[8]                              ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 8.290      ;
; 11.474 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.034     ; 8.479      ;
; 11.483 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; PCReg:g_PC|s_Q[27]                             ; iCLK         ; iCLK        ; 20.000       ; -0.232     ; 8.272      ;
; 11.485 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[34]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.039     ; 8.463      ;
; 11.488 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[131]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.057     ; 8.442      ;
; 11.489 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[0]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 8.454      ;
; 11.491 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; PCReg:g_PC|s_Q[25]                             ; iCLK         ; iCLK        ; 20.000       ; -0.227     ; 8.269      ;
; 11.493 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 8.454      ;
; 11.512 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[23]                             ; iCLK         ; iCLK        ; 20.000       ; -0.237     ; 8.238      ;
; 11.515 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[23] ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 8.432      ;
; 11.525 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.047     ; 8.415      ;
; 11.528 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.048     ; 8.411      ;
; 11.531 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[1]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.057     ; 8.399      ;
; 11.539 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[34]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 8.395      ;
; 11.541 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[29]                             ; iCLK         ; iCLK        ; 20.000       ; -0.237     ; 8.209      ;
; 11.543 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[0]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.058     ; 8.386      ;
; 11.544 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[129]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 8.382      ;
; 11.545 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[13]                             ; iCLK         ; iCLK        ; 20.000       ; -0.224     ; 8.218      ;
; 11.579 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[16]                             ; iCLK         ; iCLK        ; 20.000       ; -0.238     ; 8.170      ;
; 11.579 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 8.347      ;
; 11.615 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[130]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 8.332      ;
; 11.617 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[11]                             ; iCLK         ; iCLK        ; 20.000       ; -0.224     ; 8.146      ;
; 11.627 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[18]                             ; iCLK         ; iCLK        ; 20.000       ; -0.239     ; 8.121      ;
; 11.630 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[35]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 8.317      ;
; 11.638 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[1]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.056     ; 8.293      ;
; 11.639 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[12]                             ; iCLK         ; iCLK        ; 20.000       ; -0.240     ; 8.108      ;
; 11.646 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[3]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.057     ; 8.284      ;
; 11.650 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[134]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 8.269      ;
; 11.653 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[131]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 8.281      ;
; 11.673 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[6]                              ; iCLK         ; iCLK        ; 20.000       ; -0.245     ; 8.069      ;
; 11.682 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[14]                             ; iCLK         ; iCLK        ; 20.000       ; -0.230     ; 8.075      ;
; 11.682 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 8.244      ;
; 11.684 ; mem:IMem|ram~43                                                                         ; PCReg:g_PC|s_Q[27]                             ; iCLK         ; iCLK        ; 20.000       ; -0.290     ; 8.013      ;
; 11.684 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[4]                              ; iCLK         ; iCLK        ; 20.000       ; -0.244     ; 8.059      ;
; 11.685 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.056     ; 8.246      ;
; 11.692 ; mem:IMem|ram~43                                                                         ; PCReg:g_PC|s_Q[25]                             ; iCLK         ; iCLK        ; 20.000       ; -0.285     ; 8.010      ;
; 11.692 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[1]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 8.225      ;
; 11.696 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_we_reg ; PCReg:g_PC|s_Q[20]                             ; iCLK         ; iCLK        ; 20.000       ; -0.239     ; 8.052      ;
; 11.700 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[38]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.068     ; 8.219      ;
; 11.713 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[25] ; iCLK         ; iCLK        ; 20.000       ; -0.037     ; 8.237      ;
; 11.722 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[130]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.039     ; 8.226      ;
; 11.737 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[35]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[28] ; iCLK         ; iCLK        ; 20.000       ; -0.039     ; 8.211      ;
; 11.738 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; -0.045     ; 8.204      ;
; 11.741 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 8.206      ;
; 11.745 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; PCReg:g_PC|s_Q[10]                             ; iCLK         ; iCLK        ; 20.000       ; -0.232     ; 8.010      ;
; 11.748 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; PCReg:g_PC|s_Q[8]                              ; iCLK         ; iCLK        ; 20.000       ; -0.232     ; 8.007      ;
; 11.756 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[129]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[29] ; iCLK         ; iCLK        ; 20.000       ; -0.048     ; 8.183      ;
; 11.760 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[32]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[23] ; iCLK         ; iCLK        ; 20.000       ; -0.045     ; 8.182      ;
; 11.763 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[170]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[23] ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 8.184      ;
; 11.773 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.045     ; 8.169      ;
; 11.776 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[130]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 8.158      ;
; 11.784 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[34]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.050     ; 8.153      ;
; 11.788 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[0]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.055     ; 8.144      ;
; 11.791 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[35]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[0]  ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 8.143      ;
; 11.792 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; PCReg:g_PC|s_Q[23]                             ; iCLK         ; iCLK        ; 20.000       ; -0.240     ; 7.955      ;
; 11.811 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[3]                                              ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 8.123      ;
; 11.815 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[134]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[31] ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 8.108      ;
; 11.821 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; PCReg:g_PC|s_Q[29]                             ; iCLK         ; iCLK        ; 20.000       ; -0.240     ; 7.926      ;
; 11.824 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[36]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30] ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 8.099      ;
; 11.824 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[33]                                             ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[27] ; iCLK         ; iCLK        ; 20.000       ; -0.058     ; 8.105      ;
; 11.825 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_we_reg  ; PCReg:g_PC|s_Q[13]                             ; iCLK         ; iCLK        ; 20.000       ; -0.227     ; 7.935      ;
; 11.829 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[128]                                            ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[26] ; iCLK         ; iCLK        ; 20.000       ; -0.029     ; 8.129      ;
+--------+-----------------------------------------------------------------------------------------+------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                   ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.134 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[71]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.238      ; 0.476      ;
; 0.140 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[0]                         ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~portb_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.237      ; 0.481      ;
; 0.141 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[82]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.238      ; 0.483      ;
; 0.156 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[63]                                                                                  ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.481      ;
; 0.156 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[2]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.240      ; 0.500      ;
; 0.160 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[89]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.485      ;
; 0.162 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[6]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.490      ;
; 0.162 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[5]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.223      ; 0.489      ;
; 0.165 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[5]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.493      ;
; 0.169 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[5]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.220      ; 0.493      ;
; 0.171 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[60]                                                                                  ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.496      ;
; 0.176 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[61]                                                                                  ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.501      ;
; 0.181 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[62]                                                                                  ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.506      ;
; 0.181 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[6]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.220      ; 0.505      ;
; 0.183 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[32]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[96]                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[148]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[105]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[145]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[102]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[6]                                                                               ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 0.515      ;
; 0.189 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[147]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[104]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[144]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[101]                                                                                                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; PCReg:g_PC|s_Q[23]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[55]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; PCReg:g_PC|s_Q[0]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[34]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[98]                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[46]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[110]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.316      ;
; 0.193 ; PCReg:g_PC|s_Q[25]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[58]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; PCReg:g_PC|s_Q[30]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[62]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; PCReg:g_PC|s_Q[30]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[63]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; PCReg:g_PC|s_Q[16]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[48]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[62]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[94]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[49]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[81]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; PCReg:g_PC|s_Q[22]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[54]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; PCReg:g_PC|s_Q[12]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[44]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.321      ;
; 0.196 ; PCReg:g_PC|s_Q[12]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[46]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.321      ;
; 0.196 ; PCReg:g_PC|s_Q[16]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.321      ;
; 0.196 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[54]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[86]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.321      ;
; 0.196 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[129]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[33]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.321      ;
; 0.197 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[43]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[75]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.322      ;
; 0.197 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[60]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[92]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.322      ;
; 0.197 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[36]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[68]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.322      ;
; 0.197 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[59]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[91]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.322      ;
; 0.198 ; PCReg:g_PC|s_Q[12]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[45]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.323      ;
; 0.198 ; PCReg:g_PC|s_Q[25]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[57]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.324      ;
; 0.198 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[41]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[73]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.323      ;
; 0.198 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[47]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[79]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.323      ;
; 0.199 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[40]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[72]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.324      ;
; 0.200 ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[136]                                                                              ; RegisterFile:RegFile|dffg_NBit:\G_NBit_dffg:31:dffgI|s_Q[15]                                                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32]                                                                                  ; PCReg:g_PC|s_Q[0]                                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.326      ;
; 0.203 ; PCReg:g_PC|s_Q[8]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.328      ;
; 0.203 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[63]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[95]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.327      ;
; 0.204 ; PCReg:g_PC|s_Q[10]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[43]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.329      ;
; 0.204 ; PCReg:g_PC|s_Q[10]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[42]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.329      ;
; 0.211 ; PCReg:g_PC|s_Q[15]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[47]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.336      ;
; 0.215 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe3a[1]                                                   ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.339      ;
; 0.250 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[95]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.250      ; 0.604      ;
; 0.253 ; PCReg:g_PC|s_Q[17]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[49]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.378      ;
; 0.254 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[79]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.219      ; 0.577      ;
; 0.258 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[80]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.219      ; 0.581      ;
; 0.260 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[42]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[106]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.386      ;
; 0.261 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33]                                                                                  ; PCReg:g_PC|s_Q[1]                                                                                                                                     ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[102]                                                                             ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[129]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[39]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[103]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[35]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[99]                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[47]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[111]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[57]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[89]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[15]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[15]                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[98]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[136]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[16]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[16]                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[19]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[19]                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[40]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[104]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[105]                                                                             ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[132]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.389      ;
; 0.263 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[101]                                                                             ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[128]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.389      ;
; 0.264 ; PCReg:g_PC|s_Q[1]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[33]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[12]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[12]                                                                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[41]                                                                              ; Reg_MEMWB:g_RegMEMWB|register_137:REG|s_Q[105]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.389      ;
; 0.266 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[48]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[80]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.391      ;
; 0.266 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[136]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[40]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.391      ;
; 0.267 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[132]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[36]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.392      ;
; 0.268 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[11]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.219      ; 0.591      ;
; 0.270 ; PCReg:g_PC|s_Q[4]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.395      ;
; 0.270 ; PCReg:g_PC|s_Q[2]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[34]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.395      ;
; 0.270 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[42]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[74]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.395      ;
; 0.270 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[46]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[78]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.396      ;
; 0.275 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[45]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[77]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.400      ;
; 0.277 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[40]                                                                                  ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.215      ; 0.596      ;
; 0.278 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[11]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.220      ; 0.602      ;
; 0.279 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[38]                                                                                 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[70]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.404      ;
; 0.280 ; Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[140]                                                                                ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[44]                                                                                                        ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.405      ;
; 0.281 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[88]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.219      ; 0.604      ;
; 0.284 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[67]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.232      ; 0.620      ;
; 0.284 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[94]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.614      ;
; 0.287 ; PCReg:g_PC|s_Q[2]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[36]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.411      ;
; 0.289 ; PCReg:g_PC|s_Q[2]                                                                                                           ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[35]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.413      ;
; 0.290 ; PCReg:g_PC|s_Q[31]                                                                                                          ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[63]                                                                                                            ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.415      ;
; 0.294 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[90]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.622      ;
; 0.295 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[92]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.226      ; 0.625      ;
; 0.296 ; Reg_IFID:g_RegIFID|register_64:REG|s_Q[32]                                                                                  ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.219      ; 0.619      ;
; 0.298 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[81]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a10~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.627      ;
; 0.300 ; Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[72]                                                                              ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a8~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.625      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
; 18.847 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; 0.136      ; 1.244      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
; 0.825 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6 ; Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.139      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 35.167 ns




+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 1.052 ; 0.134 ; 17.685   ; 0.825   ; 9.372               ;
;  iCLK            ; 1.052 ; 0.134 ; 17.685   ; 0.825   ; 9.372               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  iCLK            ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oALUOut[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; iInstAddr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[26]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[27]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[28]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[29]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[30]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[31]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iCLK                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstLd                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[25]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[24]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[27]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[30]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[31]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[29]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[26]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[28]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 389444   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 389444   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 34       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 34       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 44    ; 44   ;
; Unconstrained Input Port Paths  ; 1382  ; 1382 ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 2447  ; 2447 ;
+---------------------------------+-------+------+


+-------------------------------------------------------------+
; Clock Status Summary                                        ;
+------------------------------+-------+------+---------------+
; Target                       ; Clock ; Type ; Status        ;
+------------------------------+-------+------+---------------+
; controlUnit:control|ALUOP[0] ;       ; Base ; Unconstrained ;
; iCLK                         ; iCLK  ; Base ; Constrained   ;
+------------------------------+-------+------+---------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Dec  8 15:24:13 2021
Info: Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (335093): The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Warning (332060): Node: controlUnit:control|ALUOP[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ALUcontrol:ALUcont|shAmt[4] is being clocked by controlUnit:control|ALUOP[0]
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.052
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.052               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.342
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.342               0.000 iCLK 
Info (332146): Worst-case recovery slack is 17.685
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.685               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.729
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.729               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.603
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.603               0.000 iCLK 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 30.907 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.052
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.052 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]
    Info (332115): To Node      : Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.065      3.065  R        clock network delay
    Info (332115):      3.297      0.232     uTco  Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]
    Info (332115):      3.297      0.000 FF  CELL  g_RegIDEX|REG|s_Q[174]|q
    Info (332115):      4.490      1.193 FF    IC  ALUmux|\G_NBit_MUX:2:MUXI|g_OrGate|o_F~0|dataa
    Info (332115):      4.902      0.412 FR  CELL  ALUmux|\G_NBit_MUX:2:MUXI|g_OrGate|o_F~0|combout
    Info (332115):      5.942      1.040 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:2:ADD|or0|o_F~0|datab
    Info (332115):      6.376      0.434 RF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:2:ADD|or0|o_F~0|combout
    Info (332115):      6.634      0.258 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:3:ADD|or0|o_F~0|datac
    Info (332115):      6.915      0.281 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:3:ADD|or0|o_F~0|combout
    Info (332115):      7.164      0.249 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:4:ADD|or0|o_F~0|datad
    Info (332115):      7.289      0.125 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:4:ADD|or0|o_F~0|combout
    Info (332115):      7.538      0.249 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:5:ADD|or0|o_F~0|datad
    Info (332115):      7.663      0.125 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:5:ADD|or0|o_F~0|combout
    Info (332115):      7.953      0.290 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:6:ADD|or0|o_F~0|datab
    Info (332115):      8.378      0.425 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:6:ADD|or0|o_F~0|combout
    Info (332115):      8.629      0.251 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:7:ADD|or0|o_F~0|datad
    Info (332115):      8.754      0.125 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:7:ADD|or0|o_F~0|combout
    Info (332115):      9.006      0.252 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:8:ADD|or0|o_F~0|datad
    Info (332115):      9.131      0.125 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:8:ADD|or0|o_F~0|combout
    Info (332115):      9.380      0.249 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:9:ADD|or0|o_F~0|datad
    Info (332115):      9.505      0.125 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:9:ADD|or0|o_F~0|combout
    Info (332115):      9.755      0.250 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:10:ADD|or0|o_F~0|datad
    Info (332115):      9.880      0.125 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:10:ADD|or0|o_F~0|combout
    Info (332115):     10.136      0.256 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:11:ADD|or0|o_F~0|datac
    Info (332115):     10.417      0.281 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:11:ADD|or0|o_F~0|combout
    Info (332115):     10.667      0.250 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:12:ADD|or0|o_F~0|datad
    Info (332115):     10.792      0.125 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:12:ADD|or0|o_F~0|combout
    Info (332115):     11.047      0.255 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:13:ADD|or0|o_F~0|datac
    Info (332115):     11.328      0.281 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:13:ADD|or0|o_F~0|combout
    Info (332115):     11.577      0.249 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:14:ADD|or0|o_F~0|datad
    Info (332115):     11.702      0.125 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:14:ADD|or0|o_F~0|combout
    Info (332115):     12.376      0.674 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:15:ADD|or0|o_F~0|datad
    Info (332115):     12.501      0.125 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:15:ADD|or0|o_F~0|combout
    Info (332115):     12.750      0.249 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:16:ADD|or0|o_F~0|datad
    Info (332115):     12.875      0.125 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:16:ADD|or0|o_F~0|combout
    Info (332115):     13.173      0.298 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:17:ADD|or0|o_F~0|dataa
    Info (332115):     13.597      0.424 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:17:ADD|or0|o_F~0|combout
    Info (332115):     13.847      0.250 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:18:ADD|or0|o_F~0|datad
    Info (332115):     13.972      0.125 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:18:ADD|or0|o_F~0|combout
    Info (332115):     14.229      0.257 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:19:ADD|or0|o_F~0|datac
    Info (332115):     14.510      0.281 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:19:ADD|or0|o_F~0|combout
    Info (332115):     14.915      0.405 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:20:ADD|or0|o_F~0|datad
    Info (332115):     15.040      0.125 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:20:ADD|or0|o_F~0|combout
    Info (332115):     15.338      0.298 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:21:ADD|or0|o_F~0|dataa
    Info (332115):     15.762      0.424 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:21:ADD|or0|o_F~0|combout
    Info (332115):     16.159      0.397 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:22:ADD|or0|o_F~0|datad
    Info (332115):     16.284      0.125 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:22:ADD|or0|o_F~0|combout
    Info (332115):     16.540      0.256 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:23:ADD|or0|o_F~0|datac
    Info (332115):     16.821      0.281 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:23:ADD|or0|o_F~0|combout
    Info (332115):     17.072      0.251 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:24:ADD|or0|o_F~0|datad
    Info (332115):     17.197      0.125 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:24:ADD|or0|o_F~0|combout
    Info (332115):     17.447      0.250 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:25:ADD|or0|o_F~0|datad
    Info (332115):     17.572      0.125 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:25:ADD|or0|o_F~0|combout
    Info (332115):     17.822      0.250 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:26:ADD|or0|o_F~0|datad
    Info (332115):     17.947      0.125 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:26:ADD|or0|o_F~0|combout
    Info (332115):     18.197      0.250 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:27:ADD|or0|o_F~0|datad
    Info (332115):     18.322      0.125 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:27:ADD|or0|o_F~0|combout
    Info (332115):     18.560      0.238 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:28:ADD|or0|o_F~0|datad
    Info (332115):     18.685      0.125 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:28:ADD|or0|o_F~0|combout
    Info (332115):     18.938      0.253 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:29:ADD|or0|o_F~0|datad
    Info (332115):     19.063      0.125 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:29:ADD|or0|o_F~0|combout
    Info (332115):     19.803      0.740 FF    IC  MainALU|mux_control|Mux1~5|datad
    Info (332115):     19.953      0.150 FR  CELL  MainALU|mux_control|Mux1~5|combout
    Info (332115):     20.157      0.204 RR    IC  MainALU|mux_control|Mux1~6|datad
    Info (332115):     20.312      0.155 RR  CELL  MainALU|mux_control|Mux1~6|combout
    Info (332115):     21.022      0.710 RR    IC  MainALU|mux_control|Mux1~7|datac
    Info (332115):     21.292      0.270 RF  CELL  MainALU|mux_control|Mux1~7|combout
    Info (332115):     21.527      0.235 FF    IC  MainALU|mux_control|Mux1~8|datac
    Info (332115):     21.808      0.281 FF  CELL  MainALU|mux_control|Mux1~8|combout
    Info (332115):     21.808      0.000 FF    IC  g_Reg_EXMEM|REG|s_Q[30]|d
    Info (332115):     21.912      0.104 FF  CELL  Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.934      2.934  R        clock network delay
    Info (332115):     22.966      0.032           clock pessimism removed
    Info (332115):     22.946     -0.020           clock uncertainty
    Info (332115):     22.964      0.018     uTsu  Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30]
    Info (332115): 
    Info (332115): Data Arrival Time  :    21.912
    Info (332115): Data Required Time :    22.964
    Info (332115): Slack              :     1.052 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.342
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.342 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[71]
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.942      2.942  R        clock network delay
    Info (332115):      3.174      0.232     uTco  Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[71]
    Info (332115):      3.174      0.000 RR  CELL  g_Reg_EXMEM|REG|s_Q[71]|q
    Info (332115):      3.887      0.713 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadatain[3]
    Info (332115):      3.959      0.072 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.427      3.427  R        clock network delay
    Info (332115):      3.395     -0.032           clock pessimism removed
    Info (332115):      3.395      0.000           clock uncertainty
    Info (332115):      3.617      0.222      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.959
    Info (332115): Data Required Time :     3.617
    Info (332115): Slack              :     0.342 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.685
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.685 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.041      3.041  R        clock network delay
    Info (332115):      3.273      0.232     uTco  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      3.273      0.000 RR  CELL  g_RegIDEX|REG|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      4.260      0.987 RR    IC  g_RegIDEX|REG|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      5.540      1.280 RF  CELL  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.271      3.271  R        clock network delay
    Info (332115):     23.303      0.032           clock pessimism removed
    Info (332115):     23.283     -0.020           clock uncertainty
    Info (332115):     23.225     -0.058     uTsu  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.540
    Info (332115): Data Required Time :    23.225
    Info (332115): Slack              :    17.685 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.729
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.729 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.930      2.930  R        clock network delay
    Info (332115):      3.162      0.232     uTco  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      3.162      0.000 FF  CELL  g_RegIDEX|REG|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      4.094      0.932 FF    IC  g_RegIDEX|REG|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      5.260      1.166 FR  CELL  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.377      3.377  R        clock network delay
    Info (332115):      3.345     -0.032           clock pessimism removed
    Info (332115):      3.345      0.000           clock uncertainty
    Info (332115):      3.531      0.186      uTh  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.260
    Info (332115): Data Required Time :     3.531
    Info (332115): Slack              :     1.729 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: controlUnit:control|ALUOP[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ALUcontrol:ALUcont|shAmt[4] is being clocked by controlUnit:control|ALUOP[0]
Info (332146): Worst-case setup slack is 2.624
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.624               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.340
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.340               0.000 iCLK 
Info (332146): Worst-case recovery slack is 17.887
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.887               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.556
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.556               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.566
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.566               0.000 iCLK 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 31.627 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.624
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.624 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]
    Info (332115): To Node      : Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.783      2.783  R        clock network delay
    Info (332115):      2.996      0.213     uTco  Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]
    Info (332115):      2.996      0.000 FF  CELL  g_RegIDEX|REG|s_Q[174]|q
    Info (332115):      4.062      1.066 FF    IC  ALUmux|\G_NBit_MUX:2:MUXI|g_OrGate|o_F~0|dataa
    Info (332115):      4.431      0.369 FR  CELL  ALUmux|\G_NBit_MUX:2:MUXI|g_OrGate|o_F~0|combout
    Info (332115):      5.416      0.985 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:2:ADD|or0|o_F~0|datab
    Info (332115):      5.785      0.369 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:2:ADD|or0|o_F~0|combout
    Info (332115):      5.993      0.208 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:3:ADD|or0|o_F~0|datac
    Info (332115):      6.258      0.265 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:3:ADD|or0|o_F~0|combout
    Info (332115):      6.466      0.208 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:4:ADD|or0|o_F~0|datad
    Info (332115):      6.610      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:4:ADD|or0|o_F~0|combout
    Info (332115):      6.819      0.209 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:5:ADD|or0|o_F~0|datad
    Info (332115):      6.963      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:5:ADD|or0|o_F~0|combout
    Info (332115):      7.200      0.237 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:6:ADD|or0|o_F~0|datab
    Info (332115):      7.569      0.369 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:6:ADD|or0|o_F~0|combout
    Info (332115):      7.780      0.211 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:7:ADD|or0|o_F~0|datad
    Info (332115):      7.924      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:7:ADD|or0|o_F~0|combout
    Info (332115):      8.135      0.211 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:8:ADD|or0|o_F~0|datad
    Info (332115):      8.279      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:8:ADD|or0|o_F~0|combout
    Info (332115):      8.488      0.209 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:9:ADD|or0|o_F~0|datad
    Info (332115):      8.632      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:9:ADD|or0|o_F~0|combout
    Info (332115):      8.841      0.209 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:10:ADD|or0|o_F~0|datad
    Info (332115):      8.985      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:10:ADD|or0|o_F~0|combout
    Info (332115):      9.191      0.206 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:11:ADD|or0|o_F~0|datac
    Info (332115):      9.456      0.265 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:11:ADD|or0|o_F~0|combout
    Info (332115):      9.665      0.209 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:12:ADD|or0|o_F~0|datad
    Info (332115):      9.809      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:12:ADD|or0|o_F~0|combout
    Info (332115):     10.015      0.206 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:13:ADD|or0|o_F~0|datac
    Info (332115):     10.280      0.265 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:13:ADD|or0|o_F~0|combout
    Info (332115):     10.489      0.209 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:14:ADD|or0|o_F~0|datad
    Info (332115):     10.633      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:14:ADD|or0|o_F~0|combout
    Info (332115):     11.273      0.640 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:15:ADD|or0|o_F~0|datad
    Info (332115):     11.417      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:15:ADD|or0|o_F~0|combout
    Info (332115):     11.626      0.209 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:16:ADD|or0|o_F~0|datad
    Info (332115):     11.770      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:16:ADD|or0|o_F~0|combout
    Info (332115):     12.010      0.240 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:17:ADD|or0|o_F~0|dataa
    Info (332115):     12.377      0.367 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:17:ADD|or0|o_F~0|combout
    Info (332115):     12.586      0.209 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:18:ADD|or0|o_F~0|datad
    Info (332115):     12.730      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:18:ADD|or0|o_F~0|combout
    Info (332115):     12.937      0.207 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:19:ADD|or0|o_F~0|datac
    Info (332115):     13.202      0.265 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:19:ADD|or0|o_F~0|combout
    Info (332115):     13.581      0.379 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:20:ADD|or0|o_F~0|datad
    Info (332115):     13.725      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:20:ADD|or0|o_F~0|combout
    Info (332115):     13.965      0.240 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:21:ADD|or0|o_F~0|dataa
    Info (332115):     14.332      0.367 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:21:ADD|or0|o_F~0|combout
    Info (332115):     14.697      0.365 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:22:ADD|or0|o_F~0|datad
    Info (332115):     14.841      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:22:ADD|or0|o_F~0|combout
    Info (332115):     15.048      0.207 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:23:ADD|or0|o_F~0|datac
    Info (332115):     15.313      0.265 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:23:ADD|or0|o_F~0|combout
    Info (332115):     15.523      0.210 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:24:ADD|or0|o_F~0|datad
    Info (332115):     15.667      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:24:ADD|or0|o_F~0|combout
    Info (332115):     15.876      0.209 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:25:ADD|or0|o_F~0|datad
    Info (332115):     16.020      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:25:ADD|or0|o_F~0|combout
    Info (332115):     16.229      0.209 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:26:ADD|or0|o_F~0|datad
    Info (332115):     16.373      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:26:ADD|or0|o_F~0|combout
    Info (332115):     16.583      0.210 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:27:ADD|or0|o_F~0|datad
    Info (332115):     16.727      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:27:ADD|or0|o_F~0|combout
    Info (332115):     16.922      0.195 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:28:ADD|or0|o_F~0|datad
    Info (332115):     17.066      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:28:ADD|or0|o_F~0|combout
    Info (332115):     17.278      0.212 RR    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:29:ADD|or0|o_F~0|datad
    Info (332115):     17.422      0.144 RR  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:29:ADD|or0|o_F~0|combout
    Info (332115):     18.121      0.699 RR    IC  MainALU|mux_control|Mux1~5|datad
    Info (332115):     18.265      0.144 RR  CELL  MainALU|mux_control|Mux1~5|combout
    Info (332115):     18.453      0.188 RR    IC  MainALU|mux_control|Mux1~6|datad
    Info (332115):     18.597      0.144 RR  CELL  MainALU|mux_control|Mux1~6|combout
    Info (332115):     19.263      0.666 RR    IC  MainALU|mux_control|Mux1~7|datac
    Info (332115):     19.508      0.245 RF  CELL  MainALU|mux_control|Mux1~7|combout
    Info (332115):     19.723      0.215 FF    IC  MainALU|mux_control|Mux1~8|datac
    Info (332115):     19.975      0.252 FF  CELL  MainALU|mux_control|Mux1~8|combout
    Info (332115):     19.975      0.000 FF    IC  g_Reg_EXMEM|REG|s_Q[30]|d
    Info (332115):     20.065      0.090 FF  CELL  Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.662      2.662  R        clock network delay
    Info (332115):     22.690      0.028           clock pessimism removed
    Info (332115):     22.670     -0.020           clock uncertainty
    Info (332115):     22.689      0.019     uTsu  Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30]
    Info (332115): 
    Info (332115): Data Arrival Time  :    20.065
    Info (332115): Data Required Time :    22.689
    Info (332115): Slack              :     2.624 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.340
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.340 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[71]
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.670      2.670  R        clock network delay
    Info (332115):      2.883      0.213     uTco  Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[71]
    Info (332115):      2.883      0.000 RR  CELL  g_Reg_EXMEM|REG|s_Q[71]|q
    Info (332115):      3.544      0.661 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadatain[3]
    Info (332115):      3.617      0.073 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.104      3.104  R        clock network delay
    Info (332115):      3.076     -0.028           clock pessimism removed
    Info (332115):      3.076      0.000           clock uncertainty
    Info (332115):      3.277      0.201      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.617
    Info (332115): Data Required Time :     3.277
    Info (332115): Slack              :     0.340 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.887
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.887 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.757      2.757  R        clock network delay
    Info (332115):      2.970      0.213     uTco  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      2.970      0.000 RR  CELL  g_RegIDEX|REG|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      3.883      0.913 RR    IC  g_RegIDEX|REG|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      5.031      1.148 RF  CELL  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.959      2.959  R        clock network delay
    Info (332115):     22.987      0.028           clock pessimism removed
    Info (332115):     22.967     -0.020           clock uncertainty
    Info (332115):     22.918     -0.049     uTsu  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.031
    Info (332115): Data Required Time :    22.918
    Info (332115): Slack              :    17.887 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.556
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.556 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.659      2.659  R        clock network delay
    Info (332115):      2.872      0.213     uTco  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      2.872      0.000 FF  CELL  g_RegIDEX|REG|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      3.707      0.835 FF    IC  g_RegIDEX|REG|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      4.756      1.049 FR  CELL  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.060      3.060  R        clock network delay
    Info (332115):      3.032     -0.028           clock pessimism removed
    Info (332115):      3.032      0.000           clock uncertainty
    Info (332115):      3.200      0.168      uTh  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.756
    Info (332115): Data Required Time :     3.200
    Info (332115): Slack              :     1.556 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: controlUnit:control|ALUOP[0] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch ALUcontrol:ALUcont|shAmt[4] is being clocked by controlUnit:control|ALUOP[0]
Info (332146): Worst-case setup slack is 10.654
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.654               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.134
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.134               0.000 iCLK 
Info (332146): Worst-case recovery slack is 18.847
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.847               0.000 iCLK 
Info (332146): Worst-case removal slack is 0.825
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.825               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.372
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.372               0.000 iCLK 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 35.167 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.654
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 10.654 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]
    Info (332115): To Node      : Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.637      1.637  R        clock network delay
    Info (332115):      1.742      0.105     uTco  Reg_IDEX:g_RegIDEX|register_186:REG|s_Q[174]
    Info (332115):      1.742      0.000 FF  CELL  g_RegIDEX|REG|s_Q[174]|q
    Info (332115):      2.384      0.642 FF    IC  ALUmux|\G_NBit_MUX:2:MUXI|g_OrGate|o_F~0|dataa
    Info (332115):      2.557      0.173 FF  CELL  ALUmux|\G_NBit_MUX:2:MUXI|g_OrGate|o_F~0|combout
    Info (332115):      3.109      0.552 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:2:ADD|or0|o_F~0|datab
    Info (332115):      3.286      0.177 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:2:ADD|or0|o_F~0|combout
    Info (332115):      3.411      0.125 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:3:ADD|or0|o_F~0|datac
    Info (332115):      3.544      0.133 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:3:ADD|or0|o_F~0|combout
    Info (332115):      3.664      0.120 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:4:ADD|or0|o_F~0|datad
    Info (332115):      3.727      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:4:ADD|or0|o_F~0|combout
    Info (332115):      3.846      0.119 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:5:ADD|or0|o_F~0|datad
    Info (332115):      3.909      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:5:ADD|or0|o_F~0|combout
    Info (332115):      4.051      0.142 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:6:ADD|or0|o_F~0|datab
    Info (332115):      4.258      0.207 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:6:ADD|or0|o_F~0|combout
    Info (332115):      4.379      0.121 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:7:ADD|or0|o_F~0|datad
    Info (332115):      4.442      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:7:ADD|or0|o_F~0|combout
    Info (332115):      4.564      0.122 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:8:ADD|or0|o_F~0|datad
    Info (332115):      4.627      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:8:ADD|or0|o_F~0|combout
    Info (332115):      4.747      0.120 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:9:ADD|or0|o_F~0|datad
    Info (332115):      4.810      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:9:ADD|or0|o_F~0|combout
    Info (332115):      4.929      0.119 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:10:ADD|or0|o_F~0|datad
    Info (332115):      4.992      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:10:ADD|or0|o_F~0|combout
    Info (332115):      5.114      0.122 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:11:ADD|or0|o_F~0|datac
    Info (332115):      5.247      0.133 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:11:ADD|or0|o_F~0|combout
    Info (332115):      5.366      0.119 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:12:ADD|or0|o_F~0|datad
    Info (332115):      5.429      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:12:ADD|or0|o_F~0|combout
    Info (332115):      5.551      0.122 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:13:ADD|or0|o_F~0|datac
    Info (332115):      5.684      0.133 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:13:ADD|or0|o_F~0|combout
    Info (332115):      5.803      0.119 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:14:ADD|or0|o_F~0|datad
    Info (332115):      5.866      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:14:ADD|or0|o_F~0|combout
    Info (332115):      6.213      0.347 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:15:ADD|or0|o_F~0|datad
    Info (332115):      6.276      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:15:ADD|or0|o_F~0|combout
    Info (332115):      6.394      0.118 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:16:ADD|or0|o_F~0|datad
    Info (332115):      6.457      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:16:ADD|or0|o_F~0|combout
    Info (332115):      6.603      0.146 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:17:ADD|or0|o_F~0|dataa
    Info (332115):      6.807      0.204 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:17:ADD|or0|o_F~0|combout
    Info (332115):      6.925      0.118 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:18:ADD|or0|o_F~0|datad
    Info (332115):      6.988      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:18:ADD|or0|o_F~0|combout
    Info (332115):      7.112      0.124 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:19:ADD|or0|o_F~0|datac
    Info (332115):      7.245      0.133 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:19:ADD|or0|o_F~0|combout
    Info (332115):      7.448      0.203 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:20:ADD|or0|o_F~0|datad
    Info (332115):      7.511      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:20:ADD|or0|o_F~0|combout
    Info (332115):      7.656      0.145 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:21:ADD|or0|o_F~0|dataa
    Info (332115):      7.860      0.204 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:21:ADD|or0|o_F~0|combout
    Info (332115):      8.060      0.200 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:22:ADD|or0|o_F~0|datad
    Info (332115):      8.123      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:22:ADD|or0|o_F~0|combout
    Info (332115):      8.246      0.123 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:23:ADD|or0|o_F~0|datac
    Info (332115):      8.379      0.133 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:23:ADD|or0|o_F~0|combout
    Info (332115):      8.500      0.121 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:24:ADD|or0|o_F~0|datad
    Info (332115):      8.563      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:24:ADD|or0|o_F~0|combout
    Info (332115):      8.683      0.120 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:25:ADD|or0|o_F~0|datad
    Info (332115):      8.746      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:25:ADD|or0|o_F~0|combout
    Info (332115):      8.865      0.119 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:26:ADD|or0|o_F~0|datad
    Info (332115):      8.928      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:26:ADD|or0|o_F~0|combout
    Info (332115):      9.048      0.120 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:27:ADD|or0|o_F~0|datad
    Info (332115):      9.111      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:27:ADD|or0|o_F~0|combout
    Info (332115):      9.224      0.113 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:28:ADD|or0|o_F~0|datad
    Info (332115):      9.287      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:28:ADD|or0|o_F~0|combout
    Info (332115):      9.410      0.123 FF    IC  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:29:ADD|or0|o_F~0|datad
    Info (332115):      9.473      0.063 FF  CELL  MainALU|AdderSubtractor|ADD|\G_NBit_ADDER:29:ADD|or0|o_F~0|combout
    Info (332115):      9.869      0.396 FF    IC  MainALU|mux_control|Mux1~5|datad
    Info (332115):      9.932      0.063 FF  CELL  MainALU|mux_control|Mux1~5|combout
    Info (332115):     10.041      0.109 FF    IC  MainALU|mux_control|Mux1~6|datad
    Info (332115):     10.104      0.063 FF  CELL  MainALU|mux_control|Mux1~6|combout
    Info (332115):     10.478      0.374 FF    IC  MainALU|mux_control|Mux1~7|datac
    Info (332115):     10.611      0.133 FF  CELL  MainALU|mux_control|Mux1~7|combout
    Info (332115):     10.724      0.113 FF    IC  MainALU|mux_control|Mux1~8|datac
    Info (332115):     10.857      0.133 FF  CELL  MainALU|mux_control|Mux1~8|combout
    Info (332115):     10.857      0.000 FF    IC  g_Reg_EXMEM|REG|s_Q[30]|d
    Info (332115):     10.907      0.050 FF  CELL  Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.554      1.554  R        clock network delay
    Info (332115):     21.574      0.020           clock pessimism removed
    Info (332115):     21.554     -0.020           clock uncertainty
    Info (332115):     21.561      0.007     uTsu  Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[30]
    Info (332115): 
    Info (332115): Data Arrival Time  :    10.907
    Info (332115): Data Required Time :    21.561
    Info (332115): Slack              :    10.654 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.134
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.134 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[71]
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.563      1.563  R        clock network delay
    Info (332115):      1.668      0.105     uTco  Reg_EXMEM:g_Reg_EXMEM|register_138:REG|s_Q[71]
    Info (332115):      1.668      0.000 RR  CELL  g_Reg_EXMEM|REG|s_Q[71]|q
    Info (332115):      2.003      0.335 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadatain[3]
    Info (332115):      2.039      0.036 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.821      1.821  R        clock network delay
    Info (332115):      1.801     -0.020           clock pessimism removed
    Info (332115):      1.801      0.000           clock uncertainty
    Info (332115):      1.905      0.104      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.039
    Info (332115): Data Required Time :     1.905
    Info (332115): Slack              :     0.134 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.847
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 18.847 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.611      1.611  R        clock network delay
    Info (332115):      1.716      0.105     uTco  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      1.716      0.000 FF  CELL  g_RegIDEX|REG|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      2.244      0.528 FF    IC  g_RegIDEX|REG|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      2.855      0.611 FR  CELL  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.727      1.727  R        clock network delay
    Info (332115):     21.747      0.020           clock pessimism removed
    Info (332115):     21.727     -0.020           clock uncertainty
    Info (332115):     21.702     -0.025     uTsu  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.855
    Info (332115): Data Required Time :    21.702
    Info (332115): Slack              :    18.847 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.825
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.825 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115): To Node      : Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.551      1.551  R        clock network delay
    Info (332115):      1.656      0.105     uTco  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|dffe6
    Info (332115):      1.656      0.000 RR  CELL  g_RegIDEX|REG|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      2.110      0.454 RR    IC  g_RegIDEX|REG|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      2.690      0.580 RF  CELL  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.795      1.795  R        clock network delay
    Info (332115):      1.775     -0.020           clock pessimism removed
    Info (332115):      1.775      0.000           clock uncertainty
    Info (332115):      1.865      0.090      uTh  Reg_IDEX:g_RegIDEX|register_186:REG|altshift_taps:s_Q_rtl_0|shift_taps_ekm:auto_generated|altsyncram_1961:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.690
    Info (332115): Data Required Time :     1.865
    Info (332115): Slack              :     0.825 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 747 megabytes
    Info: Processing ended: Wed Dec  8 15:24:20 2021
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


