# DE0_HPS_Example
This is a Quartus Prime Lite 18.1 initial project setup to serve as a base of more complex SOC FPGA applications. It targets the DE0-Nano-Soc / Atlas-Soc board from Terasic.
