[[section-pll1-configuration-register]]
=== `PLL1` Configuration Register

Please refer to Section `2.5` `PLL` Configuration Method for the specific usage of `PLL`.

This register is used to set `PLL1`, where output clock `2` is used to generate the GPU clock, output clock `1` is used to generate the GMEM clock, and output clock `0` is used to generate the DC clock.

Offset Address: `0490`-`0493h`

Attribute: R/W

Default value: `0000_0000h`

Size: `32` bits

[[pll1-configuration-register-1]]
.PLL1 configuration register 1
[%header,cols="^1m,^2m,^1,3"]
|===
|Bit Field
|Name
|Read/Write
|Description

|31:30
|Reserved
|R/W
|Reserved

|29:21
|pll_loopc
|R/W
|`PLL` Multiplier

|20:14
|pll_div_out2
|R/W
|`PLL` output clock `2` divisions

|13:7
|pll_div_out1
|R/W
|`PLL` output clock `1` division

|6:0
|pll_div_out0
|R/W
|`PLL` output clock `0` divisions
|===

Offset Address: `0494`-`0497h`

Attribute: R/W

Default value: `0000_0000h`

Size: `32` bits

[[pll1-configuration-register-2]]
.PLL1 configuration register 2
[%header,cols="^1m,^2m,^1,3"]
|===
|Bit Field
|Name
|Read/Write
|Description

|31:14
|Reserved
|R/W
|Reserved

|13
|pll_pd
|R/W
|`PLL` powerdown

|12
|pll_bypass
|R/W
|`PLL` internal bypass

|11
|set_pll_param
|R/W
|Set `PLL` configuration parameters

|10
|sel_pll_out2
|R/W
|Select `PLL` output clock `2`

|9
|sel_pll_out1
|R/W
|Select `PLL` output clock `1`

|8
|sel_pll_out0
|R/W
|Select `PLL` Output Clock `0`

|7
|pll_locked
|RO
|`PLL` Lock

|6:0
|pll_div_ref
|R/W
|`PLL` Input Frequency Division Number
|===
