<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Clk_gen.v"/>
    <file xil_pn:fileType="FILE_UCF" xil_pn:name="Clk_gen_arwz.ucf" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ipcore_dir/Clk_gen.v" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="xaw2verilog.log"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1436103188" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1436103188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1436104493" xil_pn:in_ck="-4832063942674458253" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1436104493">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Ctr.v"/>
      <outfile xil_pn:name="Data_memory.v"/>
      <outfile xil_pn:name="Instruction_memory.v"/>
      <outfile xil_pn:name="register.v"/>
      <outfile xil_pn:name="top.v"/>
      <outfile xil_pn:name="top_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1436103192" xil_pn:in_ck="3916664261250511552" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1460404342370743393" xil_pn:start_ts="1436103188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Clk_gen.v"/>
    </transform>
    <transform xil_pn:end_ts="1436103192" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4884260285902883423" xil_pn:start_ts="1436103192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1436103192" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8533859493708718358" xil_pn:start_ts="1436103192">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1436104493" xil_pn:in_ck="3098544669591573162" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1436104493">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Clk_gen.v"/>
      <outfile xil_pn:name="Ctr.v"/>
      <outfile xil_pn:name="Data_memory.v"/>
      <outfile xil_pn:name="Instruction_memory.v"/>
      <outfile xil_pn:name="register.v"/>
      <outfile xil_pn:name="top.v"/>
      <outfile xil_pn:name="top_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1436104495" xil_pn:in_ck="3098544669591573162" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8388974241494767073" xil_pn:start_ts="1436104493">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
