Analysis & Synthesis report for pexaria
Fri Apr  4 17:07:33 2014
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_state
 11. State Machine - |pexaria|ez_usb:usb|ez_usb_fifos:EZUSB|state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated
 18. Source assignments for ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated
 19. Source assignments for ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated
 20. Source assignments for ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory|altsyncram_rdu3:auto_generated
 21. Source assignments for ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory|altsyncram_vgu3:auto_generated
 22. Source assignments for ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory|altsyncram_rdu3:auto_generated
 23. Source assignments for ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|eb_fifo:datfifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory|altsyncram_1hu3:auto_generated
 24. Source assignments for build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated
 25. Parameter Settings for User Entity Instance: ez_usb:usb
 26. Parameter Settings for User Entity Instance: ez_usb:usb|ez_usb_fifos:EZUSB
 27. Parameter Settings for User Entity Instance: ez_usb:usb|xwb_streamer:UART2USB
 28. Parameter Settings for User Entity Instance: ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma
 29. Parameter Settings for User Entity Instance: ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring
 30. Parameter Settings for User Entity Instance: ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory
 31. Parameter Settings for User Entity Instance: ez_usb:usb|xwb_streamer:USB2UART
 32. Parameter Settings for User Entity Instance: ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma
 33. Parameter Settings for User Entity Instance: ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring
 34. Parameter Settings for User Entity Instance: ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory
 35. Parameter Settings for User Entity Instance: ez_usb:usb|uart_baud_gen:U_BAUD_GEN
 36. Parameter Settings for User Entity Instance: ez_usb:usb|xwb_streamer:USB2EB
 37. Parameter Settings for User Entity Instance: ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma
 38. Parameter Settings for User Entity Instance: ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring
 39. Parameter Settings for User Entity Instance: ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory
 40. Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB
 41. Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_stream_widen:RX
 42. Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_stream_narrow:TX
 43. Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB
 44. Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag|eb_fifo:fifo
 45. Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag|eb_fifo:fifo|generic_simple_dpram:ram
 46. Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory
 47. Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass|eb_fifo:fifo
 48. Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass|eb_fifo:fifo|generic_simple_dpram:ram
 49. Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory
 50. Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg
 51. Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|eb_fifo:fifo
 52. Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|eb_fifo:fifo|generic_simple_dpram:ram
 53. Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory
 54. Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm
 55. Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|eb_fifo:datfifo
 56. Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|eb_fifo:datfifo|generic_simple_dpram:ram
 57. Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|eb_fifo:datfifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory
 58. Parameter Settings for User Entity Instance: sys_pll5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i
 59. Parameter Settings for User Entity Instance: altera_reset:reset
 60. Parameter Settings for User Entity Instance: xwb_sdb_crossbar:top_bar
 61. Parameter Settings for User Entity Instance: xwb_sdb_crossbar:top_bar|sdb_rom:rom
 62. Parameter Settings for User Entity Instance: xwb_sdb_crossbar:top_bar|xwb_crossbar:crossbar
 63. Parameter Settings for User Entity Instance: build_id:id|generic_simple_dpram:rom
 64. Parameter Settings for User Entity Instance: build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory
 65. altsyncram Parameter Settings by Entity Instance
 66. Port Connectivity Checks: "build_id:id|generic_simple_dpram:rom"
 67. Port Connectivity Checks: "altera_reset:reset"
 68. Port Connectivity Checks: "sys_pll5:sys_inst"
 69. Port Connectivity Checks: "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|eb_fifo:datfifo|generic_simple_dpram:ram"
 70. Port Connectivity Checks: "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|eb_fifo:datfifo"
 71. Port Connectivity Checks: "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass|eb_fifo:fifo|generic_simple_dpram:ram"
 72. Port Connectivity Checks: "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag|eb_fifo:fifo|generic_simple_dpram:ram"
 73. Port Connectivity Checks: "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB"
 74. Port Connectivity Checks: "ez_usb:usb|eb_raw_slave:EB"
 75. Port Connectivity Checks: "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring"
 76. Port Connectivity Checks: "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma"
 77. Port Connectivity Checks: "ez_usb:usb|uart_async_rx:U_RX"
 78. Port Connectivity Checks: "ez_usb:usb|xwb_streamer:USB2UART"
 79. Port Connectivity Checks: "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring"
 80. Port Connectivity Checks: "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma"
 81. Port Connectivity Checks: "ez_usb:usb|xwb_streamer:UART2USB"
 82. Port Connectivity Checks: "ez_usb:usb"
 83. Elapsed Time Per Partition
 84. Analysis & Synthesis Messages
 85. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Apr  4 17:07:32 2014       ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                   ; pexaria                                     ;
; Top-level Entity Name           ; pexaria                                     ;
; Family                          ; Arria V                                     ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 835                                         ;
; Total pins                      ; 40                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 20,704                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI TX Channels          ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5AGXMA3D4F27C5     ;                    ;
; Top-level entity name                                                           ; pexaria            ; pexaria            ;
; Family name                                                                     ; Arria V            ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; File Name with User-Entered Path                                                                                                       ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                                                   ; Library            ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; ../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_cfg_fifo.vhd                                                                     ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_cfg_fifo.vhd                                                                     ;                    ;
; ../../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd                                                             ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd                                                             ;                    ;
; ../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/altera_xcvr_functions.sv                                       ; yes             ; User SystemVerilog HDL File            ; /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/altera_xcvr_functions.sv                                       ; arria5_pcie_hip    ;
; ../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/av_xcvr_pipe_native_hip.sv                                     ; yes             ; User SystemVerilog HDL File            ; /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/av_xcvr_pipe_native_hip.sv                                     ; arria5_pcie_hip    ;
; ../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_xbar_mux_001.sv ; yes             ; User SystemVerilog HDL File            ; /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_xbar_mux_001.sv ; arria5_pcie_reconf ;
; ../../../ip_cores/general-cores/modules/wishbone/wishbone_pkg.vhd                                                                      ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wishbone_pkg.vhd                                                                      ;                    ;
; ../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_top.vhd                                                                    ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_top.vhd                                                                    ;                    ;
; ../../../ip_cores/wr-cores/platform/altera/altera_pkg.vhd                                                                              ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/altera_pkg.vhd                                                                              ;                    ;
; ../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_raw_slave.vhd                                                                    ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_raw_slave.vhd                                                                    ;                    ;
; ../../../ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd                                                      ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd                                                      ;                    ;
; ../../../ip_cores/general-cores/modules/wishbone/wb_dma/xwb_dma.vhd                                                                    ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_dma/xwb_dma.vhd                                                                    ;                    ;
; ../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_pass_fifo.vhd                                                                    ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_pass_fifo.vhd                                                                    ;                    ;
; ../../../ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd                                                          ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd                                                          ;                    ;
; ../../../ip_cores/general-cores/modules/genrams/genram_pkg.vhd                                                                         ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/genrams/genram_pkg.vhd                                                                         ;                    ;
; ../../../ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb_fifos.vhd                                                                      ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb_fifos.vhd                                                                      ;                    ;
; ../../../modules/butis/pexaria_pkg.vhd                                                                                                 ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/modules/butis/pexaria_pkg.vhd                                                                                                 ;                    ;
; ../../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd                                                             ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd                                                             ;                    ;
; ../../../modules/build_id/build_id.vhd                                                                                                 ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/modules/build_id/build_id.vhd                                                                                                 ;                    ;
; ../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_stream_widen.vhd                                                                 ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_stream_widen.vhd                                                                 ;                    ;
; ../../../ip_cores/wr-cores/platform/altera/altera_reset.vhd                                                                            ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/altera_reset.vhd                                                                            ;                    ;
; ../../../top/gsi_pexarria5/butis_converter/pexaria.vhd                                                                                 ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/top/gsi_pexarria5/butis_converter/pexaria.vhd                                                                                 ;                    ;
; ../../../ip_cores/wr-cores/modules/fabric/wr_fabric_pkg.vhd                                                                            ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/fabric/wr_fabric_pkg.vhd                                                                            ;                    ;
; ../../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd                                                             ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd                                                             ;                    ;
; ../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_stream_narrow.vhd                                                                ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_stream_narrow.vhd                                                                ;                    ;
; ../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_internals_pkg.vhd                                                                ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_internals_pkg.vhd                                                                ;                    ;
; ../../../ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb.vhd                                                                            ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb.vhd                                                                            ;                    ;
; ../../../modules/butis/pexaria.vhd                                                                                                     ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/modules/butis/pexaria.vhd                                                                                                     ;                    ;
; ../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_wbm_fifo.vhd                                                                     ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_wbm_fifo.vhd                                                                     ;                    ;
; ../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_hdr_pkg.vhd                                                                      ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_hdr_pkg.vhd                                                                      ;                    ;
; ../../../ip_cores/general-cores/modules/genrams/altera/generic_simple_dpram.vhd                                                        ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/genrams/altera/generic_simple_dpram.vhd                                                        ;                    ;
; ../../../ip_cores/etherbone-core/hdl/eb_slave_core/etherbone_pkg.vhd                                                                   ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/etherbone_pkg.vhd                                                                   ;                    ;
; ../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_tag_fifo.vhd                                                                     ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tag_fifo.vhd                                                                     ;                    ;
; ../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_fifo.vhd                                                                         ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_fifo.vhd                                                                         ;                    ;
; ../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_fsm.vhd                                                                    ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_fsm.vhd                                                                    ;                    ;
; ../../../ip_cores/general-cores/modules/wishbone/wb_dma/xwb_streamer.vhd                                                               ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_dma/xwb_streamer.vhd                                                               ;                    ;
; ../../../ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd                                                               ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd                                                               ;                    ;
; ../../../modules/build_id/build_id_pkg.vhd                                                                                             ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/modules/build_id/build_id_pkg.vhd                                                                                             ;                    ;
; ../../../ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb_pkg.vhd                                                                        ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb_pkg.vhd                                                                        ;                    ;
; ../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v                                                              ; yes             ; User Verilog HDL File                  ; /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v                                                              ;                    ;
; ../../../ip_cores/wr-cores/platform/altera/arria5_pll/sys_pll5.vhd                                                                     ; yes             ; User Wizard-Generated File             ; /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/arria5_pll/sys_pll5.vhd                                                                     ; sys_pll5           ;
; ../../../ip_cores/wr-cores/platform/altera/arria5_pll/sys_pll5/sys_pll5_0002.v                                                         ; yes             ; User Verilog HDL File                  ; /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/arria5_pll/sys_pll5/sys_pll5_0002.v                                                         ; sys_pll5           ;
; ../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_mux.vhd                                                                       ; yes             ; User VHDL File                         ; /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_mux.vhd                                                                       ;                    ;
; /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v                                    ; yes             ; Auto-Found Verilog HDL File            ; /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v                                                            ;                    ;
; altsyncram.tdf                                                                                                                         ; yes             ; Megafunction                           ; /home/jbai/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                          ;                    ;
; stratix_ram_block.inc                                                                                                                  ; yes             ; Megafunction                           ; /home/jbai/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                   ;                    ;
; lpm_mux.inc                                                                                                                            ; yes             ; Megafunction                           ; /home/jbai/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                             ;                    ;
; lpm_decode.inc                                                                                                                         ; yes             ; Megafunction                           ; /home/jbai/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                          ;                    ;
; aglobal131.inc                                                                                                                         ; yes             ; Megafunction                           ; /home/jbai/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc                                                                                          ;                    ;
; a_rdenreg.inc                                                                                                                          ; yes             ; Megafunction                           ; /home/jbai/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                           ;                    ;
; altrom.inc                                                                                                                             ; yes             ; Megafunction                           ; /home/jbai/altera/13.1/quartus/libraries/megafunctions/altrom.inc                                                                                              ;                    ;
; altram.inc                                                                                                                             ; yes             ; Megafunction                           ; /home/jbai/altera/13.1/quartus/libraries/megafunctions/altram.inc                                                                                              ;                    ;
; altdpram.inc                                                                                                                           ; yes             ; Megafunction                           ; /home/jbai/altera/13.1/quartus/libraries/megafunctions/altdpram.inc                                                                                            ;                    ;
; db/altsyncram_lku3.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction            ; /home/jbai/projects/bel_projects/syn/gsi_pexarria5/butis_converter/db/altsyncram_lku3.tdf                                                                      ;                    ;
; db/altsyncram_rpu3.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction            ; /home/jbai/projects/bel_projects/syn/gsi_pexarria5/butis_converter/db/altsyncram_rpu3.tdf                                                                      ;                    ;
; db/altsyncram_rdu3.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction            ; /home/jbai/projects/bel_projects/syn/gsi_pexarria5/butis_converter/db/altsyncram_rdu3.tdf                                                                      ;                    ;
; db/altsyncram_vgu3.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction            ; /home/jbai/projects/bel_projects/syn/gsi_pexarria5/butis_converter/db/altsyncram_vgu3.tdf                                                                      ;                    ;
; db/altsyncram_1hu3.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction            ; /home/jbai/projects/bel_projects/syn/gsi_pexarria5/butis_converter/db/altsyncram_1hu3.tdf                                                                      ;                    ;
; altera_pll.v                                                                                                                           ; yes             ; Megafunction                           ; /home/jbai/altera/13.1/quartus/libraries/megafunctions/altera_pll.v                                                                                            ;                    ;
; db/altsyncram_fs04.tdf                                                                                                                 ; yes             ; Auto-Generated Megafunction            ; /home/jbai/projects/bel_projects/syn/gsi_pexarria5/butis_converter/db/altsyncram_fs04.tdf                                                                      ;                    ;
; build_id.mif                                                                                                                           ; yes             ; Auto-Found Memory Initialization File  ; /home/jbai/projects/bel_projects/syn/gsi_pexarria5/butis_converter/build_id.mif                                                                                ;                    ;
+----------------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                        ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                ;
+---------------------------------------------+--------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 641                                                                                  ;
;                                             ;                                                                                      ;
; Combinational ALUT usage for logic          ; 1080                                                                                 ;
;     -- 7 input functions                    ; 5                                                                                    ;
;     -- 6 input functions                    ; 158                                                                                  ;
;     -- 5 input functions                    ; 157                                                                                  ;
;     -- 4 input functions                    ; 206                                                                                  ;
;     -- <=3 input functions                  ; 554                                                                                  ;
;                                             ;                                                                                      ;
; Dedicated logic registers                   ; 835                                                                                  ;
;                                             ;                                                                                      ;
; I/O pins                                    ; 40                                                                                   ;
; Total MLAB memory bits                      ; 0                                                                                    ;
; Total block memory bits                     ; 20704                                                                                ;
; Total DSP Blocks                            ; 0                                                                                    ;
; Total PLLs                                  ; 1                                                                                    ;
;     -- PLLs                                 ; 1                                                                                    ;
;                                             ;                                                                                      ;
; Maximum fan-out node                        ; sys_pll5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 893                                                                                  ;
; Total fan-out                               ; 8486                                                                                 ;
; Average fan-out                             ; 4.00                                                                                 ;
+---------------------------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                 ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                             ; Library Name ;
+------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |pexaria                                                   ; 1080 (1)          ; 835 (0)      ; 20704             ; 0          ; 40   ; 0            ; |pexaria                                                                                                                                                                        ; work         ;
;    |altera_reset:reset|                                    ; 26 (26)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |pexaria|altera_reset:reset                                                                                                                                                     ; work         ;
;    |build_id:id|                                           ; 1 (1)             ; 1 (1)        ; 8192              ; 0          ; 0    ; 0            ; |pexaria|build_id:id                                                                                                                                                            ; work         ;
;       |generic_simple_dpram:rom|                           ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |pexaria|build_id:id|generic_simple_dpram:rom                                                                                                                                   ; work         ;
;          |altsyncram:\case_nobe_single:memory|             ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory                                                                                               ; work         ;
;             |altsyncram_fs04:auto_generated|               ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |pexaria|build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated                                                                ; work         ;
;    |ez_usb:usb|                                            ; 829 (38)          ; 689 (47)     ; 12512             ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb                                                                                                                                                             ; work         ;
;       |eb_raw_slave:EB|                                    ; 367 (0)           ; 381 (0)      ; 2272              ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|eb_raw_slave:EB                                                                                                                                             ; work         ;
;          |eb_slave_top:EB|                                 ; 341 (0)           ; 329 (0)      ; 2272              ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB                                                                                                                             ; work         ;
;             |eb_cfg_fifo:cfg|                              ; 19 (2)            ; 17 (4)       ; 96                ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg                                                                                                             ; work         ;
;                |eb_fifo:fifo|                              ; 17 (17)           ; 13 (13)      ; 96                ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|eb_fifo:fifo                                                                                                ; work         ;
;                   |generic_simple_dpram:ram|               ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|eb_fifo:fifo|generic_simple_dpram:ram                                                                       ; work         ;
;                      |altsyncram:\case_nobe_single:memory| ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory                                   ; work         ;
;                         |altsyncram_rdu3:auto_generated|   ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory|altsyncram_rdu3:auto_generated    ; work         ;
;             |eb_pass_fifo:pass|                            ; 18 (0)            ; 13 (0)       ; 1024              ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass                                                                                                           ; work         ;
;                |eb_fifo:fifo|                              ; 18 (18)           ; 13 (13)      ; 1024              ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass|eb_fifo:fifo                                                                                              ; work         ;
;                   |generic_simple_dpram:ram|               ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass|eb_fifo:fifo|generic_simple_dpram:ram                                                                     ; work         ;
;                      |altsyncram:\case_nobe_single:memory| ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory                                 ; work         ;
;                         |altsyncram_vgu3:auto_generated|   ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory|altsyncram_vgu3:auto_generated  ; work         ;
;             |eb_slave_fsm:fsm|                             ; 124 (124)         ; 140 (140)    ; 0                 ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm                                                                                                            ; work         ;
;             |eb_tag_fifo:tag|                              ; 21 (0)            ; 14 (0)       ; 96                ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag                                                                                                             ; work         ;
;                |eb_fifo:fifo|                              ; 21 (21)           ; 14 (14)      ; 96                ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag|eb_fifo:fifo                                                                                                ; work         ;
;                   |generic_simple_dpram:ram|               ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag|eb_fifo:fifo|generic_simple_dpram:ram                                                                       ; work         ;
;                      |altsyncram:\case_nobe_single:memory| ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory                                   ; work         ;
;                         |altsyncram_rdu3:auto_generated|   ; 0 (0)             ; 0 (0)        ; 96                ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory|altsyncram_rdu3:auto_generated    ; work         ;
;             |eb_tx_mux:mux|                                ; 89 (89)           ; 38 (38)      ; 0                 ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tx_mux:mux                                                                                                               ; work         ;
;             |eb_wbm_fifo:wbm|                              ; 70 (52)           ; 107 (94)     ; 1056              ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm                                                                                                             ; work         ;
;                |eb_fifo:datfifo|                           ; 18 (18)           ; 13 (13)      ; 1056              ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|eb_fifo:datfifo                                                                                             ; work         ;
;                   |generic_simple_dpram:ram|               ; 0 (0)             ; 0 (0)        ; 1056              ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|eb_fifo:datfifo|generic_simple_dpram:ram                                                                    ; work         ;
;                      |altsyncram:\case_nobe_single:memory| ; 0 (0)             ; 0 (0)        ; 1056              ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|eb_fifo:datfifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory                                ; work         ;
;                         |altsyncram_1hu3:auto_generated|   ; 0 (0)             ; 0 (0)        ; 1056              ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|eb_fifo:datfifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory|altsyncram_1hu3:auto_generated ; work         ;
;          |eb_stream_narrow:TX|                             ; 15 (15)           ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_stream_narrow:TX                                                                                                                         ; work         ;
;          |eb_stream_widen:RX|                              ; 11 (11)           ; 38 (38)      ; 0                 ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_stream_widen:RX                                                                                                                          ; work         ;
;       |ez_usb_fifos:EZUSB|                                 ; 76 (76)           ; 83 (83)      ; 0                 ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|ez_usb_fifos:EZUSB                                                                                                                                          ; work         ;
;       |uart_async_rx:U_RX|                                 ; 21 (21)           ; 20 (20)      ; 0                 ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|uart_async_rx:U_RX                                                                                                                                          ; work         ;
;       |uart_async_tx:U_TX|                                 ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|uart_async_tx:U_TX                                                                                                                                          ; work         ;
;       |uart_baud_gen:U_BAUD_GEN|                           ; 21 (21)           ; 25 (25)      ; 0                 ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|uart_baud_gen:U_BAUD_GEN                                                                                                                                    ; work         ;
;       |xwb_streamer:UART2USB|                              ; 93 (0)            ; 40 (0)       ; 2048              ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|xwb_streamer:UART2USB                                                                                                                                       ; work         ;
;          |xwb_dma:dma|                                     ; 93 (93)           ; 40 (40)      ; 2048              ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma                                                                                                                           ; work         ;
;             |generic_simple_dpram:ring|                    ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring                                                                                                 ; work         ;
;                |altsyncram:\case_nobe_single:memory|       ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory                                                             ; work         ;
;                   |altsyncram_lku3:auto_generated|         ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated                              ; work         ;
;       |xwb_streamer:USB2EB|                                ; 115 (0)           ; 49 (0)       ; 8192              ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|xwb_streamer:USB2EB                                                                                                                                         ; work         ;
;          |xwb_dma:dma|                                     ; 115 (115)         ; 49 (49)      ; 8192              ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma                                                                                                                             ; work         ;
;             |generic_simple_dpram:ring|                    ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring                                                                                                   ; work         ;
;                |altsyncram:\case_nobe_single:memory|       ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory                                                               ; work         ;
;                   |altsyncram_rpu3:auto_generated|         ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated                                ; work         ;
;       |xwb_streamer:USB2UART|                              ; 94 (0)            ; 40 (0)       ; 0                 ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|xwb_streamer:USB2UART                                                                                                                                       ; work         ;
;          |xwb_dma:dma|                                     ; 94 (94)           ; 40 (40)      ; 0                 ; 0          ; 0    ; 0            ; |pexaria|ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma                                                                                                                           ; work         ;
;    |pexaria_e:pexaria1|                                    ; 128 (128)         ; 114 (114)    ; 0                 ; 0          ; 0    ; 0            ; |pexaria|pexaria_e:pexaria1                                                                                                                                                     ; work         ;
;    |sys_pll5:sys_inst|                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pexaria|sys_pll5:sys_inst                                                                                                                                                      ; sys_pll5     ;
;       |sys_pll5_0002:sys_pll5_inst|                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pexaria|sys_pll5:sys_inst|sys_pll5_0002:sys_pll5_inst                                                                                                                          ; sys_pll5     ;
;          |altera_pll:altera_pll_i|                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pexaria|sys_pll5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i                                                                                                  ; work         ;
;    |xwb_sdb_crossbar:top_bar|                              ; 95 (0)            ; 12 (0)       ; 0                 ; 0          ; 0    ; 0            ; |pexaria|xwb_sdb_crossbar:top_bar                                                                                                                                               ; work         ;
;       |sdb_rom:rom|                                        ; 13 (13)           ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |pexaria|xwb_sdb_crossbar:top_bar|sdb_rom:rom                                                                                                                                   ; work         ;
;       |xwb_crossbar:crossbar|                              ; 82 (82)           ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |pexaria|xwb_sdb_crossbar:top_bar|xwb_crossbar:crossbar                                                                                                                         ; work         ;
+------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+
; Name                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+
; build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; build_id.mif ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory|altsyncram_rdu3:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 32           ; 3            ; 32           ; 3            ; 96    ; None         ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory|altsyncram_vgu3:auto_generated|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None         ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory|altsyncram_rdu3:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 32           ; 3            ; 32           ; 3            ; 96    ; None         ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|eb_fifo:datfifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory|altsyncram_1hu3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 33           ; 32           ; 33           ; 1056  ; None         ;
; ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192  ; None         ;
; ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+----------------------------+--------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance            ; IP Include File                                                                            ;
+--------+--------------+---------+--------------+--------------+----------------------------+--------------------------------------------------------------------------------------------+
; Altera ; altera_pll   ; 13.1    ; N/A          ; N/A          ; |pexaria|sys_pll5:sys_inst ; /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/arria5_pll/sys_pll5.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------------+--------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_state                                                                                                      ;
+----------------------+----------------+----------------+------------------+-----------------+------------------+-------------------+--------------------+----------------------+------------------+
; Name                 ; r_state.S_DROP ; r_state.S_READ ; r_state.S_RD_ADR ; r_state.S_WRITE ; r_state.S_WR_ADR ; r_state.S_CYC_HDR ; r_state.S_PROBE_ID ; r_state.S_PROBE_DROP ; r_state.S_EB_HDR ;
+----------------------+----------------+----------------+------------------+-----------------+------------------+-------------------+--------------------+----------------------+------------------+
; r_state.S_EB_HDR     ; 0              ; 0              ; 0                ; 0               ; 0                ; 0                 ; 0                  ; 0                    ; 0                ;
; r_state.S_PROBE_DROP ; 0              ; 0              ; 0                ; 0               ; 0                ; 0                 ; 0                  ; 1                    ; 1                ;
; r_state.S_PROBE_ID   ; 0              ; 0              ; 0                ; 0               ; 0                ; 0                 ; 1                  ; 0                    ; 1                ;
; r_state.S_CYC_HDR    ; 0              ; 0              ; 0                ; 0               ; 0                ; 1                 ; 0                  ; 0                    ; 1                ;
; r_state.S_WR_ADR     ; 0              ; 0              ; 0                ; 0               ; 1                ; 0                 ; 0                  ; 0                    ; 1                ;
; r_state.S_WRITE      ; 0              ; 0              ; 0                ; 1               ; 0                ; 0                 ; 0                  ; 0                    ; 1                ;
; r_state.S_RD_ADR     ; 0              ; 0              ; 1                ; 0               ; 0                ; 0                 ; 0                  ; 0                    ; 1                ;
; r_state.S_READ       ; 0              ; 1              ; 0                ; 0               ; 0                ; 0                 ; 0                  ; 0                    ; 1                ;
; r_state.S_DROP       ; 1              ; 0              ; 0                ; 0               ; 0                ; 0                 ; 0                  ; 0                    ; 1                ;
+----------------------+----------------+----------------+------------------+-----------------+------------------+-------------------+--------------------+----------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |pexaria|ez_usb:usb|ez_usb_fifos:EZUSB|state                                                                                                                                                                       ;
+--------------------+-------------------+--------------------+-----------------+------------------+-------------------+-----------------+------------------+------------------+----------------+----------------+-------------------+
; Name               ; state.IDLE_PKTEND ; state.DRIVE_PKTEND ; state.IDLE_DATA ; state.IDLE_WRITE ; state.DRIVE_WRITE ; state.IDLE_READ ; state.LATCH_DATA ; state.DRIVE_READ ; state.SET_ADDR ; state.DISPATCH ; state.LATCH_FLAGS ;
+--------------------+-------------------+--------------------+-----------------+------------------+-------------------+-----------------+------------------+------------------+----------------+----------------+-------------------+
; state.LATCH_FLAGS  ; 0                 ; 0                  ; 0               ; 0                ; 0                 ; 0               ; 0                ; 0                ; 0              ; 0              ; 0                 ;
; state.DISPATCH     ; 0                 ; 0                  ; 0               ; 0                ; 0                 ; 0               ; 0                ; 0                ; 0              ; 1              ; 1                 ;
; state.SET_ADDR     ; 0                 ; 0                  ; 0               ; 0                ; 0                 ; 0               ; 0                ; 0                ; 1              ; 0              ; 1                 ;
; state.DRIVE_READ   ; 0                 ; 0                  ; 0               ; 0                ; 0                 ; 0               ; 0                ; 1                ; 0              ; 0              ; 1                 ;
; state.LATCH_DATA   ; 0                 ; 0                  ; 0               ; 0                ; 0                 ; 0               ; 1                ; 0                ; 0              ; 0              ; 1                 ;
; state.IDLE_READ    ; 0                 ; 0                  ; 0               ; 0                ; 0                 ; 1               ; 0                ; 0                ; 0              ; 0              ; 1                 ;
; state.DRIVE_WRITE  ; 0                 ; 0                  ; 0               ; 0                ; 1                 ; 0               ; 0                ; 0                ; 0              ; 0              ; 1                 ;
; state.IDLE_WRITE   ; 0                 ; 0                  ; 0               ; 1                ; 0                 ; 0               ; 0                ; 0                ; 0              ; 0              ; 1                 ;
; state.IDLE_DATA    ; 0                 ; 0                  ; 1               ; 0                ; 0                 ; 0               ; 0                ; 0                ; 0              ; 0              ; 1                 ;
; state.DRIVE_PKTEND ; 0                 ; 1                  ; 0               ; 0                ; 0                 ; 0               ; 0                ; 0                ; 0              ; 0              ; 1                 ;
; state.IDLE_PKTEND  ; 1                 ; 0                  ; 0               ; 0                ; 0                 ; 0               ; 0                ; 0                ; 0              ; 0              ; 1                 ;
+--------------------+-------------------+--------------------+-----------------+------------------+-------------------+-----------------+------------------+------------------+----------------+----------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                    ;
+---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+
; Register name                                                                         ; Reason for Removal                                                                            ;
+---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tx_mux:mux|r_skip                       ; Lost fanout                                                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_mac[46,47]               ; Stuck at VCC due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_mac[45]                  ; Stuck at GND due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_mac[44]                  ; Stuck at VCC due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_mac[41..43]              ; Stuck at GND due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_mac[40]                  ; Stuck at VCC due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_mac[39]                  ; Stuck at GND due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_mac[38]                  ; Stuck at VCC due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_mac[37]                  ; Stuck at GND due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_mac[33..36]              ; Stuck at VCC due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_mac[32]                  ; Stuck at GND due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_mac[31]                  ; Stuck at VCC due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_mac[30]                  ; Stuck at GND due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_mac[29]                  ; Stuck at VCC due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_mac[27,28]               ; Stuck at GND due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_mac[26]                  ; Stuck at VCC due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_mac[25]                  ; Stuck at GND due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_mac[21..24]              ; Stuck at VCC due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_mac[20]                  ; Stuck at GND due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_mac[18,19]               ; Stuck at VCC due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_mac[17]                  ; Stuck at GND due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_mac[15,16]               ; Stuck at VCC due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_mac[14]                  ; Stuck at GND due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_mac[9..13]               ; Stuck at VCC due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_mac[8]                   ; Stuck at GND due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_mac[5..7]                ; Stuck at VCC due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_mac[4]                   ; Stuck at GND due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_mac[0..3]                ; Stuck at VCC due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_ip[30,31]                ; Stuck at VCC due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_ip[24..29]               ; Stuck at GND due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_ip[23]                   ; Stuck at VCC due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_ip[22]                   ; Stuck at GND due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_ip[21]                   ; Stuck at VCC due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_ip[20]                   ; Stuck at GND due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_ip[19]                   ; Stuck at VCC due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_ip[7..18]                ; Stuck at GND due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_ip[5,6]                  ; Stuck at VCC due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_ip[3,4]                  ; Stuck at GND due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_ip[2]                    ; Stuck at VCC due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_ip[0,1]                  ; Stuck at GND due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_port[13..15]             ; Stuck at VCC due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_port[12]                 ; Stuck at GND due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_port[11]                 ; Stuck at VCC due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_port[10]                 ; Stuck at GND due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_port[6..9]               ; Stuck at VCC due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_port[5]                  ; Stuck at GND due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_port[4]                  ; Stuck at VCC due to stuck port clock_enable                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_port[0..3]               ; Stuck at GND due to stuck port clock_enable                                                   ;
; ez_usb:usb|ez_usb_fifos:EZUSB|dat4wb[1][7]                                            ; Lost fanout                                                                                   ;
; ez_usb:usb|ez_usb_fifos:EZUSB|dat4wb[1][6]                                            ; Lost fanout                                                                                   ;
; ez_usb:usb|ez_usb_fifos:EZUSB|dat4wb[1][5]                                            ; Lost fanout                                                                                   ;
; ez_usb:usb|ez_usb_fifos:EZUSB|dat4wb[1][4]                                            ; Lost fanout                                                                                   ;
; ez_usb:usb|ez_usb_fifos:EZUSB|dat4wb[1][3]                                            ; Lost fanout                                                                                   ;
; ez_usb:usb|ez_usb_fifos:EZUSB|dat4wb[1][2]                                            ; Lost fanout                                                                                   ;
; ez_usb:usb|ez_usb_fifos:EZUSB|dat4wb[1][1]                                            ; Lost fanout                                                                                   ;
; ez_usb:usb|ez_usb_fifos:EZUSB|dat4wb[1][0]                                            ; Lost fanout                                                                                   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_tx_rec_hdr.bca_cfg      ; Stuck at GND due to stuck port data_in                                                        ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_tx_rec_hdr.rca_cfg      ; Stuck at GND due to stuck port data_in                                                        ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_tx_rec_hdr.rd_fifo      ; Stuck at GND due to stuck port data_in                                                        ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_tx_rec_hdr.res1         ; Stuck at GND due to stuck port data_in                                                        ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_tx_rec_hdr.res2         ; Stuck at GND due to stuck port data_in                                                        ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_tx_rec_hdr.rd_cnt[0..7] ; Stuck at GND due to stuck port data_in                                                        ;
; ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|transfer_count[0..30]                      ; Merged with ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|transfer_count[31]                     ;
; ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|transfer_count[0..31]                    ; Merged with ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|transfer_count[31]                     ;
; ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|transfer_count[0..31]                    ; Merged with ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|transfer_count[31]                     ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_tx_rec_hdr.drop_cyc     ; Merged with ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_rx_rec_hdr.drop_cyc ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_tx_rec_hdr.sel[0]       ; Merged with ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_rx_rec_hdr.sel[0]   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_tx_rec_hdr.sel[1]       ; Merged with ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_rx_rec_hdr.sel[1]   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_tx_rec_hdr.sel[2]       ; Merged with ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_rx_rec_hdr.sel[2]   ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_tx_rec_hdr.sel[3]       ; Merged with ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_rx_rec_hdr.sel[3]   ;
; ez_usb:usb|ez_usb_fifos:EZUSB|write[0,1]                                              ; Stuck at GND due to stuck port data_in                                                        ;
; ez_usb:usb|ez_usb_fifos:EZUSB|dat4usb[0][0]                                           ; Stuck at GND due to stuck port data_in                                                        ;
; ez_usb:usb|ez_usb_fifos:EZUSB|dat4usb[1][0]                                           ; Stuck at GND due to stuck port data_in                                                        ;
; ez_usb:usb|ez_usb_fifos:EZUSB|dat4usb[0][1]                                           ; Stuck at GND due to stuck port data_in                                                        ;
; ez_usb:usb|ez_usb_fifos:EZUSB|dat4usb[1][1]                                           ; Stuck at GND due to stuck port data_in                                                        ;
; ez_usb:usb|ez_usb_fifos:EZUSB|dat4usb[0][2]                                           ; Stuck at GND due to stuck port data_in                                                        ;
; ez_usb:usb|ez_usb_fifos:EZUSB|dat4usb[1][2]                                           ; Stuck at GND due to stuck port data_in                                                        ;
; ez_usb:usb|ez_usb_fifos:EZUSB|dat4usb[0][3]                                           ; Stuck at GND due to stuck port data_in                                                        ;
; ez_usb:usb|ez_usb_fifos:EZUSB|dat4usb[1][3]                                           ; Stuck at GND due to stuck port data_in                                                        ;
; ez_usb:usb|ez_usb_fifos:EZUSB|dat4usb[0][4]                                           ; Stuck at GND due to stuck port data_in                                                        ;
; ez_usb:usb|ez_usb_fifos:EZUSB|dat4usb[1][4]                                           ; Stuck at GND due to stuck port data_in                                                        ;
; ez_usb:usb|ez_usb_fifos:EZUSB|dat4usb[0][5]                                           ; Stuck at GND due to stuck port data_in                                                        ;
; ez_usb:usb|ez_usb_fifos:EZUSB|dat4usb[1][5]                                           ; Stuck at GND due to stuck port data_in                                                        ;
; ez_usb:usb|ez_usb_fifos:EZUSB|dat4usb[0][6]                                           ; Stuck at GND due to stuck port data_in                                                        ;
; ez_usb:usb|ez_usb_fifos:EZUSB|dat4usb[1][6]                                           ; Stuck at GND due to stuck port data_in                                                        ;
; ez_usb:usb|ez_usb_fifos:EZUSB|dat4usb[0][7]                                           ; Stuck at GND due to stuck port data_in                                                        ;
; ez_usb:usb|ez_usb_fifos:EZUSB|dat4usb[1][7]                                           ; Stuck at GND due to stuck port data_in                                                        ;
; ez_usb:usb|uart_async_rx:U_RX|RxD_sync_inv[0,1]                                       ; Stuck at GND due to stuck port data_in                                                        ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_wr_adr[11..31]          ; Lost fanout                                                                                   ;
; Total Number of Removed Registers = 259                                               ;                                                                                               ;
+---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                      ;
+--------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------+
; Register name                                                            ; Reason for Removal        ; Registers Removed due to This Register                                    ;
+--------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------+
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_wr_adr[31] ; Lost Fanouts              ; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_wr_adr[30], ;
;                                                                          ;                           ; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_wr_adr[29], ;
;                                                                          ;                           ; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_wr_adr[28], ;
;                                                                          ;                           ; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_wr_adr[27], ;
;                                                                          ;                           ; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_wr_adr[26], ;
;                                                                          ;                           ; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_wr_adr[25], ;
;                                                                          ;                           ; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_wr_adr[24], ;
;                                                                          ;                           ; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_wr_adr[23], ;
;                                                                          ;                           ; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_wr_adr[22], ;
;                                                                          ;                           ; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_wr_adr[21], ;
;                                                                          ;                           ; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_wr_adr[20], ;
;                                                                          ;                           ; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_wr_adr[19], ;
;                                                                          ;                           ; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_wr_adr[18], ;
;                                                                          ;                           ; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_wr_adr[17], ;
;                                                                          ;                           ; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_wr_adr[16], ;
;                                                                          ;                           ; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_wr_adr[15], ;
;                                                                          ;                           ; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_wr_adr[14], ;
;                                                                          ;                           ; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_wr_adr[13], ;
;                                                                          ;                           ; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_wr_adr[12], ;
;                                                                          ;                           ; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_wr_adr[11]  ;
; ez_usb:usb|uart_async_rx:U_RX|RxD_sync_inv[0]                            ; Stuck at GND              ; ez_usb:usb|uart_async_rx:U_RX|RxD_sync_inv[1]                             ;
;                                                                          ; due to stuck port data_in ;                                                                           ;
+--------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 835   ;
; Number of registers using Synchronous Clear  ; 292   ;
; Number of registers using Synchronous Load   ; 42    ;
; Number of registers using Asynchronous Clear ; 543   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 424   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                   ;
+--------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                    ; Fan out ;
+--------------------------------------------------------------------------------------+---------+
; ez_usb:usb|ez_usb_fifos:EZUSB|sloen_o                                                ; 2       ;
; ez_usb:usb|ez_usb_fifos:EZUSB|slrdn_o                                                ; 2       ;
; ez_usb:usb|ez_usb_fifos:EZUSB|slwrn_o                                                ; 2       ;
; ez_usb:usb|ez_usb_fifos:EZUSB|pktendn_o                                              ; 2       ;
; ez_usb:usb|counter[5]                                                                ; 2       ;
; ez_usb:usb|counter[18]                                                               ; 2       ;
; ez_usb:usb|counter[15]                                                               ; 2       ;
; ez_usb:usb|counter[14]                                                               ; 2       ;
; ez_usb:usb|counter[10]                                                               ; 2       ;
; ez_usb:usb|counter[7]                                                                ; 2       ;
; ez_usb:usb|counter[4]                                                                ; 2       ;
; ez_usb:usb|counter[1]                                                                ; 2       ;
; ez_usb:usb|counter[0]                                                                ; 2       ;
; altera_reset:reset|reset                                                             ; 4       ;
; altera_reset:reset|waiting                                                           ; 6       ;
; ez_usb:usb|ez_usb_fifos:EZUSB|notready[0]                                            ; 2       ;
; ez_usb:usb|ez_usb_fifos:EZUSB|stall[0]                                               ; 13      ;
; ez_usb:usb|ez_usb_fifos:EZUSB|stall[1]                                               ; 11      ;
; ez_usb:usb|ez_usb_fifos:EZUSB|stall[2]                                               ; 5       ;
; ez_usb:usb|ez_usb_fifos:EZUSB|stall[3]                                               ; 11      ;
; ez_usb:usb|ez_usb_fifos:EZUSB|notready[1]                                            ; 1       ;
; altera_reset:reset|count[4]                                                          ; 2       ;
; altera_reset:reset|count[5]                                                          ; 2       ;
; altera_reset:reset|count[2]                                                          ; 2       ;
; altera_reset:reset|count[0]                                                          ; 2       ;
; altera_reset:reset|count[1]                                                          ; 2       ;
; altera_reset:reset|count[3]                                                          ; 2       ;
; altera_reset:reset|count[6]                                                          ; 2       ;
; altera_reset:reset|count[7]                                                          ; 2       ;
; altera_reset:reset|count[8]                                                          ; 2       ;
; altera_reset:reset|count[9]                                                          ; 2       ;
; ez_usb:usb|eb_raw_slave:EB|eb_stream_narrow:TX|r_idx[1]                              ; 11      ;
; ez_usb:usb|eb_raw_slave:EB|eb_stream_narrow:TX|r_idx[0]                              ; 12      ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass|eb_fifo:fifo|r_empty_o  ; 8       ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|eb_fifo:datfifo|r_empty_o ; 3       ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|r_cache_empty             ; 5       ;
; ez_usb:usb|eb_raw_slave:EB|eb_stream_widen:RX|r_idx[1]                               ; 6       ;
; ez_usb:usb|eb_raw_slave:EB|eb_stream_widen:RX|r_idx[0]                               ; 7       ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag|eb_fifo:fifo|r_empty_o    ; 7       ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|eb_fifo:fifo|r_empty_o    ; 3       ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|r_timeout[4]              ; 2       ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|r_timeout[14]             ; 2       ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|r_timeout[12]             ; 2       ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|r_timeout[11]             ; 2       ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|r_timeout[10]             ; 2       ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|r_timeout[9]              ; 2       ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|r_timeout[17]             ; 2       ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|r_timeout[16]             ; 2       ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|r_timeout[22]             ; 2       ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|r_timeout[20]             ; 2       ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|r_timeout[19]             ; 2       ;
; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|r_timeout[18]             ; 2       ;
; pexaria_e:pexaria1|r_echo[0]                                                         ; 2       ;
; pexaria_e:pexaria1|r_echo[16]                                                        ; 2       ;
; pexaria_e:pexaria1|r_echo[1]                                                         ; 2       ;
; pexaria_e:pexaria1|r_echo[9]                                                         ; 2       ;
; pexaria_e:pexaria1|r_echo[25]                                                        ; 2       ;
; pexaria_e:pexaria1|r_echo[2]                                                         ; 2       ;
; pexaria_e:pexaria1|r_echo[10]                                                        ; 2       ;
; pexaria_e:pexaria1|r_echo[18]                                                        ; 2       ;
; pexaria_e:pexaria1|r_echo[26]                                                        ; 2       ;
; pexaria_e:pexaria1|r_echo[3]                                                         ; 2       ;
; pexaria_e:pexaria1|r_echo[11]                                                        ; 2       ;
; pexaria_e:pexaria1|r_echo[19]                                                        ; 2       ;
; pexaria_e:pexaria1|r_echo[27]                                                        ; 2       ;
; pexaria_e:pexaria1|r_echo[12]                                                        ; 2       ;
; pexaria_e:pexaria1|r_echo[28]                                                        ; 2       ;
; pexaria_e:pexaria1|r_echo[5]                                                         ; 2       ;
; pexaria_e:pexaria1|r_echo[13]                                                        ; 2       ;
; pexaria_e:pexaria1|r_echo[21]                                                        ; 2       ;
; pexaria_e:pexaria1|r_echo[6]                                                         ; 2       ;
; pexaria_e:pexaria1|r_echo[30]                                                        ; 2       ;
; pexaria_e:pexaria1|r_echo[7]                                                         ; 2       ;
; pexaria_e:pexaria1|r_echo[15]                                                        ; 2       ;
; pexaria_e:pexaria1|r_echo[23]                                                        ; 2       ;
; pexaria_e:pexaria1|r_echo[31]                                                        ; 2       ;
; ez_usb:usb|uart_baud_gen:U_BAUD_GEN|Baud_sreg[7]                                     ; 2       ;
; ez_usb:usb|baudrate[9]                                                               ; 2       ;
; ez_usb:usb|baudrate[8]                                                               ; 2       ;
; ez_usb:usb|baudrate[7]                                                               ; 2       ;
; ez_usb:usb|baudrate[6]                                                               ; 2       ;
; ez_usb:usb|baudrate[2]                                                               ; 2       ;
; ez_usb:usb|baudrate[1]                                                               ; 2       ;
; Total number of inverted registers = 83                                              ;         ;
+--------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_cfg_stb_o            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pexaria|ez_usb:usb|ez_usb_fifos:EZUSB|addr[1]                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 0 LEs                ; 10 LEs                 ; Yes        ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|r_inflight[1]           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pexaria|pexaria_e:pexaria1|r_ack                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_stream_narrow:TX|r_dat[7]                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |pexaria|ez_usb:usb|uart_baud_gen:U_BAUD_GEN|Baud_sreg[0]                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |pexaria|ez_usb:usb|uart_async_rx:U_RX|RxD_data[1]                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |pexaria|pexaria_e:pexaria1|counterror[2]                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_rx_rec_hdr.wr_cnt[0] ;
; 3:1                ; 30 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_wr_adr[4]            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_rx_rec_hdr.rd_cnt[0] ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_master_adr_o[3]      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |pexaria|ez_usb:usb|uart_async_rx:U_RX|bit_spacing[2]                                       ;
; 4:1                ; 25 bits   ; 50 LEs        ; 0 LEs                ; 50 LEs                 ; Yes        ; |pexaria|pexaria_e:pexaria1|r_dato[9]                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |pexaria|ez_usb:usb|uart_async_rx:U_RX|RxD_cnt_inv[0]                                       ;
; 13:1               ; 32 bits   ; 256 LEs       ; 192 LEs              ; 64 LEs                 ; Yes        ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tx_mux:mux|tx_dat_o[29]              ;
; 8:1                ; 13 bits   ; 65 LEs        ; 13 LEs               ; 52 LEs                 ; Yes        ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_pass_dat_o[24]       ;
; 66:1               ; 7 bits    ; 308 LEs       ; 42 LEs               ; 266 LEs                ; Yes        ; |pexaria|pexaria_e:pexaria1|r_dato[4]                                                       ;
; 10:1               ; 9 bits    ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_pass_dat_o[17]       ;
; 10:1               ; 9 bits    ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_pass_dat_o[14]       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |pexaria|ez_usb:usb|ez_usb_fifos:EZUSB|count[1]                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |pexaria|ez_usb:usb|ez_usb_fifos:EZUSB|fd_o[4]                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_stream_narrow:TX|r_idx[0]                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_stream_widen:RX|r_idx[1]                             ;
; 5:1                ; 10 bits   ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |pexaria|altera_reset:reset|count[2]                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |pexaria|ez_usb:usb|ez_usb_fifos:EZUSB|Mux12                                                ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |pexaria|ez_usb:usb|ez_usb_fifos:EZUSB|Mux0                                                 ;
; 11:1               ; 2 bits    ; 14 LEs        ; 10 LEs               ; 4 LEs                  ; No         ; |pexaria|ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm|r_state                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory|altsyncram_rdu3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory|altsyncram_vgu3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory|altsyncram_rdu3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|eb_fifo:datfifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory|altsyncram_1hu3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb             ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; g_sdb_address  ; 00000000000000000000000100000000 ; Unsigned Binary ;
; g_clock_period ; 16                               ; Signed Integer  ;
; g_board_delay  ; 2                                ; Signed Integer  ;
; g_margin       ; 4                                ; Signed Integer  ;
; g_sys_freq     ; 62500                            ; Signed Integer  ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|ez_usb_fifos:EZUSB ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; g_clock_period ; 16    ; Signed Integer                                    ;
; g_board_delay  ; 2     ; Signed Integer                                    ;
; g_margin       ; 4     ; Signed Integer                                    ;
; g_fifo_width   ; 8     ; Signed Integer                                    ;
; g_num_fifos    ; 4     ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|xwb_streamer:UART2USB ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; logringlen     ; 8     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; logringlen     ; 8     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring ;
+----------------------------+-----------+----------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                       ;
+----------------------------+-----------+----------------------------------------------------------------------------+
; g_data_width               ; 32        ; Signed Integer                                                             ;
; g_size                     ; 256       ; Signed Integer                                                             ;
; g_with_byte_enable         ; false     ; Enumerated                                                                 ;
; g_addr_conflict_resolution ; dont_care ; String                                                                     ;
; g_init_file                ; none      ; String                                                                     ;
; g_dual_clock               ; false     ; Enumerated                                                                 ;
+----------------------------+-----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                              ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                              ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                              ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                              ;
; DEVICE_FAMILY                      ; Arria V              ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_lku3      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|xwb_streamer:USB2UART ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; logringlen     ; 8     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; logringlen     ; 8     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring ;
+----------------------------+-----------+----------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                       ;
+----------------------------+-----------+----------------------------------------------------------------------------+
; g_data_width               ; 32        ; Signed Integer                                                             ;
; g_size                     ; 256       ; Signed Integer                                                             ;
; g_with_byte_enable         ; false     ; Enumerated                                                                 ;
; g_addr_conflict_resolution ; dont_care ; String                                                                     ;
; g_init_file                ; none      ; String                                                                     ;
; g_dual_clock               ; false     ; Enumerated                                                                 ;
+----------------------------+-----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                        ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                     ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                              ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                              ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                              ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                              ;
; DEVICE_FAMILY                      ; Arria V              ; Untyped                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_lku3      ; Untyped                                                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|uart_baud_gen:U_BAUD_GEN ;
+------------------+-------+-------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                  ;
+------------------+-------+-------------------------------------------------------+
; g_baud_acc_width ; 16    ; Signed Integer                                        ;
+------------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|xwb_streamer:USB2EB ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; logringlen     ; 10    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; logringlen     ; 10    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring ;
+----------------------------+-----------+--------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                     ;
+----------------------------+-----------+--------------------------------------------------------------------------+
; g_data_width               ; 32        ; Signed Integer                                                           ;
; g_size                     ; 1024      ; Signed Integer                                                           ;
; g_with_byte_enable         ; false     ; Enumerated                                                               ;
; g_addr_conflict_resolution ; dont_care ; String                                                                   ;
; g_init_file                ; none      ; String                                                                   ;
; g_dual_clock               ; false     ; Enumerated                                                               ;
+----------------------------+-----------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                            ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                            ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                                                            ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                            ;
; DEVICE_FAMILY                      ; Arria V              ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_rpu3      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB                               ;
+------------------+------------------------------------------------------------------+-----------------+
; Parameter Name   ; Value                                                            ; Type            ;
+------------------+------------------------------------------------------------------+-----------------+
; g_sdb_address    ; 0000000000000000000000000000000000000000000000000000000100000000 ; Unsigned Binary ;
; g_timeout_cycles ; 6250000                                                          ; Signed Integer  ;
; g_bus_width      ; 8                                                                ; Signed Integer  ;
+------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_stream_widen:RX ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; g_slave_width  ; 8     ; Signed Integer                                                    ;
; g_master_width ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_stream_narrow:TX ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; g_slave_width  ; 32    ; Signed Integer                                                     ;
; g_master_width ; 8     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB ;
+------------------+----------------------------------+-----------------------------------+
; Parameter Name   ; Value                            ; Type                              ;
+------------------+----------------------------------+-----------------------------------+
; g_sdb_address    ; 00000000000000000000000100000000 ; Unsigned Binary                   ;
; g_timeout_cycles ; 6250000                          ; Signed Integer                    ;
+------------------+----------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag|eb_fifo:fifo ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; g_width        ; 3     ; Signed Integer                                                                              ;
; g_size         ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag|eb_fifo:fifo|generic_simple_dpram:ram ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                 ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------+
; g_data_width               ; 3         ; Signed Integer                                                                                       ;
; g_size                     ; 32        ; Signed Integer                                                                                       ;
; g_with_byte_enable         ; false     ; Enumerated                                                                                           ;
; g_addr_conflict_resolution ; dont_care ; String                                                                                               ;
; g_init_file                ; none      ; String                                                                                               ;
; g_dual_clock               ; false     ; Enumerated                                                                                           ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                               ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                                                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_B                            ; 3                    ; Signed Integer                                                                                                        ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                        ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                        ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                        ;
; DEVICE_FAMILY                      ; Arria V              ; Untyped                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_rdu3      ; Untyped                                                                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass|eb_fifo:fifo ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; g_width        ; 32    ; Signed Integer                                                                                ;
; g_size         ; 32    ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass|eb_fifo:fifo|generic_simple_dpram:ram ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                   ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------+
; g_data_width               ; 32        ; Signed Integer                                                                                         ;
; g_size                     ; 32        ; Signed Integer                                                                                         ;
; g_with_byte_enable         ; false     ; Enumerated                                                                                             ;
; g_addr_conflict_resolution ; dont_care ; String                                                                                                 ;
; g_init_file                ; none      ; String                                                                                                 ;
; g_dual_clock               ; false     ; Enumerated                                                                                             ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                    ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                          ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                          ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                          ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                          ;
; DEVICE_FAMILY                      ; Arria V              ; Untyped                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_vgu3      ; Untyped                                                                                                                 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg ;
+----------------+----------------------------------+-----------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                ;
+----------------+----------------------------------+-----------------------------------------------------+
; g_sdb_address  ; 00000000000000000000000100000000 ; Unsigned Binary                                     ;
+----------------+----------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|eb_fifo:fifo ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; g_width        ; 3     ; Signed Integer                                                                              ;
; g_size         ; 32    ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|eb_fifo:fifo|generic_simple_dpram:ram ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                 ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------+
; g_data_width               ; 3         ; Signed Integer                                                                                       ;
; g_size                     ; 32        ; Signed Integer                                                                                       ;
; g_with_byte_enable         ; false     ; Enumerated                                                                                           ;
; g_addr_conflict_resolution ; dont_care ; String                                                                                               ;
; g_init_file                ; none      ; String                                                                                               ;
; g_dual_clock               ; false     ; Enumerated                                                                                           ;
+----------------------------+-----------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                               ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                                                        ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                        ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_B                            ; 3                    ; Signed Integer                                                                                                        ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                        ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                        ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                        ;
; DEVICE_FAMILY                      ; Arria V              ; Untyped                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_rdu3      ; Untyped                                                                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm ;
+------------------+---------+----------------------------------------------------------------------------+
; Parameter Name   ; Value   ; Type                                                                       ;
+------------------+---------+----------------------------------------------------------------------------+
; g_timeout_cycles ; 6250000 ; Signed Integer                                                             ;
+------------------+---------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|eb_fifo:datfifo ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; g_width        ; 33    ; Signed Integer                                                                                 ;
; g_size         ; 32    ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|eb_fifo:datfifo|generic_simple_dpram:ram ;
+----------------------------+-----------+---------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                    ;
+----------------------------+-----------+---------------------------------------------------------------------------------------------------------+
; g_data_width               ; 33        ; Signed Integer                                                                                          ;
; g_size                     ; 32        ; Signed Integer                                                                                          ;
; g_with_byte_enable         ; false     ; Enumerated                                                                                              ;
; g_addr_conflict_resolution ; dont_care ; String                                                                                                  ;
; g_init_file                ; none      ; String                                                                                                  ;
; g_dual_clock               ; false     ; Enumerated                                                                                              ;
+----------------------------+-----------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|eb_fifo:datfifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                  ;
; WIDTH_A                            ; 33                   ; Signed Integer                                                                                                           ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                           ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                  ;
; WIDTH_B                            ; 33                   ; Signed Integer                                                                                                           ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                           ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                           ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                                           ;
; DEVICE_FAMILY                      ; Arria V              ; Untyped                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_1hu3      ; Untyped                                                                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sys_pll5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i ;
+--------------------------------------+----------------+------------------------------------------------------------+
; Parameter Name                       ; Value          ; Type                                                       ;
+--------------------------------------+----------------+------------------------------------------------------------+
; reference_clock_frequency            ; 125.0 MHz      ; String                                                     ;
; fractional_vco_multiplier            ; false          ; String                                                     ;
; pll_type                             ; General        ; String                                                     ;
; pll_subtype                          ; General        ; String                                                     ;
; number_of_clocks                     ; 4              ; Signed Integer                                             ;
; operation_mode                       ; direct         ; String                                                     ;
; deserialization_factor               ; 4              ; Signed Integer                                             ;
; data_rate                            ; 0              ; Signed Integer                                             ;
; sim_additional_refclk_cycles_to_lock ; 0              ; Signed Integer                                             ;
; output_clock_frequency0              ; 62.500000 MHz  ; String                                                     ;
; phase_shift0                         ; 0 ps           ; String                                                     ;
; duty_cycle0                          ; 50             ; Signed Integer                                             ;
; output_clock_frequency1              ; 100.000000 MHz ; String                                                     ;
; phase_shift1                         ; 0 ps           ; String                                                     ;
; duty_cycle1                          ; 50             ; Signed Integer                                             ;
; output_clock_frequency2              ; 20.000000 MHz  ; String                                                     ;
; phase_shift2                         ; 0 ps           ; String                                                     ;
; duty_cycle2                          ; 50             ; Signed Integer                                             ;
; output_clock_frequency3              ; 10.000000 MHz  ; String                                                     ;
; phase_shift3                         ; 0 ps           ; String                                                     ;
; duty_cycle3                          ; 50             ; Signed Integer                                             ;
; output_clock_frequency4              ; 0 MHz          ; String                                                     ;
; phase_shift4                         ; 0 ps           ; String                                                     ;
; duty_cycle4                          ; 50             ; Signed Integer                                             ;
; output_clock_frequency5              ; 0 MHz          ; String                                                     ;
; phase_shift5                         ; 0 ps           ; String                                                     ;
; duty_cycle5                          ; 50             ; Signed Integer                                             ;
; output_clock_frequency6              ; 0 MHz          ; String                                                     ;
; phase_shift6                         ; 0 ps           ; String                                                     ;
; duty_cycle6                          ; 50             ; Signed Integer                                             ;
; output_clock_frequency7              ; 0 MHz          ; String                                                     ;
; phase_shift7                         ; 0 ps           ; String                                                     ;
; duty_cycle7                          ; 50             ; Signed Integer                                             ;
; output_clock_frequency8              ; 0 MHz          ; String                                                     ;
; phase_shift8                         ; 0 ps           ; String                                                     ;
; duty_cycle8                          ; 50             ; Signed Integer                                             ;
; output_clock_frequency9              ; 0 MHz          ; String                                                     ;
; phase_shift9                         ; 0 ps           ; String                                                     ;
; duty_cycle9                          ; 50             ; Signed Integer                                             ;
; output_clock_frequency10             ; 0 MHz          ; String                                                     ;
; phase_shift10                        ; 0 ps           ; String                                                     ;
; duty_cycle10                         ; 50             ; Signed Integer                                             ;
; output_clock_frequency11             ; 0 MHz          ; String                                                     ;
; phase_shift11                        ; 0 ps           ; String                                                     ;
; duty_cycle11                         ; 50             ; Signed Integer                                             ;
; output_clock_frequency12             ; 0 MHz          ; String                                                     ;
; phase_shift12                        ; 0 ps           ; String                                                     ;
; duty_cycle12                         ; 50             ; Signed Integer                                             ;
; output_clock_frequency13             ; 0 MHz          ; String                                                     ;
; phase_shift13                        ; 0 ps           ; String                                                     ;
; duty_cycle13                         ; 50             ; Signed Integer                                             ;
; output_clock_frequency14             ; 0 MHz          ; String                                                     ;
; phase_shift14                        ; 0 ps           ; String                                                     ;
; duty_cycle14                         ; 50             ; Signed Integer                                             ;
; output_clock_frequency15             ; 0 MHz          ; String                                                     ;
; phase_shift15                        ; 0 ps           ; String                                                     ;
; duty_cycle15                         ; 50             ; Signed Integer                                             ;
; output_clock_frequency16             ; 0 MHz          ; String                                                     ;
; phase_shift16                        ; 0 ps           ; String                                                     ;
; duty_cycle16                         ; 50             ; Signed Integer                                             ;
; output_clock_frequency17             ; 0 MHz          ; String                                                     ;
; phase_shift17                        ; 0 ps           ; String                                                     ;
; duty_cycle17                         ; 50             ; Signed Integer                                             ;
; m_cnt_hi_div                         ; 1              ; Signed Integer                                             ;
; m_cnt_lo_div                         ; 1              ; Signed Integer                                             ;
; m_cnt_bypass_en                      ; false          ; String                                                     ;
; m_cnt_odd_div_duty_en                ; false          ; String                                                     ;
; n_cnt_hi_div                         ; 1              ; Signed Integer                                             ;
; n_cnt_lo_div                         ; 1              ; Signed Integer                                             ;
; n_cnt_bypass_en                      ; false          ; String                                                     ;
; n_cnt_odd_div_duty_en                ; false          ; String                                                     ;
; c_cnt_hi_div0                        ; 1              ; Signed Integer                                             ;
; c_cnt_lo_div0                        ; 1              ; Signed Integer                                             ;
; c_cnt_bypass_en0                     ; false          ; String                                                     ;
; c_cnt_in_src0                        ; ph_mux_clk     ; String                                                     ;
; c_cnt_odd_div_duty_en0               ; false          ; String                                                     ;
; c_cnt_prst0                          ; 1              ; Signed Integer                                             ;
; c_cnt_ph_mux_prst0                   ; 0              ; Signed Integer                                             ;
; c_cnt_hi_div1                        ; 1              ; Signed Integer                                             ;
; c_cnt_lo_div1                        ; 1              ; Signed Integer                                             ;
; c_cnt_bypass_en1                     ; false          ; String                                                     ;
; c_cnt_in_src1                        ; ph_mux_clk     ; String                                                     ;
; c_cnt_odd_div_duty_en1               ; false          ; String                                                     ;
; c_cnt_prst1                          ; 1              ; Signed Integer                                             ;
; c_cnt_ph_mux_prst1                   ; 0              ; Signed Integer                                             ;
; c_cnt_hi_div2                        ; 1              ; Signed Integer                                             ;
; c_cnt_lo_div2                        ; 1              ; Signed Integer                                             ;
; c_cnt_bypass_en2                     ; false          ; String                                                     ;
; c_cnt_in_src2                        ; ph_mux_clk     ; String                                                     ;
; c_cnt_odd_div_duty_en2               ; false          ; String                                                     ;
; c_cnt_prst2                          ; 1              ; Signed Integer                                             ;
; c_cnt_ph_mux_prst2                   ; 0              ; Signed Integer                                             ;
; c_cnt_hi_div3                        ; 1              ; Signed Integer                                             ;
; c_cnt_lo_div3                        ; 1              ; Signed Integer                                             ;
; c_cnt_bypass_en3                     ; false          ; String                                                     ;
; c_cnt_in_src3                        ; ph_mux_clk     ; String                                                     ;
; c_cnt_odd_div_duty_en3               ; false          ; String                                                     ;
; c_cnt_prst3                          ; 1              ; Signed Integer                                             ;
; c_cnt_ph_mux_prst3                   ; 0              ; Signed Integer                                             ;
; c_cnt_hi_div4                        ; 1              ; Signed Integer                                             ;
; c_cnt_lo_div4                        ; 1              ; Signed Integer                                             ;
; c_cnt_bypass_en4                     ; false          ; String                                                     ;
; c_cnt_in_src4                        ; ph_mux_clk     ; String                                                     ;
; c_cnt_odd_div_duty_en4               ; false          ; String                                                     ;
; c_cnt_prst4                          ; 1              ; Signed Integer                                             ;
; c_cnt_ph_mux_prst4                   ; 0              ; Signed Integer                                             ;
; c_cnt_hi_div5                        ; 1              ; Signed Integer                                             ;
; c_cnt_lo_div5                        ; 1              ; Signed Integer                                             ;
; c_cnt_bypass_en5                     ; false          ; String                                                     ;
; c_cnt_in_src5                        ; ph_mux_clk     ; String                                                     ;
; c_cnt_odd_div_duty_en5               ; false          ; String                                                     ;
; c_cnt_prst5                          ; 1              ; Signed Integer                                             ;
; c_cnt_ph_mux_prst5                   ; 0              ; Signed Integer                                             ;
; c_cnt_hi_div6                        ; 1              ; Signed Integer                                             ;
; c_cnt_lo_div6                        ; 1              ; Signed Integer                                             ;
; c_cnt_bypass_en6                     ; false          ; String                                                     ;
; c_cnt_in_src6                        ; ph_mux_clk     ; String                                                     ;
; c_cnt_odd_div_duty_en6               ; false          ; String                                                     ;
; c_cnt_prst6                          ; 1              ; Signed Integer                                             ;
; c_cnt_ph_mux_prst6                   ; 0              ; Signed Integer                                             ;
; c_cnt_hi_div7                        ; 1              ; Signed Integer                                             ;
; c_cnt_lo_div7                        ; 1              ; Signed Integer                                             ;
; c_cnt_bypass_en7                     ; false          ; String                                                     ;
; c_cnt_in_src7                        ; ph_mux_clk     ; String                                                     ;
; c_cnt_odd_div_duty_en7               ; false          ; String                                                     ;
; c_cnt_prst7                          ; 1              ; Signed Integer                                             ;
; c_cnt_ph_mux_prst7                   ; 0              ; Signed Integer                                             ;
; c_cnt_hi_div8                        ; 1              ; Signed Integer                                             ;
; c_cnt_lo_div8                        ; 1              ; Signed Integer                                             ;
; c_cnt_bypass_en8                     ; false          ; String                                                     ;
; c_cnt_in_src8                        ; ph_mux_clk     ; String                                                     ;
; c_cnt_odd_div_duty_en8               ; false          ; String                                                     ;
; c_cnt_prst8                          ; 1              ; Signed Integer                                             ;
; c_cnt_ph_mux_prst8                   ; 0              ; Signed Integer                                             ;
; c_cnt_hi_div9                        ; 1              ; Signed Integer                                             ;
; c_cnt_lo_div9                        ; 1              ; Signed Integer                                             ;
; c_cnt_bypass_en9                     ; false          ; String                                                     ;
; c_cnt_in_src9                        ; ph_mux_clk     ; String                                                     ;
; c_cnt_odd_div_duty_en9               ; false          ; String                                                     ;
; c_cnt_prst9                          ; 1              ; Signed Integer                                             ;
; c_cnt_ph_mux_prst9                   ; 0              ; Signed Integer                                             ;
; c_cnt_hi_div10                       ; 1              ; Signed Integer                                             ;
; c_cnt_lo_div10                       ; 1              ; Signed Integer                                             ;
; c_cnt_bypass_en10                    ; false          ; String                                                     ;
; c_cnt_in_src10                       ; ph_mux_clk     ; String                                                     ;
; c_cnt_odd_div_duty_en10              ; false          ; String                                                     ;
; c_cnt_prst10                         ; 1              ; Signed Integer                                             ;
; c_cnt_ph_mux_prst10                  ; 0              ; Signed Integer                                             ;
; c_cnt_hi_div11                       ; 1              ; Signed Integer                                             ;
; c_cnt_lo_div11                       ; 1              ; Signed Integer                                             ;
; c_cnt_bypass_en11                    ; false          ; String                                                     ;
; c_cnt_in_src11                       ; ph_mux_clk     ; String                                                     ;
; c_cnt_odd_div_duty_en11              ; false          ; String                                                     ;
; c_cnt_prst11                         ; 1              ; Signed Integer                                             ;
; c_cnt_ph_mux_prst11                  ; 0              ; Signed Integer                                             ;
; c_cnt_hi_div12                       ; 1              ; Signed Integer                                             ;
; c_cnt_lo_div12                       ; 1              ; Signed Integer                                             ;
; c_cnt_bypass_en12                    ; false          ; String                                                     ;
; c_cnt_in_src12                       ; ph_mux_clk     ; String                                                     ;
; c_cnt_odd_div_duty_en12              ; false          ; String                                                     ;
; c_cnt_prst12                         ; 1              ; Signed Integer                                             ;
; c_cnt_ph_mux_prst12                  ; 0              ; Signed Integer                                             ;
; c_cnt_hi_div13                       ; 1              ; Signed Integer                                             ;
; c_cnt_lo_div13                       ; 1              ; Signed Integer                                             ;
; c_cnt_bypass_en13                    ; false          ; String                                                     ;
; c_cnt_in_src13                       ; ph_mux_clk     ; String                                                     ;
; c_cnt_odd_div_duty_en13              ; false          ; String                                                     ;
; c_cnt_prst13                         ; 1              ; Signed Integer                                             ;
; c_cnt_ph_mux_prst13                  ; 0              ; Signed Integer                                             ;
; c_cnt_hi_div14                       ; 1              ; Signed Integer                                             ;
; c_cnt_lo_div14                       ; 1              ; Signed Integer                                             ;
; c_cnt_bypass_en14                    ; false          ; String                                                     ;
; c_cnt_in_src14                       ; ph_mux_clk     ; String                                                     ;
; c_cnt_odd_div_duty_en14              ; false          ; String                                                     ;
; c_cnt_prst14                         ; 1              ; Signed Integer                                             ;
; c_cnt_ph_mux_prst14                  ; 0              ; Signed Integer                                             ;
; c_cnt_hi_div15                       ; 1              ; Signed Integer                                             ;
; c_cnt_lo_div15                       ; 1              ; Signed Integer                                             ;
; c_cnt_bypass_en15                    ; false          ; String                                                     ;
; c_cnt_in_src15                       ; ph_mux_clk     ; String                                                     ;
; c_cnt_odd_div_duty_en15              ; false          ; String                                                     ;
; c_cnt_prst15                         ; 1              ; Signed Integer                                             ;
; c_cnt_ph_mux_prst15                  ; 0              ; Signed Integer                                             ;
; c_cnt_hi_div16                       ; 1              ; Signed Integer                                             ;
; c_cnt_lo_div16                       ; 1              ; Signed Integer                                             ;
; c_cnt_bypass_en16                    ; false          ; String                                                     ;
; c_cnt_in_src16                       ; ph_mux_clk     ; String                                                     ;
; c_cnt_odd_div_duty_en16              ; false          ; String                                                     ;
; c_cnt_prst16                         ; 1              ; Signed Integer                                             ;
; c_cnt_ph_mux_prst16                  ; 0              ; Signed Integer                                             ;
; c_cnt_hi_div17                       ; 1              ; Signed Integer                                             ;
; c_cnt_lo_div17                       ; 1              ; Signed Integer                                             ;
; c_cnt_bypass_en17                    ; false          ; String                                                     ;
; c_cnt_in_src17                       ; ph_mux_clk     ; String                                                     ;
; c_cnt_odd_div_duty_en17              ; false          ; String                                                     ;
; c_cnt_prst17                         ; 1              ; Signed Integer                                             ;
; c_cnt_ph_mux_prst17                  ; 0              ; Signed Integer                                             ;
; pll_vco_div                          ; 1              ; Signed Integer                                             ;
; pll_output_clk_frequency             ; 0 MHz          ; String                                                     ;
; pll_cp_current                       ; 0              ; Signed Integer                                             ;
; pll_bwctrl                           ; 0              ; Signed Integer                                             ;
; pll_fractional_division              ; 1              ; Signed Integer                                             ;
; pll_fractional_cout                  ; 24             ; Signed Integer                                             ;
; pll_dsm_out_sel                      ; 1st_order      ; String                                                     ;
; mimic_fbclk_type                     ; gclk           ; String                                                     ;
; pll_fbclk_mux_1                      ; glb            ; String                                                     ;
; pll_fbclk_mux_2                      ; fb_1           ; String                                                     ;
; pll_m_cnt_in_src                     ; ph_mux_clk     ; String                                                     ;
; pll_vcoph_div                        ; 1              ; Signed Integer                                             ;
; refclk1_frequency                    ; 0 MHz          ; String                                                     ;
; pll_clkin_0_src                      ; clk_0          ; String                                                     ;
; pll_clkin_1_src                      ; clk_0          ; String                                                     ;
; pll_clk_loss_sw_en                   ; false          ; String                                                     ;
; pll_auto_clk_sw_en                   ; false          ; String                                                     ;
; pll_manu_clk_sw_en                   ; false          ; String                                                     ;
; pll_clk_sw_dly                       ; 0              ; Signed Integer                                             ;
+--------------------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset:reset ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; g_plls         ; 1     ; Signed Integer                         ;
; g_clocks       ; 1     ; Signed Integer                         ;
; g_areset       ; 1024  ; Signed Integer                         ;
; g_stable       ; 1024  ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xwb_sdb_crossbar:top_bar                                               ;
+----------------+----------------------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                                            ; Type            ;
+----------------+----------------------------------------------------------------------------------+-----------------+
; g_num_masters  ; 1                                                                                ; Signed Integer  ;
; g_num_slaves   ; 2                                                                                ; Signed Integer  ;
; g_registered   ; true                                                                             ; Enumerated      ;
; g_wraparound   ; true                                                                             ; Enumerated      ;
; g_layout       ; A(B"0000000000000000000000010000000000000000000000000000000000000111000000000000 ; Array/Record    ;
; g_layout       ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                 ;
; g_layout       ; 00000000000000000000000000001111111100000000000000000000000000000000000000000000 ;                 ;
; g_layout       ; 00000000000100010001001011010011100111111010100010110000000000000000000000000000 ;                 ;
; g_layout       ; 00100010000000010100000000100010100001000111010100110100100100111010010000100111 ;                 ;
; g_layout       ; 01010111010001101001011100110010000001100011011011110110111001110110011001010111 ;                 ;
; g_layout       ; 001001110100011001010111001000000001",B"0000000000000000000000010000000000000000 ;                 ;
; g_layout       ; 00000000000000000000011100000000000000000000000000000000000000000000000000000100 ;                 ;
; g_layout       ; 00000000000000000000000000000000000000000000000000000000000001111111111100000000 ;                 ;
; g_layout       ; 00000000000000000000000000000000000000000000011001010001001011010011100111111010 ;                 ;
; g_layout       ; 10001011000000000000000000000000000000010010000000010011000010010011000001000111 ;                 ;
; g_layout       ; 01010011010010010011101001000010010101010100100101001100010001000101111101001001 ;                 ;
;                ; 010001000010000001010010010011110100110100100000001000000010000000000001")       ;                 ;
; g_sdb_addr     ; 00000000000000000000000100000000                                                 ; Unsigned Binary ;
+----------------+----------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xwb_sdb_crossbar:top_bar|sdb_rom:rom                                   ;
+----------------+----------------------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                                            ; Type            ;
+----------------+----------------------------------------------------------------------------------+-----------------+
; g_layout       ; A(B"0000000000000000000000010000000000000000000000000000000000000111000000000000 ; Array/Record    ;
; g_layout       ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000 ;                 ;
; g_layout       ; 00000000000000000000000000001111111100000000000000000000000000000000000000000000 ;                 ;
; g_layout       ; 00000000000100010001001011010011100111111010100010110000000000000000000000000000 ;                 ;
; g_layout       ; 00100010000000010100000000100010100001000111010100110100100100111010010000100111 ;                 ;
; g_layout       ; 01010111010001101001011100110010000001100011011011110110111001110110011001010111 ;                 ;
; g_layout       ; 001001110100011001010111001000000001",B"0000000000000000000000010000000000000000 ;                 ;
; g_layout       ; 00000000000000000000011100000000000000000000000000000000000000000000000000000100 ;                 ;
; g_layout       ; 00000000000000000000000000000000000000000000000000000000000001111111111100000000 ;                 ;
; g_layout       ; 00000000000000000000000000000000000000000000011001010001001011010011100111111010 ;                 ;
; g_layout       ; 10001011000000000000000000000000000000010010000000010011000010010011000001000111 ;                 ;
; g_layout       ; 01010011010010010011101001000010010101010100100101001100010001000101111101001001 ;                 ;
;                ; 010001000010000001010010010011110100110100100000001000000010000000000001")       ;                 ;
; g_bus_end      ; 0000000000000000000000000000000000000000000000000000011111111111                 ; Unsigned Binary ;
+----------------+----------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: xwb_sdb_crossbar:top_bar|xwb_crossbar:crossbar                        ;
+----------------+----------------------------------------------------------------------------------+----------------+
; Parameter Name ; Value                                                                            ; Type           ;
+----------------+----------------------------------------------------------------------------------+----------------+
; g_num_masters  ; 1                                                                                ; Signed Integer ;
; g_num_slaves   ; 3                                                                                ; Signed Integer ;
; g_registered   ; true                                                                             ; Enumerated     ;
; g_address      ; A(B"00000000000000000000000100000000",B"00000000000000000000000000000000",B"0000 ; Array/Record   ;
;                ; 0000000000000000010000000000")                                                   ;                ;
; g_mask         ; A(B"00000000000000000000011100000000",B"00000000000000000000011100000000",B"0000 ; Array/Record   ;
;                ; 0000000000000000010000000000")                                                   ;                ;
+----------------+----------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: build_id:id|generic_simple_dpram:rom ;
+----------------------------+--------------+---------------------------------------+
; Parameter Name             ; Value        ; Type                                  ;
+----------------------------+--------------+---------------------------------------+
; g_data_width               ; 32           ; Signed Integer                        ;
; g_size                     ; 256          ; Signed Integer                        ;
; g_with_byte_enable         ; false        ; Enumerated                            ;
; g_addr_conflict_resolution ; dont_care    ; String                                ;
; g_init_file                ; build_id.mif ; String                                ;
; g_dual_clock               ; false        ; Enumerated                            ;
+----------------------------+--------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                            ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                            ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                            ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                            ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                            ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; build_id.mif         ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                            ;
; DEVICE_FAMILY                      ; Arria V              ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_fs04      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 8                                                                                                                                       ;
; Entity Instance                           ; ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                               ;
; Entity Instance                           ; ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                               ;
; Entity Instance                           ; ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                               ;
; Entity Instance                           ; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 3                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                               ;
; Entity Instance                           ; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                               ;
; Entity Instance                           ; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                               ;
;     -- WIDTH_A                            ; 3                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 3                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                               ;
; Entity Instance                           ; ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|eb_fifo:datfifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                               ;
;     -- WIDTH_A                            ; 33                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 33                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                               ;
; Entity Instance                           ; build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory                                                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "build_id:id|generic_simple_dpram:rom" ;
+--------+-------+----------+--------------------------------------+
; Port   ; Type  ; Severity ; Details                              ;
+--------+-------+----------+--------------------------------------+
; bwea_i ; Input ; Info     ; Stuck at VCC                         ;
; wea_i  ; Input ; Info     ; Stuck at GND                         ;
; aa_i   ; Input ; Info     ; Stuck at GND                         ;
; da_i   ; Input ; Info     ; Stuck at GND                         ;
+--------+-------+----------+--------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "altera_reset:reset" ;
+--------+-------+----------+--------------------+
; Port   ; Type  ; Severity ; Details            ;
+--------+-------+----------+--------------------+
; rstn_i ; Input ; Info     ; Stuck at VCC       ;
+--------+-------+----------+--------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sys_pll5:sys_inst"                                                                      ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; outclk_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outclk_2 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outclk_3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|eb_fifo:datfifo|generic_simple_dpram:ram" ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                             ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------+
; bwea_i ; Input ; Info     ; Stuck at VCC                                                                                        ;
+--------+-------+----------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|eb_fifo:datfifo"             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; w_full_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass|eb_fifo:fifo|generic_simple_dpram:ram" ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                            ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+
; bwea_i ; Input ; Info     ; Stuck at VCC                                                                                       ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag|eb_fifo:fifo|generic_simple_dpram:ram" ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                          ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------+
; bwea_i ; Input ; Info     ; Stuck at VCC                                                                                     ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB"                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; skip_stb_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; skip_stall_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; my_mac_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; my_ip_o      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; my_port_o    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ez_usb:usb|eb_raw_slave:EB"                                                                    ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; cfg_slave_o     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cfg_slave_i.cyc ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring" ;
+--------+-------+----------+----------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                              ;
+--------+-------+----------+----------------------------------------------------------------------+
; bwea_i ; Input ; Info     ; Stuck at VCC                                                         ;
+--------+-------+----------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma"                                                       ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; slave_i.cyc        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; slave_i.stb        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; slave_i.adr[31..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; slave_i.adr[3..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; slave_i.adr[4]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; slave_i.sel        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; slave_i.we         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; slave_i.dat        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; slave_o            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; interrupt_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ez_usb:usb|uart_async_rx:U_RX"                                                            ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; rx_error_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ez_usb:usb|xwb_streamer:USB2UART"                                                                    ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; w_master_i.err        ; Input  ; Info     ; Stuck at GND                                                                        ;
; w_master_i.rty        ; Input  ; Info     ; Stuck at GND                                                                        ;
; w_master_i.int        ; Input  ; Info     ; Stuck at GND                                                                        ;
; w_master_i.dat        ; Input  ; Info     ; Stuck at GND                                                                        ;
; w_master_o.cyc        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; w_master_o.adr        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; w_master_o.sel        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; w_master_o.we         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; w_master_o.dat[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring" ;
+--------+-------+----------+------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                ;
+--------+-------+----------+------------------------------------------------------------------------+
; bwea_i ; Input ; Info     ; Stuck at VCC                                                           ;
+--------+-------+----------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma"                                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; slave_i.cyc        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; slave_i.stb        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; slave_i.adr[31..5] ; Input  ; Info     ; Stuck at GND                                                                        ;
; slave_i.adr[3..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; slave_i.adr[4]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; slave_i.sel        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; slave_i.we         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; slave_i.dat        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; slave_o            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; interrupt_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ez_usb:usb|xwb_streamer:UART2USB"                                                                    ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; r_master_i.err        ; Input  ; Info     ; Stuck at GND                                                                        ;
; r_master_i.rty        ; Input  ; Info     ; Stuck at GND                                                                        ;
; r_master_i.int        ; Input  ; Info     ; Stuck at GND                                                                        ;
; r_master_i.dat[31..8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; r_master_o.adr        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r_master_o.sel        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r_master_o.we         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r_master_o.dat        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ez_usb:usb"                                                                           ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; uart_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Apr  4 17:07:06 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pexaria -c pexaria
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/common/gc_fsm_watchdog.vhd
    Info (12022): Found design unit 1: gc_fsm_watchdog-behav
    Info (12023): Found entity 1: gc_fsm_watchdog
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_pkg.vhd
    Info (12022): Found design unit 1: wbgen2_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_simple_pwm/simple_pwm_wb.vhd
    Info (12022): Found design unit 1: simple_pwm_wb-syn
    Info (12023): Found entity 1: simple_pwm_wb
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/ad7606/ad7606.vhd
    Info (12022): Found design unit 1: ad7606-ad7606_arch
    Info (12023): Found entity 1: ad7606
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd
    Info (12022): Found design unit 1: simple_uart_wb-syn
    Info (12023): Found entity 1: simple_uart_wb
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/modulbus/Epcs_spi.vhd
    Info (12022): Found design unit 1: EPCS_SPI-EPCS_SPI_architecture
    Info (12023): Found entity 1: EPCS_SPI
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/modules/oled_display/oled_display_pkg.vhd
    Info (12022): Found design unit 1: oled_display_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/modules/wb_scu_reg/wb_scu_reg_pkg.vhd
    Info (12022): Found design unit 1: wb_scu_reg_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/ep_rx_crc_size_check.vhd
    Info (12022): Found design unit 1: ep_rx_crc_size_check-behavioral
    Info (12023): Found entity 1: ep_rx_crc_size_check
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_cfg_fifo.vhd
    Info (12022): Found design unit 1: eb_cfg_fifo-rtl
    Info (12023): Found entity 1: eb_cfg_fifo
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd
    Info (12022): Found design unit 1: uart_async_rx-behavioral
    Info (12023): Found entity 1: uart_async_rx
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/lvds/eca_lvds_channel.vhd
    Info (12022): Found design unit 1: eca_lvds_channel-rtl
    Info (12023): Found entity 1: eca_lvds_channel
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/mil/Mil_Enc_Vhdl.vhd
    Info (12022): Found design unit 1: mil_enc_vhdl-Arch_mil_enc_vhdl
    Info (12023): Found entity 1: mil_enc_vhdl
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/ep_wishbone_controller.vhd
    Info (12022): Found design unit 1: ep_wishbone_controller-syn
    Info (12023): Found entity 1: ep_wishbone_controller
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/wb_scu_reg/wb_scu_reg.vhd
    Info (12022): Found design unit 1: wb_scu_reg-wb_scu_reg_arch
    Info (12023): Found entity 1: wb_scu_reg
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/butis_t0/crc8_data8.vhd
    Info (12022): Found design unit 1: crc8_data8-behave
    Info (12023): Found entity 1: crc8_data8
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/timing/pulse_stamper.vhd
    Info (12022): Found design unit 1: pulse_stamper-rtl
    Info (12023): Found entity 1: pulse_stamper
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_eca/eca_sdp.vhd
    Info (12022): Found design unit 1: eca_sdp-rtl
    Info (12023): Found entity 1: eca_sdp
Warning (10335): Unrecognized synthesis attribute "rom_extract" at ../../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_bangbang_pd.vhd(81)
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_softpll_ng/spll_bangbang_pd.vhd
    Info (12022): Found design unit 1: spll_bangbang_pd-rtl
    Info (12023): Found entity 1: spll_bangbang_pd
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/endpoint_pkg.vhd
    Info (12022): Found design unit 1: endpoint_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Wb_master_eb.vhd
    Info (12022): Found design unit 1: VME_Wb_interface-Behavioral
    Info (12023): Found entity 1: VME_Wb_Interface
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_spi/wb_spi.vhd
    Info (12022): Found design unit 1: wb_spi-rtl
    Info (12023): Found entity 1: wb_spi
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/networks/altera_networks_pkg.vhd
    Info (12022): Found design unit 1: altera_networks_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip.vhd
    Info (12022): Found design unit 1: arria5_pcie_hip-rtl
    Info (12023): Found entity 1: arria5_pcie_hip
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/altpcie_av_hip_ast_hwtcl.v
    Info (12023): Found entity 1: altpcie_av_hip_ast_hwtcl
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/altpcie_rs_serdes.v
    Info (12023): Found entity 1: altpcie_rs_serdes
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/altpcie_rs_hip.v
    Info (12023): Found entity 1: altpcie_rs_hip
Info (12021): Found 4 design units, including 4 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/altpcie_av_hip_128bit_atom.v
    Info (12023): Found entity 1: altpcie_av_hip_128bit_atom
    Info (12023): Found entity 2: altpcie_tl_cfg_pipe
    Info (12023): Found entity 3: hd_dpcmn_bitsync
    Info (12023): Found entity 4: hd_dpcmn_bitsync2
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/altera_xcvr_functions.sv
    Info (12022): Found design unit 1: altera_xcvr_functions (SystemVerilog) (arria5_pcie_hip)
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/sv_reconfig_bundle_to_xcvr.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_to_xcvr
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/sv_reconfig_bundle_to_ip.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_to_ip
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/sv_reconfig_bundle_merger.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_merger
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/av_xcvr_h.sv
    Info (12022): Found design unit 1: av_xcvr_h (SystemVerilog) (arria5_pcie_hip)
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/av_xcvr_avmm_csr.sv
    Info (12023): Found entity 1: av_xcvr_avmm_csr
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/av_tx_pma_ch.sv
    Info (12023): Found entity 1: av_tx_pma_ch
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/av_tx_pma.sv
    Info (12023): Found entity 1: av_tx_pma
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/av_rx_pma.sv
    Info (12023): Found entity 1: av_rx_pma
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/av_pma.sv
    Info (12023): Found entity 1: av_pma
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/av_pcs_ch.sv
    Info (12023): Found entity 1: av_pcs_ch
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/av_pcs.sv
    Info (12023): Found entity 1: av_pcs
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/av_xcvr_avmm.sv
    Info (12023): Found entity 1: av_xcvr_avmm
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/av_xcvr_native.sv
    Info (12023): Found entity 1: av_xcvr_native
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/av_xcvr_plls.sv
    Info (12023): Found entity 1: av_xcvr_plls
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/av_xcvr_data_adapter.sv
    Info (12023): Found entity 1: av_xcvr_data_adapter
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/av_reconfig_bundle_to_basic.sv
    Info (12023): Found entity 1: av_reconfig_bundle_to_basic
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/av_reconfig_bundle_to_xcvr.sv
    Info (12023): Found entity 1: av_reconfig_bundle_to_xcvr
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/av_hssi_8g_rx_pcs_rbc.sv
    Info (12023): Found entity 1: av_hssi_8g_rx_pcs_rbc
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/av_hssi_8g_tx_pcs_rbc.sv
    Info (12023): Found entity 1: av_hssi_8g_tx_pcs_rbc
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/av_hssi_common_pcs_pma_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_common_pcs_pma_interface_rbc
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/av_hssi_common_pld_pcs_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_common_pld_pcs_interface_rbc
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/av_hssi_pipe_gen1_2_rbc.sv
    Info (12023): Found entity 1: av_hssi_pipe_gen1_2_rbc
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/av_hssi_rx_pcs_pma_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_rx_pcs_pma_interface_rbc
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/av_hssi_rx_pld_pcs_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_rx_pld_pcs_interface_rbc
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/av_hssi_tx_pcs_pma_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_tx_pcs_pma_interface_rbc
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/av_hssi_tx_pld_pcs_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_tx_pld_pcs_interface_rbc
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/alt_reset_ctrl_lego.sv
    Info (12023): Found entity 1: alt_reset_ctrl_lego
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/alt_reset_ctrl_tgx_cdrauto.sv
    Info (12023): Found entity 1: alt_reset_ctrl_tgx_cdrauto
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/alt_xcvr_resync.sv
    Info (12023): Found entity 1: alt_xcvr_resync
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/alt_xcvr_csr_common_h.sv
    Info (12022): Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (arria5_pcie_hip)
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/alt_xcvr_csr_common.sv
    Info (12023): Found entity 1: alt_xcvr_csr_common
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/alt_xcvr_csr_pcs8g_h.sv
    Info (12022): Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (arria5_pcie_hip)
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/alt_xcvr_csr_pcs8g.sv
    Info (12023): Found entity 1: alt_xcvr_csr_pcs8g
Info (12021): Found 3 design units, including 3 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/alt_xcvr_csr_selector.sv
    Info (12023): Found entity 1: csr_mux
    Info (12023): Found entity 2: csr_indexed_write_mux
    Info (12023): Found entity 3: csr_indexed_read_only_reg
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/alt_xcvr_mgmt2dec.sv
    Info (12023): Found entity 1: alt_xcvr_mgmt2dec
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/altera_wait_generate.v
    Info (12023): Found entity 1: altera_wait_generate
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/av_xcvr_emsip_adapter.sv
    Info (12023): Found entity 1: av_xcvr_emsip_adapter
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip/av_xcvr_pipe_native_hip.sv
    Info (12023): Found entity 1: av_xcvr_pipe_native_hip
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf.vhd
    Info (12022): Found design unit 1: arria5_pcie_reconf-rtl
    Info (12023): Found entity 1: arria5_pcie_reconf
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/altera_xcvr_functions.sv
    Info (12022): Found design unit 1: altera_xcvr_functions (SystemVerilog) (arria5_pcie_reconf)
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/av_xcvr_h.sv
    Info (12022): Found design unit 1: av_xcvr_h (SystemVerilog) (arria5_pcie_reconf)
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_resync.sv
    Info (12023): Found entity 1: alt_xcvr_resync
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_h.sv
    Info (12022): Found design unit 1: alt_xcvr_reconfig_h (SystemVerilog) (arria5_pcie_reconf)
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_cal_seq.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cal_seq
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xreconf_cif.sv
    Info (12023): Found entity 1: alt_xreconf_cif
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xreconf_uif.sv
    Info (12023): Found entity 1: alt_xreconf_uif
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xreconf_basic_acq.sv
    Info (12023): Found entity 1: alt_xreconf_basic_acq
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_analog.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_analog
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_analog_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_analog_av
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xreconf_analog_datactrl_av.sv
    Info (12023): Found entity 1: alt_xreconf_analog_datactrl_av
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xreconf_analog_rmw_av.sv
    Info (12023): Found entity 1: alt_xreconf_analog_rmw_av
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xreconf_analog_ctrlsm.sv
    Info (12023): Found entity 1: alt_xreconf_analog_ctrlsm
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_offset_cancellation.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_offset_cancellation
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_offset_cancellation_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_offset_cancellation_av
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_eyemon.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_eyemon
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_dfe.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dfe
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_adce.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_adce
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_dcd.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dcd
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_dcd_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dcd_av
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_dcd_cal_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dcd_cal_av
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_dcd_control_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dcd_control_av
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_mif.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_mif
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/av_xcvr_reconfig_mif.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_mif
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/av_xcvr_reconfig_mif_ctrl.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_mif_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/av_xcvr_reconfig_mif_avmm.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_mif_avmm
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_pll.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_pll
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/av_xcvr_reconfig_pll.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_pll
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/av_xcvr_reconfig_pll_ctrl.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_pll_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_soc.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_soc
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_cpu_ram.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_ram
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_direct.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_direct
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_arbiter_acq.sv
    Info (12023): Found entity 1: alt_arbiter_acq
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_basic.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_basic
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/av_xrbasic_l2p_addr.sv
    Info (12023): Found entity 1: av_xrbasic_l2p_addr
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/av_xrbasic_l2p_ch.sv
    Info (12023): Found entity 1: av_xrbasic_l2p_ch
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/av_xrbasic_l2p_rom.sv
    Info (12023): Found entity 1: av_xrbasic_l2p_rom
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/av_xrbasic_lif_csr.sv
    Info (12023): Found entity 1: av_xrbasic_lif_csr
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/av_xrbasic_lif.sv
    Info (12023): Found entity 1: av_xrbasic_lif
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/av_xcvr_reconfig_basic.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_basic
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_arbiter.sv
    Info (12023): Found entity 1: alt_xcvr_arbiter
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_m2s.sv
    Info (12023): Found entity 1: alt_xcvr_m2s
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/altera_wait_generate.v
    Info (12023): Found entity 1: altera_wait_generate
Info (12021): Found 3 design units, including 3 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_csr_selector.sv
    Info (12023): Found entity 1: csr_mux
    Info (12023): Found entity 2: csr_indexed_write_mux
    Info (12023): Found entity 3: csr_indexed_read_only_reg
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/sv_reconfig_bundle_to_basic.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_to_basic
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/av_reconfig_bundle_to_basic.sv
    Info (12023): Found entity 1: av_reconfig_bundle_to_basic
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/av_reconfig_bundle_to_xcvr.sv
    Info (12023): Found entity 1: av_reconfig_bundle_to_xcvr
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_cpu.v
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench
Info (12021): Found 3 design units, including 3 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_cpu_reconfig_cpu.v
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module
    Info (12023): Found entity 3: alt_xcvr_reconfig_cpu_reconfig_cpu
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_cpu_mm_interconnect_0.v
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_cpu_irq_mapper.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 2 design units, including 2 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_cpu_mm_interconnect_0_addr_router.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_addr_router_default_decode
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_addr_router
Info (12021): Found 2 design units, including 2 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_cpu_mm_interconnect_0_addr_router_001.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_addr_router_001_default_decode
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_cpu_mm_interconnect_0_id_router.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_id_router_default_decode
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_id_router
Info (12021): Found 2 design units, including 2 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_cpu_mm_interconnect_0_id_router_001.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_id_router_001_default_decode
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_id_router_001
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_xbar_demux_001
Info (12021): Found 2 design units, including 2 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_xbar_mux_001.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_xbar_mux_001
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_bus_fanout/xwb_bus_fanout.vhd
    Info (12022): Found design unit 1: xwb_bus_fanout-rtl
    Info (12023): Found entity 1: xwb_bus_fanout
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/scu_bus/scu_bus_slave.vhd
    Info (12022): Found design unit 1: SCU_Bus_Slave-Arch_SCU_Bus_Slave
    Info (12023): Found entity 1: SCU_Bus_Slave
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_addsub.v
    Info (12023): Found entity 1: lm32_addsub
Info (12021): Found 2 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wishbone_pkg.vhd
    Info (12022): Found design unit 1: wishbone_pkg
    Info (12022): Found design unit 2: wishbone_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd
    Info (12022): Found design unit 1: gc_pulse_synchronizer-rtl
    Info (12023): Found entity 1: gc_pulse_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_spi/spi_shift.v
    Info (12023): Found entity 1: spi_shift
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/common/gc_extend_pulse.vhd
    Info (12022): Found design unit 1: gc_extend_pulse-rtl
    Info (12023): Found entity 1: gc_extend_pulse
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/uart/slib_input_filter.vhd
    Info (12022): Found design unit 1: slib_input_filter-rtl
    Info (12023): Found entity 1: slib_input_filter
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/ep_clock_alignment_fifo.vhd
    Info (12022): Found design unit 1: ep_clock_alignment_fifo-structural
    Info (12023): Found entity 1: ep_clock_alignment_fifo
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Funct_Match.vhd
    Info (12022): Found design unit 1: VME_Funct_Match-Behavioral
    Info (12023): Found entity 1: VME_Funct_Match
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd
    Info (12022): Found design unit 1: xwb_dpram-struct
    Info (12023): Found entity 1: xwb_dpram
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_irq/irqm_core.vhd
    Info (12022): Found design unit 1: irqm_core-behavioral
    Info (12023): Found entity 1: irqm_core
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/modules/function_generators/scu_slave_fg_pkg.vhd
    Info (12022): Found design unit 1: scu_slave_fg_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_eth_rx.vhd
    Info (12022): Found design unit 1: eb_eth_rx-rtl
    Info (12023): Found entity 1: eb_eth_rx
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/ep_packet_filter.vhd
    Info (12022): Found design unit 1: ep_packet_filter-behavioral
    Info (12023): Found entity 1: ep_packet_filter
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/function_generators/fg_quad/fg_quad_scu_bus.vhd
    Info (12022): Found design unit 1: fg_quad_scu_bus-fg_quad_scu_bus_arch
    Info (12023): Found entity 1: fg_quad_scu_bus
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/modulbus/modulbus_v5.vhd
    Info (12022): Found design unit 1: modulbus_v5-Arch_modulbus_v5
    Info (12023): Found entity 1: modulbus_v5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_top.vhd
    Info (12022): Found design unit 1: eb_slave_top-rtl
    Info (12023): Found entity 1: eb_slave_top
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/modules/lvds/arria2_lvds_pkg.vhd
    Info (12022): Found design unit 1: arria2_lvds_pkg
Info (12021): Found 2 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_tlu/tlu_pkg.vhd
    Info (12022): Found design unit 1: tlu_pkg
    Info (12022): Found design unit 2: tlu_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/xwr_endpoint.vhd
    Info (12022): Found design unit 1: xwr_endpoint-syn
    Info (12023): Found entity 1: xwr_endpoint
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_onewire_master/xwb_onewire_master.vhd
    Info (12022): Found design unit 1: xwb_onewire_master-rtl
    Info (12023): Found entity 1: xwb_onewire_master
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/modulbus/Rd_mb_ld.vhd
    Info (12022): Found design unit 1: Rd_MB_LD-Arch_Rd_MB_LD
    Info (12023): Found entity 1: Rd_MB_LD
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/ep_rx_buffer.vhd
    Info (12022): Found design unit 1: ep_rx_buffer-behavioral
    Info (12023): Found entity 1: ep_rx_buffer
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_dp_ram.vhd
    Info (12022): Found design unit 1: lm32_dp_ram-syn
    Info (12023): Found entity 1: lm32_dp_ram
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd
    Info (12022): Found design unit 1: wb_onewire_master-rtl
    Info (12023): Found entity 1: wb_onewire_master
Info (12021): Found 0 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/modules/lpc_uart/serirq_defines.v
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_master_core/eb_commit_len_fifo.vhd
    Info (12022): Found design unit 1: eb_commit_len_fifo-rtl
    Info (12023): Found entity 1: eb_commit_len_fifo
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd
    Info (12022): Found design unit 1: wb_gpio_port-behavioral
    Info (12023): Found entity 1: wb_gpio_port
Info (12021): Found 2 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_mini_nic/minic_wbgen2_pkg.vhd
    Info (12022): Found design unit 1: minic_wbgen2_pkg
    Info (12022): Found design unit 2: minic_wbgen2_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_pps_gen/xwr_pps_gen.vhd
    Info (12022): Found design unit 1: xwr_pps_gen-behavioral
    Info (12023): Found entity 1: xwr_pps_gen
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/ep_autonegotiation.vhd
    Info (12022): Found design unit 1: ep_autonegotiation-syn
    Info (12023): Found entity 1: ep_autonegotiation
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/oled_display/spi_master.vhd
    Info (12022): Found design unit 1: spi_master-rtl
    Info (12023): Found entity 1: spi_master
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/ep_ts_counter.vhd
    Info (12022): Found design unit 1: ep_ts_counter-syn
    Info (12023): Found entity 1: ep_ts_counter
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/cfi_flash/cfi_ctrl.v
    Info (12023): Found entity 1: cfi_ctrl
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_i2c_bridge/wb_i2c_bridge.vhd
    Info (12022): Found design unit 1: wb_i2c_bridge-behav
    Info (12023): Found entity 1: wb_i2c_bridge
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_master_core/eb_framer.vhd
    Info (12022): Found design unit 1: eb_framer-rtl
    Info (12023): Found entity 1: eb_framer
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/altera_pkg.vhd
    Info (12022): Found design unit 1: wr_altera_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_master.vhd
    Info (12022): Found design unit 1: wb_irq_master-behavioral
    Info (12023): Found entity 1: wb_irq_master
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_master_core/eb_master_top.vhd
    Info (12022): Found design unit 1: eb_master_top-rtl
    Info (12023): Found entity 1: eb_master_top
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/common/gc_reset.vhd
    Info (12022): Found design unit 1: gc_reset-rtl
    Info (12023): Found entity 1: gc_reset
Info (12021): Found 2 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_softpll_ng/softpll_pkg.vhd
    Info (12022): Found design unit 1: softpll_pkg
    Info (12022): Found design unit 2: softpll_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/uart/uart_transmitter.vhd
    Info (12022): Found design unit 1: uart_transmitter-rtl
    Info (12023): Found entity 1: uart_transmitter
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/pcie_wb_pkg.vhd
    Info (12022): Found design unit 1: pcie_wb_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/lvds/arria5/arria5_lvds_tx.vhd
    Info (12022): Found design unit 1: arria5_lvds_tx-SYN
    Info (12023): Found entity 1: arria5_lvds_tx
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_lm32/platform/altera/jtag_tap.v
    Info (12023): Found entity 1: jtag_tap
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy.vhd
    Info (12022): Found design unit 1: arria5_phy-rtl
    Info (12023): Found entity 1: arria5_phy
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/altera_xcvr_functions.sv
    Info (12022): Found design unit 1: altera_xcvr_functions (SystemVerilog) (arria5_phy)
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/altera_xcvr_det_latency.sv
    Info (12023): Found entity 1: altera_xcvr_det_latency
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/av_xcvr_custom_nr.sv
    Info (12023): Found entity 1: av_xcvr_custom_nr
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/av_xcvr_custom_native.sv
    Info (12023): Found entity 1: av_xcvr_custom_native
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/alt_xcvr_resync.sv
    Info (12023): Found entity 1: alt_xcvr_resync
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/alt_xcvr_csr_common_h.sv
    Info (12022): Found design unit 1: alt_xcvr_csr_common_h (SystemVerilog) (arria5_phy)
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/alt_xcvr_csr_common.sv
    Info (12023): Found entity 1: alt_xcvr_csr_common
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/alt_xcvr_csr_pcs8g_h.sv
    Info (12022): Found design unit 1: alt_xcvr_csr_pcs8g_h (SystemVerilog) (arria5_phy)
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/alt_xcvr_csr_pcs8g.sv
    Info (12023): Found entity 1: alt_xcvr_csr_pcs8g
Info (12021): Found 3 design units, including 3 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/alt_xcvr_csr_selector.sv
    Info (12023): Found entity 1: csr_mux
    Info (12023): Found entity 2: csr_indexed_write_mux
    Info (12023): Found entity 3: csr_indexed_read_only_reg
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/alt_xcvr_mgmt2dec.sv
    Info (12023): Found entity 1: alt_xcvr_mgmt2dec
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/altera_wait_generate.v
    Info (12023): Found entity 1: altera_wait_generate
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/sv_reconfig_bundle_to_xcvr.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_to_xcvr
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/sv_reconfig_bundle_to_ip.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_to_ip
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/sv_reconfig_bundle_merger.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_merger
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/av_xcvr_h.sv
    Info (12022): Found design unit 1: av_xcvr_h (SystemVerilog) (arria5_phy)
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/av_xcvr_avmm_csr.sv
    Info (12023): Found entity 1: av_xcvr_avmm_csr
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/av_tx_pma_ch.sv
    Info (12023): Found entity 1: av_tx_pma_ch
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/av_tx_pma.sv
    Info (12023): Found entity 1: av_tx_pma
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/av_rx_pma.sv
    Info (12023): Found entity 1: av_rx_pma
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/av_pma.sv
    Info (12023): Found entity 1: av_pma
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/av_pcs_ch.sv
    Info (12023): Found entity 1: av_pcs_ch
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/av_pcs.sv
    Info (12023): Found entity 1: av_pcs
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/av_xcvr_avmm.sv
    Info (12023): Found entity 1: av_xcvr_avmm
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/av_xcvr_native.sv
    Info (12023): Found entity 1: av_xcvr_native
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/av_xcvr_plls.sv
    Info (12023): Found entity 1: av_xcvr_plls
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/av_xcvr_data_adapter.sv
    Info (12023): Found entity 1: av_xcvr_data_adapter
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/av_reconfig_bundle_to_basic.sv
    Info (12023): Found entity 1: av_reconfig_bundle_to_basic
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/av_reconfig_bundle_to_xcvr.sv
    Info (12023): Found entity 1: av_reconfig_bundle_to_xcvr
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/av_hssi_8g_rx_pcs_rbc.sv
    Info (12023): Found entity 1: av_hssi_8g_rx_pcs_rbc
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/av_hssi_8g_tx_pcs_rbc.sv
    Info (12023): Found entity 1: av_hssi_8g_tx_pcs_rbc
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/av_hssi_common_pcs_pma_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_common_pcs_pma_interface_rbc
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/av_hssi_common_pld_pcs_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_common_pld_pcs_interface_rbc
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/av_hssi_pipe_gen1_2_rbc.sv
    Info (12023): Found entity 1: av_hssi_pipe_gen1_2_rbc
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/av_hssi_rx_pcs_pma_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_rx_pcs_pma_interface_rbc
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/av_hssi_rx_pld_pcs_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_rx_pld_pcs_interface_rbc
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/av_hssi_tx_pcs_pma_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_tx_pcs_pma_interface_rbc
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/av_hssi_tx_pld_pcs_interface_rbc.sv
    Info (12023): Found entity 1: av_hssi_tx_pld_pcs_interface_rbc
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/altera_xcvr_reset_control.sv
    Info (12023): Found entity 1: altera_xcvr_reset_control
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/alt_xcvr_reset_counter.sv
    Info (12023): Found entity 1: alt_xcvr_reset_counter
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/alt_xcvr_arbiter.sv
    Info (12023): Found entity 1: alt_xcvr_arbiter
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy/alt_xcvr_m2s.sv
    Info (12023): Found entity 1: alt_xcvr_m2s
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf.vhd
    Info (12022): Found design unit 1: arria5_phy_reconf-rtl
    Info (12023): Found entity 1: arria5_phy_reconf
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/altera_xcvr_functions.sv
    Info (12022): Found design unit 1: altera_xcvr_functions (SystemVerilog) (arria5_phy_reconf)
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/av_xcvr_h.sv
    Info (12022): Found design unit 1: av_xcvr_h (SystemVerilog) (arria5_phy_reconf)
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_resync.sv
    Info (12023): Found entity 1: alt_xcvr_resync
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_h.sv
    Info (12022): Found design unit 1: alt_xcvr_reconfig_h (SystemVerilog) (arria5_phy_reconf)
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_cal_seq.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cal_seq
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xreconf_cif.sv
    Info (12023): Found entity 1: alt_xreconf_cif
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xreconf_uif.sv
    Info (12023): Found entity 1: alt_xreconf_uif
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xreconf_basic_acq.sv
    Info (12023): Found entity 1: alt_xreconf_basic_acq
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_analog.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_analog
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_analog_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_analog_av
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xreconf_analog_datactrl_av.sv
    Info (12023): Found entity 1: alt_xreconf_analog_datactrl_av
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xreconf_analog_rmw_av.sv
    Info (12023): Found entity 1: alt_xreconf_analog_rmw_av
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xreconf_analog_ctrlsm.sv
    Info (12023): Found entity 1: alt_xreconf_analog_ctrlsm
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_offset_cancellation.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_offset_cancellation
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_offset_cancellation_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_offset_cancellation_av
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_eyemon.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_eyemon
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_dfe.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dfe
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_adce.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_adce
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_dcd.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dcd
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_dcd_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dcd_av
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_dcd_cal_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dcd_cal_av
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_dcd_control_av.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_dcd_control_av
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_mif.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_mif
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/av_xcvr_reconfig_mif.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_mif
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/av_xcvr_reconfig_mif_ctrl.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_mif_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/av_xcvr_reconfig_mif_avmm.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_mif_avmm
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_pll.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_pll
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/av_xcvr_reconfig_pll.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_pll
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/av_xcvr_reconfig_pll_ctrl.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_pll_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_soc.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_soc
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_cpu_ram.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_ram
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_direct.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_direct
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_arbiter_acq.sv
    Info (12023): Found entity 1: alt_arbiter_acq
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_basic.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_basic
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/av_xrbasic_l2p_addr.sv
    Info (12023): Found entity 1: av_xrbasic_l2p_addr
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/av_xrbasic_l2p_ch.sv
    Info (12023): Found entity 1: av_xrbasic_l2p_ch
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/av_xrbasic_l2p_rom.sv
    Info (12023): Found entity 1: av_xrbasic_l2p_rom
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/av_xrbasic_lif_csr.sv
    Info (12023): Found entity 1: av_xrbasic_lif_csr
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/av_xrbasic_lif.sv
    Info (12023): Found entity 1: av_xrbasic_lif
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/av_xcvr_reconfig_basic.sv
    Info (12023): Found entity 1: av_xcvr_reconfig_basic
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_arbiter.sv
    Info (12023): Found entity 1: alt_xcvr_arbiter
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_m2s.sv
    Info (12023): Found entity 1: alt_xcvr_m2s
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/altera_wait_generate.v
    Info (12023): Found entity 1: altera_wait_generate
Info (12021): Found 3 design units, including 3 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_csr_selector.sv
    Info (12023): Found entity 1: csr_mux
    Info (12023): Found entity 2: csr_indexed_write_mux
    Info (12023): Found entity 3: csr_indexed_read_only_reg
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/sv_reconfig_bundle_to_basic.sv
    Info (12023): Found entity 1: sv_reconfig_bundle_to_basic
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/av_reconfig_bundle_to_basic.sv
    Info (12023): Found entity 1: av_reconfig_bundle_to_basic
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/av_reconfig_bundle_to_xcvr.sv
    Info (12023): Found entity 1: av_reconfig_bundle_to_xcvr
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_cpu.v
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench
Info (12021): Found 3 design units, including 3 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_cpu_reconfig_cpu.v
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module
    Info (12023): Found entity 3: alt_xcvr_reconfig_cpu_reconfig_cpu
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_cpu_mm_interconnect_0.v
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_cpu_irq_mapper.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 2 design units, including 2 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_cpu_mm_interconnect_0_addr_router.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_addr_router_default_decode
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_addr_router
Info (12021): Found 2 design units, including 2 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_cpu_mm_interconnect_0_addr_router_001.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_addr_router_001_default_decode
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_addr_router_001
Info (12021): Found 2 design units, including 2 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_cpu_mm_interconnect_0_id_router.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_id_router_default_decode
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_id_router
Info (12021): Found 2 design units, including 2 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_cpu_mm_interconnect_0_id_router_001.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_id_router_001_default_decode
    Info (12023): Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_id_router_001
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_xbar_demux.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_xbar_demux
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_xbar_demux_001.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_xbar_demux_001
Info (12021): Found 2 design units, including 2 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_xbar_mux.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_xbar_mux_001.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_xbar_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_xbar_mux.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_xbar_mux
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_xbar_mux_001.sv
    Info (12023): Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_xbar_mux_001
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/aux_functions/Debounce.vhd
    Info (12022): Found design unit 1: Debounce-Arch_Debounce
    Info (12023): Found entity 1: Debounce
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_softpll_ng/xwr_softpll_ng.vhd
    Info (12022): Found design unit 1: xwr_softpll_ng-wrapper
    Info (12023): Found entity 1: xwr_softpll_ng
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_tlu/tlu.vhd
    Info (12022): Found design unit 1: wr_tlu-behavioral
    Info (12023): Found entity 1: wr_tlu
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_softpll_ng/spll_period_detect.vhd
    Info (12022): Found design unit 1: spll_period_detect-rtl
    Info (12023): Found entity 1: spll_period_detect
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_raw_slave.vhd
    Info (12022): Found design unit 1: eb_raw_slave-rtl
    Info (12023): Found entity 1: eb_raw_slave
Info (12021): Found 62 design units, including 62 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v
    Info (12023): Found entity 1: lm32_top_full_debug
    Info (12023): Found entity 2: lm32_mc_arithmetic_full_debug
    Info (12023): Found entity 3: lm32_cpu_full_debug
    Info (12023): Found entity 4: lm32_load_store_unit_full_debug
    Info (12023): Found entity 5: lm32_decoder_full_debug
    Info (12023): Found entity 6: lm32_icache_full_debug
    Info (12023): Found entity 7: lm32_dcache_full_debug
    Info (12023): Found entity 8: lm32_debug_full_debug
    Info (12023): Found entity 9: lm32_instruction_unit_full_debug
    Info (12023): Found entity 10: lm32_jtag_full_debug
    Info (12023): Found entity 11: lm32_interrupt_full_debug
    Info (12023): Found entity 12: lm32_top_full
    Info (12023): Found entity 13: lm32_mc_arithmetic_full
    Info (12023): Found entity 14: lm32_cpu_full
    Info (12023): Found entity 15: lm32_load_store_unit_full
    Info (12023): Found entity 16: lm32_decoder_full
    Info (12023): Found entity 17: lm32_icache_full
    Info (12023): Found entity 18: lm32_dcache_full
    Info (12023): Found entity 19: lm32_instruction_unit_full
    Info (12023): Found entity 20: lm32_interrupt_full
    Info (12023): Found entity 21: lm32_top_medium_debug
    Info (12023): Found entity 22: lm32_mc_arithmetic_medium_debug
    Info (12023): Found entity 23: lm32_cpu_medium_debug
    Info (12023): Found entity 24: lm32_load_store_unit_medium_debug
    Info (12023): Found entity 25: lm32_decoder_medium_debug
    Info (12023): Found entity 26: lm32_icache_medium_debug
    Info (12023): Found entity 27: lm32_debug_medium_debug
    Info (12023): Found entity 28: lm32_instruction_unit_medium_debug
    Info (12023): Found entity 29: lm32_jtag_medium_debug
    Info (12023): Found entity 30: lm32_interrupt_medium_debug
    Info (12023): Found entity 31: lm32_top_medium_icache_debug
    Info (12023): Found entity 32: lm32_mc_arithmetic_medium_icache_debug
    Info (12023): Found entity 33: lm32_cpu_medium_icache_debug
    Info (12023): Found entity 34: lm32_load_store_unit_medium_icache_debug
    Info (12023): Found entity 35: lm32_decoder_medium_icache_debug
    Info (12023): Found entity 36: lm32_icache_medium_icache_debug
    Info (12023): Found entity 37: lm32_debug_medium_icache_debug
    Info (12023): Found entity 38: lm32_instruction_unit_medium_icache_debug
    Info (12023): Found entity 39: lm32_jtag_medium_icache_debug
    Info (12023): Found entity 40: lm32_interrupt_medium_icache_debug
    Info (12023): Found entity 41: lm32_top_medium_icache
    Info (12023): Found entity 42: lm32_mc_arithmetic_medium_icache
    Info (12023): Found entity 43: lm32_cpu_medium_icache
    Info (12023): Found entity 44: lm32_load_store_unit_medium_icache
    Info (12023): Found entity 45: lm32_decoder_medium_icache
    Info (12023): Found entity 46: lm32_icache_medium_icache
    Info (12023): Found entity 47: lm32_instruction_unit_medium_icache
    Info (12023): Found entity 48: lm32_interrupt_medium_icache
    Info (12023): Found entity 49: lm32_top_medium
    Info (12023): Found entity 50: lm32_mc_arithmetic_medium
    Info (12023): Found entity 51: lm32_cpu_medium
    Info (12023): Found entity 52: lm32_load_store_unit_medium
    Info (12023): Found entity 53: lm32_decoder_medium
    Info (12023): Found entity 54: lm32_instruction_unit_medium
    Info (12023): Found entity 55: lm32_interrupt_medium
    Info (12023): Found entity 56: lm32_top_minimal
    Info (12023): Found entity 57: lm32_mc_arithmetic_minimal
    Info (12023): Found entity 58: lm32_cpu_minimal
    Info (12023): Found entity 59: lm32_load_store_unit_minimal
    Info (12023): Found entity 60: lm32_decoder_minimal
    Info (12023): Found entity 61: lm32_instruction_unit_minimal
    Info (12023): Found entity 62: lm32_interrupt_minimal
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_ethernet_slave.vhd
    Info (12022): Found design unit 1: eb_ethernet_slave-rtl
    Info (12023): Found entity 1: eb_ethernet_slave
Info (12021): Found 2 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/common/gencores_pkg.vhd
    Info (12022): Found design unit 1: gencores_pkg
    Info (12022): Found design unit 2: gencores_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_eca/eca_adder.vhd
    Info (12022): Found design unit 1: eca_adder-rtl
    Info (12023): Found entity 1: eca_adder
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_timer.vhd
    Info (12022): Found design unit 1: wb_irq_timer-behavioral
    Info (12023): Found entity 1: wb_irq_timer
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_master_core/eb_master_wb_if.vhd
    Info (12022): Found design unit 1: eb_master_wb_if-rtl
    Info (12023): Found entity 1: eb_master_wb_if
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/aux_functions/div_n.vhd
    Info (12022): Found design unit 1: div_n-arch_div_n
    Info (12023): Found entity 1: div_n
Info (12021): Found 2 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/ep_registers_pkg.vhd
    Info (12022): Found design unit 1: ep_wbgen2_pkg
    Info (12022): Found design unit 2: ep_wbgen2_pkg-body
Info (12021): Found 2 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_softpll_ng/spll_wbgen2_pkg.vhd
    Info (12022): Found design unit 1: spll_wbgen2_pkg
    Info (12022): Found design unit 2: spll_wbgen2_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd
    Info (12022): Found design unit 1: i2c_master_top-structural
    Info (12023): Found entity 1: i2c_master_top
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CR_pack.vhd
    Info (12022): Found design unit 1: VME_CR_pack
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/uart/uart_16750.vhd
    Info (12022): Found design unit 1: uart_16750-rtl
    Info (12023): Found entity 1: uart_16750
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/mil/mil_en_decoder.vhd
    Info (12022): Found design unit 1: mil_en_decoder-arch_mil_en_decoder
    Info (12023): Found entity 1: mil_en_decoder
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/uart/uart_receiver.vhd
    Info (12022): Found design unit 1: uart_receiver-rtl
    Info (12023): Found entity 1: uart_receiver
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_IRQ_Controller.vhd
    Info (12022): Found design unit 1: VME_IRQ_Controller-Behavioral
    Info (12023): Found entity 1: VME_IRQ_Controller
Info (12021): Found 4 design units, including 2 entities, in source file /home/jbai/projects/bel_projects/modules/wb_arria_reset/arria5_reset.vhd
    Info (12022): Found design unit 1: arria5_reset_rmtupdt_t3m-RTL
    Info (12022): Found design unit 2: arria5_reset-RTL
    Info (12023): Found entity 1: arria5_reset_rmtupdt_t3m
    Info (12023): Found entity 2: arria5_reset
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/timing/hpll_period_detect.vhd
    Info (12022): Found design unit 1: hpll_period_detect-rtl
    Info (12023): Found entity 1: hpll_period_detect
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/ep_tx_pcs_16bit.vhd
    Info (12022): Found design unit 1: ep_tx_pcs_16bit-behavioral
    Info (12023): Found entity 1: ep_tx_pcs_16bit
Info (12021): Found 4 design units, including 2 entities, in source file /home/jbai/projects/bel_projects/modules/transceiver_prbs/trans_loop.vhd
    Info (12022): Found design unit 1: trans_loop_alt4gxb-RTL
    Info (12022): Found design unit 2: trans_loop-RTL
    Info (12023): Found entity 1: trans_loop_alt4gxb
    Info (12023): Found entity 2: trans_loop
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/modules/lvds/altera_lvds_pkg.vhd
    Info (12022): Found design unit 1: altera_lvds_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd
    Info (12022): Found design unit 1: wb_simple_uart-syn
    Info (12023): Found entity 1: wb_simple_uart
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/common/gc_moving_average.vhd
    Info (12022): Found design unit 1: gc_moving_average-rtl
    Info (12023): Found entity 1: gc_moving_average
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wrc_core/wrcore_pkg.vhd
    Info (12022): Found design unit 1: wrcore_pkg
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/modules/aux_functions/aux_functions_pkg.vhd
    Info (12022): Found design unit 1: aux_functions_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/uart/slib_clock_div.vhd
    Info (12022): Found design unit 1: slib_clock_div-rtl
    Info (12023): Found entity 1: slib_clock_div
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/ftm/ftm_priority_queue.vhd
    Info (12022): Found design unit 1: ftm_priority_queue-behavioral
    Info (12023): Found entity 1: ftm_priority_queue
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/chopper/Debounce_Skal.vhd
    Info (12022): Found design unit 1: Debounce_Skal-Arch_Debounce_Skal
    Info (12023): Found entity 1: Debounce_Skal
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/ep_timestamping_unit.vhd
    Info (12022): Found design unit 1: ep_timestamping_unit-syn
    Info (12023): Found entity 1: ep_timestamping_unit
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/flash/flash_top.vhd
    Info (12022): Found design unit 1: flash_top-rtl
    Info (12023): Found entity 1: flash_top
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/uart/slib_edge_detect.vhd
    Info (12022): Found design unit 1: slib_edge_detect-rtl
    Info (12023): Found entity 1: slib_edge_detect
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/modulbus/I2C_Cntrl.vhd
    Info (12022): Found design unit 1: I2C_Cntrl-Arch_I2C_Cntrl
    Info (12023): Found entity 1: I2C_Cntrl
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/ep_rx_pcs_16bit.vhd
    Info (12022): Found design unit 1: ep_rx_pcs_16bit-behavioral
    Info (12023): Found entity 1: ep_rx_pcs_16bit
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_mini_nic/wr_mini_nic.vhd
    Info (12022): Found design unit 1: wr_mini_nic-behavioral
    Info (12023): Found entity 1: wr_mini_nic
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/ep_rx_wb_master.vhd
    Info (12022): Found design unit 1: ep_rx_wb_master-behavioral
    Info (12023): Found entity 1: ep_rx_wb_master
Warning (10335): Unrecognized synthesis attribute "ASYNC_REG" at ../../../ip_cores/general-cores/modules/genrams/inferred_async_fifo.vhd(118)
Warning (10335): Unrecognized synthesis attribute "ASYNC_REG" at ../../../ip_cores/general-cores/modules/genrams/inferred_async_fifo.vhd(119)
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/genrams/inferred_async_fifo.vhd
    Info (12022): Found design unit 1: inferred_async_fifo-syn
    Info (12023): Found entity 1: inferred_async_fifo
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/lpc_uart/i8042_kbc.vhd
    Info (12022): Found design unit 1: i8042_kbc-i8042_kbc_arch
    Info (12023): Found entity 1: i8042_kbc
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd
    Info (12022): Found design unit 1: xwb_sdb_crossbar-rtl
    Info (12023): Found entity 1: xwb_sdb_crossbar
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd
    Info (12022): Found design unit 1: wb_i2c_master-rtl
    Info (12023): Found entity 1: wb_i2c_master
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_eca/eca_search.vhd
    Info (12022): Found design unit 1: eca_search-rtl
    Info (12023): Found entity 1: eca_search
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/uart/slib_fifo.vhd
    Info (12022): Found design unit 1: slib_fifo-rtl
    Info (12023): Found entity 1: slib_fifo
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wrc_core/wrc_periph.vhd
    Info (12022): Found design unit 1: wrc_periph-struct
    Info (12023): Found entity 1: wrc_periph
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_clock_crossing/xwb_clock_crossing.vhd
    Info (12022): Found design unit 1: xwb_clock_crossing-rtl
    Info (12023): Found entity 1: xwb_clock_crossing
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_tbi_phy/enc_8b10b.vhd
    Info (12022): Found design unit 1: enc_8b10b-rtl
    Info (12023): Found entity 1: enc_8b10b
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_logic_op.v
    Info (12023): Found entity 1: lm32_logic_op
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_dma/xwb_dma.vhd
    Info (12022): Found design unit 1: xwb_dma-rtl
    Info (12023): Found entity 1: xwb_dma
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/genrams/altera/generic_spram.vhd
    Info (12022): Found design unit 1: generic_spram-syn
    Info (12023): Found entity 1: generic_spram
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/chopper/Bus_io.vhd
    Info (12022): Found design unit 1: Bus_IO-Arch_Bus_IO
    Info (12023): Found entity 1: Bus_IO
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/pcie_32to64.vhd
    Info (12022): Found design unit 1: pcie_32to64-rtl
    Info (12023): Found entity 1: pcie_32to64
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wrc_core/xwr_core.vhd
    Info (12022): Found design unit 1: xwr_core-struct
    Info (12023): Found entity 1: xwr_core
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_eca/eca_wr_time.vhd
    Info (12022): Found design unit 1: eca_wr_time-rtl
    Info (12023): Found entity 1: eca_wr_time
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/modules/lpc_uart/lpc_uart_pkg.vhd
    Info (12022): Found design unit 1: lpc_uart_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/modulbus/led.vhd
    Info (12022): Found design unit 1: led-arch_led
    Info (12023): Found entity 1: led
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/common/gc_crc_gen.vhd
    Info (12022): Found design unit 1: gc_crc_gen-rtl
    Info (12023): Found entity 1: gc_crc_gen
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_pass_fifo.vhd
    Info (12022): Found design unit 1: eb_pass_fifo-rtl
    Info (12023): Found entity 1: eb_pass_fifo
Info (12021): Found 2 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/fpga-config-space/legacy-vme64x-core/hdl/xvme64x_pack.vhd
    Info (12022): Found design unit 1: xvme64x_pack
    Info (12022): Found design unit 2: xvme64x_pack-body
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CSR_pack.vhd
    Info (12022): Found design unit 1: VME_CSR_pack
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wrc_core/wrc_dpram.vhd
    Info (12022): Found design unit 1: wrc_dpram-struct
    Info (12023): Found entity 1: wrc_dpram
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd
    Info (12022): Found design unit 1: xwb_crossbar-rtl
    Info (12023): Found entity 1: xwb_crossbar
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_vic/wb_slave_vic.vhd
    Info (12022): Found design unit 1: wb_slave_vic-syn
    Info (12023): Found entity 1: wb_slave_vic
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/aux_functions/sys_clk_or_local_clk.vhd
    Info (12022): Found design unit 1: sys_clk_or_local_clk-SYN
    Info (12023): Found entity 1: sys_clk_or_local_clk
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/power_test/row.vhd
    Info (12022): Found design unit 1: row-row_arch
    Info (12023): Found entity 1: row
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_simple_timer/xwb_tics.vhd
    Info (12022): Found design unit 1: xwb_tics-rtl
    Info (12023): Found entity 1: xwb_tics
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/modules/ad7606/adc_pkg.vhd
    Info (12022): Found design unit 1: adc_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/timing/dmtd_with_deglitcher.vhd
    Info (12022): Found design unit 1: dmtd_with_deglitcher-rtl
    Info (12023): Found entity 1: dmtd_with_deglitcher
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_simple_pwm/wb_simple_pwm.vhd
    Info (12022): Found design unit 1: wb_simple_pwm-behavioral
    Info (12023): Found entity 1: wb_simple_pwm
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/uart/uart_baudgen.vhd
    Info (12022): Found design unit 1: uart_baudgen-rtl
    Info (12023): Found entity 1: uart_baudgen
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/ep_rx_oob_insert.vhd
    Info (12022): Found design unit 1: ep_rx_oob_insert-behavioral
    Info (12023): Found entity 1: ep_rx_oob_insert
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/flash/altera_flash_pkg.vhd
    Info (12022): Found design unit 1: altera_flash_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd
    Info (12022): Found design unit 1: wb_tics-behaviour
    Info (12023): Found entity 1: wb_tics
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/butis_t0/TimestampDecoder.vhd
    Info (12022): Found design unit 1: TimestampDecoder-rtl
    Info (12023): Found entity 1: TimestampDecoder
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/function_generators/fg_quad/fg_quad_datapath.vhd
    Info (12022): Found design unit 1: fg_quad_datapath-fg_quad_dp_arch
    Info (12023): Found entity 1: fg_quad_datapath
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/ad7606/adc_scu_bus.vhd
    Info (12022): Found design unit 1: adc_scu_bus-adc_scu_bus_arch
    Info (12023): Found entity 1: adc_scu_bus
Info (12021): Found 2 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/modules/heap/heap_pkg.vhd
    Info (12022): Found design unit 1: heap_pkg
    Info (12022): Found design unit 2: heap_pkg-body
Info (12021): Found 4 design units, including 2 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/ep_rx_bypass_queue.vhd
    Info (12022): Found design unit 1: ep_rx_bypass_queue-behavioral
    Info (12022): Found design unit 2: ep_shift_reg-rtl
    Info (12023): Found entity 1: ep_rx_bypass_queue
    Info (12023): Found entity 2: ep_shift_reg
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_lm32/src/jtag_cores.v
    Info (12023): Found entity 1: jtag_cores
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/common/gc_delay_gen.vhd
    Info (12022): Found design unit 1: gc_delay_gen-behavioral
    Info (12023): Found entity 1: gc_delay_gen
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/chopper/Independent_Clk.vhd
    Info (12022): Found design unit 1: Independent_Clk-Arch_Independent_Clk
    Info (12023): Found entity 1: Independent_Clk
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/modules/wb_arria_reset/wb_arria_reset_pkg.vhd
    Info (12022): Found design unit 1: wb_arria_reset_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/uart/slib_counter.vhd
    Info (12022): Found design unit 1: slib_counter-rtl
    Info (12023): Found entity 1: slib_counter
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/oled_display/wb_console.vhd
    Info (12022): Found design unit 1: wb_console-rtl
    Info (12023): Found entity 1: wb_console
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_eca/eca_wb_event.vhd
    Info (12022): Found design unit 1: eca_wb_event-rtl
    Info (12023): Found entity 1: eca_wb_event
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/ad7606/adc_modul_bus.vhd
    Info (12022): Found design unit 1: adc_modul_bus-adc_modul_bus_arch
    Info (12023): Found entity 1: adc_modul_bus
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/modules/power_test/power_test_pkg.vhd
    Info (12022): Found design unit 1: power_test_pkg
Info (12021): Found 2 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/genrams/genram_pkg.vhd
    Info (12022): Found design unit 1: genram_pkg
    Info (12022): Found design unit 2: genram_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/lpc_uart/postcode.vhd
    Info (12022): Found design unit 1: postcode-postcode_arch
    Info (12023): Found entity 1: postcode
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb_fifos.vhd
    Info (12022): Found design unit 1: ez_usb_fifos-rtl
    Info (12023): Found entity 1: ez_usb_fifos
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/modules/butis/pexaria_pkg.vhd
    Info (12022): Found design unit 1: pexaria_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/scu_bus/wb_irq_scu_bus.vhd
    Info (12022): Found design unit 1: wb_irq_scu_bus-wb_irq_scu_bus_arch
    Info (12023): Found entity 1: wb_irq_scu_bus
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wrc_core/wrc_syscon_wb.vhd
    Info (12022): Found design unit 1: wrc_syscon_wb-syn
    Info (12023): Found entity 1: wrc_syscon_wb
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_serial_lcd/wb_serial_lcd.vhd
    Info (12022): Found design unit 1: wb_serial_lcd-rtl
    Info (12023): Found entity 1: wb_serial_lcd
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/ep_pcs_tbi_mdio_wb.vhd
    Info (12022): Found design unit 1: ep_pcs_tbi_mdio_wb-syn
    Info (12023): Found entity 1: ep_pcs_tbi_mdio_wb
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd
    Info (12022): Found design unit 1: uart_async_tx-behavioral
    Info (12023): Found entity 1: uart_async_tx
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/build_id/build_id.vhd
    Info (12022): Found design unit 1: build_id-rtl
    Info (12023): Found entity 1: build_id
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/timing/multi_dmtd_with_deglitcher.vhd
    Info (12022): Found design unit 1: multi_dmtd_with_deglitcher-rtl
    Info (12023): Found entity 1: multi_dmtd_with_deglitcher
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_vic/wb_vic.vhd
    Info (12022): Found design unit 1: wb_vic-syn
    Info (12023): Found entity 1: wb_vic
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/lpc_uart/lpc_peripheral.vhd
    Info (12022): Found design unit 1: lpc_peripheral-lpc_peri_arch
    Info (12023): Found entity 1: lpc_peripheral
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/fpga-config-space/legacy-vme64x-core/hdl/xVME64xCore_Top.vhd
    Info (12022): Found design unit 1: xVME64xCore_Top-RTL
    Info (12023): Found entity 1: xVME64xCore_Top
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/modules/scu_bus/scu_bus_pkg.vhd
    Info (12022): Found design unit 1: scu_bus_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_stream_widen.vhd
    Info (12022): Found design unit 1: eb_stream_widen-rtl
    Info (12023): Found entity 1: eb_stream_widen
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_dacs/spec_serial_dac_arb.vhd
    Info (12022): Found design unit 1: spec_serial_dac_arb-behavioral
    Info (12023): Found entity 1: spec_serial_dac_arb
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/modulbus/global_reg.vhd
    Info (12022): Found design unit 1: global_reg-arch_global_reg
    Info (12023): Found entity 1: global_reg
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_dacs/spec_serial_dac.vhd
    Info (12022): Found design unit 1: spec_serial_dac-syn
    Info (12023): Found entity 1: spec_serial_dac
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/butis_t0/BuTis_T0_generator.vhd
    Info (12022): Found design unit 1: BuTiS_T0_generator-rtl
    Info (12023): Found entity 1: BuTiS_T0_generator
Info (12021): Found 2 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wrc_core/wrc_syscon_pkg.vhd
    Info (12022): Found design unit 1: sysc_wbgen2_pkg
    Info (12022): Found design unit 2: sysc_wbgen2_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/scu_bus/housekeeping.vhd
    Info (12022): Found design unit 1: housekeeping-housekeeping_arch
    Info (12023): Found entity 1: housekeeping
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Access_Decode.vhd
    Info (12022): Found design unit 1: VME_Access_Decode-Behavioral
    Info (12023): Found entity 1: VME_Access_Decode
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/common/gc_i2c_slave.vhd
    Info (12022): Found design unit 1: gc_i2c_slave-behav
    Info (12023): Found entity 1: gc_i2c_slave
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/altera_reset.vhd
    Info (12022): Found design unit 1: altera_reset-rtl
    Info (12023): Found entity 1: altera_reset
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_master_core/eb_master_eth_tx.vhd
    Info (12022): Found design unit 1: eb_master_eth_tx-rtl
    Info (12023): Found entity 1: eb_master_eth_tx
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/pcie_tlp.vhd
    Info (12022): Found design unit 1: pcie_tlp-rtl
    Info (12023): Found entity 1: pcie_tlp
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/ftm/ftm_lm32_cluster.vhd
    Info (12022): Found design unit 1: ftm_lm32_cluster-rtl
    Info (12023): Found entity 1: ftm_lm32_cluster
Info (12021): Found 2 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/endpoint_private_pkg.vhd
    Info (12022): Found design unit 1: endpoint_private_pkg
    Info (12022): Found design unit 2: endpoint_private_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_register_link.vhd
    Info (12022): Found design unit 1: xwb_register_link-rtl
    Info (12023): Found entity 1: xwb_register_link
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/ep_rx_vlan_unit.vhd
    Info (12022): Found design unit 1: ep_rx_vlan_unit-behavioral
    Info (12023): Found entity 1: ep_rx_vlan_unit
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_core.vhd
    Info (12022): Found design unit 1: eb_slave_core-rtl
    Info (12023): Found entity 1: eb_slave_core
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/top/gsi_pexarria5/butis_converter/pexaria.vhd
    Info (12022): Found design unit 1: pexaria-LogicFunction
    Info (12023): Found entity 1: pexaria
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_mc_arithmetic.v
    Info (12023): Found entity 1: lm32_mc_arithmetic
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_lm32/platform/generic/lm32_multiplier.v
    Info (12023): Found entity 1: lm32_multiplier
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/lvds/arria5/arria5_lvds_rx.vhd
    Info (12022): Found design unit 1: arria5_lvds_rx-SYN
    Info (12023): Found entity 1: arria5_lvds_rx
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/ep_tx_pcs_8bit.vhd
    Info (12022): Found design unit 1: ep_tx_pcs_8bit-behavioral
    Info (12023): Found entity 1: ep_tx_pcs_8bit
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at ../../../ip_cores/general-cores/modules/common/gc_sync_ffs.vhd(63)
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at ../../../ip_cores/general-cores/modules/common/gc_sync_ffs.vhd(64)
Warning (10335): Unrecognized synthesis attribute "shreg_extract" at ../../../ip_cores/general-cores/modules/common/gc_sync_ffs.vhd(65)
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/common/gc_sync_ffs.vhd
    Info (12022): Found design unit 1: gc_sync_ffs-behavioral
    Info (12023): Found entity 1: gc_sync_ffs
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/modules/wb_mil_scu/wb_mil_scu_pkg.vhd
    Info (12022): Found design unit 1: wb_mil_scu_pkg
Info (12021): Found 20 design units, including 10 entities, in source file /home/jbai/projects/bel_projects/ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_SharedComps.vhd
    Info (12022): Found design unit 1: SigInputSample-RTL
    Info (12022): Found design unit 2: DoubleSigInputSample-RTL
    Info (12022): Found design unit 3: SingleRegInputSample-RTL
    Info (12022): Found design unit 4: FlipFlopD-RTL
    Info (12022): Found design unit 5: Reg32bit-RTL
    Info (12022): Found design unit 6: RisEdgeDetection-RTL
    Info (12022): Found design unit 7: FallingEdgeDetection-RTL
    Info (12022): Found design unit 8: EdgeDetection-RTL
    Info (12022): Found design unit 9: RegInputSample-RTL
    Info (12022): Found design unit 10: DoubleRegInputSample-RTL
    Info (12023): Found entity 1: SigInputSample
    Info (12023): Found entity 2: DoubleSigInputSample
    Info (12023): Found entity 3: SingleRegInputSample
    Info (12023): Found entity 4: FlipFlopD
    Info (12023): Found entity 5: Reg32bit
    Info (12023): Found entity 6: RisEdgeDetection
    Info (12023): Found entity 7: FallingEdgeDetection
    Info (12023): Found entity 8: EdgeDetection
    Info (12023): Found entity 9: RegInputSample
    Info (12023): Found entity 10: DoubleRegInputSample
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CR_CSR_Space.vhd
    Info (12022): Found design unit 1: VME_CR_CSR_Space-Behavioral
    Info (12023): Found entity 1: VME_CR_CSR_Space
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CRAM.vhd
    Info (12022): Found design unit 1: VME_CRAM-syn
    Info (12023): Found entity 1: VME_CRAM
Info (12021): Found 2 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_pkg.vhd
    Info (12022): Found design unit 1: wb_irq_pkg
    Info (12022): Found design unit 2: wb_irq_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/altera_butis.vhd
    Info (12022): Found design unit 1: altera_butis-rtl
    Info (12023): Found entity 1: altera_butis
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd
    Info (12022): Found design unit 1: wbgen2_eic-syn
    Info (12023): Found entity 1: wbgen2_eic
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/lvds/altera_lvds_tx.vhd
    Info (12022): Found design unit 1: altera_lvds_tx-rtl
    Info (12023): Found entity 1: altera_lvds_tx
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_bit_ctrl.vhd
    Info (12022): Found design unit 1: i2c_master_bit_ctrl-structural
    Info (12023): Found entity 1: i2c_master_bit_ctrl
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd
    Info (12022): Found design unit 1: xwb_simple_uart-rtl
    Info (12023): Found entity 1: xwb_simple_uart
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_eca/eca_wb_channel.vhd
    Info (12022): Found design unit 1: eca_wb_channel-rtl
    Info (12023): Found entity 1: eca_wb_channel
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_spi/xwb_spi.vhd
    Info (12022): Found design unit 1: xwb_spi-rtl
    Info (12023): Found entity 1: xwb_spi
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_slave.vhd
    Info (12022): Found design unit 1: wb_irq_slave-behavioral
    Info (12023): Found entity 1: wb_irq_slave
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/modules/dac714/dac714_pkg.vhd
    Info (12022): Found design unit 1: dac714_pkg
Info (12021): Found 2 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/fabric/wr_fabric_pkg.vhd
    Info (12022): Found design unit 1: wr_fabric_pkg
    Info (12022): Found design unit 2: wr_fabric_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/lvds/altera_lvds.vhd
    Info (12022): Found design unit 1: altera_lvds-rtl
    Info (12023): Found entity 1: altera_lvds
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd
    Info (12022): Found design unit 1: uart_baud_gen-behavioral
    Info (12023): Found entity 1: uart_baud_gen
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/heap/heap_top.vhd
    Info (12022): Found design unit 1: heap_top-behavioral
    Info (12023): Found entity 1: heap_top
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_stream_narrow.vhd
    Info (12022): Found design unit 1: eb_stream_narrow-rtl
    Info (12023): Found entity 1: eb_stream_narrow
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/genrams/generic_shiftreg_fifo.vhd
    Info (12022): Found design unit 1: generic_shiftreg_fifo-rtl
    Info (12023): Found entity 1: generic_shiftreg_fifo
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_softpll_ng/spll_wb_slave.vhd
    Info (12022): Found design unit 1: spll_wb_slave-syn
    Info (12023): Found entity 1: spll_wb_slave
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_internals_pkg.vhd
    Info (12022): Found design unit 1: eb_internals_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb.vhd
    Info (12022): Found design unit 1: ez_usb-rtl
    Info (12023): Found entity 1: ez_usb
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/oled_display/Display_RAM_Ini_v01.vhd
    Info (12022): Found design unit 1: display_ram_ini_v01-SYN
    Info (12023): Found entity 1: Display_RAM_Ini_v01
Info (12021): Found 2 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_tbi_phy/disparity_gen_pkg.vhd
    Info (12022): Found design unit 1: disparity_gen_pkg
    Info (12022): Found design unit 2: disparity_gen_pkg-body
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/modules/function_generators/fg_quad/fg_quad_pkg.vhd
    Info (12022): Found design unit 1: fg_quad_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/flash/altera_spi.vhd
    Info (12022): Found design unit 1: altera_spi-rtl
    Info (12023): Found entity 1: altera_spi
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/modulbus/K_EPCS_IF.vhd
    Info (12022): Found design unit 1: K_EPCS_IF-bdf_type
    Info (12023): Found entity 1: K_EPCS_IF
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/butis/pexaria.vhd
    Info (12022): Found design unit 1: pexaria_e-LogicFunction
    Info (12023): Found entity 1: pexaria_e
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/uart/slib_mv_filter.vhd
    Info (12022): Found design unit 1: slib_mv_filter-rtl
    Info (12023): Found entity 1: slib_mv_filter
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/ep_rtu_header_extract.vhd
    Info (12022): Found design unit 1: ep_rtu_header_extract-rtl
    Info (12023): Found entity 1: ep_rtu_header_extract
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/modulbus/f_divider.vhd
    Info (12022): Found design unit 1: f_divider-arch_f_divider
    Info (12023): Found entity 1: f_divider
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_softpll_ng/wr_softpll_ng.vhd
    Info (12022): Found design unit 1: wr_softpll_ng-rtl
    Info (12023): Found entity 1: wr_softpll_ng
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/ep_sync_detect.vhd
    Info (12022): Found design unit 1: ep_sync_detect-behavioral
    Info (12023): Found entity 1: ep_sync_detect
Info (12021): Found 8 design units, including 4 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_tbi_phy/dec_8b10b.vhd
    Info (12022): Found design unit 1: dec_8b10b-rtl
    Info (12022): Found design unit 2: dec_8b10b_ctrl-rtl
    Info (12022): Found design unit 3: dec_8b10b_disp-rtl
    Info (12022): Found design unit 4: dec_8b10b_lut-rtl
    Info (12023): Found entity 1: dec_8b10b
    Info (12023): Found entity 2: dec_8b10b_ctrl
    Info (12023): Found entity 3: dec_8b10b_disp
    Info (12023): Found entity 4: dec_8b10b_lut
Info (12021): Found 2 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_eca/eca_pkg.vhd
    Info (12022): Found design unit 1: eca_pkg
    Info (12022): Found design unit 2: eca_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_wbm_fifo.vhd
    Info (12022): Found design unit 1: eb_wbm_fifo-rtl
    Info (12023): Found entity 1: eb_wbm_fifo
Info (12021): Found 4 design units, including 2 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/fabric/xwb_fabric_sink.vhd
    Info (12022): Found design unit 1: xwb_fabric_sink-rtl
    Info (12022): Found design unit 2: wb_fabric_sink-wrapper
    Info (12023): Found entity 1: xwb_fabric_sink
    Info (12023): Found entity 2: wb_fabric_sink
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/common/gc_arbitrated_mux.vhd
    Info (12022): Found design unit 1: gc_arbitrated_mux-rtl
    Info (12023): Found entity 1: gc_arbitrated_mux
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/modules/trans_pkg.vhd
    Info (12022): Found design unit 1: trans_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd
    Info (12022): Found design unit 1: wbgen2_fifo_sync-rtl
    Info (12023): Found entity 1: wbgen2_fifo_sync
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/chopper/K12_K23_Logik_Leds.vhd
    Info (12022): Found design unit 1: K12_K23_Logik_Leds-Arch_K12_K23_Logik_Leds
    Info (12023): Found entity 1: K12_K23_Logik_Leds
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_eca/eca_queue_channel.vhd
    Info (12022): Found design unit 1: eca_queue_channel-rtl
    Info (12023): Found entity 1: eca_queue_channel
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/wr_endpoint.vhd
    Info (12022): Found design unit 1: wr_endpoint-syn
    Info (12023): Found entity 1: wr_endpoint
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/common/gc_serial_dac.vhd
    Info (12022): Found design unit 1: gc_serial_dac-syn
    Info (12023): Found entity 1: gc_serial_dac
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_tbi_phy/wr_tbi_phy.vhd
    Info (12022): Found design unit 1: wr_tbi_phy-rtl
    Info (12023): Found entity 1: wr_tbi_phy
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wrc_core/xwr_syscon_wb.vhd
    Info (12022): Found design unit 1: xwr_syscon_wb-syn
    Info (12023): Found entity 1: xwr_syscon_wb
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_bus.vhd
    Info (12022): Found design unit 1: VME_bus-RTL
    Info (12023): Found entity 1: VME_bus
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/mil/Mil_bipol_dec.vhd
    Info (12022): Found design unit 1: Mil_bipol_dec-Arch_Mil_bipol_dec
    Info (12023): Found entity 1: Mil_bipol_dec
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_lm32.vhd
    Info (12022): Found design unit 1: wb_irq_lm32-rtl
    Info (12023): Found entity 1: wb_irq_lm32
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/function_generators/scu_slave_fg.vhd
    Info (12022): Found design unit 1: SCU_Slave_FG-SCU_Slave_FG_arch
    Info (12023): Found entity 1: SCU_Slave_FG
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/wb_mil_scu/mil_pll.vhd
    Info (12022): Found design unit 1: mil_pll-SYN
    Info (12023): Found entity 1: mil_pll
Info (12021): Found 4 design units, including 2 entities, in source file /home/jbai/projects/bel_projects/modules/wb_arria_reset/arria_reset.vhd
    Info (12022): Found design unit 1: arria_reset_rmtupdt_rem-RTL
    Info (12022): Found design unit 2: arria_reset-RTL
    Info (12023): Found entity 1: arria_reset_rmtupdt_rem
    Info (12023): Found entity 2: arria_reset
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_async_bridge/xwb_async_bridge.vhd
    Info (12022): Found design unit 1: xwb_async_bridge-wrapper
    Info (12023): Found entity 1: xwb_async_bridge
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/cfi_flash/cfi_ctrl_engine.v
    Info (12023): Found entity 1: cfi_ctrl_engine
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_pps_gen/pps_gen_wb.vhd
    Info (12022): Found design unit 1: pps_gen_wb-syn
    Info (12023): Found entity 1: pps_gen_wb
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/wb_arria_reset/wb_arria_reset.vhd
    Info (12022): Found design unit 1: wb_arria_reset-wb_arria_reset_arch
    Info (12023): Found entity 1: wb_arria_reset
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/lvds/altera_lvds_rx.vhd
    Info (12022): Found design unit 1: altera_lvds_rx-rtl
    Info (12023): Found entity 1: altera_lvds_rx
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/uart/uart_interrupt.vhd
    Info (12022): Found design unit 1: uart_interrupt-rtl
    Info (12023): Found entity 1: uart_interrupt
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_eca/eca.vhd
    Info (12022): Found design unit 1: eca-rtl
    Info (12023): Found entity 1: eca
Info (12021): Found 4 design units, including 2 entities, in source file /home/jbai/projects/bel_projects/modules/lvds/arria5/arria5_lvds_obuf.vhd
    Info (12022): Found design unit 1: arria5_lvds_obuf_iobuf_out_0et-RTL
    Info (12022): Found design unit 2: arria5_lvds_obuf-RTL
    Info (12023): Found entity 1: arria5_lvds_obuf_iobuf_out_0et
    Info (12023): Found entity 2: arria5_lvds_obuf
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_spi/spi_clgen.v
    Info (12023): Found entity 1: spi_clgen
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_async_bridge/wb_async_bridge.vhd
    Info (12022): Found design unit 1: wb_async_bridge-behavioral
    Info (12023): Found entity 1: wb_async_bridge
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/pcie_64to32.vhd
    Info (12022): Found design unit 1: pcie_64to32-rtl
    Info (12023): Found entity 1: pcie_64to32
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_gpio_port/xwb_gpio_port.vhd
    Info (12022): Found design unit 1: xwb_gpio_port-rtl
    Info (12023): Found entity 1: xwb_gpio_port
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_spi_flash/wb_spi_flash.vhd
    Info (12022): Found design unit 1: wb_spi_flash-rtl
    Info (12023): Found entity 1: wb_spi_flash
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/genrams/altera/generic_sync_fifo.vhd
    Info (12022): Found design unit 1: generic_sync_fifo-syn
    Info (12023): Found entity 1: generic_sync_fifo
Info (12021): Found 8 design units, including 4 entities, in source file /home/jbai/projects/bel_projects/modules/transceiver_prbs/trans_rcfg.vhd
    Info (12022): Found design unit 1: trans_rcfg_alt_dprio_kuj-RTL
    Info (12022): Found design unit 2: trans_rcfg_mux_o5a-RTL
    Info (12022): Found design unit 3: trans_rcfg_alt2gxb_reconfig_ehm-RTL
    Info (12022): Found design unit 4: trans_rcfg-RTL
    Info (12023): Found entity 1: trans_rcfg_alt_dprio_kuj
    Info (12023): Found entity 2: trans_rcfg_mux_o5a
    Info (12023): Found entity 3: trans_rcfg_alt2gxb_reconfig_ehm
    Info (12023): Found entity 4: trans_rcfg
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/uart/slib_input_sync.vhd
    Info (12022): Found design unit 1: slib_input_sync-rtl
    Info (12023): Found entity 1: slib_input_sync
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/mil/mil_hw_or_soft_ip.vhd
    Info (12022): Found design unit 1: mil_hw_or_soft_ip-arch_mil_hw_or_soft_ip
    Info (12023): Found entity 1: mil_hw_or_soft_ip
Info (12021): Found 2 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_hdr_pkg.vhd
    Info (12022): Found design unit 1: eb_hdr_pkg
    Info (12022): Found design unit 2: eb_hdr_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/genrams/altera/generic_simple_dpram.vhd
    Info (12022): Found design unit 1: generic_simple_dpram-syn
    Info (12023): Found entity 1: generic_simple_dpram
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/pcie_altera.vhd
    Info (12022): Found design unit 1: pcie_altera-rtl
    Info (12023): Found entity 1: pcie_altera
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/power_test/pwm.vhd
    Info (12022): Found design unit 1: pwm-pwm_arch
    Info (12023): Found entity 1: pwm
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/common/gc_prio_encoder.vhd
    Info (12022): Found design unit 1: gc_prio_encoder-rtl
    Info (12023): Found entity 1: gc_prio_encoder
Info (12021): Found 2 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/genrams/memory_loader_pkg.vhd
    Info (12022): Found design unit 1: memory_loader_pkg
    Info (12022): Found design unit 2: memory_loader_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_simple_pwm/xwb_simple_pwm.vhd
    Info (12022): Found design unit 1: xwb_simple_pwm-wrapper
    Info (12023): Found entity 1: xwb_simple_pwm
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_eca/eca_channel.vhd
    Info (12022): Found design unit 1: eca_channel-rtl
    Info (12023): Found entity 1: eca_channel
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/modules/mil/Mil_pkg.vhd
    Info (12022): Found design unit 1: mil_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/fabric/xwrf_mux.vhd
    Info (12022): Found design unit 1: xwrf_mux-behaviour
    Info (12023): Found entity 1: xwrf_mux
Info (12021): Found 4 design units, including 2 entities, in source file /home/jbai/projects/bel_projects/modules/reverse_lpb/reverse_lpb.vhd
    Info (12022): Found design unit 1: reverse_lpb_alt4gxb-RTL
    Info (12022): Found design unit 2: reverse_lpb-RTL
    Info (12023): Found entity 1: reverse_lpb_alt4gxb
    Info (12023): Found entity 2: reverse_lpb
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/etherbone_pkg.vhd
    Info (12022): Found design unit 1: etherbone_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/dac714/dac714.vhd
    Info (12022): Found design unit 1: dac714-arch_dac714
    Info (12023): Found entity 1: dac714
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_byte_ctrl.vhd
    Info (12022): Found design unit 1: i2c_master_byte_ctrl-structural
    Info (12023): Found entity 1: i2c_master_byte_ctrl
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/butis_t0/TimestampEncoder.vhd
    Info (12022): Found design unit 1: TimestampEncoder-rtl
    Info (12023): Found entity 1: TimestampEncoder
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_master_core/eb_record_gen.vhd
    Info (12022): Found design unit 1: eb_record_gen-rtl
    Info (12023): Found entity 1: eb_record_gen
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/aux_functions/lemo_io.vhd
    Info (12022): Found design unit 1: lemo_io-arch_lemo_io
    Info (12023): Found entity 1: lemo_io
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/ep_leds_controller.vhd
    Info (12022): Found design unit 1: ep_leds_controller-rtl
    Info (12023): Found entity 1: ep_leds_controller
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/modulbus/Loader_MB.vhd
    Info (12022): Found design unit 1: Loader_MB-arch_Loader_MB
    Info (12023): Found entity 1: Loader_MB
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/wb_mil_scu/event_processing.vhd
    Info (12022): Found design unit 1: event_processing-arch_event_processing
    Info (12023): Found entity 1: event_processing
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/ep_sync_detect_16bit.vhd
    Info (12022): Found design unit 1: ep_sync_detect_16bit-behavioral
    Info (12023): Found entity 1: ep_sync_detect_16bit
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/chopper/Kicker_Leds.vhd
    Info (12022): Found design unit 1: Kicker_Leds-Arch_Kicker_Leds
    Info (12023): Found entity 1: Kicker_Leds
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_tlu/tlu_fsm.vhd
    Info (12022): Found design unit 1: wr_tlu_fsm-behavioral
    Info (12023): Found entity 1: wr_tlu_fsm
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/ep_rx_pcs_8bit.vhd
    Info (12022): Found design unit 1: ep_rx_pcs_8bit-behavioral
    Info (12023): Found entity 1: ep_rx_pcs_8bit
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/wb_mil_scu/ser_par.tdf
    Info (12023): Found entity 1: ser_par
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_si57x_interface/si570_if_wb.vhd
    Info (12022): Found design unit 1: si570_if_wb-syn
    Info (12023): Found entity 1: si570_if_wb
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/common/gc_frequency_meter.vhd
    Info (12022): Found design unit 1: gc_frequency_meter-behavioral
    Info (12023): Found entity 1: gc_frequency_meter
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/common/gc_word_packer.vhd
    Info (12022): Found design unit 1: gc_word_packer-rtl
    Info (12023): Found entity 1: gc_word_packer
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd
    Info (12022): Found design unit 1: xwb_lm32-rtl
    Info (12023): Found entity 1: xwb_lm32
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_eca/eca_offset.vhd
    Info (12022): Found design unit 1: eca_offset-rtl
    Info (12023): Found entity 1: eca_offset
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd
    Info (12022): Found design unit 1: wb_slave_adapter-rtl
    Info (12023): Found entity 1: wb_slave_adapter
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/modulbus/modul2spi.vhd
    Info (12022): Found design unit 1: modul2spi-amodul2spi
    Info (12023): Found entity 1: modul2spi
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_vic/vic_prio_enc.vhd
    Info (12022): Found design unit 1: vic_prio_enc-syn
    Info (12023): Found entity 1: vic_prio_enc
Info (12021): Found 4 design units, including 2 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/networks/arria5/dual_region.vhd
    Info (12022): Found design unit 1: dual_region_altclkctrl_u2i-RTL
    Info (12022): Found design unit 2: dual_region-RTL
    Info (12023): Found entity 1: dual_region_altclkctrl_u2i
    Info (12023): Found entity 2: dual_region
Info (12021): Found 4 design units, including 2 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/networks/arria5/single_region.vhd
    Info (12022): Found design unit 1: single_region_altclkctrl_bkh-RTL
    Info (12022): Found design unit 2: single_region-RTL
    Info (12023): Found entity 1: single_region_altclkctrl_bkh
    Info (12023): Found entity 2: single_region
Info (12021): Found 4 design units, including 2 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/networks/arria5/global_region.vhd
    Info (12022): Found design unit 1: global_region_altclkctrl_bdh-RTL
    Info (12022): Found design unit 2: global_region-RTL
    Info (12023): Found entity 1: global_region_altclkctrl_bdh
    Info (12023): Found entity 2: global_region
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/modulbus/rdram.vhd
    Info (12022): Found design unit 1: rdram-SYN
    Info (12023): Found entity 1: rdram
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_mini_nic/minic_wb_slave.vhd
    Info (12022): Found design unit 1: minic_wb_slave-syn
    Info (12023): Found entity 1: minic_wb_slave
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/wb_mil_scu/wb_mil_scu.vhd
    Info (12022): Found design unit 1: wb_mil_scu-arch_wb_mil_scu
    Info (12023): Found entity 1: wb_mil_scu
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/lvds/altera_lvds_obuf.vhd
    Info (12022): Found design unit 1: altera_lvds_obuf-rtl
    Info (12023): Found entity 1: altera_lvds_obuf
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/trans_pll/trans_pll.vhd
    Info (12022): Found design unit 1: trans_pll-SYN
    Info (12023): Found entity 1: trans_pll
Info (12021): Found 2 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Buffer_pack.vhd
    Info (12022): Found design unit 1: VME_Buffer_pack
    Info (12022): Found design unit 2: VME_Buffer_pack-body
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/modules/lvds/arria5_lvds_pkg.vhd
    Info (12022): Found design unit 1: arria5_lvds_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/heap/xwb_heap.vhd
    Info (12022): Found design unit 1: xwb_heap-behavioral
    Info (12023): Found entity 1: xwb_heap
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/ep_rx_status_reg_insert.vhd
    Info (12022): Found design unit 1: ep_rx_status_reg_insert-rtl
    Info (12023): Found entity 1: ep_rx_status_reg_insert
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/genrams/altera/generic_dpram.vhd
    Info (12022): Found design unit 1: generic_dpram-syn
    Info (12023): Found entity 1: generic_dpram
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tag_fifo.vhd
    Info (12022): Found design unit 1: eb_tag_fifo-rtl
    Info (12023): Found entity 1: eb_tag_fifo
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/power_test/row_array.vhd
    Info (12022): Found design unit 1: row_array-row_array_arch
    Info (12023): Found entity 1: row_array
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_fifo.vhd
    Info (12022): Found design unit 1: eb_fifo-rtl
    Info (12023): Found entity 1: eb_fifo
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/ep_1000basex_pcs.vhd
    Info (12022): Found design unit 1: ep_1000basex_pcs-rtl
    Info (12023): Found entity 1: ep_1000basex_pcs
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wrc_core/wr_core.vhd
    Info (12022): Found design unit 1: wr_core-struct
    Info (12023): Found entity 1: wr_core
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_checksum.vhd
    Info (12022): Found design unit 1: eb_checksum-behavioral
    Info (12023): Found entity 1: eb_checksum
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wrc_core/wb_reset.vhd
    Info (12022): Found design unit 1: wb_reset-behaviour
    Info (12023): Found entity 1: wb_reset
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_eth_tx.vhd
    Info (12022): Found design unit 1: eb_eth_tx-rtl
    Info (12023): Found entity 1: eb_eth_tx
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/common/gc_pulse_synchronizer2.vhd
    Info (12022): Found design unit 1: gc_pulse_synchronizer2-rtl
    Info (12023): Found entity 1: gc_pulse_synchronizer2
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_async.vhd
    Info (12022): Found design unit 1: wbgen2_fifo_async-rtl
    Info (12023): Found entity 1: wbgen2_fifo_async
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/modules/butis_t0/wr_serialtimestamp_pkg.vhd
    Info (12022): Found design unit 1: wr_serialtimestamp_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_mini_nic/minic_packet_buffer.vhd
    Info (12022): Found design unit 1: minic_packet_buffer-syn
    Info (12023): Found entity 1: minic_packet_buffer
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/wr_arria5_phy/wr_arria5_phy.vhd
    Info (12022): Found design unit 1: wr_arria5_phy-rtl
    Info (12023): Found entity 1: wr_arria5_phy
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/common/gc_dual_pi_controller.vhd
    Info (12022): Found design unit 1: gc_dual_pi_controller-behavioral
    Info (12023): Found entity 1: gc_dual_pi_controller
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_fsm.vhd
    Info (12022): Found design unit 1: eb_slave_fsm-behavioral
    Info (12023): Found entity 1: eb_slave_fsm
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/aux_functions/led_n.vhd
    Info (12022): Found design unit 1: led_n-arch_led_n
    Info (12023): Found entity 1: led_n
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_pps_gen/wr_pps_gen.vhd
    Info (12022): Found design unit 1: wr_pps_gen-behavioral
    Info (12023): Found entity 1: wr_pps_gen
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/monster/monster.vhd
    Info (12022): Found design unit 1: monster-rtl
    Info (12023): Found entity 1: monster
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/led_blink.vhd
    Info (12022): Found design unit 1: led_blink-led_blink_arch
    Info (12023): Found entity 1: led_blink
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_dma/xwb_streamer.vhd
    Info (12022): Found design unit 1: xwb_streamer-rtl
    Info (12023): Found entity 1: xwb_streamer
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_spi/spi_top.v
    Info (12023): Found entity 1: spi_top
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/genrams/altera/gc_shiftreg.vhd
    Info (12022): Found design unit 1: gc_shiftreg-rtl
    Info (12023): Found entity 1: gc_shiftreg
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/timing/dmtd_phase_meas.vhd
    Info (12022): Found design unit 1: dmtd_phase_meas-syn
    Info (12023): Found entity 1: dmtd_phase_meas
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/oled_display/char_render.vhd
    Info (12022): Found design unit 1: char_render-behavioral
    Info (12023): Found entity 1: char_render
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_mini_nic/xwr_mini_nic.vhd
    Info (12022): Found design unit 1: xwr_mini_nic-wrapper
    Info (12023): Found entity 1: xwr_mini_nic
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_eca/wr_eca.vhd
    Info (12022): Found design unit 1: wr_eca-rtl
    Info (12023): Found entity 1: wr_eca
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/ftm/time_clk_cross.vhd
    Info (12022): Found design unit 1: time_clk_cross-behavioral
    Info (12023): Found entity 1: time_clk_cross
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/modules/scu_bus/scu_bus_slave_pkg.vhd
    Info (12022): Found design unit 1: scu_bus_slave_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Am_Match.vhd
    Info (12022): Found design unit 1: VME_Am_Match-Behavioral
    Info (12023): Found entity 1: VME_Am_Match
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_eca/eca_gpio_channel.vhd
    Info (12022): Found design unit 1: eca_gpio_channel-rtl
    Info (12023): Found entity 1: eca_gpio_channel
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Buffer.vhd
    Info (12022): Found design unit 1: VME_Buffer_ctrl-behavioural
    Info (12023): Found entity 1: VME_Buffer_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_shifter.v
    Info (12023): Found entity 1: lm32_shifter
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd
    Info (12022): Found design unit 1: sdb_rom-rtl
    Info (12023): Found entity 1: sdb_rom
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/altera_phase.vhd
    Info (12022): Found design unit 1: altera_phase-rtl
    Info (12023): Found entity 1: altera_phase
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/heap/heap_writer.vhd
    Info (12022): Found design unit 1: heap_writer-behavioral
    Info (12023): Found entity 1: heap_writer
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/ep_tx_framer.vhd
    Info (12022): Found design unit 1: ep_tx_framer-behavioral
    Info (12023): Found entity 1: ep_tx_framer
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/modules/build_id/build_id_pkg.vhd
    Info (12022): Found design unit 1: build_id_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/power_test/power_test.vhd
    Info (12022): Found design unit 1: power_test-arch_power_test
    Info (12023): Found entity 1: power_test
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_eca/eca_flags.vhd
    Info (12022): Found design unit 1: eca_flags-rtl
    Info (12023): Found entity 1: eca_flags
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/oled_display/display_console.vhd
    Info (12022): Found design unit 1: display_console-behavioral
    Info (12023): Found entity 1: display_console
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb_pkg.vhd
    Info (12022): Found design unit 1: ez_usb_pkg
Info (12021): Found 2 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/ep_crc32_pkg.vhd
    Info (12022): Found design unit 1: ep_crc32_pkg
    Info (12022): Found design unit 2: ep_crc32_pkg-body
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_onewire_master/sockit_owm.v
    Info (12023): Found entity 1: sockit_owm
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Init.vhd
    Info (12022): Found design unit 1: VME_Init-Behavioral
    Info (12023): Found entity 1: VME_Init
Info (12021): Found 4 design units, including 2 entities, in source file /home/jbai/projects/bel_projects/modules/lvds/arria5/arria5_lvds_ibuf.vhd
    Info (12022): Found design unit 1: arria5_lvds_ibuf_iobuf_in_8ii-RTL
    Info (12022): Found design unit 2: arria5_lvds_ibuf-RTL
    Info (12023): Found entity 1: arria5_lvds_ibuf_iobuf_in_8ii
    Info (12023): Found entity 2: arria5_lvds_ibuf
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/ep_rx_early_address_match.vhd
    Info (12022): Found design unit 1: ep_rx_early_address_match-behavioral
    Info (12023): Found entity 1: ep_rx_early_address_match
Info (12021): Found 1 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/modules/cfi_flash/cfi_flash_pkg.vhd
    Info (12022): Found design unit 1: cfi_flash_pkg
Info (12021): Found 2 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_si57x_interface/si570_if_wbgen2_pkg.vhd
    Info (12022): Found design unit 1: si570_wbgen2_pkg
    Info (12022): Found design unit 2: si570_wbgen2_pkg-body
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/lpc_uart/serirq_slave.v
    Info (12023): Found entity 1: serirq_slave
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/mil/Mil_dec_edge_timed.vhd
    Info (12022): Found design unit 1: Mil_dec_edge_timed-Arch_Mil_dec_edge_timed
    Info (12023): Found entity 1: Mil_dec_edge_timed
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v
    Info (12023): Found entity 1: lm32_adder
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/heap/heap_pathfinder.vhd
    Info (12022): Found design unit 1: heap_pathfinder-behavioral
    Info (12023): Found entity 1: heap_pathfinder
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_eca/eca_walker.vhd
    Info (12022): Found design unit 1: eca_walker-rtl
    Info (12023): Found entity 1: eca_walker
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/arria5_pll/sys_pll5.vhd
    Info (12022): Found design unit 1: sys_pll5-rtl
    Info (12023): Found entity 1: sys_pll5
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/arria5_pll/sys_pll5/sys_pll5_0002.v
    Info (12023): Found entity 1: sys_pll5_0002
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/arria5_pll/ref_pll5.vhd
    Info (12022): Found design unit 1: ref_pll5-rtl
    Info (12023): Found entity 1: ref_pll5
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/arria5_pll/ref_pll5/ref_pll5_0002.v
    Info (12023): Found entity 1: ref_pll5_0002
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/arria5_pll/dmtd_pll5.vhd
    Info (12022): Found design unit 1: dmtd_pll5-rtl
    Info (12023): Found entity 1: dmtd_pll5
Info (12021): Found 1 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/platform/altera/arria5_pll/dmtd_pll5/dmtd_pll5_0002.v
    Info (12023): Found entity 1: dmtd_pll5_0002
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/common/gc_glitch_filt.vhd
    Info (12022): Found design unit 1: gc_glitch_filt-behav
    Info (12023): Found entity 1: gc_glitch_filt
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_i2c_master/xwb_i2c_master.vhd
    Info (12022): Found design unit 1: xwb_i2c_master-rtl
    Info (12023): Found entity 1: xwb_i2c_master
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_si57x_interface/wr_si57x_interface.vhd
    Info (12022): Found design unit 1: wr_si57x_interface-rtl
    Info (12023): Found entity 1: wr_si57x_interface
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_mux.vhd
    Info (12022): Found design unit 1: eb_tx_mux-rtl
    Info (12023): Found entity 1: eb_tx_mux
Info (12021): Found 2 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_simple_pwm/simple_pwm_wbgen2_pkg.vhd
    Info (12022): Found design unit 1: spwm_wbgen2_pkg
    Info (12022): Found design unit 2: spwm_wbgen2_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_swapper.vhd
    Info (12022): Found design unit 1: VME_swapper-Behavioral
    Info (12023): Found entity 1: VME_swapper
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/platform/altera/wb_pcie/pcie_wb.vhd
    Info (12022): Found design unit 1: pcie_wb-rtl
    Info (12023): Found entity 1: pcie_wb
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd
    Info (12022): Found design unit 1: lm32_ram-syn
    Info (12023): Found entity 1: lm32_ram
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_master_core/eb_master_slave_wrapper.vhd
    Info (12022): Found design unit 1: eb_master_slave_wrapper-behavioral
    Info (12023): Found entity 1: eb_master_slave_wrapper
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/etherbone-core/hdl/eb_slave_core/eb_commit_fifo.vhd
    Info (12022): Found design unit 1: eb_commit_fifo-rtl
    Info (12023): Found entity 1: eb_commit_fifo
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/aux_functions/tmr_scu_bus.vhd
    Info (12022): Found design unit 1: tmr_scu_bus-tmr_scu_bus_arch
    Info (12023): Found entity 1: tmr_scu_bus
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/ftm/ftm_lm32.vhd
    Info (12022): Found design unit 1: ftm_lm32-rtl
    Info (12023): Found entity 1: ftm_lm32
Info (12021): Found 4 design units, including 2 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/fabric/xwb_fabric_source.vhd
    Info (12022): Found design unit 1: xwb_fabric_source-rtl
    Info (12022): Found design unit 2: wb_fabric_source-wrapper
    Info (12023): Found entity 1: xwb_fabric_source
    Info (12023): Found entity 2: wb_fabric_source
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/chopper/Kanal.vhd
    Info (12022): Found design unit 1: Kanal-Arch_Kanal
    Info (12023): Found entity 1: Kanal
Info (12021): Found 2 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/modules/monster/monster_pkg.vhd
    Info (12022): Found design unit 1: monster_pkg
    Info (12022): Found design unit 2: monster_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/common/gc_big_adder.vhd
    Info (12022): Found design unit 1: gc_big_adder-rtl
    Info (12023): Found entity 1: gc_big_adder
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/lvds/altera_lvds_ibuf.vhd
    Info (12022): Found design unit 1: altera_lvds_ibuf-rtl
    Info (12023): Found entity 1: altera_lvds_ibuf
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_dpssram.vhd
    Info (12022): Found design unit 1: wbgen2_dpssram-syn
    Info (12023): Found entity 1: wbgen2_dpssram
Warning (10335): Unrecognized synthesis attribute "opt_mode" at ../../../ip_cores/general-cores/modules/common/gc_rr_arbiter.vhd(19)
Warning (10335): Unrecognized synthesis attribute "resource_sharing" at ../../../ip_cores/general-cores/modules/common/gc_rr_arbiter.vhd(21)
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/common/gc_rr_arbiter.vhd
    Info (12022): Found design unit 1: gc_rr_arbiter-rtl
    Info (12023): Found entity 1: gc_rr_arbiter
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/scu_bus/wb_scu_bus.vhd
    Info (12022): Found design unit 1: wb_scu_bus-Arch_SCU_Bus_Master
    Info (12023): Found entity 1: wb_scu_bus
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/lpc_uart/lpc_uart.vhd
    Info (12022): Found design unit 1: lpc_uart-lpc_uart_arch
    Info (12023): Found entity 1: lpc_uart
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/modules/modulbus/modulbus_loader.vhd
    Info (12022): Found design unit 1: modulbus_loader-bdf_type
    Info (12023): Found entity 1: modulbus_loader
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_si57x_interface/xwr_si57x_interface.vhd
    Info (12022): Found design unit 1: xwr_si57x_interface-wrapper
    Info (12023): Found entity 1: xwr_si57x_interface
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/genrams/inferred_sync_fifo.vhd
    Info (12022): Found design unit 1: inferred_sync_fifo-syn
    Info (12023): Found entity 1: inferred_sync_fifo
Info (12021): Found 2 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_pkg.vhd
    Info (12022): Found design unit 1: uart_wbgen2_pkg
    Info (12022): Found design unit 2: uart_wbgen2_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/timing/pulse_gen.vhd
    Info (12022): Found design unit 1: pulse_gen-rtl
    Info (12023): Found entity 1: pulse_gen
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/wishbone/wb_vic/xwb_vic.vhd
    Info (12022): Found design unit 1: xwb_vic-wrapper
    Info (12023): Found entity 1: xwb_vic
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/wr-cores/modules/wr_endpoint/ep_rx_path.vhd
    Info (12022): Found design unit 1: ep_rx_path-behavioral
    Info (12023): Found entity 1: ep_rx_path
Info (12021): Found 2 design units, including 0 entities, in source file /home/jbai/projects/bel_projects/modules/ftm/ftm_pkg.vhd
    Info (12022): Found design unit 1: ftm_pkg
    Info (12022): Found design unit 2: ftm_pkg-body
Info (12021): Found 2 design units, including 1 entities, in source file /home/jbai/projects/bel_projects/ip_cores/general-cores/modules/genrams/altera/generic_async_fifo.vhd
    Info (12022): Found design unit 1: generic_async_fifo-syn
    Info (12023): Found entity 1: generic_async_fifo
Info (12127): Elaborating entity "pexaria" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at pexaria.vhd(68): object "uart_usb" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at pexaria.vhd(69): used implicit default value for signal "uart_wrc" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at pexaria.vhd(76): object "clk_sys1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pexaria.vhd(77): object "clk_sys2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at pexaria.vhd(78): object "clk_sys3" assigned a value but never read
Info (12128): Elaborating entity "pexaria_e" for hierarchy "pexaria_e:pexaria1"
Warning (10631): VHDL Process Statement warning at pexaria.vhd(55): inferring latch(es) for signal or variable "r_stall", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "r_stall" at pexaria.vhd(55)
Info (12128): Elaborating entity "ez_usb" for hierarchy "ez_usb:usb"
Info (12128): Elaborating entity "ez_usb_fifos" for hierarchy "ez_usb:usb|ez_usb_fifos:EZUSB"
Info (12128): Elaborating entity "xwb_streamer" for hierarchy "ez_usb:usb|xwb_streamer:UART2USB"
Info (12128): Elaborating entity "xwb_dma" for hierarchy "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma"
Warning (10873): Using initial value X (don't care) for net "slave_o.int" at xwb_dma.vhd(49)
Info (12128): Elaborating entity "generic_simple_dpram" for hierarchy "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory"
Info (12130): Elaborated megafunction instantiation "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory"
Info (12133): Instantiated megafunction "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "unused"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lku3.tdf
    Info (12023): Found entity 1: altsyncram_lku3
Info (12128): Elaborating entity "altsyncram_lku3" for hierarchy "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated"
Info (12128): Elaborating entity "uart_baud_gen" for hierarchy "ez_usb:usb|uart_baud_gen:U_BAUD_GEN"
Info (12128): Elaborating entity "uart_async_tx" for hierarchy "ez_usb:usb|uart_async_tx:U_TX"
Info (12128): Elaborating entity "uart_async_rx" for hierarchy "ez_usb:usb|uart_async_rx:U_RX"
Info (12128): Elaborating entity "xwb_streamer" for hierarchy "ez_usb:usb|xwb_streamer:USB2EB"
Info (12128): Elaborating entity "xwb_dma" for hierarchy "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma"
Warning (10873): Using initial value X (don't care) for net "slave_o.int" at xwb_dma.vhd(49)
Info (12128): Elaborating entity "generic_simple_dpram" for hierarchy "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory"
Info (12130): Elaborated megafunction instantiation "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory"
Info (12133): Instantiated megafunction "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "unused"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rpu3.tdf
    Info (12023): Found entity 1: altsyncram_rpu3
Info (12128): Elaborating entity "altsyncram_rpu3" for hierarchy "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated"
Info (12128): Elaborating entity "eb_raw_slave" for hierarchy "ez_usb:usb|eb_raw_slave:EB"
Info (12128): Elaborating entity "eb_stream_widen" for hierarchy "ez_usb:usb|eb_raw_slave:EB|eb_stream_widen:RX"
Warning (10873): Using initial value X (don't care) for net "slave_o.rty" at eb_stream_widen.vhd(43)
Warning (10873): Using initial value X (don't care) for net "slave_o.int" at eb_stream_widen.vhd(43)
Info (12128): Elaborating entity "eb_stream_narrow" for hierarchy "ez_usb:usb|eb_raw_slave:EB|eb_stream_narrow:TX"
Warning (10873): Using initial value X (don't care) for net "slave_o.rty" at eb_stream_narrow.vhd(43)
Warning (10873): Using initial value X (don't care) for net "slave_o.int" at eb_stream_narrow.vhd(43)
Info (12128): Elaborating entity "eb_slave_top" for hierarchy "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB"
Info (12128): Elaborating entity "eb_slave_fsm" for hierarchy "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_slave_fsm:fsm"
Info (12128): Elaborating entity "eb_tx_mux" for hierarchy "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tx_mux:mux"
Info (12128): Elaborating entity "eb_tag_fifo" for hierarchy "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag"
Info (12128): Elaborating entity "eb_fifo" for hierarchy "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag|eb_fifo:fifo"
Info (12128): Elaborating entity "generic_simple_dpram" for hierarchy "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag|eb_fifo:fifo|generic_simple_dpram:ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory"
Info (12130): Elaborated megafunction instantiation "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory"
Info (12133): Instantiated megafunction "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "unused"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_b" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rdu3.tdf
    Info (12023): Found entity 1: altsyncram_rdu3
Info (12128): Elaborating entity "altsyncram_rdu3" for hierarchy "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_tag_fifo:tag|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory|altsyncram_rdu3:auto_generated"
Info (12128): Elaborating entity "eb_pass_fifo" for hierarchy "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass"
Info (12128): Elaborating entity "eb_fifo" for hierarchy "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass|eb_fifo:fifo"
Info (12128): Elaborating entity "generic_simple_dpram" for hierarchy "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass|eb_fifo:fifo|generic_simple_dpram:ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory"
Info (12130): Elaborated megafunction instantiation "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory"
Info (12133): Instantiated megafunction "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "unused"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vgu3.tdf
    Info (12023): Found entity 1: altsyncram_vgu3
Info (12128): Elaborating entity "altsyncram_vgu3" for hierarchy "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_pass_fifo:pass|eb_fifo:fifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory|altsyncram_vgu3:auto_generated"
Info (12128): Elaborating entity "eb_cfg_fifo" for hierarchy "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_cfg_fifo:cfg"
Info (12128): Elaborating entity "eb_wbm_fifo" for hierarchy "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm"
Info (12128): Elaborating entity "eb_fifo" for hierarchy "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|eb_fifo:datfifo"
Info (12128): Elaborating entity "generic_simple_dpram" for hierarchy "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|eb_fifo:datfifo|generic_simple_dpram:ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|eb_fifo:datfifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory"
Info (12130): Elaborated megafunction instantiation "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|eb_fifo:datfifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory"
Info (12133): Instantiated megafunction "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|eb_fifo:datfifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "unused"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "33"
    Info (12134): Parameter "width_b" = "33"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1hu3.tdf
    Info (12023): Found entity 1: altsyncram_1hu3
Info (12128): Elaborating entity "altsyncram_1hu3" for hierarchy "ez_usb:usb|eb_raw_slave:EB|eb_slave_top:EB|eb_wbm_fifo:wbm|eb_fifo:datfifo|generic_simple_dpram:ram|altsyncram:\case_nobe_single:memory|altsyncram_1hu3:auto_generated"
Info (12128): Elaborating entity "sys_pll5" for hierarchy "sys_pll5:sys_inst"
Info (12128): Elaborating entity "sys_pll5_0002" for hierarchy "sys_pll5:sys_inst|sys_pll5_0002:sys_pll5_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "sys_pll5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i"
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(398): object "cntsel_temp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(400): object "gnd" assigned a value but never read
Warning (10034): Output port "lvds_clk" at altera_pll.v(295) has no driver
Warning (10034): Output port "loaden" at altera_pll.v(296) has no driver
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "sys_pll5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "sys_pll5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "125.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "4"
    Info (12134): Parameter "output_clock_frequency0" = "62.500000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "20.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "10.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_reset" for hierarchy "altera_reset:reset"
Info (12128): Elaborating entity "xwb_sdb_crossbar" for hierarchy "xwb_sdb_crossbar:top_bar"
Info (12128): Elaborating entity "sdb_rom" for hierarchy "xwb_sdb_crossbar:top_bar|sdb_rom:rom"
Info (12128): Elaborating entity "xwb_crossbar" for hierarchy "xwb_sdb_crossbar:top_bar|xwb_crossbar:crossbar"
Info (10635): VHDL Report Statement at xwb_crossbar.vhd(96): "Mapping slave #0[0x400/0x400]" (NOTE)
Info (10635): VHDL Report Statement at xwb_crossbar.vhd(96): "Mapping slave #1[0x0/0x700]" (NOTE)
Info (10635): VHDL Report Statement at xwb_crossbar.vhd(96): "Mapping slave #2[0x100/0x700]" (NOTE)
Info (12128): Elaborating entity "build_id" for hierarchy "build_id:id"
Info (12128): Elaborating entity "generic_simple_dpram" for hierarchy "build_id:id|generic_simple_dpram:rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory"
Info (12130): Elaborated megafunction instantiation "build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory"
Info (12133): Instantiated megafunction "build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "unused"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "build_id.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fs04.tdf
    Info (12023): Found entity 1: altsyncram_fs04
Info (12128): Elaborating entity "altsyncram_fs04" for hierarchy "build_id:id|generic_simple_dpram:rom|altsyncram:\case_nobe_single:memory|altsyncram_fs04:auto_generated"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated|q_b[8]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated|q_b[18]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated|q_b[19]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated|q_b[20]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated|q_b[21]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated|q_b[22]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated|q_b[23]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated|q_b[24]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated|q_b[25]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated|q_b[26]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated|q_b[27]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated|q_b[28]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated|q_b[29]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated|q_b[30]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2EB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_rpu3:auto_generated|q_b[31]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[0]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[1]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[2]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[3]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[4]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[5]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[6]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[7]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[8]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[18]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[19]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[20]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[21]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[22]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[23]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[24]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[25]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[26]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[27]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[28]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[29]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[30]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:USB2UART|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[31]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[8]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[9]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[10]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[11]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[12]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[13]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[14]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[15]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[16]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[17]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[18]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[19]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[20]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[21]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[22]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[23]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[24]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[25]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[26]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[27]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[28]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[29]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[30]"
        Warning (14320): Synthesized away node "ez_usb:usb|xwb_streamer:UART2USB|xwb_dma:dma|generic_simple_dpram:ring|altsyncram:\case_nobe_single:memory|altsyncram_lku3:auto_generated|q_b[31]"
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "sys_pll5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i|outclk_wire[1]"
        Warning (14320): Synthesized away node "sys_pll5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i|outclk_wire[2]"
        Warning (14320): Synthesized away node "sys_pll5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i|outclk_wire[3]"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "xwb_sdb_crossbar:top_bar|sdb_rom:rom|rom" is uninferred due to inappropriate RAM size
Info (286030): Timing-Driven Synthesis is running
Info (17049): 30 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored assignments for entity "alt_xcvr_reconfig" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity alt_xcvr_reconfig -qip "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf.qip" -library arria5_pcie_reconf was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity alt_xcvr_reconfig -qip "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf.qip" -library arria5_phy_reconf was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity alt_xcvr_reconfig -qip "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf.qip" -library arria5_pcie_reconf was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity alt_xcvr_reconfig -qip "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf.qip" -library arria5_phy_reconf was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity alt_xcvr_reconfig -qip "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf.qip" -library arria5_pcie_reconf was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity alt_xcvr_reconfig -qip "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf.qip" -library arria5_phy_reconf was ignored
Warning (20013): Ignored assignments for entity "altera_xcvr_det_latency" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_det_latency -entity altera_xcvr_det_latency -qip "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy.qip" -library arria5_phy was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altera_xcvr_det_latency -qip "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy.qip" -library arria5_phy was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity altera_xcvr_det_latency -qip "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy.qip" -library arria5_phy was ignored
Warning (20013): Ignored assignments for entity "altpcie_av_hip_ast_hwtcl" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pcie_av_hip_ast -entity altpcie_av_hip_ast_hwtcl -qip "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip.qip" -library arria5_pcie_hip was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity altpcie_av_hip_ast_hwtcl -qip "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip.qip" -library arria5_pcie_hip was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity altpcie_av_hip_ast_hwtcl -qip "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip.qip" -library arria5_pcie_hip was ignored
Warning (20013): Ignored assignments for entity "arria5_pcie_hip" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pcie_av_hip_ast -entity arria5_pcie_hip -qip "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip.qip" -library arria5_pcie_hip was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity arria5_pcie_hip -qip "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip.qip" -library arria5_pcie_hip was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity arria5_pcie_hip -qip "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip.qip" -library arria5_pcie_hip was ignored
Warning (20013): Ignored assignments for entity "arria5_pcie_reconf" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity arria5_pcie_reconf -qip "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf.qip" -library arria5_pcie_reconf was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity arria5_pcie_reconf -qip "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf.qip" -library arria5_pcie_reconf was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity arria5_pcie_reconf -qip "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf.qip" -library arria5_pcie_reconf was ignored
Warning (20013): Ignored assignments for entity "arria5_phy" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_xcvr_det_latency -entity arria5_phy -qip "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy.qip" -library arria5_phy was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity arria5_phy -qip "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy.qip" -library arria5_phy was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity arria5_phy -qip "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy.qip" -library arria5_phy was ignored
Warning (20013): Ignored assignments for entity "arria5_phy_reconf" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME alt_xcvr_reconfig -entity arria5_phy_reconf -qip "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf.qip" -library arria5_phy_reconf was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity arria5_phy_reconf -qip "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf.qip" -library arria5_phy_reconf was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity arria5_phy_reconf -qip "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf.qip" -library arria5_phy_reconf was ignored
Warning (20013): Ignored assignments for entity "dmtd_pll5" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity dmtd_pll5 -qip "../../../ip_cores/wr-cores/platform/altera/arria5_pll/dmtd_pll5.qip" -library dmtd_pll5 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity dmtd_pll5 -qip "../../../ip_cores/wr-cores/platform/altera/arria5_pll/dmtd_pll5.qip" -library dmtd_pll5 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity dmtd_pll5 -qip "../../../ip_cores/wr-cores/platform/altera/arria5_pll/dmtd_pll5.qip" -library dmtd_pll5 was ignored
Warning (20013): Ignored assignments for entity "dmtd_pll5_0002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity dmtd_pll5_0002 -qip "../../../ip_cores/wr-cores/platform/altera/arria5_pll/dmtd_pll5.qip" -library dmtd_pll5 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity dmtd_pll5_0002 -qip "../../../ip_cores/wr-cores/platform/altera/arria5_pll/dmtd_pll5.qip" -library dmtd_pll5 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity dmtd_pll5_0002 -qip "../../../ip_cores/wr-cores/platform/altera/arria5_pll/dmtd_pll5.qip" -library dmtd_pll5 was ignored
Warning (20013): Ignored assignments for entity "ref_pll5" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity ref_pll5 -qip "../../../ip_cores/wr-cores/platform/altera/arria5_pll/ref_pll5.qip" -library ref_pll5 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity ref_pll5 -qip "../../../ip_cores/wr-cores/platform/altera/arria5_pll/ref_pll5.qip" -library ref_pll5 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity ref_pll5 -qip "../../../ip_cores/wr-cores/platform/altera/arria5_pll/ref_pll5.qip" -library ref_pll5 was ignored
Warning (20013): Ignored assignments for entity "ref_pll5_0002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity ref_pll5_0002 -qip "../../../ip_cores/wr-cores/platform/altera/arria5_pll/ref_pll5.qip" -library ref_pll5 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.1 -entity ref_pll5_0002 -qip "../../../ip_cores/wr-cores/platform/altera/arria5_pll/ref_pll5.qip" -library ref_pll5 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity ref_pll5_0002 -qip "../../../ip_cores/wr-cores/platform/altera/arria5_pll/ref_pll5.qip" -library ref_pll5 was ignored
Info (144001): Generated suppressed messages file /home/jbai/projects/bel_projects/syn/gsi_pexarria5/butis_converter/output_files/pexaria.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1654 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 22 output pins
    Info (21060): Implemented 9 bidirectional pins
    Info (21061): Implemented 1494 logic cells
    Info (21064): Implemented 119 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 157 warnings
    Info: Peak virtual memory: 1003 megabytes
    Info: Processing ended: Fri Apr  4 17:07:33 2014
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/jbai/projects/bel_projects/syn/gsi_pexarria5/butis_converter/output_files/pexaria.map.smsg.


