initing gpgpu sim in accel-sim.cc
Accel-Sim [build accelsim-commit-_modified_0.0_25-11-25-18-50-33]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:256,L:T:m:L:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      46 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            0 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         254 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-HBM_gpgpu_n_mem                       16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<sector?>:<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>:<set_index_fn>,<mshr>:<N>:<merge>,<mq>:<fifo_entry>,<data_port_width>
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  187 # ROP queue latency (default 85)
-dram_latency                         190 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-SST_mode                               0 # SST mode
-gpgpu_n_mem                            0 # number of memory modules (e.g. memory controllers) in gpu
-HBM_gpgpu_n_mem                       16 # number of memory modules (e.g. memory controllers) in gpu
-HBM_dram_latency                     190 # DRAM latency (default 30)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-HBM_gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-HBM_gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-HBM_dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-HBM_gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=7:RCD=22:RAS=50:RP=22:RC=72:CL=22:WL=4:CDLR=5:WR=19:nbkgrp=4:CCDL=4:RTPL=7 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-HBM_dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-HBM_dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-HBM_gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    4 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132:1132:1132:3500.5:1512 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
setting max warps per shader = 48 
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delay
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 0
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     7 # minimal delay between activation of rows in different banks
RCD                                    22 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     22 # time needed to precharge (deactivate) row
RC                                     72 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     19 # last data-in to row precharge
CL                                     22 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    7 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:3500500000.000000:1512000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000028567347522:0.00000000066137566138
gpgpu_sim end of init max shader per core: 48 
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f99aae00000,65536
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-1-ctx_0x55c61387dff0.traceg.xz
-kernel name = _Z11srad_cuda_1PfS_S_S_S_S_iif
-kernel id = 1
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 6144
-nregs = 23
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f99c9000000
-local mem base_addr = 0x00007f99c7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-1-ctx_0x55c61387dff0.traceg.xz
launching kernel name: _Z11srad_cuda_1PfS_S_S_S_S_iif uid: 1 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 112KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 1: size 0
kernel_name = _Z11srad_cuda_1PfS_S_S_S_S_iif 
kernel_launch_uid = 1 
kernel_stream_id = 0
gpu_sim_cycle = 10008
gpu_sim_insn = 2899761
gpu_ipc =     289.7443
gpu_tot_sim_cycle = 10008
gpu_tot_sim_insn = 2899761
gpu_tot_ipc =     289.7443
gpu_tot_issued_cta = 64
gpu_occupancy = 23.4486% 
gpu_tot_occupancy = 23.4486% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.4580
partiton_level_parallism_total  =       1.4580
partiton_level_parallism_util =       5.8839
partiton_level_parallism_util_total  =       5.8839
L2_BW  =      52.8158 GB/Sec
L2_BW_total  =      52.8158 GB/Sec
gpu_total_sim_rate=1449880

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[1]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 145
	L1D_cache_core[2]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 130
	L1D_cache_core[3]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[4]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[5]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 146
	L1D_cache_core[6]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[7]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[8]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 56, Reservation_fails = 132
	L1D_cache_core[9]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 56, Reservation_fails = 131
	L1D_cache_core[10]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[11]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[12]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[13]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 164
	L1D_cache_core[14]: Access = 528, Miss = 456, Miss_rate = 0.864, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[15]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 145
	L1D_cache_core[16]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 130
	L1D_cache_core[17]: Access = 544, Miss = 456, Miss_rate = 0.838, Pending_hits = 70, Reservation_fails = 132
	L1D_cache_core[18]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[19]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[20]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[21]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[22]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[23]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[24]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[25]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[26]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[27]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[28]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[29]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[30]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[31]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[32]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[33]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[34]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[35]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[36]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[37]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[38]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[39]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[40]: Access = 272, Miss = 228, Miss_rate = 0.838, Pending_hits = 28, Reservation_fails = 65
	L1D_cache_core[41]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[42]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[43]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[44]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_cache_core[45]: Access = 256, Miss = 228, Miss_rate = 0.891, Pending_hits = 28, Reservation_fails = 67
	L1D_total_cache_accesses = 16896
	L1D_total_cache_misses = 14592
	L1D_total_cache_miss_rate = 0.8636
	L1D_total_cache_pending_hits = 2016
	L1D_total_cache_reservation_fails = 4307
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 103
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 2016
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10240

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 103
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4204
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
219, 196, 196, 196, 196, 196, 196, 220, 219, 196, 196, 196, 196, 196, 196, 220, 
gpgpu_n_tot_thrd_icount = 3334144
gpgpu_n_tot_w_icount = 104192
gpgpu_n_stall_shd_mem = 7838
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4352
gpgpu_n_mem_write_global = 10240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 90112
gpgpu_n_store_insn = 81920
gpgpu_n_shmem_insn = 204800
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 1024
gpgpu_n_l1cache_bkconflict = 6814
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1024
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 6814
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:61344	W0_Idle:74001	W0_Scoreboard:501873	W1:3478	W2:4942	W3:210	W4:174	W5:146	W6:78	W7:64	W8:44	W9:24	W10:6	W11:2	W12:4	W13:2	W14:1408	W15:832	W16:0	W17:0	W18:0	W19:1	W20:2	W21:1	W22:3	W23:12	W24:22	W25:32	W26:39	W27:73	W28:855	W29:105	W30:2631	W31:363	W32:85269
single_issue_nums: WS0:26768	WS1:25296	WS2:25296	WS3:26832	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 34816 {8:4352,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 409600 {40:10240,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 174080 {40:4352,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 81920 {8:10240,}
maxmflatency = 486 
max_icnt2mem_latency = 183 
maxmrqlatency = 7 
max_icnt2sh_latency = 14 
averagemflatency = 300 
avg_icnt2mem_latency = 80 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1889 	64 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4226 	10366 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5876 	7234 	1482 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	14153 	331 	108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5999      5488         0      5517         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5510      5508         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5484      5485         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5488      5517         0         0         0         0         0         0         0         0         0         0         0         0         0      5506 
dram[4]:      5508      5488         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5513      5488         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5488      5489         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5484      5997      5517         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5997      5484         0      5517         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5484      5484      5517         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5484      5484         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5484      5517         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5508      5484         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5484      5484         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5488      5506         0         0         0         0         0         0         0         0         0         0         0         0         0      5506 
dram[15]:      5484      5488         0         0         0         0         0         0         0         0         0         0         0         0      5506         0 
average row accesses per activate:
dram[0]: 60.000000 64.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 68.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 84.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 68.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000 
dram[4]: 68.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 68.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 56.000000 68.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 60.000000 76.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 56.000000 52.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 84.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 48.000000 88.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 60.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 44.000000 76.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000 
dram[15]: 72.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000      -nan 
average row locality = 2080/39 = 53.333332
number of bytes read:
dram[0]:      1920      2048         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2176      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2688      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2176      1792         0         0         0         0         0         0         0         0         0         0         0         0         0       128 
dram[4]:      2176      1920         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2176      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2048      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1792      2176       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1920      2432         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1792      1664       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2688      2304         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2048      2176         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1536      2816         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1920      2304         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1408      2432         0         0         0         0         0         0         0         0         0         0         0         0         0       128 
dram[15]:      2304      1664         0         0         0         0         0         0         0         0         0         0         0         0       256         0 
total bytes read: 66560
Bmin_bank_accesses = 0!
chip skew: 4992/3584 = 1.39
number of bytes accessed:
dram[0]:      1920      2048         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2176      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2688      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2176      1792         0         0         0         0         0         0         0         0         0         0         0         0         0       128 
dram[4]:      2176      1920         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2176      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2048      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1792      2176       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1920      2432         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1792      1664       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2688      2304         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2048      2176         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1536      2816         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1920      2304         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1408      2432         0         0         0         0         0         0         0         0         0         0         0         0         0       128 
dram[15]:      2304      1664         0         0         0         0         0         0         0         0         0         0         0         0       256         0 
total dram bytes accesed = 66560
min_bank_accesses = 0!
chip skew: 4992/3584 = 1.39
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         21        22    none         125    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         21        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         22        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         23        22    none      none      none      none      none      none      none      none      none      none      none      none      none          15
dram[4]:         21        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         21        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         22        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         22        21       125    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         21        21    none         118    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         22        21       202    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         22        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         22        21    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         22        22    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         22        23    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         22        21    none      none      none      none      none      none      none      none      none      none      none      none      none          13
dram[15]:         22        23    none      none      none      none      none      none      none      none      none      none      none      none          13    none  
maximum mf latency per bank:
dram[0]:        472       461       374       442       366       352       373       358       372       357       366       352         0         0         0         0
dram[1]:        470       472       364       349       349       343       370       351       365       357       371       353         0         0         0         0
dram[2]:        480       458       371       345       349       352       362       359       370       347       374       359         0         0         0         0
dram[3]:        472       472       360       348       364       359       370       360       365       351       370       361         0         0         0       441
dram[4]:        470       473       334       345       364       354       370       363       366       352       368       361         0         0         0         0
dram[5]:        465       466       360       349       360       351       369       351       370       359       366       359         0         0         0         0
dram[6]:        470       471       365       351       339       360       362       358       365       357       371       359         0         0         0         0
dram[7]:        482       472       439       351       361       351       362       352       372       355       319       355         0         0         0         0
dram[8]:        480       470       366       440       366       341       361       361       363       351       373       361         0         0         0         0
dram[9]:        482       469       440       351       356       347       371       353       370       354       370       359         0         0         0         0
dram[10]:        483       486       345       351       364       351       365       361       365       357       372       358         0         0         0         0
dram[11]:        459       480       317       339       361       349       371       358       370       359       370       353         0         0         0         0
dram[12]:        482       482       365       351       364       359       370       358       372       346       369       361         0         0         0         0
dram[13]:        468       472       365       349       364       360       367       355       365       358       369       357         0         0         0         0
dram[14]:        469       482       374       351       365       351       366       361       370       359       370       357         0         0         0       449
dram[15]:        461       470       366       351       361       351       360       359       366       358       373       349         0         0       444         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44312 n_nop=44181 n_act=3 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002889
n_activity=1158 dram_eff=0.1105
bk0: 60a 44275i bk1: 64a 44259i bk2: 0a 44312i bk3: 4a 44280i bk4: 0a 44312i bk5: 0a 44312i bk6: 0a 44312i bk7: 0a 44312i bk8: 0a 44312i bk9: 0a 44312i bk10: 0a 44312i bk11: 0a 44312i bk12: 0a 44312i bk13: 0a 44312i bk14: 0a 44312i bk15: 0a 44312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976562
Row_Buffer_Locality_read = 0.976562
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024590
Bank_Level_Parallism_Col = 1.024896
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024896 

BW Util details:
bwutil = 0.002889 
total_CMD = 44312 
util_bw = 128 
Wasted_Col = 116 
Wasted_Row = 0 
Idle = 44068 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44312 
n_nop = 44181 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 128 
Row_Bus_Util =  0.000068 
CoL_Bus_Util = 0.002889 
Either_Row_CoL_Bus_Util = 0.002956 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00622856
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44312 n_nop=44186 n_act=2 n_pre=0 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002798
n_activity=1093 dram_eff=0.1134
bk0: 68a 44269i bk1: 56a 44238i bk2: 0a 44312i bk3: 0a 44312i bk4: 0a 44312i bk5: 0a 44312i bk6: 0a 44312i bk7: 0a 44312i bk8: 0a 44312i bk9: 0a 44312i bk10: 0a 44312i bk11: 0a 44312i bk12: 0a 44312i bk13: 0a 44312i bk14: 0a 44312i bk15: 0a 44312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983871
Row_Buffer_Locality_read = 0.983871
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142180
Bank_Level_Parallism_Col = 1.138095
Bank_Level_Parallism_Ready = 1.008065
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.138095 

BW Util details:
bwutil = 0.002798 
total_CMD = 44312 
util_bw = 124 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 44101 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 67 
rwq = 0 
CCDLc_limit_alone = 67 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44312 
n_nop = 44186 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 124 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.002798 
Either_Row_CoL_Bus_Util = 0.002843 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00796624
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44312 n_nop=44170 n_act=2 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003159
n_activity=948 dram_eff=0.1477
bk0: 84a 44207i bk1: 56a 44244i bk2: 0a 44312i bk3: 0a 44312i bk4: 0a 44312i bk5: 0a 44312i bk6: 0a 44312i bk7: 0a 44312i bk8: 0a 44312i bk9: 0a 44312i bk10: 0a 44312i bk11: 0a 44312i bk12: 0a 44312i bk13: 0a 44312i bk14: 0a 44312i bk15: 0a 44312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985714
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.181132
Bank_Level_Parallism_Col = 1.166667
Bank_Level_Parallism_Ready = 1.014286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.166667 

BW Util details:
bwutil = 0.003159 
total_CMD = 44312 
util_bw = 140 
Wasted_Col = 125 
Wasted_Row = 0 
Idle = 44047 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 105 
rwq = 0 
CCDLc_limit_alone = 105 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44312 
n_nop = 44170 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 140 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.003159 
Either_Row_CoL_Bus_Util = 0.003205 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00311428
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44312 n_nop=44181 n_act=3 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002889
n_activity=933 dram_eff=0.1372
bk0: 68a 44235i bk1: 56a 44254i bk2: 0a 44312i bk3: 0a 44312i bk4: 0a 44312i bk5: 0a 44312i bk6: 0a 44312i bk7: 0a 44312i bk8: 0a 44312i bk9: 0a 44312i bk10: 0a 44312i bk11: 0a 44312i bk12: 0a 44312i bk13: 0a 44312i bk14: 0a 44312i bk15: 4a 44281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976562
Row_Buffer_Locality_read = 0.976562
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.057554
Bank_Level_Parallism_Col = 1.058182
Bank_Level_Parallism_Ready = 1.078125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.058182 

BW Util details:
bwutil = 0.002889 
total_CMD = 44312 
util_bw = 128 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 44034 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44312 
n_nop = 44181 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 128 
Row_Bus_Util =  0.000068 
CoL_Bus_Util = 0.002889 
Either_Row_CoL_Bus_Util = 0.002956 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00616086
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44312 n_nop=44182 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002889
n_activity=1112 dram_eff=0.1151
bk0: 68a 44272i bk1: 60a 44256i bk2: 0a 44312i bk3: 0a 44312i bk4: 0a 44312i bk5: 0a 44312i bk6: 0a 44312i bk7: 0a 44312i bk8: 0a 44312i bk9: 0a 44312i bk10: 0a 44312i bk11: 0a 44312i bk12: 0a 44312i bk13: 0a 44312i bk14: 0a 44312i bk15: 0a 44312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009009
Bank_Level_Parallism_Col = 1.009091
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009091 

BW Util details:
bwutil = 0.002889 
total_CMD = 44312 
util_bw = 128 
Wasted_Col = 94 
Wasted_Row = 0 
Idle = 44090 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44312 
n_nop = 44182 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.002889 
Either_Row_CoL_Bus_Util = 0.002934 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00176025
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44312 n_nop=44190 n_act=2 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002708
n_activity=867 dram_eff=0.1384
bk0: 68a 44229i bk1: 52a 44231i bk2: 0a 44312i bk3: 0a 44312i bk4: 0a 44312i bk5: 0a 44312i bk6: 0a 44312i bk7: 0a 44312i bk8: 0a 44312i bk9: 0a 44312i bk10: 0a 44312i bk11: 0a 44312i bk12: 0a 44312i bk13: 0a 44312i bk14: 0a 44312i bk15: 0a 44312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.036496
Bank_Level_Parallism_Col = 1.036765
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.036765 

BW Util details:
bwutil = 0.002708 
total_CMD = 44312 
util_bw = 120 
Wasted_Col = 154 
Wasted_Row = 0 
Idle = 44038 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 112 
rwq = 0 
CCDLc_limit_alone = 112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44312 
n_nop = 44190 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 120 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.002708 
Either_Row_CoL_Bus_Util = 0.002753 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00367846
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44312 n_nop=44190 n_act=2 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002708
n_activity=967 dram_eff=0.1241
bk0: 64a 44257i bk1: 56a 44251i bk2: 0a 44312i bk3: 0a 44312i bk4: 0a 44312i bk5: 0a 44312i bk6: 0a 44312i bk7: 0a 44312i bk8: 0a 44312i bk9: 0a 44312i bk10: 0a 44312i bk11: 0a 44312i bk12: 0a 44312i bk13: 0a 44312i bk14: 0a 44312i bk15: 0a 44312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.168317
Bank_Level_Parallism_Col = 1.154229
Bank_Level_Parallism_Ready = 1.008333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154229 

BW Util details:
bwutil = 0.002708 
total_CMD = 44312 
util_bw = 120 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 44110 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44312 
n_nop = 44190 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 120 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.002708 
Either_Row_CoL_Bus_Util = 0.002753 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00205362
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44312 n_nop=44181 n_act=3 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002889
n_activity=971 dram_eff=0.1318
bk0: 56a 44274i bk1: 68a 44178i bk2: 4a 44281i bk3: 0a 44312i bk4: 0a 44312i bk5: 0a 44312i bk6: 0a 44312i bk7: 0a 44312i bk8: 0a 44312i bk9: 0a 44312i bk10: 0a 44312i bk11: 0a 44312i bk12: 0a 44312i bk13: 0a 44312i bk14: 0a 44312i bk15: 0a 44312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976562
Row_Buffer_Locality_read = 0.976562
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.060897
Bank_Level_Parallism_Col = 1.061489
Bank_Level_Parallism_Ready = 1.039062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061489 

BW Util details:
bwutil = 0.002889 
total_CMD = 44312 
util_bw = 128 
Wasted_Col = 184 
Wasted_Row = 0 
Idle = 44000 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124 
rwq = 0 
CCDLc_limit_alone = 124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44312 
n_nop = 44181 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 128 
Row_Bus_Util =  0.000068 
CoL_Bus_Util = 0.002889 
Either_Row_CoL_Bus_Util = 0.002956 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.012954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0129536
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44312 n_nop=44169 n_act=3 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003159
n_activity=1045 dram_eff=0.134
bk0: 60a 44225i bk1: 76a 44258i bk2: 0a 44312i bk3: 4a 44287i bk4: 0a 44312i bk5: 0a 44312i bk6: 0a 44312i bk7: 0a 44312i bk8: 0a 44312i bk9: 0a 44312i bk10: 0a 44312i bk11: 0a 44312i bk12: 0a 44312i bk13: 0a 44312i bk14: 0a 44312i bk15: 0a 44312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978571
Row_Buffer_Locality_read = 0.978571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.062500
Bank_Level_Parallism_Col = 1.063158
Bank_Level_Parallism_Ready = 1.021429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063158 

BW Util details:
bwutil = 0.003159 
total_CMD = 44312 
util_bw = 140 
Wasted_Col = 148 
Wasted_Row = 0 
Idle = 44024 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44312 
n_nop = 44169 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 140 
Row_Bus_Util =  0.000068 
CoL_Bus_Util = 0.003159 
Either_Row_CoL_Bus_Util = 0.003227 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00374616
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44312 n_nop=44197 n_act=3 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002528
n_activity=1121 dram_eff=0.09991
bk0: 56a 44272i bk1: 52a 44279i bk2: 4a 44287i bk3: 0a 44312i bk4: 0a 44312i bk5: 0a 44312i bk6: 0a 44312i bk7: 0a 44312i bk8: 0a 44312i bk9: 0a 44312i bk10: 0a 44312i bk11: 0a 44312i bk12: 0a 44312i bk13: 0a 44312i bk14: 0a 44312i bk15: 0a 44312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973214
Row_Buffer_Locality_read = 0.973214
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.161850
Bank_Level_Parallism_Ready = 1.008929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.161850 

BW Util details:
bwutil = 0.002528 
total_CMD = 44312 
util_bw = 112 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 44137 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44312 
n_nop = 44197 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 112 
Row_Bus_Util =  0.000068 
CoL_Bus_Util = 0.002528 
Either_Row_CoL_Bus_Util = 0.002595 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00331739
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44312 n_nop=44154 n_act=2 n_pre=0 n_ref_event=0 n_req=156 n_rd=156 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00352
n_activity=1114 dram_eff=0.14
bk0: 84a 44206i bk1: 72a 44269i bk2: 0a 44312i bk3: 0a 44312i bk4: 0a 44312i bk5: 0a 44312i bk6: 0a 44312i bk7: 0a 44312i bk8: 0a 44312i bk9: 0a 44312i bk10: 0a 44312i bk11: 0a 44312i bk12: 0a 44312i bk13: 0a 44312i bk14: 0a 44312i bk15: 0a 44312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987179
Row_Buffer_Locality_read = 0.987179
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142322
Bank_Level_Parallism_Col = 1.116541
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116541 

BW Util details:
bwutil = 0.003520 
total_CMD = 44312 
util_bw = 156 
Wasted_Col = 111 
Wasted_Row = 0 
Idle = 44045 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44312 
n_nop = 44154 
Read = 156 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 156 
total_req = 156 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 156 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.003520 
Either_Row_CoL_Bus_Util = 0.003566 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005506 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00550641
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44312 n_nop=44178 n_act=2 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002979
n_activity=1082 dram_eff=0.122
bk0: 64a 44232i bk1: 68a 44273i bk2: 0a 44312i bk3: 0a 44312i bk4: 0a 44312i bk5: 0a 44312i bk6: 0a 44312i bk7: 0a 44312i bk8: 0a 44312i bk9: 0a 44312i bk10: 0a 44312i bk11: 0a 44312i bk12: 0a 44312i bk13: 0a 44312i bk14: 0a 44312i bk15: 0a 44312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984848
Row_Buffer_Locality_read = 0.984848
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020325
Bank_Level_Parallism_Col = 1.020492
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020492 

BW Util details:
bwutil = 0.002979 
total_CMD = 44312 
util_bw = 132 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 44066 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 70 
rwq = 0 
CCDLc_limit_alone = 70 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44312 
n_nop = 44178 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 132 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.002979 
Either_Row_CoL_Bus_Util = 0.003024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004130 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00412981
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44312 n_nop=44174 n_act=2 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003069
n_activity=1194 dram_eff=0.1139
bk0: 48a 44277i bk1: 88a 44249i bk2: 0a 44312i bk3: 0a 44312i bk4: 0a 44312i bk5: 0a 44312i bk6: 0a 44312i bk7: 0a 44312i bk8: 0a 44312i bk9: 0a 44312i bk10: 0a 44312i bk11: 0a 44312i bk12: 0a 44312i bk13: 0a 44312i bk14: 0a 44312i bk15: 0a 44312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.985294
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.021834
Bank_Level_Parallism_Col = 1.022026
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.022026 

BW Util details:
bwutil = 0.003069 
total_CMD = 44312 
util_bw = 136 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 44083 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44312 
n_nop = 44174 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 136 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.003069 
Either_Row_CoL_Bus_Util = 0.003114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00250496
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44312 n_nop=44178 n_act=2 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002979
n_activity=855 dram_eff=0.1544
bk0: 60a 44269i bk1: 72a 44223i bk2: 0a 44312i bk3: 0a 44312i bk4: 0a 44312i bk5: 0a 44312i bk6: 0a 44312i bk7: 0a 44312i bk8: 0a 44312i bk9: 0a 44312i bk10: 0a 44312i bk11: 0a 44312i bk12: 0a 44312i bk13: 0a 44312i bk14: 0a 44312i bk15: 0a 44312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984848
Row_Buffer_Locality_read = 0.984848
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205480
Bank_Level_Parallism_Col = 1.174312
Bank_Level_Parallism_Ready = 1.015152
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.174312 

BW Util details:
bwutil = 0.002979 
total_CMD = 44312 
util_bw = 132 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 44093 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 71 
rwq = 0 
CCDLc_limit_alone = 71 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44312 
n_nop = 44178 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 132 
Row_Bus_Util =  0.000045 
CoL_Bus_Util = 0.002979 
Either_Row_CoL_Bus_Util = 0.003024 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00602546
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44312 n_nop=44185 n_act=3 n_pre=0 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002798
n_activity=1009 dram_eff=0.1229
bk0: 44a 44279i bk1: 76a 44176i bk2: 0a 44312i bk3: 0a 44312i bk4: 0a 44312i bk5: 0a 44312i bk6: 0a 44312i bk7: 0a 44312i bk8: 0a 44312i bk9: 0a 44312i bk10: 0a 44312i bk11: 0a 44312i bk12: 0a 44312i bk13: 0a 44312i bk14: 0a 44312i bk15: 4a 44275i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975806
Row_Buffer_Locality_read = 0.975806
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.134021
Bank_Level_Parallism_Col = 1.110727
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.110727 

BW Util details:
bwutil = 0.002798 
total_CMD = 44312 
util_bw = 124 
Wasted_Col = 167 
Wasted_Row = 0 
Idle = 44021 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 125 
rwq = 0 
CCDLc_limit_alone = 125 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44312 
n_nop = 44185 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 124 
Row_Bus_Util =  0.000068 
CoL_Bus_Util = 0.002798 
Either_Row_CoL_Bus_Util = 0.002866 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00686044
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=44312 n_nop=44177 n_act=3 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002979
n_activity=1028 dram_eff=0.1284
bk0: 72a 44223i bk1: 52a 44272i bk2: 0a 44312i bk3: 0a 44312i bk4: 0a 44312i bk5: 0a 44312i bk6: 0a 44312i bk7: 0a 44312i bk8: 0a 44312i bk9: 0a 44312i bk10: 0a 44312i bk11: 0a 44312i bk12: 0a 44312i bk13: 0a 44312i bk14: 8a 44270i bk15: 0a 44312i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.139098
Bank_Level_Parallism_Col = 1.136364
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.136364 

BW Util details:
bwutil = 0.002979 
total_CMD = 44312 
util_bw = 132 
Wasted_Col = 134 
Wasted_Row = 0 
Idle = 44046 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 44312 
n_nop = 44177 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 132 
Row_Bus_Util =  0.000068 
CoL_Bus_Util = 0.002979 
Either_Row_CoL_Bus_Util = 0.003047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00862069

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=14592
icnt_total_pkts_simt_to_mem=14592
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 14592
Req_Network_cycles = 10008
Req_Network_injected_packets_per_cycle =       1.4580 
Req_Network_conflicts_per_cycle =       0.4643
Req_Network_conflicts_per_cycle_util =       1.8738
Req_Bank_Level_Parallism =       5.8839
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.5890
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0456

Reply_Network_injected_packets_num = 14592
Reply_Network_cycles = 10008
Reply_Network_injected_packets_per_cycle =        1.4580
Reply_Network_conflicts_per_cycle =        0.0536
Reply_Network_conflicts_per_cycle_util =       0.2027
Reply_Bank_Level_Parallism =       5.5189
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0069
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0317
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 1449880 (inst/sec)
gpgpu_simulation_rate = 5004 (cycle/sec)
gpgpu_silicon_slowdown = 226219x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-2-ctx_0x55c61387dff0.traceg.xz
-kernel name = _Z11srad_cuda_2PfS_S_S_S_S_iiff
-kernel id = 2
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 5120
-nregs = 28
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f99c9000000
-local mem base_addr = 0x00007f99c7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-2-ctx_0x55c61387dff0.traceg.xz
launching kernel name: _Z11srad_cuda_2PfS_S_S_S_S_iiff uid: 2 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim: Reconfigure L1 cache to 112KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 2: size 0
kernel_name = _Z11srad_cuda_2PfS_S_S_S_S_iiff 
kernel_launch_uid = 2 
kernel_stream_id = 0
gpu_sim_cycle = 7824
gpu_sim_insn = 1278784
gpu_ipc =     163.4438
gpu_tot_sim_cycle = 17832
gpu_tot_sim_insn = 4178545
gpu_tot_ipc =     234.3285
gpu_tot_issued_cta = 128
gpu_occupancy = 22.9398% 
gpu_tot_occupancy = 23.2571% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.9796
partiton_level_parallism_total  =       1.6869
partiton_level_parallism_util =       8.4266
partiton_level_parallism_util_total  =       6.9662
L2_BW  =      71.7072 GB/Sec
L2_BW_total  =      61.1046 GB/Sec
gpu_total_sim_rate=1044636

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 183
	L1D_cache_core[1]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 196
	L1D_cache_core[2]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 185
	L1D_cache_core[3]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 181
	L1D_cache_core[4]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 179
	L1D_cache_core[5]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 198
	L1D_cache_core[6]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 181
	L1D_cache_core[7]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 181
	L1D_cache_core[8]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 70, Reservation_fails = 183
	L1D_cache_core[9]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 70, Reservation_fails = 180
	L1D_cache_core[10]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 181
	L1D_cache_core[11]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 179
	L1D_cache_core[12]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 181
	L1D_cache_core[13]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 217
	L1D_cache_core[14]: Access = 784, Miss = 666, Miss_rate = 0.849, Pending_hits = 84, Reservation_fails = 185
	L1D_cache_core[15]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 196
	L1D_cache_core[16]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 179
	L1D_cache_core[17]: Access = 800, Miss = 666, Miss_rate = 0.833, Pending_hits = 84, Reservation_fails = 181
	L1D_cache_core[18]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 201
	L1D_cache_core[19]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 56, Reservation_fails = 179
	L1D_cache_core[20]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 180
	L1D_cache_core[21]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 183
	L1D_cache_core[22]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 179
	L1D_cache_core[23]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 56, Reservation_fails = 190
	L1D_cache_core[24]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 56, Reservation_fails = 183
	L1D_cache_core[25]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 56, Reservation_fails = 179
	L1D_cache_core[26]: Access = 768, Miss = 648, Miss_rate = 0.844, Pending_hits = 56, Reservation_fails = 182
	L1D_cache_core[27]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 56, Reservation_fails = 166
	L1D_cache_core[28]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 70, Reservation_fails = 179
	L1D_cache_core[29]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 70, Reservation_fails = 185
	L1D_cache_core[30]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 70, Reservation_fails = 186
	L1D_cache_core[31]: Access = 800, Miss = 648, Miss_rate = 0.810, Pending_hits = 70, Reservation_fails = 177
	L1D_cache_core[32]: Access = 800, Miss = 648, Miss_rate = 0.810, Pending_hits = 70, Reservation_fails = 175
	L1D_cache_core[33]: Access = 800, Miss = 648, Miss_rate = 0.810, Pending_hits = 70, Reservation_fails = 186
	L1D_cache_core[34]: Access = 784, Miss = 648, Miss_rate = 0.827, Pending_hits = 70, Reservation_fails = 179
	L1D_cache_core[35]: Access = 800, Miss = 648, Miss_rate = 0.810, Pending_hits = 70, Reservation_fails = 178
	L1D_cache_core[36]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 116
	L1D_cache_core[37]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 118
	L1D_cache_core[38]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 116
	L1D_cache_core[39]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 42, Reservation_fails = 117
	L1D_cache_core[40]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 42, Reservation_fails = 120
	L1D_cache_core[41]: Access = 528, Miss = 438, Miss_rate = 0.830, Pending_hits = 42, Reservation_fails = 120
	L1D_cache_core[42]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 118
	L1D_cache_core[43]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 116
	L1D_cache_core[44]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 118
	L1D_cache_core[45]: Access = 512, Miss = 438, Miss_rate = 0.855, Pending_hits = 42, Reservation_fails = 122
	L1D_total_cache_accesses = 33536
	L1D_total_cache_misses = 28032
	L1D_total_cache_miss_rate = 0.8359
	L1D_total_cache_pending_hits = 3024
	L1D_total_cache_reservation_fails = 7794
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.060
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 432
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3024
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3526
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3024
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 4268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 21248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 12288

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3526
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 4268
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
311, 288, 288, 288, 288, 288, 288, 313, 219, 196, 196, 196, 196, 196, 196, 220, 
gpgpu_n_tot_thrd_icount = 4843520
gpgpu_n_tot_w_icount = 151360
gpgpu_n_stall_shd_mem = 14087
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17792
gpgpu_n_mem_write_global = 12288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 225280
gpgpu_n_store_insn = 98304
gpgpu_n_shmem_insn = 368640
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 1600
gpgpu_n_l1cache_bkconflict = 12487
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1600
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 12487
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:83573	W0_Idle:130233	W0_Scoreboard:826316	W1:3798	W2:7246	W3:210	W4:174	W5:146	W6:78	W7:64	W8:44	W9:24	W10:6	W11:2	W12:4	W13:2	W14:1408	W15:1088	W16:0	W17:0	W18:0	W19:1	W20:2	W21:1	W22:3	W23:12	W24:22	W25:32	W26:39	W27:73	W28:855	W29:105	W30:4551	W31:363	W32:123157
single_issue_nums: WS0:38544	WS1:37072	WS2:37072	WS3:38672	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 142336 {8:17792,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 491520 {40:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 711680 {40:17792,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 98304 {8:12288,}
maxmflatency = 486 
max_icnt2mem_latency = 273 
maxmrqlatency = 7 
max_icnt2sh_latency = 14 
averagemflatency = 293 
avg_icnt2mem_latency = 89 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1889 	64 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10769 	19311 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	12248 	12490 	5296 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	29641 	331 	108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5999      5488         0      5517         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5510      5508         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5484      5485         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5488      5517         0         0         0         0         0         0         0         0         0         0         0         0         0      5506 
dram[4]:      5508      5488         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5513      5488         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5488      5489         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5484      5997      5517         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5997      5484         0      5517         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5484      5484      5517         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5484      5484         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5484      5517         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5508      5484         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5484      5484         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5488      5506         0         0         0         0         0         0         0         0         0         0         0         0         0      5506 
dram[15]:      5484      5488         0         0         0         0         0         0         0         0         0         0         0         0      5506         0 
average row accesses per activate:
dram[0]: 60.000000 64.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 68.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 84.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 68.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000 
dram[4]: 68.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 68.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 56.000000 68.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 60.000000 76.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 56.000000 52.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 84.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 48.000000 88.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 60.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 44.000000 76.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000 
dram[15]: 72.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  8.000000      -nan 
average row locality = 2080/39 = 53.333332
number of bytes read:
dram[0]:      1920      2048         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2176      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2688      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2176      1792         0         0         0         0         0         0         0         0         0         0         0         0         0       128 
dram[4]:      2176      1920         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2176      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2048      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1792      2176       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1920      2432         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1792      1664       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2688      2304         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2048      2176         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1536      2816         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1920      2304         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1408      2432         0         0         0         0         0         0         0         0         0         0         0         0         0       128 
dram[15]:      2304      1664         0         0         0         0         0         0         0         0         0         0         0         0       256         0 
total bytes read: 66560
Bmin_bank_accesses = 0!
chip skew: 4992/3584 = 1.39
number of bytes accessed:
dram[0]:      1920      2048         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      2176      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2688      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2176      1792         0         0         0         0         0         0         0         0         0         0         0         0         0       128 
dram[4]:      2176      1920         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      2176      1664         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      2048      1792         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      1792      2176       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      1920      2432         0       128         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      1792      1664       128         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      2688      2304         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      2048      2176         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      1536      2816         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      1920      2304         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      1408      2432         0         0         0         0         0         0         0         0         0         0         0         0         0       128 
dram[15]:      2304      1664         0         0         0         0         0         0         0         0         0         0         0         0       256         0 
total dram bytes accesed = 66560
min_bank_accesses = 0!
chip skew: 4992/3584 = 1.39
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         37        39    none         273    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:         37        39    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:         38        37    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:         39        37    none      none      none      none      none      none      none      none      none      none      none      none      none          15
dram[4]:         37        38    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:         37        39    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:         38        38    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:         38        37       279    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:         37        37    none         262    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:         38        38       458    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:         38        38    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:         38        37    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:         38        38    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:         38        39    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:         38        37    none      none      none      none      none      none      none      none      none      none      none      none      none          13
dram[15]:         38        39    none      none      none      none      none      none      none      none      none      none      none      none          13    none  
maximum mf latency per bank:
dram[0]:        472       461       374       442       460       445       400       445       408       409       389       413         0         0         0         0
dram[1]:        470       472       364       349       460       441       408       445       446       436       391       416         0         0         0         0
dram[2]:        480       458       371       345       419       430       463       445       397       441       399       438         0         0         0         0
dram[3]:        472       472       360       348       409       426       423       448       390       431       399       437         0         0         0       441
dram[4]:        470       473       334       345       425       435       460       441       449       432       457       416         0         0         0         0
dram[5]:        465       466       360       349       460       448       399       432       391       441       393       441         0         0         0         0
dram[6]:        470       471       365       351       419       448       419       442       398       436       371       437         0         0         0         0
dram[7]:        482       472       439       351       461       440       456       434       400       441       448       443         0         0         0         0
dram[8]:        480       470       366       440       461       441       400       416       446       436       457       447         0         0         0         0
dram[9]:        482       469       440       351       420       446       409       445       446       436       399       441         0         0         0         0
dram[10]:        483       486       345       351       419       448       455       448       385       406       392       441         0         0         0         0
dram[11]:        459       480       317       339       460       438       459       416       446       436       448       433         0         0         0         0
dram[12]:        482       482       365       351       460       435       464       443       394       405       394       406         0         0         0         0
dram[13]:        468       472       365       349       426       441       437       448       391       400       392       414         0         0         0         0
dram[14]:        469       482       374       351       460       436       459       448       406       443       459       446         0         0         0       449
dram[15]:        461       470       366       351       457       448       424       443       405       436       383       413         0         0       444         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78957 n_nop=78826 n_act=3 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001621
n_activity=1158 dram_eff=0.1105
bk0: 60a 78920i bk1: 64a 78904i bk2: 0a 78957i bk3: 4a 78925i bk4: 0a 78957i bk5: 0a 78957i bk6: 0a 78957i bk7: 0a 78957i bk8: 0a 78957i bk9: 0a 78957i bk10: 0a 78957i bk11: 0a 78957i bk12: 0a 78957i bk13: 0a 78957i bk14: 0a 78957i bk15: 0a 78957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976562
Row_Buffer_Locality_read = 0.976562
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024590
Bank_Level_Parallism_Col = 1.024896
Bank_Level_Parallism_Ready = 1.007812
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024896 

BW Util details:
bwutil = 0.001621 
total_CMD = 78957 
util_bw = 128 
Wasted_Col = 116 
Wasted_Row = 0 
Idle = 78713 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78957 
n_nop = 78826 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 128 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.001621 
Either_Row_CoL_Bus_Util = 0.001659 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00349557
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78957 n_nop=78831 n_act=2 n_pre=0 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00157
n_activity=1093 dram_eff=0.1134
bk0: 68a 78914i bk1: 56a 78883i bk2: 0a 78957i bk3: 0a 78957i bk4: 0a 78957i bk5: 0a 78957i bk6: 0a 78957i bk7: 0a 78957i bk8: 0a 78957i bk9: 0a 78957i bk10: 0a 78957i bk11: 0a 78957i bk12: 0a 78957i bk13: 0a 78957i bk14: 0a 78957i bk15: 0a 78957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983871
Row_Buffer_Locality_read = 0.983871
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142180
Bank_Level_Parallism_Col = 1.138095
Bank_Level_Parallism_Ready = 1.008065
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.138095 

BW Util details:
bwutil = 0.001570 
total_CMD = 78957 
util_bw = 124 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 78746 

BW Util Bottlenecks: 
RCDc_limit = 41 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 67 
rwq = 0 
CCDLc_limit_alone = 67 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78957 
n_nop = 78831 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 124 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001570 
Either_Row_CoL_Bus_Util = 0.001596 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00447079
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78957 n_nop=78815 n_act=2 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001773
n_activity=948 dram_eff=0.1477
bk0: 84a 78852i bk1: 56a 78889i bk2: 0a 78957i bk3: 0a 78957i bk4: 0a 78957i bk5: 0a 78957i bk6: 0a 78957i bk7: 0a 78957i bk8: 0a 78957i bk9: 0a 78957i bk10: 0a 78957i bk11: 0a 78957i bk12: 0a 78957i bk13: 0a 78957i bk14: 0a 78957i bk15: 0a 78957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985714
Row_Buffer_Locality_read = 0.985714
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.181132
Bank_Level_Parallism_Col = 1.166667
Bank_Level_Parallism_Ready = 1.014286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.166667 

BW Util details:
bwutil = 0.001773 
total_CMD = 78957 
util_bw = 140 
Wasted_Col = 125 
Wasted_Row = 0 
Idle = 78692 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 105 
rwq = 0 
CCDLc_limit_alone = 105 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78957 
n_nop = 78815 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 140 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001773 
Either_Row_CoL_Bus_Util = 0.001798 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00174779
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78957 n_nop=78826 n_act=3 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001621
n_activity=933 dram_eff=0.1372
bk0: 68a 78880i bk1: 56a 78899i bk2: 0a 78957i bk3: 0a 78957i bk4: 0a 78957i bk5: 0a 78957i bk6: 0a 78957i bk7: 0a 78957i bk8: 0a 78957i bk9: 0a 78957i bk10: 0a 78957i bk11: 0a 78957i bk12: 0a 78957i bk13: 0a 78957i bk14: 0a 78957i bk15: 4a 78926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976562
Row_Buffer_Locality_read = 0.976562
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.057554
Bank_Level_Parallism_Col = 1.058182
Bank_Level_Parallism_Ready = 1.078125
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.058182 

BW Util details:
bwutil = 0.001621 
total_CMD = 78957 
util_bw = 128 
Wasted_Col = 150 
Wasted_Row = 0 
Idle = 78679 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 86 
rwq = 0 
CCDLc_limit_alone = 86 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78957 
n_nop = 78826 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 128 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.001621 
Either_Row_CoL_Bus_Util = 0.001659 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00345758
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78957 n_nop=78827 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001621
n_activity=1112 dram_eff=0.1151
bk0: 68a 78917i bk1: 60a 78901i bk2: 0a 78957i bk3: 0a 78957i bk4: 0a 78957i bk5: 0a 78957i bk6: 0a 78957i bk7: 0a 78957i bk8: 0a 78957i bk9: 0a 78957i bk10: 0a 78957i bk11: 0a 78957i bk12: 0a 78957i bk13: 0a 78957i bk14: 0a 78957i bk15: 0a 78957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009009
Bank_Level_Parallism_Col = 1.009091
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009091 

BW Util details:
bwutil = 0.001621 
total_CMD = 78957 
util_bw = 128 
Wasted_Col = 94 
Wasted_Row = 0 
Idle = 78735 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 50 
rwq = 0 
CCDLc_limit_alone = 50 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78957 
n_nop = 78827 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001621 
Either_Row_CoL_Bus_Util = 0.001646 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000987879
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78957 n_nop=78835 n_act=2 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00152
n_activity=867 dram_eff=0.1384
bk0: 68a 78874i bk1: 52a 78876i bk2: 0a 78957i bk3: 0a 78957i bk4: 0a 78957i bk5: 0a 78957i bk6: 0a 78957i bk7: 0a 78957i bk8: 0a 78957i bk9: 0a 78957i bk10: 0a 78957i bk11: 0a 78957i bk12: 0a 78957i bk13: 0a 78957i bk14: 0a 78957i bk15: 0a 78957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.036496
Bank_Level_Parallism_Col = 1.036765
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.036765 

BW Util details:
bwutil = 0.001520 
total_CMD = 78957 
util_bw = 120 
Wasted_Col = 154 
Wasted_Row = 0 
Idle = 78683 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 112 
rwq = 0 
CCDLc_limit_alone = 112 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78957 
n_nop = 78835 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 120 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001520 
Either_Row_CoL_Bus_Util = 0.001545 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00206441
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78957 n_nop=78835 n_act=2 n_pre=0 n_ref_event=0 n_req=120 n_rd=120 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00152
n_activity=967 dram_eff=0.1241
bk0: 64a 78902i bk1: 56a 78896i bk2: 0a 78957i bk3: 0a 78957i bk4: 0a 78957i bk5: 0a 78957i bk6: 0a 78957i bk7: 0a 78957i bk8: 0a 78957i bk9: 0a 78957i bk10: 0a 78957i bk11: 0a 78957i bk12: 0a 78957i bk13: 0a 78957i bk14: 0a 78957i bk15: 0a 78957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.168317
Bank_Level_Parallism_Col = 1.154229
Bank_Level_Parallism_Ready = 1.008333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.154229 

BW Util details:
bwutil = 0.001520 
total_CMD = 78957 
util_bw = 120 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 78755 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 62 
rwq = 0 
CCDLc_limit_alone = 62 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78957 
n_nop = 78835 
Read = 120 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 120 
total_req = 120 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 120 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001520 
Either_Row_CoL_Bus_Util = 0.001545 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00115253
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78957 n_nop=78826 n_act=3 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001621
n_activity=971 dram_eff=0.1318
bk0: 56a 78919i bk1: 68a 78823i bk2: 4a 78926i bk3: 0a 78957i bk4: 0a 78957i bk5: 0a 78957i bk6: 0a 78957i bk7: 0a 78957i bk8: 0a 78957i bk9: 0a 78957i bk10: 0a 78957i bk11: 0a 78957i bk12: 0a 78957i bk13: 0a 78957i bk14: 0a 78957i bk15: 0a 78957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976562
Row_Buffer_Locality_read = 0.976562
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.060897
Bank_Level_Parallism_Col = 1.061489
Bank_Level_Parallism_Ready = 1.039062
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061489 

BW Util details:
bwutil = 0.001621 
total_CMD = 78957 
util_bw = 128 
Wasted_Col = 184 
Wasted_Row = 0 
Idle = 78645 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 124 
rwq = 0 
CCDLc_limit_alone = 124 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78957 
n_nop = 78826 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 128 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.001621 
Either_Row_CoL_Bus_Util = 0.001659 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00726978
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78957 n_nop=78814 n_act=3 n_pre=0 n_ref_event=0 n_req=140 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001773
n_activity=1045 dram_eff=0.134
bk0: 60a 78870i bk1: 76a 78903i bk2: 0a 78957i bk3: 4a 78932i bk4: 0a 78957i bk5: 0a 78957i bk6: 0a 78957i bk7: 0a 78957i bk8: 0a 78957i bk9: 0a 78957i bk10: 0a 78957i bk11: 0a 78957i bk12: 0a 78957i bk13: 0a 78957i bk14: 0a 78957i bk15: 0a 78957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978571
Row_Buffer_Locality_read = 0.978571
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.062500
Bank_Level_Parallism_Col = 1.063158
Bank_Level_Parallism_Ready = 1.021429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063158 

BW Util details:
bwutil = 0.001773 
total_CMD = 78957 
util_bw = 140 
Wasted_Col = 148 
Wasted_Row = 0 
Idle = 78669 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78957 
n_nop = 78814 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 140 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.001773 
Either_Row_CoL_Bus_Util = 0.001811 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00210241
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78957 n_nop=78842 n_act=3 n_pre=0 n_ref_event=0 n_req=112 n_rd=112 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001418
n_activity=1121 dram_eff=0.09991
bk0: 56a 78917i bk1: 52a 78924i bk2: 4a 78932i bk3: 0a 78957i bk4: 0a 78957i bk5: 0a 78957i bk6: 0a 78957i bk7: 0a 78957i bk8: 0a 78957i bk9: 0a 78957i bk10: 0a 78957i bk11: 0a 78957i bk12: 0a 78957i bk13: 0a 78957i bk14: 0a 78957i bk15: 0a 78957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973214
Row_Buffer_Locality_read = 0.973214
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.200000
Bank_Level_Parallism_Col = 1.161850
Bank_Level_Parallism_Ready = 1.008929
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.161850 

BW Util details:
bwutil = 0.001418 
total_CMD = 78957 
util_bw = 112 
Wasted_Col = 63 
Wasted_Row = 0 
Idle = 78782 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 21 
rwq = 0 
CCDLc_limit_alone = 21 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78957 
n_nop = 78842 
Read = 112 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 112 
total_req = 112 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 112 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.001418 
Either_Row_CoL_Bus_Util = 0.001456 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00186177
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78957 n_nop=78799 n_act=2 n_pre=0 n_ref_event=0 n_req=156 n_rd=156 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001976
n_activity=1114 dram_eff=0.14
bk0: 84a 78851i bk1: 72a 78914i bk2: 0a 78957i bk3: 0a 78957i bk4: 0a 78957i bk5: 0a 78957i bk6: 0a 78957i bk7: 0a 78957i bk8: 0a 78957i bk9: 0a 78957i bk10: 0a 78957i bk11: 0a 78957i bk12: 0a 78957i bk13: 0a 78957i bk14: 0a 78957i bk15: 0a 78957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987179
Row_Buffer_Locality_read = 0.987179
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142322
Bank_Level_Parallism_Col = 1.116541
Bank_Level_Parallism_Ready = 1.006410
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116541 

BW Util details:
bwutil = 0.001976 
total_CMD = 78957 
util_bw = 156 
Wasted_Col = 111 
Wasted_Row = 0 
Idle = 78690 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 91 
rwq = 0 
CCDLc_limit_alone = 91 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78957 
n_nop = 78799 
Read = 156 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 156 
total_req = 156 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 156 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001976 
Either_Row_CoL_Bus_Util = 0.002001 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00309029
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78957 n_nop=78823 n_act=2 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001672
n_activity=1082 dram_eff=0.122
bk0: 64a 78877i bk1: 68a 78918i bk2: 0a 78957i bk3: 0a 78957i bk4: 0a 78957i bk5: 0a 78957i bk6: 0a 78957i bk7: 0a 78957i bk8: 0a 78957i bk9: 0a 78957i bk10: 0a 78957i bk11: 0a 78957i bk12: 0a 78957i bk13: 0a 78957i bk14: 0a 78957i bk15: 0a 78957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984848
Row_Buffer_Locality_read = 0.984848
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020325
Bank_Level_Parallism_Col = 1.020492
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020492 

BW Util details:
bwutil = 0.001672 
total_CMD = 78957 
util_bw = 132 
Wasted_Col = 114 
Wasted_Row = 0 
Idle = 78711 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 70 
rwq = 0 
CCDLc_limit_alone = 70 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78957 
n_nop = 78823 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 132 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001672 
Either_Row_CoL_Bus_Util = 0.001697 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002318 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00231772
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78957 n_nop=78819 n_act=2 n_pre=0 n_ref_event=0 n_req=136 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001722
n_activity=1194 dram_eff=0.1139
bk0: 48a 78922i bk1: 88a 78894i bk2: 0a 78957i bk3: 0a 78957i bk4: 0a 78957i bk5: 0a 78957i bk6: 0a 78957i bk7: 0a 78957i bk8: 0a 78957i bk9: 0a 78957i bk10: 0a 78957i bk11: 0a 78957i bk12: 0a 78957i bk13: 0a 78957i bk14: 0a 78957i bk15: 0a 78957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.985294
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.021834
Bank_Level_Parallism_Col = 1.022026
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.022026 

BW Util details:
bwutil = 0.001722 
total_CMD = 78957 
util_bw = 136 
Wasted_Col = 93 
Wasted_Row = 0 
Idle = 78728 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 49 
rwq = 0 
CCDLc_limit_alone = 49 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78957 
n_nop = 78819 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 136 
total_req = 136 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 136 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001722 
Either_Row_CoL_Bus_Util = 0.001748 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00140583
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78957 n_nop=78823 n_act=2 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001672
n_activity=855 dram_eff=0.1544
bk0: 60a 78914i bk1: 72a 78868i bk2: 0a 78957i bk3: 0a 78957i bk4: 0a 78957i bk5: 0a 78957i bk6: 0a 78957i bk7: 0a 78957i bk8: 0a 78957i bk9: 0a 78957i bk10: 0a 78957i bk11: 0a 78957i bk12: 0a 78957i bk13: 0a 78957i bk14: 0a 78957i bk15: 0a 78957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984848
Row_Buffer_Locality_read = 0.984848
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.205480
Bank_Level_Parallism_Col = 1.174312
Bank_Level_Parallism_Ready = 1.015152
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.174312 

BW Util details:
bwutil = 0.001672 
total_CMD = 78957 
util_bw = 132 
Wasted_Col = 87 
Wasted_Row = 0 
Idle = 78738 

BW Util Bottlenecks: 
RCDc_limit = 42 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 71 
rwq = 0 
CCDLc_limit_alone = 71 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78957 
n_nop = 78823 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 132 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001672 
Either_Row_CoL_Bus_Util = 0.001697 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003382 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00338159
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78957 n_nop=78830 n_act=3 n_pre=0 n_ref_event=0 n_req=124 n_rd=124 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00157
n_activity=1009 dram_eff=0.1229
bk0: 44a 78924i bk1: 76a 78821i bk2: 0a 78957i bk3: 0a 78957i bk4: 0a 78957i bk5: 0a 78957i bk6: 0a 78957i bk7: 0a 78957i bk8: 0a 78957i bk9: 0a 78957i bk10: 0a 78957i bk11: 0a 78957i bk12: 0a 78957i bk13: 0a 78957i bk14: 0a 78957i bk15: 4a 78920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975806
Row_Buffer_Locality_read = 0.975806
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.134021
Bank_Level_Parallism_Col = 1.110727
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.110727 

BW Util details:
bwutil = 0.001570 
total_CMD = 78957 
util_bw = 124 
Wasted_Col = 167 
Wasted_Row = 0 
Idle = 78666 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 125 
rwq = 0 
CCDLc_limit_alone = 125 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78957 
n_nop = 78830 
Read = 124 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 124 
total_req = 124 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 124 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.001570 
Either_Row_CoL_Bus_Util = 0.001608 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003850 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0038502
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=78957 n_nop=78822 n_act=3 n_pre=0 n_ref_event=0 n_req=132 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001672
n_activity=1028 dram_eff=0.1284
bk0: 72a 78868i bk1: 52a 78917i bk2: 0a 78957i bk3: 0a 78957i bk4: 0a 78957i bk5: 0a 78957i bk6: 0a 78957i bk7: 0a 78957i bk8: 0a 78957i bk9: 0a 78957i bk10: 0a 78957i bk11: 0a 78957i bk12: 0a 78957i bk13: 0a 78957i bk14: 8a 78915i bk15: 0a 78957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.139098
Bank_Level_Parallism_Col = 1.136364
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.136364 

BW Util details:
bwutil = 0.001672 
total_CMD = 78957 
util_bw = 132 
Wasted_Col = 134 
Wasted_Row = 0 
Idle = 78691 

BW Util Bottlenecks: 
RCDc_limit = 61 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 95 
rwq = 0 
CCDLc_limit_alone = 95 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 78957 
n_nop = 78822 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 132 
total_req = 132 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 132 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.001672 
Either_Row_CoL_Bus_Util = 0.001710 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00483808

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=30080
icnt_total_pkts_simt_to_mem=30080
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 30080
Req_Network_cycles = 17832
Req_Network_injected_packets_per_cycle =       1.6869 
Req_Network_conflicts_per_cycle =       0.7286
Req_Network_conflicts_per_cycle_util =       3.0088
Req_Bank_Level_Parallism =       6.9662
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       1.0135
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0527

Reply_Network_injected_packets_num = 30080
Reply_Network_cycles = 17832
Reply_Network_injected_packets_per_cycle =        1.6869
Reply_Network_conflicts_per_cycle =        0.0301
Reply_Network_conflicts_per_cycle_util =       0.1196
Reply_Bank_Level_Parallism =       6.7113
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0039
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0367
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 1044636 (inst/sec)
gpgpu_simulation_rate = 4458 (cycle/sec)
gpgpu_silicon_slowdown = 253925x
launching memcpy command : MemcpyHtoD,0x00007f99aaf60000,65536
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-3-ctx_0x55c61387dff0.traceg.xz
-kernel name = _Z11srad_cuda_1PfS_S_S_S_S_iif
-kernel id = 3
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 6144
-nregs = 23
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f99c9000000
-local mem base_addr = 0x00007f99c7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-3-ctx_0x55c61387dff0.traceg.xz
launching kernel name: _Z11srad_cuda_1PfS_S_S_S_S_iif uid: 3 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
GPGPU-Sim: Reconfigure L1 cache to 112KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z11srad_cuda_1PfS_S_S_S_S_iif'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 3: size 0
kernel_name = _Z11srad_cuda_1PfS_S_S_S_S_iif 
kernel_launch_uid = 3 
kernel_stream_id = 0
gpu_sim_cycle = 9966
gpu_sim_insn = 2901005
gpu_ipc =     291.0902
gpu_tot_sim_cycle = 27798
gpu_tot_sim_insn = 7079550
gpu_tot_ipc =     254.6784
gpu_tot_issued_cta = 192
gpu_occupancy = 23.4934% 
gpu_tot_occupancy = 23.3476% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.4642
partiton_level_parallism_total  =       1.6070
partiton_level_parallism_util =       6.0248
partiton_level_parallism_util_total  =       6.6279
L2_BW  =      53.0384 GB/Sec
L2_BW_total  =      58.2128 GB/Sec
gpu_total_sim_rate=1179925

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1344, Miss = 1122, Miss_rate = 0.835, Pending_hits = 154, Reservation_fails = 315
	L1D_cache_core[1]: Access = 1328, Miss = 1122, Miss_rate = 0.845, Pending_hits = 154, Reservation_fails = 328
	L1D_cache_core[2]: Access = 1328, Miss = 1122, Miss_rate = 0.845, Pending_hits = 154, Reservation_fails = 317
	L1D_cache_core[3]: Access = 1328, Miss = 1122, Miss_rate = 0.845, Pending_hits = 154, Reservation_fails = 315
	L1D_cache_core[4]: Access = 1312, Miss = 1122, Miss_rate = 0.855, Pending_hits = 154, Reservation_fails = 329
	L1D_cache_core[5]: Access = 1328, Miss = 1122, Miss_rate = 0.845, Pending_hits = 154, Reservation_fails = 328
	L1D_cache_core[6]: Access = 1328, Miss = 1122, Miss_rate = 0.845, Pending_hits = 154, Reservation_fails = 311
	L1D_cache_core[7]: Access = 1344, Miss = 1122, Miss_rate = 0.835, Pending_hits = 154, Reservation_fails = 317
	L1D_cache_core[8]: Access = 1040, Miss = 894, Miss_rate = 0.860, Pending_hits = 98, Reservation_fails = 250
	L1D_cache_core[9]: Access = 1040, Miss = 894, Miss_rate = 0.860, Pending_hits = 98, Reservation_fails = 247
	L1D_cache_core[10]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 248
	L1D_cache_core[11]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 246
	L1D_cache_core[12]: Access = 1040, Miss = 894, Miss_rate = 0.860, Pending_hits = 112, Reservation_fails = 248
	L1D_cache_core[13]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 282
	L1D_cache_core[14]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 250
	L1D_cache_core[15]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 263
	L1D_cache_core[16]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 246
	L1D_cache_core[17]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 248
	L1D_cache_core[18]: Access = 1024, Miss = 876, Miss_rate = 0.855, Pending_hits = 84, Reservation_fails = 268
	L1D_cache_core[19]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 84, Reservation_fails = 246
	L1D_cache_core[20]: Access = 1024, Miss = 876, Miss_rate = 0.855, Pending_hits = 84, Reservation_fails = 247
	L1D_cache_core[21]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 84, Reservation_fails = 248
	L1D_cache_core[22]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 84, Reservation_fails = 244
	L1D_cache_core[23]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 84, Reservation_fails = 257
	L1D_cache_core[24]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 84, Reservation_fails = 250
	L1D_cache_core[25]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 84, Reservation_fails = 246
	L1D_cache_core[26]: Access = 1024, Miss = 876, Miss_rate = 0.855, Pending_hits = 84, Reservation_fails = 249
	L1D_cache_core[27]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 84, Reservation_fails = 233
	L1D_cache_core[28]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 98, Reservation_fails = 246
	L1D_cache_core[29]: Access = 1056, Miss = 876, Miss_rate = 0.830, Pending_hits = 98, Reservation_fails = 250
	L1D_cache_core[30]: Access = 1056, Miss = 876, Miss_rate = 0.830, Pending_hits = 98, Reservation_fails = 251
	L1D_cache_core[31]: Access = 1056, Miss = 876, Miss_rate = 0.830, Pending_hits = 98, Reservation_fails = 244
	L1D_cache_core[32]: Access = 1056, Miss = 876, Miss_rate = 0.830, Pending_hits = 98, Reservation_fails = 242
	L1D_cache_core[33]: Access = 1056, Miss = 876, Miss_rate = 0.830, Pending_hits = 98, Reservation_fails = 253
	L1D_cache_core[34]: Access = 1040, Miss = 876, Miss_rate = 0.842, Pending_hits = 98, Reservation_fails = 246
	L1D_cache_core[35]: Access = 1056, Miss = 876, Miss_rate = 0.830, Pending_hits = 98, Reservation_fails = 245
	L1D_cache_core[36]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 248
	L1D_cache_core[37]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 253
	L1D_cache_core[38]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 247
	L1D_cache_core[39]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 249
	L1D_cache_core[40]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 252
	L1D_cache_core[41]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 252
	L1D_cache_core[42]: Access = 1040, Miss = 894, Miss_rate = 0.860, Pending_hits = 112, Reservation_fails = 250
	L1D_cache_core[43]: Access = 1056, Miss = 894, Miss_rate = 0.847, Pending_hits = 112, Reservation_fails = 248
	L1D_cache_core[44]: Access = 1040, Miss = 894, Miss_rate = 0.860, Pending_hits = 98, Reservation_fails = 250
	L1D_cache_core[45]: Access = 1040, Miss = 894, Miss_rate = 0.860, Pending_hits = 98, Reservation_fails = 252
	L1D_total_cache_accesses = 50432
	L1D_total_cache_misses = 42624
	L1D_total_cache_miss_rate = 0.8452
	L1D_total_cache_pending_hits = 5040
	L1D_total_cache_reservation_fails = 12054
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.046
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3621
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 5040
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8433
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 22528

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 3621
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8433
ctas_completed 192, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
530, 484, 484, 484, 484, 484, 484, 533, 444, 398, 398, 398, 398, 398, 398, 446, 
gpgpu_n_tot_thrd_icount = 8177664
gpgpu_n_tot_w_icount = 255552
gpgpu_n_stall_shd_mem = 21830
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 22144
gpgpu_n_mem_write_global = 22528
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 315392
gpgpu_n_store_insn = 180224
gpgpu_n_shmem_insn = 573440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 2624
gpgpu_n_l1cache_bkconflict = 19206
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2624
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 19206
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:143100	W0_Idle:203094	W0_Scoreboard:1327580	W1:7226	W2:12102	W3:288	W4:300	W5:274	W6:204	W7:190	W8:140	W9:88	W10:74	W11:48	W12:36	W13:16	W14:2826	W15:1926	W16:6	W17:3	W18:5	W19:8	W20:18	W21:24	W22:37	W23:44	W24:70	W25:95	W26:102	W27:137	W28:1686	W29:144	W30:7139	W31:701	W32:208409
single_issue_nums: WS0:65312	WS1:62368	WS2:62368	WS3:65504	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 177152 {8:22144,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 901120 {40:22528,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 885760 {40:22144,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 180224 {8:22528,}
maxmflatency = 486 
max_icnt2mem_latency = 273 
maxmrqlatency = 7 
max_icnt2sh_latency = 14 
averagemflatency = 295 
avg_icnt2mem_latency = 90 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:3810 	111 	239 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	15498 	29174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	18670 	19283 	6673 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	43795 	735 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5999      5488         0      5517         0         0         0         0         0         0      5502         0      5484      5484      5516         0 
dram[1]:      5510      5508         0         0         0         0         0         0         0         0         0         0      5484      5484         0         0 
dram[2]:      5484      5485         0         0         0         0         0         0         0         0         0         0      5484      5484         0         0 
dram[3]:      5488      5517         0         0         0         0         0         0         0         0         0         0      5984      5484         0      5506 
dram[4]:      5508      5488         0         0         0         0         0         0         0         0         0         0      5502      5506         0         0 
dram[5]:      5513      5488         0         0         0         0         0         0         0         0      5502         0      5484      5484         0         0 
dram[6]:      5488      5489         0         0         0         0         0         0         0         0         0         0      5487      5509         0         0 
dram[7]:      5484      5997      5517         0         0         0         0         0         0         0         0         0      5487      5506         0         0 
dram[8]:      5997      5484         0      5517         0         0         0         0         0         0         0         0      5999      5505         0         0 
dram[9]:      5484      5484      5517         0         0         0         0         0         0         0         0      5503      5508      5488         0         0 
dram[10]:      5484      5484         0         0         0         0         0         0         0         0         0         0      5484      5488         0         0 
dram[11]:      5484      5517         0         0         0         0         0         0         0         0         0      5503      5505      5484         0         0 
dram[12]:      5508      5484         0         0         0         0         0         0         0         0         0         0      5487      6000         0      5520 
dram[13]:      5484      5484         0         0         0         0         0         0         0         0         0         0      5485      5484         0         0 
dram[14]:      5488      5506         0         0         0         0         0         0         0         0         0         0      5488      5489         0      5506 
dram[15]:      5484      5488         0         0         0         0         0         0         0         0         0         0      6004      5487      5506      5510 
average row accesses per activate:
dram[0]: 60.000000 64.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan  4.000000      -nan 64.000000 88.000000  8.000000      -nan 
dram[1]: 68.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 60.000000 72.000000      -nan      -nan 
dram[2]: 84.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 72.000000 64.000000      -nan      -nan 
dram[3]: 68.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 44.000000 80.000000      -nan  4.000000 
dram[4]: 68.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 56.000000 44.000000      -nan      -nan 
dram[5]: 68.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000      -nan 44.000000 60.000000      -nan      -nan 
dram[6]: 64.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 60.000000 68.000000      -nan      -nan 
dram[7]: 56.000000 68.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 56.000000      -nan      -nan 
dram[8]: 60.000000 76.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 60.000000 76.000000      -nan      -nan 
dram[9]: 56.000000 52.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000 80.000000 80.000000      -nan      -nan 
dram[10]: 84.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 96.000000 48.000000      -nan      -nan 
dram[11]: 64.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000 60.000000 68.000000      -nan      -nan 
dram[12]: 48.000000 88.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 88.000000 36.000000      -nan  4.000000 
dram[13]: 60.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 72.000000 52.000000      -nan      -nan 
dram[14]: 44.000000 76.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 48.000000 64.000000      -nan  4.000000 
dram[15]: 72.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 56.000000 68.000000  8.000000  4.000000 
average row locality = 4160/78 = 53.333332
number of bytes read:
dram[0]:      1920      2048         0       128         0         0         0         0         0         0       128         0      2048      2816       256         0 
dram[1]:      2176      1792         0         0         0         0         0         0         0         0         0         0      1920      2304         0         0 
dram[2]:      2688      1792         0         0         0         0         0         0         0         0         0         0      2304      2048         0         0 
dram[3]:      2176      1792         0         0         0         0         0         0         0         0         0         0      1408      2560         0       128 
dram[4]:      2176      1920         0         0         0         0         0         0         0         0         0         0      1792      1408         0         0 
dram[5]:      2176      1664         0         0         0         0         0         0         0         0       128         0      1408      1920         0         0 
dram[6]:      2048      1792         0         0         0         0         0         0         0         0         0         0      1920      2176         0         0 
dram[7]:      1792      2176       128         0         0         0         0         0         0         0         0         0      2048      1792         0         0 
dram[8]:      1920      2432         0       128         0         0         0         0         0         0         0         0      1920      2432         0         0 
dram[9]:      1792      1664       128         0         0         0         0         0         0         0         0       128      2560      2560         0         0 
dram[10]:      2688      2304         0         0         0         0         0         0         0         0         0         0      3072      1536         0         0 
dram[11]:      2048      2176         0         0         0         0         0         0         0         0         0       128      1920      2176         0         0 
dram[12]:      1536      2816         0         0         0         0         0         0         0         0         0         0      2816      1152         0       128 
dram[13]:      1920      2304         0         0         0         0         0         0         0         0         0         0      2304      1664         0         0 
dram[14]:      1408      2432         0         0         0         0         0         0         0         0         0         0      1536      2048         0       128 
dram[15]:      2304      1664         0         0         0         0         0         0         0         0         0         0      1792      2176       256       128 
total bytes read: 133120
Bmin_bank_accesses = 0!
chip skew: 9600/7296 = 1.32
number of bytes accessed:
dram[0]:      1920      2048         0       128         0         0         0         0         0         0       128         0      2048      2816       256         0 
dram[1]:      2176      1792         0         0         0         0         0         0         0         0         0         0      1920      2304         0         0 
dram[2]:      2688      1792         0         0         0         0         0         0         0         0         0         0      2304      2048         0         0 
dram[3]:      2176      1792         0         0         0         0         0         0         0         0         0         0      1408      2560         0       128 
dram[4]:      2176      1920         0         0         0         0         0         0         0         0         0         0      1792      1408         0         0 
dram[5]:      2176      1664         0         0         0         0         0         0         0         0       128         0      1408      1920         0         0 
dram[6]:      2048      1792         0         0         0         0         0         0         0         0         0         0      1920      2176         0         0 
dram[7]:      1792      2176       128         0         0         0         0         0         0         0         0         0      2048      1792         0         0 
dram[8]:      1920      2432         0       128         0         0         0         0         0         0         0         0      1920      2432         0         0 
dram[9]:      1792      1664       128         0         0         0         0         0         0         0         0       128      2560      2560         0         0 
dram[10]:      2688      2304         0         0         0         0         0         0         0         0         0         0      3072      1536         0         0 
dram[11]:      2048      2176         0         0         0         0         0         0         0         0         0       128      1920      2176         0         0 
dram[12]:      1536      2816         0         0         0         0         0         0         0         0         0         0      2816      1152         0       128 
dram[13]:      1920      2304         0         0         0         0         0         0         0         0         0         0      2304      1664         0         0 
dram[14]:      1408      2432         0         0         0         0         0         0         0         0         0         0      1536      2048         0       128 
dram[15]:      2304      1664         0         0         0         0         0         0         0         0         0         0      1792      2176       256       128 
total dram bytes accesed = 133120
min_bank_accesses = 0!
chip skew: 9600/7296 = 1.32
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         42        48    none         341    none      none      none      none      none      none         332    none          22        21       120    none  
dram[1]:         48        47    none      none      none      none      none      none      none      none      none      none          22        22    none      none  
dram[2]:         43        45    none      none      none      none      none      none      none      none      none      none          23        22    none      none  
dram[3]:         46        47    none      none      none      none      none      none      none      none      none      none          21        21    none         125
dram[4]:         44        49    none      none      none      none      none      none      none      none      none      none          21        21    none      none  
dram[5]:         46        47    none      none      none      none      none      none      none      none         360    none          22        23    none      none  
dram[6]:         52        50    none      none      none      none      none      none      none      none      none      none          21        21    none      none  
dram[7]:         50        44       487    none      none      none      none      none      none      none      none      none          22        22    none      none  
dram[8]:         49        44    none         405    none      none      none      none      none      none      none      none          21        22    none      none  
dram[9]:         47        50       556    none      none      none      none      none      none      none      none         424        22        22    none      none  
dram[10]:         44        47    none      none      none      none      none      none      none      none      none      none          22        22    none      none  
dram[11]:         47        47    none      none      none      none      none      none      none      none      none         334        22        22    none      none  
dram[12]:         51        42    none      none      none      none      none      none      none      none      none      none          22        21    none         139
dram[13]:         45        45    none      none      none      none      none      none      none      none      none      none          21        22    none      none  
dram[14]:         47        44    none      none      none      none      none      none      none      none      none      none          21        21    none         256
dram[15]:         46        50    none      none      none      none      none      none      none      none      none      none          21        22        92       130
maximum mf latency per bank:
dram[0]:        472       461       374       442       460       445       400       445       408       409       437       413       472       467       438       350
dram[1]:        470       472       367       357       460       441       408       445       446       436       391       416       464       466       344       336
dram[2]:        480       458       371       345       419       430       463       445       397       441       399       438       467       466       328       336
dram[3]:        472       472       360       357       409       426       423       448       390       431       399       437       464       472       356       441
dram[4]:        470       473       353       357       425       435       460       441       449       432       457       416       463       468       350       330
dram[5]:        465       466       360       357       460       448       399       432       391       441       438       441       466       463       325       344
dram[6]:        470       471       365       351       419       448       419       442       398       436       371       437       468       466       340       338
dram[7]:        482       472       439       351       461       440       456       434       400       441       448       443       470       469       354       357
dram[8]:        480       470       366       440       461       441       400       416       446       436       457       447       468       472       350       343
dram[9]:        482       469       440       358       420       446       409       445       446       436       399       441       468       467       348       346
dram[10]:        483       486       365       358       419       448       455       448       385       406       392       441       464       467       356       336
dram[11]:        459       480       322       351       460       438       459       416       446       436       448       437       469       463       341       316
dram[12]:        482       482       365       351       460       435       464       443       394       405       394       406       468       455       346       439
dram[13]:        468       472       367       349       426       441       437       448       391       400       392       414       473       474       355       325
dram[14]:        469       482       374       351       460       436       459       448       406       443       459       446       456       467       344       449
dram[15]:        461       470       366       351       457       448       424       443       405       436       383       413       469       469       444       439
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123087 n_nop=122788 n_act=7 n_pre=0 n_ref_event=0 n_req=292 n_rd=292 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002372
n_activity=2264 dram_eff=0.129
bk0: 60a 123050i bk1: 64a 123034i bk2: 0a 123087i bk3: 4a 123055i bk4: 0a 123087i bk5: 0a 123087i bk6: 0a 123087i bk7: 0a 123087i bk8: 0a 123087i bk9: 0a 123087i bk10: 4a 123056i bk11: 0a 123087i bk12: 64a 122998i bk13: 88a 122943i bk14: 8a 123050i bk15: 0a 123087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976027
Row_Buffer_Locality_read = 0.976027
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.105101
Bank_Level_Parallism_Col = 1.095164
Bank_Level_Parallism_Ready = 1.020548
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.095164 

BW Util details:
bwutil = 0.002372 
total_CMD = 123087 
util_bw = 292 
Wasted_Col = 355 
Wasted_Row = 0 
Idle = 122440 

BW Util Bottlenecks: 
RCDc_limit = 147 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 235 
rwq = 0 
CCDLc_limit_alone = 235 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123087 
n_nop = 122788 
Read = 292 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 292 
total_req = 292 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 292 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.002372 
Either_Row_CoL_Bus_Util = 0.002429 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00502084
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123087 n_nop=122827 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00208
n_activity=2025 dram_eff=0.1264
bk0: 68a 123044i bk1: 56a 123013i bk2: 0a 123087i bk3: 0a 123087i bk4: 0a 123087i bk5: 0a 123087i bk6: 0a 123087i bk7: 0a 123087i bk8: 0a 123087i bk9: 0a 123087i bk10: 0a 123087i bk11: 0a 123087i bk12: 60a 123021i bk13: 72a 123012i bk14: 0a 123087i bk15: 0a 123087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.152466
Bank_Level_Parallism_Col = 1.135135
Bank_Level_Parallism_Ready = 1.011719
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.135135 

BW Util details:
bwutil = 0.002080 
total_CMD = 123087 
util_bw = 256 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 122641 

BW Util Bottlenecks: 
RCDc_limit = 83 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 150 
rwq = 0 
CCDLc_limit_alone = 150 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123087 
n_nop = 122827 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.002080 
Either_Row_CoL_Bus_Util = 0.002112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00482585
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123087 n_nop=122807 n_act=4 n_pre=0 n_ref_event=0 n_req=276 n_rd=276 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002242
n_activity=1916 dram_eff=0.1441
bk0: 84a 122982i bk1: 56a 123019i bk2: 0a 123087i bk3: 0a 123087i bk4: 0a 123087i bk5: 0a 123087i bk6: 0a 123087i bk7: 0a 123087i bk8: 0a 123087i bk9: 0a 123087i bk10: 0a 123087i bk11: 0a 123087i bk12: 72a 123010i bk13: 64a 123027i bk14: 0a 123087i bk15: 0a 123087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.985507
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.172000
Bank_Level_Parallism_Col = 1.150602
Bank_Level_Parallism_Ready = 1.010870
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150602 

BW Util details:
bwutil = 0.002242 
total_CMD = 123087 
util_bw = 276 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 122587 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 184 
rwq = 0 
CCDLc_limit_alone = 184 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123087 
n_nop = 122807 
Read = 276 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 276 
total_req = 276 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 276 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.002242 
Either_Row_CoL_Bus_Util = 0.002275 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002957 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00295726
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123087 n_nop=122830 n_act=5 n_pre=0 n_ref_event=0 n_req=252 n_rd=252 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002047
n_activity=1995 dram_eff=0.1263
bk0: 68a 123010i bk1: 56a 123029i bk2: 0a 123087i bk3: 0a 123087i bk4: 0a 123087i bk5: 0a 123087i bk6: 0a 123087i bk7: 0a 123087i bk8: 0a 123087i bk9: 0a 123087i bk10: 0a 123087i bk11: 0a 123087i bk12: 44a 123055i bk13: 80a 123000i bk14: 0a 123087i bk15: 4a 123056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980159
Row_Buffer_Locality_read = 0.980159
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.036680
Bank_Level_Parallism_Col = 1.037037
Bank_Level_Parallism_Ready = 1.047619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037037 

BW Util details:
bwutil = 0.002047 
total_CMD = 123087 
util_bw = 252 
Wasted_Col = 266 
Wasted_Row = 0 
Idle = 122569 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 158 
rwq = 0 
CCDLc_limit_alone = 158 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123087 
n_nop = 122830 
Read = 252 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 252 
total_req = 252 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 252 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002047 
Either_Row_CoL_Bus_Util = 0.002088 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00320099
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123087 n_nop=122855 n_act=4 n_pre=0 n_ref_event=0 n_req=228 n_rd=228 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001852
n_activity=1991 dram_eff=0.1145
bk0: 68a 123047i bk1: 60a 123031i bk2: 0a 123087i bk3: 0a 123087i bk4: 0a 123087i bk5: 0a 123087i bk6: 0a 123087i bk7: 0a 123087i bk8: 0a 123087i bk9: 0a 123087i bk10: 0a 123087i bk11: 0a 123087i bk12: 56a 123044i bk13: 44a 123030i bk14: 0a 123087i bk15: 0a 123087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982456
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054726
Bank_Level_Parallism_Col = 1.052632
Bank_Level_Parallism_Ready = 1.017544
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.052632 

BW Util details:
bwutil = 0.001852 
total_CMD = 123087 
util_bw = 228 
Wasted_Col = 174 
Wasted_Row = 0 
Idle = 122685 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 103 
rwq = 0 
CCDLc_limit_alone = 103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123087 
n_nop = 122855 
Read = 228 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 228 
total_req = 228 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 228 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.001852 
Either_Row_CoL_Bus_Util = 0.001885 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001357 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00135676
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123087 n_nop=122854 n_act=5 n_pre=0 n_ref_event=0 n_req=228 n_rd=228 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001852
n_activity=1841 dram_eff=0.1238
bk0: 68a 123004i bk1: 52a 123006i bk2: 0a 123087i bk3: 0a 123087i bk4: 0a 123087i bk5: 0a 123087i bk6: 0a 123087i bk7: 0a 123087i bk8: 0a 123087i bk9: 0a 123087i bk10: 4a 123057i bk11: 0a 123087i bk12: 44a 123041i bk13: 60a 123027i bk14: 0a 123087i bk15: 0a 123087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978070
Row_Buffer_Locality_read = 0.978070
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.095436
Bank_Level_Parallism_Col = 1.081590
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.081590 

BW Util details:
bwutil = 0.001852 
total_CMD = 123087 
util_bw = 228 
Wasted_Col = 254 
Wasted_Row = 0 
Idle = 122605 

BW Util Bottlenecks: 
RCDc_limit = 106 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 170 
rwq = 0 
CCDLc_limit_alone = 170 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123087 
n_nop = 122854 
Read = 228 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 228 
total_req = 228 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 228 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.001852 
Either_Row_CoL_Bus_Util = 0.001893 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00345284
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123087 n_nop=122835 n_act=4 n_pre=0 n_ref_event=0 n_req=248 n_rd=248 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002015
n_activity=1964 dram_eff=0.1263
bk0: 64a 123032i bk1: 56a 123026i bk2: 0a 123087i bk3: 0a 123087i bk4: 0a 123087i bk5: 0a 123087i bk6: 0a 123087i bk7: 0a 123087i bk8: 0a 123087i bk9: 0a 123087i bk10: 0a 123087i bk11: 0a 123087i bk12: 60a 123025i bk13: 68a 123018i bk14: 0a 123087i bk15: 0a 123087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983871
Row_Buffer_Locality_read = 0.983871
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.092715
Bank_Level_Parallism_Col = 1.086667
Bank_Level_Parallism_Ready = 1.024194
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.086667 

BW Util details:
bwutil = 0.002015 
total_CMD = 123087 
util_bw = 248 
Wasted_Col = 205 
Wasted_Row = 0 
Idle = 122634 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 141 
rwq = 0 
CCDLc_limit_alone = 141 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123087 
n_nop = 122835 
Read = 248 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 248 
total_req = 248 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 248 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.002015 
Either_Row_CoL_Bus_Util = 0.002047 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00169799
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123087 n_nop=122834 n_act=5 n_pre=0 n_ref_event=0 n_req=248 n_rd=248 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002015
n_activity=1998 dram_eff=0.1241
bk0: 56a 123049i bk1: 68a 122953i bk2: 4a 123056i bk3: 0a 123087i bk4: 0a 123087i bk5: 0a 123087i bk6: 0a 123087i bk7: 0a 123087i bk8: 0a 123087i bk9: 0a 123087i bk10: 0a 123087i bk11: 0a 123087i bk12: 64a 123035i bk13: 56a 123035i bk14: 0a 123087i bk15: 0a 123087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979839
Row_Buffer_Locality_read = 0.979839
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041276
Bank_Level_Parallism_Col = 1.041667
Bank_Level_Parallism_Ready = 1.020161
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041667 

BW Util details:
bwutil = 0.002015 
total_CMD = 123087 
util_bw = 248 
Wasted_Col = 285 
Wasted_Row = 0 
Idle = 122554 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 182 
rwq = 0 
CCDLc_limit_alone = 182 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123087 
n_nop = 122834 
Read = 248 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 248 
total_req = 248 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 248 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002015 
Either_Row_CoL_Bus_Util = 0.002055 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00573578
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123087 n_nop=122806 n_act=5 n_pre=0 n_ref_event=0 n_req=276 n_rd=276 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002242
n_activity=2009 dram_eff=0.1374
bk0: 60a 123000i bk1: 76a 123033i bk2: 0a 123087i bk3: 4a 123062i bk4: 0a 123087i bk5: 0a 123087i bk6: 0a 123087i bk7: 0a 123087i bk8: 0a 123087i bk9: 0a 123087i bk10: 0a 123087i bk11: 0a 123087i bk12: 60a 123006i bk13: 76a 123011i bk14: 0a 123087i bk15: 0a 123087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981884
Row_Buffer_Locality_read = 0.981884
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067736
Bank_Level_Parallism_Col = 1.068345
Bank_Level_Parallism_Ready = 1.018116
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068345 

BW Util details:
bwutil = 0.002242 
total_CMD = 123087 
util_bw = 276 
Wasted_Col = 285 
Wasted_Row = 0 
Idle = 122526 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 188 
rwq = 0 
CCDLc_limit_alone = 188 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123087 
n_nop = 122806 
Read = 276 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 276 
total_req = 276 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 276 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002242 
Either_Row_CoL_Bus_Util = 0.002283 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003185 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00318474
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123087 n_nop=122806 n_act=6 n_pre=0 n_ref_event=0 n_req=276 n_rd=276 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002242
n_activity=2289 dram_eff=0.1206
bk0: 56a 123047i bk1: 52a 123054i bk2: 4a 123062i bk3: 0a 123087i bk4: 0a 123087i bk5: 0a 123087i bk6: 0a 123087i bk7: 0a 123087i bk8: 0a 123087i bk9: 0a 123087i bk10: 0a 123087i bk11: 4a 123056i bk12: 80a 123019i bk13: 80a 123029i bk14: 0a 123087i bk15: 0a 123087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.127388
Bank_Level_Parallism_Col = 1.111349
Bank_Level_Parallism_Ready = 1.021739
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111349 

BW Util details:
bwutil = 0.002242 
total_CMD = 123087 
util_bw = 276 
Wasted_Col = 195 
Wasted_Row = 0 
Idle = 122616 

BW Util Bottlenecks: 
RCDc_limit = 123 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 102 
rwq = 0 
CCDLc_limit_alone = 102 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123087 
n_nop = 122806 
Read = 276 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 276 
total_req = 276 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 276 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.002242 
Either_Row_CoL_Bus_Util = 0.002283 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.003559 
queue_avg = 0.003030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00303038
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123087 n_nop=122783 n_act=4 n_pre=0 n_ref_event=0 n_req=300 n_rd=300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002437
n_activity=2173 dram_eff=0.1381
bk0: 84a 122981i bk1: 72a 123044i bk2: 0a 123087i bk3: 0a 123087i bk4: 0a 123087i bk5: 0a 123087i bk6: 0a 123087i bk7: 0a 123087i bk8: 0a 123087i bk9: 0a 123087i bk10: 0a 123087i bk11: 0a 123087i bk12: 96a 122974i bk13: 48a 123048i bk14: 0a 123087i bk15: 0a 123087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986667
Row_Buffer_Locality_read = 0.986667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.136106
Bank_Level_Parallism_Col = 1.121442
Bank_Level_Parallism_Ready = 1.003333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.121442 

BW Util details:
bwutil = 0.002437 
total_CMD = 123087 
util_bw = 300 
Wasted_Col = 229 
Wasted_Row = 0 
Idle = 122558 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 192 
rwq = 0 
CCDLc_limit_alone = 192 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123087 
n_nop = 122783 
Read = 300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 300 
total_req = 300 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 300 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.002437 
Either_Row_CoL_Bus_Util = 0.002470 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00338785
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123087 n_nop=122818 n_act=5 n_pre=0 n_ref_event=0 n_req=264 n_rd=264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002145
n_activity=1992 dram_eff=0.1325
bk0: 64a 123007i bk1: 68a 123048i bk2: 0a 123087i bk3: 0a 123087i bk4: 0a 123087i bk5: 0a 123087i bk6: 0a 123087i bk7: 0a 123087i bk8: 0a 123087i bk9: 0a 123087i bk10: 0a 123087i bk11: 4a 123056i bk12: 60a 123035i bk13: 68a 123019i bk14: 0a 123087i bk15: 0a 123087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981061
Row_Buffer_Locality_read = 0.981061
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.063745
Bank_Level_Parallism_Col = 1.062249
Bank_Level_Parallism_Ready = 1.015152
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.062249 

BW Util details:
bwutil = 0.002145 
total_CMD = 123087 
util_bw = 264 
Wasted_Col = 238 
Wasted_Row = 0 
Idle = 122585 

BW Util Bottlenecks: 
RCDc_limit = 107 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 152 
rwq = 0 
CCDLc_limit_alone = 152 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123087 
n_nop = 122818 
Read = 264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 264 
total_req = 264 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 264 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002145 
Either_Row_CoL_Bus_Util = 0.002185 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003323 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00332285
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123087 n_nop=122818 n_act=5 n_pre=0 n_ref_event=0 n_req=264 n_rd=264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002145
n_activity=2186 dram_eff=0.1208
bk0: 48a 123052i bk1: 88a 123024i bk2: 0a 123087i bk3: 0a 123087i bk4: 0a 123087i bk5: 0a 123087i bk6: 0a 123087i bk7: 0a 123087i bk8: 0a 123087i bk9: 0a 123087i bk10: 0a 123087i bk11: 0a 123087i bk12: 88a 122984i bk13: 36a 123050i bk14: 0a 123087i bk15: 4a 123056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981061
Row_Buffer_Locality_read = 0.981061
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.019120
Bank_Level_Parallism_Col = 1.019305
Bank_Level_Parallism_Ready = 1.011364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019305 

BW Util details:
bwutil = 0.002145 
total_CMD = 123087 
util_bw = 264 
Wasted_Col = 259 
Wasted_Row = 0 
Idle = 122564 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 151 
rwq = 0 
CCDLc_limit_alone = 151 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123087 
n_nop = 122818 
Read = 264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 264 
total_req = 264 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 264 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.002145 
Either_Row_CoL_Bus_Util = 0.002185 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00266478
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123087 n_nop=122827 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00208
n_activity=1634 dram_eff=0.1567
bk0: 60a 123044i bk1: 72a 122998i bk2: 0a 123087i bk3: 0a 123087i bk4: 0a 123087i bk5: 0a 123087i bk6: 0a 123087i bk7: 0a 123087i bk8: 0a 123087i bk9: 0a 123087i bk10: 0a 123087i bk11: 0a 123087i bk12: 72a 122975i bk13: 52a 123011i bk14: 0a 123087i bk15: 0a 123087i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.254902
Bank_Level_Parallism_Col = 1.231948
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.231948 

BW Util details:
bwutil = 0.002080 
total_CMD = 123087 
util_bw = 256 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 122628 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 183 
rwq = 0 
CCDLc_limit_alone = 183 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123087 
n_nop = 122827 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.002080 
Either_Row_CoL_Bus_Util = 0.002112 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00362345
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123087 n_nop=122846 n_act=5 n_pre=0 n_ref_event=0 n_req=236 n_rd=236 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001917
n_activity=1817 dram_eff=0.1299
bk0: 44a 123054i bk1: 76a 122951i bk2: 0a 123087i bk3: 0a 123087i bk4: 0a 123087i bk5: 0a 123087i bk6: 0a 123087i bk7: 0a 123087i bk8: 0a 123087i bk9: 0a 123087i bk10: 0a 123087i bk11: 0a 123087i bk12: 48a 123046i bk13: 64a 123016i bk14: 0a 123087i bk15: 4a 123050i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978814
Row_Buffer_Locality_read = 0.978814
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.144628
Bank_Level_Parallism_Col = 1.124740
Bank_Level_Parallism_Ready = 1.004237
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.124740 

BW Util details:
bwutil = 0.001917 
total_CMD = 123087 
util_bw = 236 
Wasted_Col = 248 
Wasted_Row = 0 
Idle = 122603 

BW Util Bottlenecks: 
RCDc_limit = 106 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 186 
rwq = 0 
CCDLc_limit_alone = 186 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123087 
n_nop = 122846 
Read = 236 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 236 
total_req = 236 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 236 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.001917 
Either_Row_CoL_Bus_Util = 0.001958 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.003006
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=123087 n_nop=122821 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002112
n_activity=1935 dram_eff=0.1344
bk0: 72a 122998i bk1: 52a 123047i bk2: 0a 123087i bk3: 0a 123087i bk4: 0a 123087i bk5: 0a 123087i bk6: 0a 123087i bk7: 0a 123087i bk8: 0a 123087i bk9: 0a 123087i bk10: 0a 123087i bk11: 0a 123087i bk12: 56a 123005i bk13: 68a 123022i bk14: 8a 123045i bk15: 4a 123062i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.096364
Bank_Level_Parallism_Col = 1.095413
Bank_Level_Parallism_Ready = 1.007692
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.095413 

BW Util details:
bwutil = 0.002112 
total_CMD = 123087 
util_bw = 260 
Wasted_Col = 290 
Wasted_Row = 0 
Idle = 122537 

BW Util Bottlenecks: 
RCDc_limit = 124 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 192 
rwq = 0 
CCDLc_limit_alone = 192 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 123087 
n_nop = 122821 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000049 
CoL_Bus_Util = 0.002112 
Either_Row_CoL_Bus_Util = 0.002161 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00527269

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=44672
icnt_total_pkts_simt_to_mem=44672
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 44672
Req_Network_cycles = 27798
Req_Network_injected_packets_per_cycle =       1.6070 
Req_Network_conflicts_per_cycle =       0.6198
Req_Network_conflicts_per_cycle_util =       2.5562
Req_Bank_Level_Parallism =       6.6279
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.8384
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0502

Reply_Network_injected_packets_num = 44672
Reply_Network_cycles = 27798
Reply_Network_injected_packets_per_cycle =        1.6070
Reply_Network_conflicts_per_cycle =        0.0428
Reply_Network_conflicts_per_cycle_util =       0.1679
Reply_Bank_Level_Parallism =       6.3016
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0046
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0349
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 1179925 (inst/sec)
gpgpu_simulation_rate = 4633 (cycle/sec)
gpgpu_silicon_slowdown = 244334x
Processing kernel /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-4-ctx_0x55c61387dff0.traceg.xz
-kernel name = _Z11srad_cuda_2PfS_S_S_S_S_iiff
-kernel id = 4
-grid dim = (8,8,1)
-block dim = (16,16,1)
-shmem = 5120
-nregs = 28
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f99c9000000
-local mem base_addr = 0x00007f99c7000000
-nvbit version = 1.7.6
-accelsim tracer version = 5
-enable lineinfo = 0
Header info loaded for kernel command : /root/Repos/shared/accel-sim-framework/hw_run/traces/device-0/12.8/srad_v2-rodinia-2.0-ft/__data_matrix128x128_txt_0_127_0_127__5_2___data_result_matrix128x128_1_150_1_100__5_2_txt/traces/kernel-4-ctx_0x55c61387dff0.traceg.xz
launching kernel name: _Z11srad_cuda_2PfS_S_S_S_S_iiff uid: 4 cuda_stream_id: 0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
GPGPU-Sim: Reconfigure L1 cache to 112KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,1,0
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,1,0
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,1,0
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,1,0
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,1,0
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,2,0
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,2,0
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,2,0
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,2,0
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,2,0
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,2,0
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,3,0
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,3,0
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,3,0
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,3,0
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,3,0
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,3,0
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,3,0
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,3,0
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,4,0
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,4,0
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,4,0
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,4,0
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,4,0
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,4,0
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 6,4,0
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 7,4,0
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 0,5,0
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 1,5,0
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 2,5,0
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 3,5,0
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 4,5,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z11srad_cuda_2PfS_S_S_S_S_iiff'
thread block = 5,5,0
thread block = 6,5,0
thread block = 7,5,0
thread block = 0,6,0
thread block = 1,6,0
thread block = 2,6,0
thread block = 3,6,0
thread block = 4,6,0
thread block = 5,6,0
thread block = 6,6,0
thread block = 7,6,0
thread block = 0,7,0
thread block = 1,7,0
thread block = 2,7,0
thread block = 3,7,0
thread block = 4,7,0
thread block = 5,7,0
thread block = 6,7,0
thread block = 7,7,0
Destroy streams for kernel 4: size 0
kernel_name = _Z11srad_cuda_2PfS_S_S_S_S_iiff 
kernel_launch_uid = 4 
kernel_stream_id = 0
gpu_sim_cycle = 7805
gpu_sim_insn = 1278784
gpu_ipc =     163.8416
gpu_tot_sim_cycle = 35603
gpu_tot_sim_insn = 8358334
gpu_tot_ipc =     234.7649
gpu_tot_issued_cta = 256
gpu_occupancy = 22.9894% 
gpu_tot_occupancy = 23.2801% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.9844
partiton_level_parallism_total  =       1.6897
partiton_level_parallism_util =       8.4726
partiton_level_parallism_util_total  =       7.0215
L2_BW  =      71.8818 GB/Sec
L2_BW_total  =      61.2093 GB/Sec
gpu_total_sim_rate=1044791

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1600, Miss = 1332, Miss_rate = 0.833, Pending_hits = 168, Reservation_fails = 366
	L1D_cache_core[1]: Access = 1600, Miss = 1332, Miss_rate = 0.833, Pending_hits = 168, Reservation_fails = 375
	L1D_cache_core[2]: Access = 1584, Miss = 1332, Miss_rate = 0.841, Pending_hits = 168, Reservation_fails = 366
	L1D_cache_core[3]: Access = 1584, Miss = 1332, Miss_rate = 0.841, Pending_hits = 168, Reservation_fails = 364
	L1D_cache_core[4]: Access = 1568, Miss = 1332, Miss_rate = 0.849, Pending_hits = 168, Reservation_fails = 378
	L1D_cache_core[5]: Access = 1584, Miss = 1332, Miss_rate = 0.841, Pending_hits = 168, Reservation_fails = 381
	L1D_cache_core[6]: Access = 1584, Miss = 1332, Miss_rate = 0.841, Pending_hits = 168, Reservation_fails = 364
	L1D_cache_core[7]: Access = 1600, Miss = 1332, Miss_rate = 0.833, Pending_hits = 168, Reservation_fails = 366
	L1D_cache_core[8]: Access = 1552, Miss = 1314, Miss_rate = 0.847, Pending_hits = 126, Reservation_fails = 372
	L1D_cache_core[9]: Access = 1568, Miss = 1314, Miss_rate = 0.838, Pending_hits = 126, Reservation_fails = 363
	L1D_cache_core[10]: Access = 1568, Miss = 1314, Miss_rate = 0.838, Pending_hits = 140, Reservation_fails = 367
	L1D_cache_core[11]: Access = 1568, Miss = 1314, Miss_rate = 0.838, Pending_hits = 140, Reservation_fails = 366
	L1D_cache_core[12]: Access = 1552, Miss = 1314, Miss_rate = 0.847, Pending_hits = 140, Reservation_fails = 372
	L1D_cache_core[13]: Access = 1568, Miss = 1314, Miss_rate = 0.838, Pending_hits = 140, Reservation_fails = 410
	L1D_cache_core[14]: Access = 1568, Miss = 1314, Miss_rate = 0.838, Pending_hits = 140, Reservation_fails = 377
	L1D_cache_core[15]: Access = 1584, Miss = 1314, Miss_rate = 0.830, Pending_hits = 140, Reservation_fails = 375
	L1D_cache_core[16]: Access = 1568, Miss = 1314, Miss_rate = 0.838, Pending_hits = 140, Reservation_fails = 376
	L1D_cache_core[17]: Access = 1584, Miss = 1314, Miss_rate = 0.830, Pending_hits = 140, Reservation_fails = 351
	L1D_cache_core[18]: Access = 1552, Miss = 1296, Miss_rate = 0.835, Pending_hits = 126, Reservation_fails = 380
	L1D_cache_core[19]: Access = 1568, Miss = 1296, Miss_rate = 0.827, Pending_hits = 126, Reservation_fails = 355
	L1D_cache_core[20]: Access = 1552, Miss = 1296, Miss_rate = 0.835, Pending_hits = 126, Reservation_fails = 359
	L1D_cache_core[21]: Access = 1568, Miss = 1296, Miss_rate = 0.827, Pending_hits = 126, Reservation_fails = 360
	L1D_cache_core[22]: Access = 1568, Miss = 1296, Miss_rate = 0.827, Pending_hits = 126, Reservation_fails = 355
	L1D_cache_core[23]: Access = 1584, Miss = 1296, Miss_rate = 0.818, Pending_hits = 126, Reservation_fails = 387
	L1D_cache_core[24]: Access = 1568, Miss = 1296, Miss_rate = 0.827, Pending_hits = 126, Reservation_fails = 359
	L1D_cache_core[25]: Access = 1584, Miss = 1296, Miss_rate = 0.818, Pending_hits = 126, Reservation_fails = 354
	L1D_cache_core[26]: Access = 1280, Miss = 1086, Miss_rate = 0.848, Pending_hits = 98, Reservation_fails = 298
	L1D_cache_core[27]: Access = 1296, Miss = 1086, Miss_rate = 0.838, Pending_hits = 98, Reservation_fails = 282
	L1D_cache_core[28]: Access = 1296, Miss = 1086, Miss_rate = 0.838, Pending_hits = 112, Reservation_fails = 297
	L1D_cache_core[29]: Access = 1312, Miss = 1086, Miss_rate = 0.828, Pending_hits = 112, Reservation_fails = 305
	L1D_cache_core[30]: Access = 1312, Miss = 1086, Miss_rate = 0.828, Pending_hits = 112, Reservation_fails = 300
	L1D_cache_core[31]: Access = 1328, Miss = 1086, Miss_rate = 0.818, Pending_hits = 112, Reservation_fails = 293
	L1D_cache_core[32]: Access = 1312, Miss = 1086, Miss_rate = 0.828, Pending_hits = 112, Reservation_fails = 291
	L1D_cache_core[33]: Access = 1312, Miss = 1086, Miss_rate = 0.828, Pending_hits = 112, Reservation_fails = 302
	L1D_cache_core[34]: Access = 1296, Miss = 1086, Miss_rate = 0.838, Pending_hits = 112, Reservation_fails = 297
	L1D_cache_core[35]: Access = 1312, Miss = 1086, Miss_rate = 0.828, Pending_hits = 112, Reservation_fails = 294
	L1D_cache_core[36]: Access = 1312, Miss = 1104, Miss_rate = 0.841, Pending_hits = 126, Reservation_fails = 299
	L1D_cache_core[37]: Access = 1312, Miss = 1104, Miss_rate = 0.841, Pending_hits = 126, Reservation_fails = 302
	L1D_cache_core[38]: Access = 1312, Miss = 1104, Miss_rate = 0.841, Pending_hits = 126, Reservation_fails = 298
	L1D_cache_core[39]: Access = 1328, Miss = 1104, Miss_rate = 0.831, Pending_hits = 126, Reservation_fails = 298
	L1D_cache_core[40]: Access = 1312, Miss = 1104, Miss_rate = 0.841, Pending_hits = 126, Reservation_fails = 301
	L1D_cache_core[41]: Access = 1312, Miss = 1104, Miss_rate = 0.841, Pending_hits = 126, Reservation_fails = 301
	L1D_cache_core[42]: Access = 1296, Miss = 1104, Miss_rate = 0.852, Pending_hits = 126, Reservation_fails = 305
	L1D_cache_core[43]: Access = 1312, Miss = 1104, Miss_rate = 0.841, Pending_hits = 126, Reservation_fails = 297
	L1D_cache_core[44]: Access = 1296, Miss = 1104, Miss_rate = 0.852, Pending_hits = 112, Reservation_fails = 299
	L1D_cache_core[45]: Access = 1296, Miss = 1104, Miss_rate = 0.852, Pending_hits = 112, Reservation_fails = 301
	L1D_total_cache_accesses = 67072
	L1D_total_cache_misses = 56064
	L1D_total_cache_miss_rate = 0.8359
	L1D_total_cache_pending_hits = 6048
	L1D_total_cache_reservation_fails = 15558
	L1D_cache_data_port_util = 0.008
	L1D_cache_fill_port_util = 0.060
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 7062
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 17792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6048
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 8496
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 10240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42496
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24576

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 7062
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 8496
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
622, 576, 576, 576, 576, 576, 576, 626, 444, 398, 398, 398, 398, 398, 398, 446, 
gpgpu_n_tot_thrd_icount = 9687040
gpgpu_n_tot_w_icount = 302720
gpgpu_n_stall_shd_mem = 28056
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35584
gpgpu_n_mem_write_global = 24576
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 450560
gpgpu_n_store_insn = 196608
gpgpu_n_shmem_insn = 737280
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 3200
gpgpu_n_l1cache_bkconflict = 24856
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 3200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 24856
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:165306	W0_Idle:258788	W0_Scoreboard:1652544	W1:7546	W2:14406	W3:288	W4:300	W5:274	W6:204	W7:190	W8:140	W9:88	W10:74	W11:48	W12:36	W13:16	W14:2826	W15:2182	W16:6	W17:3	W18:5	W19:8	W20:18	W21:24	W22:37	W23:44	W24:70	W25:95	W26:102	W27:137	W28:1686	W29:144	W30:9059	W31:701	W32:246297
single_issue_nums: WS0:77088	WS1:74144	WS2:74144	WS3:77344	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 284672 {8:35584,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 983040 {40:24576,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1423360 {40:35584,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 196608 {8:24576,}
maxmflatency = 486 
max_icnt2mem_latency = 278 
maxmrqlatency = 7 
max_icnt2sh_latency = 14 
averagemflatency = 292 
avg_icnt2mem_latency = 88 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:3810 	111 	239 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	22023 	38137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	25038 	24595 	10425 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	59283 	735 	142 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5999      5488         0      5517         0         0         0         0         0         0      5502         0      5484      5484      5516         0 
dram[1]:      5510      5508         0         0         0         0         0         0         0         0         0         0      5484      5484         0         0 
dram[2]:      5484      5485         0         0         0         0         0         0         0         0         0         0      5484      5484         0         0 
dram[3]:      5488      5517         0         0         0         0         0         0         0         0         0         0      5984      5484         0      5506 
dram[4]:      5508      5488         0         0         0         0         0         0         0         0         0         0      5502      5506         0         0 
dram[5]:      5513      5488         0         0         0         0         0         0         0         0      5502         0      5484      5484         0         0 
dram[6]:      5488      5489         0         0         0         0         0         0         0         0         0         0      5487      5509         0         0 
dram[7]:      5484      5997      5517         0         0         0         0         0         0         0         0         0      5487      5506         0         0 
dram[8]:      5997      5484         0      5517         0         0         0         0         0         0         0         0      5999      5505         0         0 
dram[9]:      5484      5484      5517         0         0         0         0         0         0         0         0      5503      5508      5488         0         0 
dram[10]:      5484      5484         0         0         0         0         0         0         0         0         0         0      5484      5488         0         0 
dram[11]:      5484      5517         0         0         0         0         0         0         0         0         0      5503      5505      5484         0         0 
dram[12]:      5508      5484         0         0         0         0         0         0         0         0         0         0      5487      6000         0      5520 
dram[13]:      5484      5484         0         0         0         0         0         0         0         0         0         0      5485      5484         0         0 
dram[14]:      5488      5506         0         0         0         0         0         0         0         0         0         0      5488      5489         0      5506 
dram[15]:      5484      5488         0         0         0         0         0         0         0         0         0         0      6004      5487      5506      5510 
average row accesses per activate:
dram[0]: 60.000000 64.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan  4.000000      -nan 64.000000 88.000000  8.000000      -nan 
dram[1]: 68.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 60.000000 72.000000      -nan      -nan 
dram[2]: 84.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 72.000000 64.000000      -nan      -nan 
dram[3]: 68.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 44.000000 80.000000      -nan  4.000000 
dram[4]: 68.000000 60.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 56.000000 44.000000      -nan      -nan 
dram[5]: 68.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000      -nan 44.000000 60.000000      -nan      -nan 
dram[6]: 64.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 60.000000 68.000000      -nan      -nan 
dram[7]: 56.000000 68.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 64.000000 56.000000      -nan      -nan 
dram[8]: 60.000000 76.000000      -nan  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 60.000000 76.000000      -nan      -nan 
dram[9]: 56.000000 52.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000 80.000000 80.000000      -nan      -nan 
dram[10]: 84.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 96.000000 48.000000      -nan      -nan 
dram[11]: 64.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000 60.000000 68.000000      -nan      -nan 
dram[12]: 48.000000 88.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 88.000000 36.000000      -nan  4.000000 
dram[13]: 60.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 72.000000 52.000000      -nan      -nan 
dram[14]: 44.000000 76.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 48.000000 64.000000      -nan  4.000000 
dram[15]: 72.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 56.000000 68.000000  8.000000  4.000000 
average row locality = 4160/78 = 53.333332
number of bytes read:
dram[0]:      1920      2048         0       128         0         0         0         0         0         0       128         0      2048      2816       256         0 
dram[1]:      2176      1792         0         0         0         0         0         0         0         0         0         0      1920      2304         0         0 
dram[2]:      2688      1792         0         0         0         0         0         0         0         0         0         0      2304      2048         0         0 
dram[3]:      2176      1792         0         0         0         0         0         0         0         0         0         0      1408      2560         0       128 
dram[4]:      2176      1920         0         0         0         0         0         0         0         0         0         0      1792      1408         0         0 
dram[5]:      2176      1664         0         0         0         0         0         0         0         0       128         0      1408      1920         0         0 
dram[6]:      2048      1792         0         0         0         0         0         0         0         0         0         0      1920      2176         0         0 
dram[7]:      1792      2176       128         0         0         0         0         0         0         0         0         0      2048      1792         0         0 
dram[8]:      1920      2432         0       128         0         0         0         0         0         0         0         0      1920      2432         0         0 
dram[9]:      1792      1664       128         0         0         0         0         0         0         0         0       128      2560      2560         0         0 
dram[10]:      2688      2304         0         0         0         0         0         0         0         0         0         0      3072      1536         0         0 
dram[11]:      2048      2176         0         0         0         0         0         0         0         0         0       128      1920      2176         0         0 
dram[12]:      1536      2816         0         0         0         0         0         0         0         0         0         0      2816      1152         0       128 
dram[13]:      1920      2304         0         0         0         0         0         0         0         0         0         0      2304      1664         0         0 
dram[14]:      1408      2432         0         0         0         0         0         0         0         0         0         0      1536      2048         0       128 
dram[15]:      2304      1664         0         0         0         0         0         0         0         0         0         0      1792      2176       256       128 
total bytes read: 133120
Bmin_bank_accesses = 0!
chip skew: 9600/7296 = 1.32
number of bytes accessed:
dram[0]:      1920      2048         0       128         0         0         0         0         0         0       128         0      2048      2816       256         0 
dram[1]:      2176      1792         0         0         0         0         0         0         0         0         0         0      1920      2304         0         0 
dram[2]:      2688      1792         0         0         0         0         0         0         0         0         0         0      2304      2048         0         0 
dram[3]:      2176      1792         0         0         0         0         0         0         0         0         0         0      1408      2560         0       128 
dram[4]:      2176      1920         0         0         0         0         0         0         0         0         0         0      1792      1408         0         0 
dram[5]:      2176      1664         0         0         0         0         0         0         0         0       128         0      1408      1920         0         0 
dram[6]:      2048      1792         0         0         0         0         0         0         0         0         0         0      1920      2176         0         0 
dram[7]:      1792      2176       128         0         0         0         0         0         0         0         0         0      2048      1792         0         0 
dram[8]:      1920      2432         0       128         0         0         0         0         0         0         0         0      1920      2432         0         0 
dram[9]:      1792      1664       128         0         0         0         0         0         0         0         0       128      2560      2560         0         0 
dram[10]:      2688      2304         0         0         0         0         0         0         0         0         0         0      3072      1536         0         0 
dram[11]:      2048      2176         0         0         0         0         0         0         0         0         0       128      1920      2176         0         0 
dram[12]:      1536      2816         0         0         0         0         0         0         0         0         0         0      2816      1152         0       128 
dram[13]:      1920      2304         0         0         0         0         0         0         0         0         0         0      2304      1664         0         0 
dram[14]:      1408      2432         0         0         0         0         0         0         0         0         0         0      1536      2048         0       128 
dram[15]:      2304      1664         0         0         0         0         0         0         0         0         0         0      1792      2176       256       128 
total dram bytes accesed = 133120
min_bank_accesses = 0!
chip skew: 9600/7296 = 1.32
number of bytes written:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:         48        60    none         425    none      none      none      none      none      none         332    none          38        37       267    none  
dram[1]:         60        56    none      none      none      none      none      none      none      none      none      none          38        38    none      none  
dram[2]:         51        55    none      none      none      none      none      none      none      none      none      none          38        38    none      none  
dram[3]:         55        58    none      none      none      none      none      none      none      none      none      none          37        37    none         286
dram[4]:         53        62    none      none      none      none      none      none      none      none      none      none          37        37    none      none  
dram[5]:         57        58    none      none      none      none      none      none      none      none         360    none          38        39    none      none  
dram[6]:         69        66    none      none      none      none      none      none      none      none      none      none          37        37    none      none  
dram[7]:         65        54       735    none      none      none      none      none      none      none      none      none          38        38    none      none  
dram[8]:         65        53    none         572    none      none      none      none      none      none      none      none          37        38    none      none  
dram[9]:         58        67       665    none      none      none      none      none      none      none      none         424        37        38    none      none  
dram[10]:         51        58    none      none      none      none      none      none      none      none      none      none          38        38    none      none  
dram[11]:         59        59    none      none      none      none      none      none      none      none      none         334        38        37    none      none  
dram[12]:         67        47    none      none      none      none      none      none      none      none      none      none          38        37    none         309
dram[13]:         53        53    none      none      none      none      none      none      none      none      none      none          37        38    none      none  
dram[14]:         59        53    none      none      none      none      none      none      none      none      none      none          37        37    none         602
dram[15]:         58        64    none      none      none      none      none      none      none      none      none      none          37        38       205       303
maximum mf latency per bank:
dram[0]:        472       461       411       467       460       467       429       445       408       409       437       413       472       467       438       350
dram[1]:        470       472       429       423       460       467       411       445       446       436       391       416       464       466       344       336
dram[2]:        480       468       419       467       419       430       463       465       397       441       399       438       467       466       328       336
dram[3]:        472       472       435       469       409       434       432       448       390       431       399       437       464       472       356       441
dram[4]:        470       473       430       410       432       469       460       465       449       432       457       416       463       468       350       330
dram[5]:        465       469       421       413       460       451       429       432       391       441       438       441       466       463       325       344
dram[6]:        470       471       418       465       419       450       429       466       398       436       371       437       468       466       340       338
dram[7]:        482       472       439       467       461       440       456       434       400       441       448       443       470       469       354       357
dram[8]:        480       470       420       454       461       441       421       416       446       436       457       447       468       472       350       343
dram[9]:        482       469       440       469       420       463       410       445       446       436       399       441       468       467       348       346
dram[10]:        483       486       422       394       426       448       455       469       385       406       392       441       464       467       356       336
dram[11]:        459       480       432       428       460       442       459       465       446       436       448       437       469       463       341       316
dram[12]:        482       482       422       467       460       463       464       469       394       405       394       406       468       455       346       439
dram[13]:        468       472       429       453       426       441       437       467       391       400       392       414       473       474       355       325
dram[14]:        469       482       435       454       460       467       459       448       406       443       459       446       456       467       344       449
dram[15]:        461       470       425       454       457       469       429       467       405       436       383       413       469       469       444       439
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157647 n_nop=157348 n_act=7 n_pre=0 n_ref_event=0 n_req=292 n_rd=292 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001852
n_activity=2264 dram_eff=0.129
bk0: 60a 157610i bk1: 64a 157594i bk2: 0a 157647i bk3: 4a 157615i bk4: 0a 157647i bk5: 0a 157647i bk6: 0a 157647i bk7: 0a 157647i bk8: 0a 157647i bk9: 0a 157647i bk10: 4a 157616i bk11: 0a 157647i bk12: 64a 157558i bk13: 88a 157503i bk14: 8a 157610i bk15: 0a 157647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976027
Row_Buffer_Locality_read = 0.976027
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.105101
Bank_Level_Parallism_Col = 1.095164
Bank_Level_Parallism_Ready = 1.020548
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.095164 

BW Util details:
bwutil = 0.001852 
total_CMD = 157647 
util_bw = 292 
Wasted_Col = 355 
Wasted_Row = 0 
Idle = 157000 

BW Util Bottlenecks: 
RCDc_limit = 147 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 235 
rwq = 0 
CCDLc_limit_alone = 235 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157647 
n_nop = 157348 
Read = 292 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 292 
total_req = 292 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 292 
Row_Bus_Util =  0.000044 
CoL_Bus_Util = 0.001852 
Either_Row_CoL_Bus_Util = 0.001897 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00392015
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157647 n_nop=157387 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001624
n_activity=2025 dram_eff=0.1264
bk0: 68a 157604i bk1: 56a 157573i bk2: 0a 157647i bk3: 0a 157647i bk4: 0a 157647i bk5: 0a 157647i bk6: 0a 157647i bk7: 0a 157647i bk8: 0a 157647i bk9: 0a 157647i bk10: 0a 157647i bk11: 0a 157647i bk12: 60a 157581i bk13: 72a 157572i bk14: 0a 157647i bk15: 0a 157647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.152466
Bank_Level_Parallism_Col = 1.135135
Bank_Level_Parallism_Ready = 1.011719
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.135135 

BW Util details:
bwutil = 0.001624 
total_CMD = 157647 
util_bw = 256 
Wasted_Col = 190 
Wasted_Row = 0 
Idle = 157201 

BW Util Bottlenecks: 
RCDc_limit = 83 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 150 
rwq = 0 
CCDLc_limit_alone = 150 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157647 
n_nop = 157387 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001624 
Either_Row_CoL_Bus_Util = 0.001649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00376791
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157647 n_nop=157367 n_act=4 n_pre=0 n_ref_event=0 n_req=276 n_rd=276 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001751
n_activity=1916 dram_eff=0.1441
bk0: 84a 157542i bk1: 56a 157579i bk2: 0a 157647i bk3: 0a 157647i bk4: 0a 157647i bk5: 0a 157647i bk6: 0a 157647i bk7: 0a 157647i bk8: 0a 157647i bk9: 0a 157647i bk10: 0a 157647i bk11: 0a 157647i bk12: 72a 157570i bk13: 64a 157587i bk14: 0a 157647i bk15: 0a 157647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985507
Row_Buffer_Locality_read = 0.985507
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.172000
Bank_Level_Parallism_Col = 1.150602
Bank_Level_Parallism_Ready = 1.010870
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.150602 

BW Util details:
bwutil = 0.001751 
total_CMD = 157647 
util_bw = 276 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 157147 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 184 
rwq = 0 
CCDLc_limit_alone = 184 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157647 
n_nop = 157367 
Read = 276 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 276 
total_req = 276 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 276 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001751 
Either_Row_CoL_Bus_Util = 0.001776 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00230896
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157647 n_nop=157390 n_act=5 n_pre=0 n_ref_event=0 n_req=252 n_rd=252 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001599
n_activity=1995 dram_eff=0.1263
bk0: 68a 157570i bk1: 56a 157589i bk2: 0a 157647i bk3: 0a 157647i bk4: 0a 157647i bk5: 0a 157647i bk6: 0a 157647i bk7: 0a 157647i bk8: 0a 157647i bk9: 0a 157647i bk10: 0a 157647i bk11: 0a 157647i bk12: 44a 157615i bk13: 80a 157560i bk14: 0a 157647i bk15: 4a 157616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980159
Row_Buffer_Locality_read = 0.980159
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.036680
Bank_Level_Parallism_Col = 1.037037
Bank_Level_Parallism_Ready = 1.047619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037037 

BW Util details:
bwutil = 0.001599 
total_CMD = 157647 
util_bw = 252 
Wasted_Col = 266 
Wasted_Row = 0 
Idle = 157129 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 158 
rwq = 0 
CCDLc_limit_alone = 158 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157647 
n_nop = 157390 
Read = 252 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 252 
total_req = 252 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 252 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.001599 
Either_Row_CoL_Bus_Util = 0.001630 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00249925
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157647 n_nop=157415 n_act=4 n_pre=0 n_ref_event=0 n_req=228 n_rd=228 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001446
n_activity=1991 dram_eff=0.1145
bk0: 68a 157607i bk1: 60a 157591i bk2: 0a 157647i bk3: 0a 157647i bk4: 0a 157647i bk5: 0a 157647i bk6: 0a 157647i bk7: 0a 157647i bk8: 0a 157647i bk9: 0a 157647i bk10: 0a 157647i bk11: 0a 157647i bk12: 56a 157604i bk13: 44a 157590i bk14: 0a 157647i bk15: 0a 157647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982456
Row_Buffer_Locality_read = 0.982456
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054726
Bank_Level_Parallism_Col = 1.052632
Bank_Level_Parallism_Ready = 1.017544
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.052632 

BW Util details:
bwutil = 0.001446 
total_CMD = 157647 
util_bw = 228 
Wasted_Col = 174 
Wasted_Row = 0 
Idle = 157245 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 103 
rwq = 0 
CCDLc_limit_alone = 103 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157647 
n_nop = 157415 
Read = 228 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 228 
total_req = 228 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 228 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001446 
Either_Row_CoL_Bus_Util = 0.001472 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00105933
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157647 n_nop=157414 n_act=5 n_pre=0 n_ref_event=0 n_req=228 n_rd=228 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001446
n_activity=1841 dram_eff=0.1238
bk0: 68a 157564i bk1: 52a 157566i bk2: 0a 157647i bk3: 0a 157647i bk4: 0a 157647i bk5: 0a 157647i bk6: 0a 157647i bk7: 0a 157647i bk8: 0a 157647i bk9: 0a 157647i bk10: 4a 157617i bk11: 0a 157647i bk12: 44a 157601i bk13: 60a 157587i bk14: 0a 157647i bk15: 0a 157647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978070
Row_Buffer_Locality_read = 0.978070
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.095436
Bank_Level_Parallism_Col = 1.081590
Bank_Level_Parallism_Ready = 1.026316
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.081590 

BW Util details:
bwutil = 0.001446 
total_CMD = 157647 
util_bw = 228 
Wasted_Col = 254 
Wasted_Row = 0 
Idle = 157165 

BW Util Bottlenecks: 
RCDc_limit = 106 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 170 
rwq = 0 
CCDLc_limit_alone = 170 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157647 
n_nop = 157414 
Read = 228 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 228 
total_req = 228 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 228 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.001446 
Either_Row_CoL_Bus_Util = 0.001478 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0026959
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157647 n_nop=157395 n_act=4 n_pre=0 n_ref_event=0 n_req=248 n_rd=248 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001573
n_activity=1964 dram_eff=0.1263
bk0: 64a 157592i bk1: 56a 157586i bk2: 0a 157647i bk3: 0a 157647i bk4: 0a 157647i bk5: 0a 157647i bk6: 0a 157647i bk7: 0a 157647i bk8: 0a 157647i bk9: 0a 157647i bk10: 0a 157647i bk11: 0a 157647i bk12: 60a 157585i bk13: 68a 157578i bk14: 0a 157647i bk15: 0a 157647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983871
Row_Buffer_Locality_read = 0.983871
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.092715
Bank_Level_Parallism_Col = 1.086667
Bank_Level_Parallism_Ready = 1.024194
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.086667 

BW Util details:
bwutil = 0.001573 
total_CMD = 157647 
util_bw = 248 
Wasted_Col = 205 
Wasted_Row = 0 
Idle = 157194 

BW Util Bottlenecks: 
RCDc_limit = 86 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 141 
rwq = 0 
CCDLc_limit_alone = 141 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157647 
n_nop = 157395 
Read = 248 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 248 
total_req = 248 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 248 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001573 
Either_Row_CoL_Bus_Util = 0.001599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001326 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00132575
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157647 n_nop=157394 n_act=5 n_pre=0 n_ref_event=0 n_req=248 n_rd=248 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001573
n_activity=1998 dram_eff=0.1241
bk0: 56a 157609i bk1: 68a 157513i bk2: 4a 157616i bk3: 0a 157647i bk4: 0a 157647i bk5: 0a 157647i bk6: 0a 157647i bk7: 0a 157647i bk8: 0a 157647i bk9: 0a 157647i bk10: 0a 157647i bk11: 0a 157647i bk12: 64a 157595i bk13: 56a 157595i bk14: 0a 157647i bk15: 0a 157647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979839
Row_Buffer_Locality_read = 0.979839
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041276
Bank_Level_Parallism_Col = 1.041667
Bank_Level_Parallism_Ready = 1.020161
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041667 

BW Util details:
bwutil = 0.001573 
total_CMD = 157647 
util_bw = 248 
Wasted_Col = 285 
Wasted_Row = 0 
Idle = 157114 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 182 
rwq = 0 
CCDLc_limit_alone = 182 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157647 
n_nop = 157394 
Read = 248 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 248 
total_req = 248 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 248 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.001573 
Either_Row_CoL_Bus_Util = 0.001605 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00447836
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157647 n_nop=157366 n_act=5 n_pre=0 n_ref_event=0 n_req=276 n_rd=276 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001751
n_activity=2009 dram_eff=0.1374
bk0: 60a 157560i bk1: 76a 157593i bk2: 0a 157647i bk3: 4a 157622i bk4: 0a 157647i bk5: 0a 157647i bk6: 0a 157647i bk7: 0a 157647i bk8: 0a 157647i bk9: 0a 157647i bk10: 0a 157647i bk11: 0a 157647i bk12: 60a 157566i bk13: 76a 157571i bk14: 0a 157647i bk15: 0a 157647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981884
Row_Buffer_Locality_read = 0.981884
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067736
Bank_Level_Parallism_Col = 1.068345
Bank_Level_Parallism_Ready = 1.018116
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068345 

BW Util details:
bwutil = 0.001751 
total_CMD = 157647 
util_bw = 276 
Wasted_Col = 285 
Wasted_Row = 0 
Idle = 157086 

BW Util Bottlenecks: 
RCDc_limit = 104 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 188 
rwq = 0 
CCDLc_limit_alone = 188 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157647 
n_nop = 157366 
Read = 276 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 276 
total_req = 276 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 276 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.001751 
Either_Row_CoL_Bus_Util = 0.001782 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00248657
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157647 n_nop=157366 n_act=6 n_pre=0 n_ref_event=0 n_req=276 n_rd=276 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001751
n_activity=2289 dram_eff=0.1206
bk0: 56a 157607i bk1: 52a 157614i bk2: 4a 157622i bk3: 0a 157647i bk4: 0a 157647i bk5: 0a 157647i bk6: 0a 157647i bk7: 0a 157647i bk8: 0a 157647i bk9: 0a 157647i bk10: 0a 157647i bk11: 4a 157616i bk12: 80a 157579i bk13: 80a 157589i bk14: 0a 157647i bk15: 0a 157647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.127388
Bank_Level_Parallism_Col = 1.111349
Bank_Level_Parallism_Ready = 1.021739
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111349 

BW Util details:
bwutil = 0.001751 
total_CMD = 157647 
util_bw = 276 
Wasted_Col = 195 
Wasted_Row = 0 
Idle = 157176 

BW Util Bottlenecks: 
RCDc_limit = 123 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 102 
rwq = 0 
CCDLc_limit_alone = 102 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157647 
n_nop = 157366 
Read = 276 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 276 
total_req = 276 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 276 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.001751 
Either_Row_CoL_Bus_Util = 0.001782 
Issued_on_Two_Bus_Simul_Util = 0.000006 
issued_two_Eff = 0.003559 
queue_avg = 0.002366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00236605
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157647 n_nop=157343 n_act=4 n_pre=0 n_ref_event=0 n_req=300 n_rd=300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001903
n_activity=2173 dram_eff=0.1381
bk0: 84a 157541i bk1: 72a 157604i bk2: 0a 157647i bk3: 0a 157647i bk4: 0a 157647i bk5: 0a 157647i bk6: 0a 157647i bk7: 0a 157647i bk8: 0a 157647i bk9: 0a 157647i bk10: 0a 157647i bk11: 0a 157647i bk12: 96a 157534i bk13: 48a 157608i bk14: 0a 157647i bk15: 0a 157647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986667
Row_Buffer_Locality_read = 0.986667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.136106
Bank_Level_Parallism_Col = 1.121442
Bank_Level_Parallism_Ready = 1.003333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.121442 

BW Util details:
bwutil = 0.001903 
total_CMD = 157647 
util_bw = 300 
Wasted_Col = 229 
Wasted_Row = 0 
Idle = 157118 

BW Util Bottlenecks: 
RCDc_limit = 81 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 192 
rwq = 0 
CCDLc_limit_alone = 192 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157647 
n_nop = 157343 
Read = 300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 300 
total_req = 300 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 300 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001903 
Either_Row_CoL_Bus_Util = 0.001928 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00264515
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157647 n_nop=157378 n_act=5 n_pre=0 n_ref_event=0 n_req=264 n_rd=264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001675
n_activity=1992 dram_eff=0.1325
bk0: 64a 157567i bk1: 68a 157608i bk2: 0a 157647i bk3: 0a 157647i bk4: 0a 157647i bk5: 0a 157647i bk6: 0a 157647i bk7: 0a 157647i bk8: 0a 157647i bk9: 0a 157647i bk10: 0a 157647i bk11: 4a 157616i bk12: 60a 157595i bk13: 68a 157579i bk14: 0a 157647i bk15: 0a 157647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981061
Row_Buffer_Locality_read = 0.981061
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.063745
Bank_Level_Parallism_Col = 1.062249
Bank_Level_Parallism_Ready = 1.015152
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.062249 

BW Util details:
bwutil = 0.001675 
total_CMD = 157647 
util_bw = 264 
Wasted_Col = 238 
Wasted_Row = 0 
Idle = 157145 

BW Util Bottlenecks: 
RCDc_limit = 107 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 152 
rwq = 0 
CCDLc_limit_alone = 152 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157647 
n_nop = 157378 
Read = 264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 264 
total_req = 264 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 264 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.001675 
Either_Row_CoL_Bus_Util = 0.001706 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002594 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0025944
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157647 n_nop=157378 n_act=5 n_pre=0 n_ref_event=0 n_req=264 n_rd=264 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001675
n_activity=2186 dram_eff=0.1208
bk0: 48a 157612i bk1: 88a 157584i bk2: 0a 157647i bk3: 0a 157647i bk4: 0a 157647i bk5: 0a 157647i bk6: 0a 157647i bk7: 0a 157647i bk8: 0a 157647i bk9: 0a 157647i bk10: 0a 157647i bk11: 0a 157647i bk12: 88a 157544i bk13: 36a 157610i bk14: 0a 157647i bk15: 4a 157616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981061
Row_Buffer_Locality_read = 0.981061
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.019120
Bank_Level_Parallism_Col = 1.019305
Bank_Level_Parallism_Ready = 1.011364
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019305 

BW Util details:
bwutil = 0.001675 
total_CMD = 157647 
util_bw = 264 
Wasted_Col = 259 
Wasted_Row = 0 
Idle = 157124 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 151 
rwq = 0 
CCDLc_limit_alone = 151 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157647 
n_nop = 157378 
Read = 264 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 264 
total_req = 264 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 264 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.001675 
Either_Row_CoL_Bus_Util = 0.001706 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0020806
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157647 n_nop=157387 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001624
n_activity=1634 dram_eff=0.1567
bk0: 60a 157604i bk1: 72a 157558i bk2: 0a 157647i bk3: 0a 157647i bk4: 0a 157647i bk5: 0a 157647i bk6: 0a 157647i bk7: 0a 157647i bk8: 0a 157647i bk9: 0a 157647i bk10: 0a 157647i bk11: 0a 157647i bk12: 72a 157535i bk13: 52a 157571i bk14: 0a 157647i bk15: 0a 157647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.254902
Bank_Level_Parallism_Col = 1.231948
Bank_Level_Parallism_Ready = 1.015625
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.231948 

BW Util details:
bwutil = 0.001624 
total_CMD = 157647 
util_bw = 256 
Wasted_Col = 203 
Wasted_Row = 0 
Idle = 157188 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 183 
rwq = 0 
CCDLc_limit_alone = 183 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157647 
n_nop = 157387 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001624 
Either_Row_CoL_Bus_Util = 0.001649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00282911
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157647 n_nop=157406 n_act=5 n_pre=0 n_ref_event=0 n_req=236 n_rd=236 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001497
n_activity=1817 dram_eff=0.1299
bk0: 44a 157614i bk1: 76a 157511i bk2: 0a 157647i bk3: 0a 157647i bk4: 0a 157647i bk5: 0a 157647i bk6: 0a 157647i bk7: 0a 157647i bk8: 0a 157647i bk9: 0a 157647i bk10: 0a 157647i bk11: 0a 157647i bk12: 48a 157606i bk13: 64a 157576i bk14: 0a 157647i bk15: 4a 157610i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978814
Row_Buffer_Locality_read = 0.978814
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.144628
Bank_Level_Parallism_Col = 1.124740
Bank_Level_Parallism_Ready = 1.004237
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.124740 

BW Util details:
bwutil = 0.001497 
total_CMD = 157647 
util_bw = 236 
Wasted_Col = 248 
Wasted_Row = 0 
Idle = 157163 

BW Util Bottlenecks: 
RCDc_limit = 106 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 186 
rwq = 0 
CCDLc_limit_alone = 186 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157647 
n_nop = 157406 
Read = 236 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 236 
total_req = 236 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 236 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.001497 
Either_Row_CoL_Bus_Util = 0.001529 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002347 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00234702
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=22, tRRD=7 tCCD=1, tRCD=22 tRAS=50 tRP=22 tRC=72
n_cmd=157647 n_nop=157381 n_act=6 n_pre=0 n_ref_event=0 n_req=260 n_rd=260 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001649
n_activity=1935 dram_eff=0.1344
bk0: 72a 157558i bk1: 52a 157607i bk2: 0a 157647i bk3: 0a 157647i bk4: 0a 157647i bk5: 0a 157647i bk6: 0a 157647i bk7: 0a 157647i bk8: 0a 157647i bk9: 0a 157647i bk10: 0a 157647i bk11: 0a 157647i bk12: 56a 157565i bk13: 68a 157582i bk14: 8a 157605i bk15: 4a 157622i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976923
Row_Buffer_Locality_read = 0.976923
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.096364
Bank_Level_Parallism_Col = 1.095413
Bank_Level_Parallism_Ready = 1.007692
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.095413 

BW Util details:
bwutil = 0.001649 
total_CMD = 157647 
util_bw = 260 
Wasted_Col = 290 
Wasted_Row = 0 
Idle = 157097 

BW Util Bottlenecks: 
RCDc_limit = 124 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 192 
rwq = 0 
CCDLc_limit_alone = 192 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 157647 
n_nop = 157381 
Read = 260 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 260 
Row_Bus_Util =  0.000038 
CoL_Bus_Util = 0.001649 
Either_Row_CoL_Bus_Util = 0.001687 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004117 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00411679

========= L2 cache stats =========
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=60160
icnt_total_pkts_simt_to_mem=60160
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 60160
Req_Network_cycles = 35603
Req_Network_injected_packets_per_cycle =       1.6897 
Req_Network_conflicts_per_cycle =       0.7179
Req_Network_conflicts_per_cycle_util =       2.9831
Req_Bank_Level_Parallism =       7.0215
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.9958
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0528

Reply_Network_injected_packets_num = 60160
Reply_Network_cycles = 35603
Reply_Network_injected_packets_per_cycle =        1.6897
Reply_Network_conflicts_per_cycle =        0.0334
Reply_Network_conflicts_per_cycle_util =       0.1335
Reply_Bank_Level_Parallism =       6.7467
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0036
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0367
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 1044791 (inst/sec)
gpgpu_simulation_rate = 4450 (cycle/sec)
gpgpu_silicon_slowdown = 254382x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***

