INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/ip/prgrom_2/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/ip/uart_bmpg_0_1/uart_bmpg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/ip/uart_bmpg_0_1/upg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upg
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/ip/uart_bmpg_0_1/sim/uart_bmpg_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_bmpg_0
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/code/RenaiCirculation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RenaiCirculation
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/dmemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/forwarding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/gen_regs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_regs
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/pc_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/pre_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pre_if
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/programrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module programrom
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/再也不谈恋爱了/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/Downloads/vga_num_switch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module num_switch
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sources_1/imports/Downloads/vga_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_top
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Notes/Computer Organization/Proj/fin/cpu_4/project_1.srcs/sim_1/new/sim_coe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_coe
