--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1081 paths analyzed, 243 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.989ns.
--------------------------------------------------------------------------------
Slack:                  13.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.447ns (Levels of Logic = 1)
  Clock Path Skew:      0.493ns (1.244 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.AQ       Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X21Y33.B2      net (fanout=13)       3.051   ld/M_slowclock_value[0]
    SLICE_X21Y33.B       Tilo                  0.259   ld/M_cSignal_d[1]
                                                       ld/M_cSignal_d<1>1
    OLOGIC_X11Y2.D1      net (fanout=1)        2.529   ld/M_cSignal_d[1]
    OLOGIC_X11Y2.CLK0    Todck                 1.178   M_ld_c[1]
                                                       ld/M_cSignal_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.447ns (1.867ns logic, 5.580ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  13.223ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.239ns (Levels of Logic = 1)
  Clock Path Skew:      0.497ns (1.155 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.AQ       Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X21Y33.B2      net (fanout=13)       3.051   ld/M_slowclock_value[0]
    SLICE_X21Y33.BMUX    Tilo                  0.337   ld/M_cSignal_d[1]
                                                       ld/M_cSignal_d<13>1
    OLOGIC_X12Y58.D1     net (fanout=1)        2.243   ld/M_cSignal_d[13]
    OLOGIC_X12Y58.CLK0   Todck                 1.178   M_ld_c[13]
                                                       ld/M_cSignal_q_13
    -------------------------------------------------  ---------------------------
    Total                                      7.239ns (1.945ns logic, 5.294ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  13.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_14 (FF)
  Destination:          ld/M_cSignal_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.184ns (Levels of Logic = 1)
  Clock Path Skew:      0.493ns (1.244 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_14 to ld/M_cSignal_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.CQ       Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_14
    SLICE_X21Y33.B1      net (fanout=17)       2.788   ld/M_slowclock_value[2]
    SLICE_X21Y33.B       Tilo                  0.259   ld/M_cSignal_d[1]
                                                       ld/M_cSignal_d<1>1
    OLOGIC_X11Y2.D1      net (fanout=1)        2.529   ld/M_cSignal_d[1]
    OLOGIC_X11Y2.CLK0    Todck                 1.178   M_ld_c[1]
                                                       ld/M_cSignal_q_1
    -------------------------------------------------  ---------------------------
    Total                                      7.184ns (1.867ns logic, 5.317ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  13.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_14 (FF)
  Destination:          ld/M_cSignal_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.052ns (Levels of Logic = 1)
  Clock Path Skew:      0.493ns (1.244 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_14 to ld/M_cSignal_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.CQ       Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_14
    SLICE_X21Y21.A2      net (fanout=17)       3.628   ld/M_slowclock_value[2]
    SLICE_X21Y21.A       Tilo                  0.259   ld/M_cSignal_d[2]
                                                       ld/M_cSignal_d<2>1
    OLOGIC_X12Y4.D1      net (fanout=1)        1.557   ld/M_cSignal_d[2]
    OLOGIC_X12Y4.CLK0    Todck                 1.178   M_ld_c[2]
                                                       ld/M_cSignal_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.052ns (1.867ns logic, 5.185ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  13.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_14 (FF)
  Destination:          ld/M_cSignal_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.976ns (Levels of Logic = 1)
  Clock Path Skew:      0.497ns (1.155 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_14 to ld/M_cSignal_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.CQ       Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_14
    SLICE_X21Y33.B1      net (fanout=17)       2.788   ld/M_slowclock_value[2]
    SLICE_X21Y33.BMUX    Tilo                  0.337   ld/M_cSignal_d[1]
                                                       ld/M_cSignal_d<13>1
    OLOGIC_X12Y58.D1     net (fanout=1)        2.243   ld/M_cSignal_d[13]
    OLOGIC_X12Y58.CLK0   Todck                 1.178   M_ld_c[13]
                                                       ld/M_cSignal_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.976ns (1.945ns logic, 5.031ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  13.500ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_13 (FF)
  Destination:          ld/M_cSignal_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.958ns (Levels of Logic = 1)
  Clock Path Skew:      0.493ns (1.244 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_13 to ld/M_cSignal_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.BQ       Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_13
    SLICE_X21Y21.A5      net (fanout=13)       3.534   ld/M_slowclock_value[1]
    SLICE_X21Y21.A       Tilo                  0.259   ld/M_cSignal_d[2]
                                                       ld/M_cSignal_d<2>1
    OLOGIC_X12Y4.D1      net (fanout=1)        1.557   ld/M_cSignal_d[2]
    OLOGIC_X12Y4.CLK0    Todck                 1.178   M_ld_c[2]
                                                       ld/M_cSignal_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.958ns (1.867ns logic, 5.091ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  13.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.923ns (Levels of Logic = 1)
  Clock Path Skew:      0.493ns (1.244 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.AQ       Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X21Y21.A1      net (fanout=13)       3.499   ld/M_slowclock_value[0]
    SLICE_X21Y21.A       Tilo                  0.259   ld/M_cSignal_d[2]
                                                       ld/M_cSignal_d<2>1
    OLOGIC_X12Y4.D1      net (fanout=1)        1.557   ld/M_cSignal_d[2]
    OLOGIC_X12Y4.CLK0    Todck                 1.178   M_ld_c[2]
                                                       ld/M_cSignal_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.923ns (1.867ns logic, 5.056ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  13.764ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_15 (FF)
  Destination:          ld/M_cSignal_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.701ns (Levels of Logic = 1)
  Clock Path Skew:      0.500ns (1.244 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_15 to ld/M_cSignal_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.CQ       Tcko                  0.430   ld/M_slowclock_value[3]
                                                       ld/slowclock/M_ctr_q_15
    SLICE_X21Y33.B4      net (fanout=21)       2.305   ld/M_slowclock_value[3]
    SLICE_X21Y33.B       Tilo                  0.259   ld/M_cSignal_d[1]
                                                       ld/M_cSignal_d<1>1
    OLOGIC_X11Y2.D1      net (fanout=1)        2.529   ld/M_cSignal_d[1]
    OLOGIC_X11Y2.CLK0    Todck                 1.178   M_ld_c[1]
                                                       ld/M_cSignal_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.701ns (1.867ns logic, 4.834ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  13.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_14 (FF)
  Destination:          ld/M_cSignal_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.603ns (Levels of Logic = 1)
  Clock Path Skew:      0.431ns (1.182 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_14 to ld/M_cSignal_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.CQ       Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_14
    SLICE_X21Y21.A2      net (fanout=17)       3.628   ld/M_slowclock_value[2]
    SLICE_X21Y21.AMUX    Tilo                  0.337   ld/M_cSignal_d[2]
                                                       ld/M_cSignal_d<6>1
    OLOGIC_X12Y28.D1     net (fanout=1)        1.030   ld/M_cSignal_d[6]
    OLOGIC_X12Y28.CLK0   Todck                 1.178   M_ld_c[6]
                                                       ld/M_cSignal_q_6
    -------------------------------------------------  ---------------------------
    Total                                      6.603ns (1.945ns logic, 4.658ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  13.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_13 (FF)
  Destination:          ld/M_cSignal_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.509ns (Levels of Logic = 1)
  Clock Path Skew:      0.431ns (1.182 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_13 to ld/M_cSignal_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.BQ       Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_13
    SLICE_X21Y21.A5      net (fanout=13)       3.534   ld/M_slowclock_value[1]
    SLICE_X21Y21.AMUX    Tilo                  0.337   ld/M_cSignal_d[2]
                                                       ld/M_cSignal_d<6>1
    OLOGIC_X12Y28.D1     net (fanout=1)        1.030   ld/M_cSignal_d[6]
    OLOGIC_X12Y28.CLK0   Todck                 1.178   M_ld_c[6]
                                                       ld/M_cSignal_q_6
    -------------------------------------------------  ---------------------------
    Total                                      6.509ns (1.945ns logic, 4.564ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  13.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.474ns (Levels of Logic = 1)
  Clock Path Skew:      0.431ns (1.182 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.AQ       Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X21Y21.A1      net (fanout=13)       3.499   ld/M_slowclock_value[0]
    SLICE_X21Y21.AMUX    Tilo                  0.337   ld/M_cSignal_d[2]
                                                       ld/M_cSignal_d<6>1
    OLOGIC_X12Y28.D1     net (fanout=1)        1.030   ld/M_cSignal_d[6]
    OLOGIC_X12Y28.CLK0   Todck                 1.178   M_ld_c[6]
                                                       ld/M_cSignal_q_6
    -------------------------------------------------  ---------------------------
    Total                                      6.474ns (1.945ns logic, 4.529ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  13.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_13 (FF)
  Destination:          ld/M_cSignal_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.512ns (Levels of Logic = 1)
  Clock Path Skew:      0.488ns (1.239 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_13 to ld/M_cSignal_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.BQ       Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_13
    SLICE_X19Y21.A5      net (fanout=13)       3.118   ld/M_slowclock_value[1]
    SLICE_X19Y21.A       Tilo                  0.259   ld/M_cSignal_d[0]
                                                       ld/M_cSignal_d<0>1
    OLOGIC_X9Y2.D1       net (fanout=1)        1.527   ld/M_cSignal_d[0]
    OLOGIC_X9Y2.CLK0     Todck                 1.178   M_ld_c[0]
                                                       ld/M_cSignal_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.512ns (1.867ns logic, 4.645ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  13.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_15 (FF)
  Destination:          ld/M_cSignal_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.493ns (Levels of Logic = 1)
  Clock Path Skew:      0.504ns (1.155 - 0.651)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_15 to ld/M_cSignal_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.CQ       Tcko                  0.430   ld/M_slowclock_value[3]
                                                       ld/slowclock/M_ctr_q_15
    SLICE_X21Y33.B4      net (fanout=21)       2.305   ld/M_slowclock_value[3]
    SLICE_X21Y33.BMUX    Tilo                  0.337   ld/M_cSignal_d[1]
                                                       ld/M_cSignal_d<13>1
    OLOGIC_X12Y58.D1     net (fanout=1)        2.243   ld/M_cSignal_d[13]
    OLOGIC_X12Y58.CLK0   Todck                 1.178   M_ld_c[13]
                                                       ld/M_cSignal_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.493ns (1.945ns logic, 4.548ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  14.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_15 (FF)
  Destination:          ld/M_cSignal_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.443ns (Levels of Logic = 1)
  Clock Path Skew:      0.500ns (1.244 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_15 to ld/M_cSignal_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.CQ       Tcko                  0.430   ld/M_slowclock_value[3]
                                                       ld/slowclock/M_ctr_q_15
    SLICE_X21Y21.A4      net (fanout=21)       3.019   ld/M_slowclock_value[3]
    SLICE_X21Y21.A       Tilo                  0.259   ld/M_cSignal_d[2]
                                                       ld/M_cSignal_d<2>1
    OLOGIC_X12Y4.D1      net (fanout=1)        1.557   ld/M_cSignal_d[2]
    OLOGIC_X12Y4.CLK0    Todck                 1.178   M_ld_c[2]
                                                       ld/M_cSignal_q_2
    -------------------------------------------------  ---------------------------
    Total                                      6.443ns (1.867ns logic, 4.576ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  14.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_13 (FF)
  Destination:          ld/M_cSignal_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.493ns (1.244 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_13 to ld/M_cSignal_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.BQ       Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_13
    SLICE_X21Y33.B5      net (fanout=13)       2.040   ld/M_slowclock_value[1]
    SLICE_X21Y33.B       Tilo                  0.259   ld/M_cSignal_d[1]
                                                       ld/M_cSignal_d<1>1
    OLOGIC_X11Y2.D1      net (fanout=1)        2.529   ld/M_cSignal_d[1]
    OLOGIC_X11Y2.CLK0    Todck                 1.178   M_ld_c[1]
                                                       ld/M_cSignal_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.436ns (1.867ns logic, 4.569ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  14.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_14 (FF)
  Destination:          ld/M_cSignal_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.393ns (Levels of Logic = 1)
  Clock Path Skew:      0.488ns (1.239 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_14 to ld/M_cSignal_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.CQ       Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_14
    SLICE_X19Y21.A2      net (fanout=17)       2.999   ld/M_slowclock_value[2]
    SLICE_X19Y21.A       Tilo                  0.259   ld/M_cSignal_d[0]
                                                       ld/M_cSignal_d<0>1
    OLOGIC_X9Y2.D1       net (fanout=1)        1.527   ld/M_cSignal_d[0]
    OLOGIC_X9Y2.CLK0     Todck                 1.178   M_ld_c[0]
                                                       ld/M_cSignal_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.393ns (1.867ns logic, 4.526ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  14.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.367ns (Levels of Logic = 1)
  Clock Path Skew:      0.488ns (1.239 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.AQ       Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X19Y21.A3      net (fanout=13)       2.973   ld/M_slowclock_value[0]
    SLICE_X19Y21.A       Tilo                  0.259   ld/M_cSignal_d[0]
                                                       ld/M_cSignal_d<0>1
    OLOGIC_X9Y2.D1       net (fanout=1)        1.527   ld/M_cSignal_d[0]
    OLOGIC_X9Y2.CLK0     Todck                 1.178   M_ld_c[0]
                                                       ld/M_cSignal_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.367ns (1.867ns logic, 4.500ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  14.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_15 (FF)
  Destination:          ld/M_cSignal_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.265ns (Levels of Logic = 1)
  Clock Path Skew:      0.495ns (1.239 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_15 to ld/M_cSignal_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.CQ       Tcko                  0.430   ld/M_slowclock_value[3]
                                                       ld/slowclock/M_ctr_q_15
    SLICE_X19Y21.A4      net (fanout=21)       2.871   ld/M_slowclock_value[3]
    SLICE_X19Y21.A       Tilo                  0.259   ld/M_cSignal_d[0]
                                                       ld/M_cSignal_d<0>1
    OLOGIC_X9Y2.D1       net (fanout=1)        1.527   ld/M_cSignal_d[0]
    OLOGIC_X9Y2.CLK0     Todck                 1.178   M_ld_c[0]
                                                       ld/M_cSignal_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.265ns (1.867ns logic, 4.398ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  14.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_13 (FF)
  Destination:          ld/M_cSignal_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.228ns (Levels of Logic = 1)
  Clock Path Skew:      0.497ns (1.155 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_13 to ld/M_cSignal_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.BQ       Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_13
    SLICE_X21Y33.B5      net (fanout=13)       2.040   ld/M_slowclock_value[1]
    SLICE_X21Y33.BMUX    Tilo                  0.337   ld/M_cSignal_d[1]
                                                       ld/M_cSignal_d<13>1
    OLOGIC_X12Y58.D1     net (fanout=1)        2.243   ld/M_cSignal_d[13]
    OLOGIC_X12Y58.CLK0   Todck                 1.178   M_ld_c[13]
                                                       ld/M_cSignal_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.228ns (1.945ns logic, 4.283ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  14.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_15 (FF)
  Destination:          ld/M_cSignal_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.994ns (Levels of Logic = 1)
  Clock Path Skew:      0.438ns (1.182 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_15 to ld/M_cSignal_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.CQ       Tcko                  0.430   ld/M_slowclock_value[3]
                                                       ld/slowclock/M_ctr_q_15
    SLICE_X21Y21.A4      net (fanout=21)       3.019   ld/M_slowclock_value[3]
    SLICE_X21Y21.AMUX    Tilo                  0.337   ld/M_cSignal_d[2]
                                                       ld/M_cSignal_d<6>1
    OLOGIC_X12Y28.D1     net (fanout=1)        1.030   ld/M_cSignal_d[6]
    OLOGIC_X12Y28.CLK0   Todck                 1.178   M_ld_c[6]
                                                       ld/M_cSignal_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.994ns (1.945ns logic, 4.049ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  14.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_13 (FF)
  Destination:          ld/M_cSignal_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.961ns (Levels of Logic = 1)
  Clock Path Skew:      0.420ns (1.171 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_13 to ld/M_cSignal_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.BQ       Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_13
    SLICE_X19Y21.A5      net (fanout=13)       3.118   ld/M_slowclock_value[1]
    SLICE_X19Y21.AMUX    Tilo                  0.337   ld/M_cSignal_d[0]
                                                       ld/M_cSignal_d<4>1
    OLOGIC_X12Y22.D1     net (fanout=1)        0.898   ld/M_cSignal_d[4]
    OLOGIC_X12Y22.CLK0   Todck                 1.178   M_ld_c[4]
                                                       ld/M_cSignal_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.961ns (1.945ns logic, 4.016ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack:                  14.482ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.909ns (Levels of Logic = 1)
  Clock Path Skew:      0.426ns (1.177 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.AQ       Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X21Y29.A1      net (fanout=13)       3.012   ld/M_slowclock_value[0]
    SLICE_X21Y29.A       Tilo                  0.259   ld/M_cSignal_d[3]
                                                       ld/M_cSignal_d<3>1
    OLOGIC_X12Y20.D1     net (fanout=1)        1.030   ld/M_cSignal_d[3]
    OLOGIC_X12Y20.CLK0   Todck                 1.178   M_ld_c[3]
                                                       ld/M_cSignal_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.909ns (1.867ns logic, 4.042ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  14.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_14 (FF)
  Destination:          ld/M_cSignal_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.842ns (Levels of Logic = 1)
  Clock Path Skew:      0.420ns (1.171 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_14 to ld/M_cSignal_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.CQ       Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_14
    SLICE_X19Y21.A2      net (fanout=17)       2.999   ld/M_slowclock_value[2]
    SLICE_X19Y21.AMUX    Tilo                  0.337   ld/M_cSignal_d[0]
                                                       ld/M_cSignal_d<4>1
    OLOGIC_X12Y22.D1     net (fanout=1)        0.898   ld/M_cSignal_d[4]
    OLOGIC_X12Y22.CLK0   Todck                 1.178   M_ld_c[4]
                                                       ld/M_cSignal_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.842ns (1.945ns logic, 3.897ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  14.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.816ns (Levels of Logic = 1)
  Clock Path Skew:      0.420ns (1.171 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.AQ       Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X19Y21.A3      net (fanout=13)       2.973   ld/M_slowclock_value[0]
    SLICE_X19Y21.AMUX    Tilo                  0.337   ld/M_cSignal_d[0]
                                                       ld/M_cSignal_d<4>1
    OLOGIC_X12Y22.D1     net (fanout=1)        0.898   ld/M_cSignal_d[4]
    OLOGIC_X12Y22.CLK0   Todck                 1.178   M_ld_c[4]
                                                       ld/M_cSignal_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.816ns (1.945ns logic, 3.871ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  14.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_14 (FF)
  Destination:          ld/M_cSignal_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.779ns (Levels of Logic = 1)
  Clock Path Skew:      0.426ns (1.177 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_14 to ld/M_cSignal_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.CQ       Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_14
    SLICE_X21Y29.A2      net (fanout=17)       2.882   ld/M_slowclock_value[2]
    SLICE_X21Y29.A       Tilo                  0.259   ld/M_cSignal_d[3]
                                                       ld/M_cSignal_d<3>1
    OLOGIC_X12Y20.D1     net (fanout=1)        1.030   ld/M_cSignal_d[3]
    OLOGIC_X12Y20.CLK0   Todck                 1.178   M_ld_c[3]
                                                       ld/M_cSignal_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.779ns (1.867ns logic, 3.912ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  14.675ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.722ns (Levels of Logic = 1)
  Clock Path Skew:      0.432ns (1.183 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.AQ       Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X21Y29.A1      net (fanout=13)       3.012   ld/M_slowclock_value[0]
    SLICE_X21Y29.AMUX    Tilo                  0.337   ld/M_cSignal_d[3]
                                                       ld/M_cSignal_d<7>1
    OLOGIC_X12Y30.D1     net (fanout=1)        0.765   ld/M_cSignal_d[7]
    OLOGIC_X12Y30.CLK0   Todck                 1.178   M_ld_c[7]
                                                       ld/M_cSignal_q_7
    -------------------------------------------------  ---------------------------
    Total                                      5.722ns (1.945ns logic, 3.777ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  14.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_15 (FF)
  Destination:          ld/M_cSignal_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.714ns (Levels of Logic = 1)
  Clock Path Skew:      0.427ns (1.171 - 0.744)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_15 to ld/M_cSignal_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y41.CQ       Tcko                  0.430   ld/M_slowclock_value[3]
                                                       ld/slowclock/M_ctr_q_15
    SLICE_X19Y21.A4      net (fanout=21)       2.871   ld/M_slowclock_value[3]
    SLICE_X19Y21.AMUX    Tilo                  0.337   ld/M_cSignal_d[0]
                                                       ld/M_cSignal_d<4>1
    OLOGIC_X12Y22.D1     net (fanout=1)        0.898   ld/M_cSignal_d[4]
    OLOGIC_X12Y22.CLK0   Todck                 1.178   M_ld_c[4]
                                                       ld/M_cSignal_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.714ns (1.945ns logic, 3.769ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  14.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_14 (FF)
  Destination:          ld/M_cSignal_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.432ns (1.183 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_14 to ld/M_cSignal_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.CQ       Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_14
    SLICE_X21Y29.A2      net (fanout=17)       2.882   ld/M_slowclock_value[2]
    SLICE_X21Y29.AMUX    Tilo                  0.337   ld/M_cSignal_d[3]
                                                       ld/M_cSignal_d<7>1
    OLOGIC_X12Y30.D1     net (fanout=1)        0.765   ld/M_cSignal_d[7]
    OLOGIC_X12Y30.CLK0   Todck                 1.178   M_ld_c[7]
                                                       ld/M_cSignal_q_7
    -------------------------------------------------  ---------------------------
    Total                                      5.592ns (1.945ns logic, 3.647ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  14.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.424ns (1.175 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.AQ       Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X21Y33.A1      net (fanout=13)       2.842   ld/M_slowclock_value[0]
    SLICE_X21Y33.A       Tilo                  0.259   ld/M_cSignal_d[1]
                                                       ld/M_cSignal_d<5>1
    OLOGIC_X12Y24.D1     net (fanout=1)        0.874   ld/M_cSignal_d[5]
    OLOGIC_X12Y24.CLK0   Todck                 1.178   M_ld_c[5]
                                                       ld/M_cSignal_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.583ns (1.867ns logic, 3.716ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  14.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ld/slowclock/M_ctr_q_12 (FF)
  Destination:          ld/M_cSignal_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.552ns (Levels of Logic = 1)
  Clock Path Skew:      0.434ns (1.092 - 0.658)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ld/slowclock/M_ctr_q_12 to ld/M_cSignal_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y44.AQ       Tcko                  0.430   ld/M_slowclock_value[2]
                                                       ld/slowclock/M_ctr_q_12
    SLICE_X21Y33.A1      net (fanout=13)       2.842   ld/M_slowclock_value[0]
    SLICE_X21Y33.AMUX    Tilo                  0.337   ld/M_cSignal_d[1]
                                                       ld/M_cSignal_d<9>1
    OLOGIC_X12Y34.D1     net (fanout=1)        0.765   ld/M_cSignal_d[9]
    OLOGIC_X12Y34.CLK0   Todck                 1.178   M_ld_c[9]
                                                       ld/M_cSignal_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.552ns (1.945ns logic, 3.607ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[0]/CLK0
  Logical resource: ld/M_cSignal_q_0/CK0
  Location pin: OLOGIC_X9Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[1]/CLK0
  Logical resource: ld/M_cSignal_q_1/CK0
  Location pin: OLOGIC_X11Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[2]/CLK0
  Logical resource: ld/M_cSignal_q_2/CK0
  Location pin: OLOGIC_X12Y4.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[3]/CLK0
  Logical resource: ld/M_cSignal_q_3/CK0
  Location pin: OLOGIC_X12Y20.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[4]/CLK0
  Logical resource: ld/M_cSignal_q_4/CK0
  Location pin: OLOGIC_X12Y22.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[5]/CLK0
  Logical resource: ld/M_cSignal_q_5/CK0
  Location pin: OLOGIC_X12Y24.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[6]/CLK0
  Logical resource: ld/M_cSignal_q_6/CK0
  Location pin: OLOGIC_X12Y28.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[7]/CLK0
  Logical resource: ld/M_cSignal_q_7/CK0
  Location pin: OLOGIC_X12Y30.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[8]/CLK0
  Logical resource: ld/M_cSignal_q_8/CK0
  Location pin: OLOGIC_X12Y32.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[9]/CLK0
  Logical resource: ld/M_cSignal_q_9/CK0
  Location pin: OLOGIC_X12Y34.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[10]/CLK0
  Logical resource: ld/M_cSignal_q_10/CK0
  Location pin: OLOGIC_X12Y46.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[11]/CLK0
  Logical resource: ld/M_cSignal_q_11/CK0
  Location pin: OLOGIC_X12Y48.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[12]/CLK0
  Logical resource: ld/M_cSignal_q_12/CK0
  Location pin: OLOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[13]/CLK0
  Logical resource: ld/M_cSignal_q_13/CK0
  Location pin: OLOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[14]/CLK0
  Logical resource: ld/M_cSignal_q_14/CK0
  Location pin: OLOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.751ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: M_ld_c[15]/CLK0
  Logical resource: ld/M_cSignal_q_15/CK0
  Location pin: OLOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator_top/M_cucked_q[3]/CLK
  Logical resource: generator_top/M_cucked_q_0/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator_top/M_cucked_q[3]/CLK
  Logical resource: generator_top/M_cucked_q_1/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator_top/M_cucked_q[3]/CLK
  Logical resource: generator_top/M_cucked_q_2/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator_top/M_cucked_q[3]/CLK
  Logical resource: generator_top/M_cucked_q_3/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator_top/M_cucked_q[7]/CLK
  Logical resource: generator_top/M_cucked_q_4/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator_top/M_cucked_q[7]/CLK
  Logical resource: generator_top/M_cucked_q_5/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator_top/M_cucked_q[7]/CLK
  Logical resource: generator_top/M_cucked_q_6/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator_top/M_cucked_q[7]/CLK
  Logical resource: generator_top/M_cucked_q_7/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator_top/M_cucked_q[11]/CLK
  Logical resource: generator_top/M_cucked_q_8/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator_top/M_cucked_q[11]/CLK
  Logical resource: generator_top/M_cucked_q_9/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator_top/M_cucked_q[11]/CLK
  Logical resource: generator_top/M_cucked_q_10/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator_top/M_cucked_q[11]/CLK
  Logical resource: generator_top/M_cucked_q_11/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: generator_top/M_cucked_q[15]/CLK
  Logical resource: generator_top/M_cucked_q_12/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.989|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1081 paths, 0 nets, and 325 connections

Design statistics:
   Minimum period:   6.989ns{1}   (Maximum frequency: 143.082MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec  4 21:59:21 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



