// Seed: 702283471
module module_0;
  assign id_1 = id_1;
  module_2();
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    input supply1 id_2,
    output wire id_3,
    output supply1 id_4,
    output supply0 id_5,
    input supply1 id_6
);
  module_0();
  wire id_8;
endmodule
module module_2;
  always begin
    $display;
    @(negedge {id_1{id_1}} or 1 == id_1)
    if (id_1)
      if (1) begin
        id_1 = id_1;
      end
    begin
      id_1 <= 1;
      $display((id_1));
    end
  end
  assign id_2 = id_2;
  assign id_2[(1)] = 1;
  wire id_3 = id_3;
endmodule
