// Seed: 1299557932
module module_0 ();
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  id_6(
      .id_0(1), .id_1(id_5), .id_2(id_5)
  );
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply1 id_0,
    output tri id_1,
    output tri0 id_2,
    input supply1 id_3
    , id_6,
    output logic id_4
);
  always @(posedge id_3) begin : LABEL_0
    id_4 <= id_6;
  end
  reg  id_7;
  wire id_8;
  assign id_7 = id_6;
  module_0 modCall_1 ();
endmodule
