# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_final2.srcs/sources_1/new/new/clock_enable.vhd" \
"../../../../project_final2.srcs/sources_1/new/new/cnt_up_down.vhd" \
"../../../../project_final2.srcs/sources_1/new/new/hex_7seg.vhd" \
"../../../../project_final2.srcs/sources_1/new/new/driver_7seg_4digits.vhd" \
"../../../../project_final2.srcs/sources_1/imports/Project/Project_lock/Project_lock.srcs/sources_1/new/keypad_to_num.vhd" \
"../../../../project_final2.srcs/sources_1/imports/Project/Final/Nov prieinok/try/try.srcs/sources_1/new/locker_logic.vhd" \
"../../../../project_final2.srcs/sources_1/new/relay_to_door.vhd" \
"../../../../project_final2.srcs/sources_1/new/top.vhd" \
"../../../../project_final2.srcs/sim_1/new/tb_top.vhd" \

# Do not sort compile order
nosort
