axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,E:/FPGA/2025.1/Vivado/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,E:/FPGA/2025.1/Vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,E:/FPGA/2025.1/Vivado/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,E:/FPGA/2025.1/Vivado/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
axi_vip_pkg.sv,systemverilog,xilinx_vip,E:/FPGA/2025.1/Vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,E:/FPGA/2025.1/Vivado/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
axi_vip_if.sv,systemverilog,xilinx_vip,E:/FPGA/2025.1/Vivado/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
clk_vip_if.sv,systemverilog,xilinx_vip,E:/FPGA/2025.1/Vivado/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
rst_vip_if.sv,systemverilog,xilinx_vip,E:/FPGA/2025.1/Vivado/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
xpm_cdc.sv,systemverilog,xpm,E:/FPGA/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
xpm_fifo.sv,systemverilog,xpm,E:/FPGA/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
xpm_memory.sv,systemverilog,xpm,E:/FPGA/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,E:/FPGA/2025.1/Vivado/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
axi_infrastructure_v1_1_vl_rfs.v,verilog,axi_infrastructure_v1_1_0,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
axi_vip_v1_1_vl_rfs.sv,systemverilog,axi_vip_v1_1_21,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f16f/hdl/axi_vip_v1_1_vl_rfs.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
processing_system7_vip_v1_0_vl_rfs.sv,systemverilog,processing_system7_vip_v1_0_23,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl/processing_system7_vip_v1_0_vl_rfs.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_data_extract_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_data_extract_0_0/sim/design_1_data_extract_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_dds_signal_generator_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_dds_signal_generator_0_0/sim/design_1_dds_signal_generator_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_digital_trigger_dete_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_digital_trigger_dete_0_0/sim/design_1_digital_trigger_dete_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_key_debounce_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_key_debounce_0_0/sim/design_1_key_debounce_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_adc_data_acquisition_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_adc_data_acquisition_0_0/sim/design_1_adc_data_acquisition_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_11,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a32c/simulation/blk_mem_gen_v8_4.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_blk_mem_gen_2_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_blk_mem_gen_2_0/sim/design_1_blk_mem_gen_2_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_sin_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_sin_0/sim/design_1_sin_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_square_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_square_0/sim/design_1_square_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
xlconstant_v1_1_vl_rfs.v,verilog,xlconstant_v1_1_10,../../../../Zynq7010Oscilloscope.srcs/sources_1/bd/design_1/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_xlconstant_3_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_xlconstant_1_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_1_1/sim/design_1_xlconstant_1_1.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_xlconstant_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_selectio_wiz_0_0_selectio_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0_selectio_wiz.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_selectio_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_selectio_wiz_0_0/design_1_selectio_wiz_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_ad9434_top_sdr_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ad9434_top_sdr_0_0/sim/design_1_ad9434_top_sdr_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_xlconstant_2_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
util_ds_buf.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_util_ds_buf_0_0/util_ds_buf.vhd,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_util_ds_buf_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_util_ds_buf_0_0/sim/design_1_util_ds_buf_0_0.vhd,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
util_vector_logic_v2_0_vl_rfs.v,verilog,util_vector_logic_v2_0_5,../../../../Zynq7010Oscilloscope.srcs/sources_1/bd/design_1/ipshared/e056/hdl/util_vector_logic_v2_0_vl_rfs.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_17,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_rst_ps7_0_50M_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_50M_1/sim/design_1_rst_ps7_0_50M_1.vhd,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
axi_datamover_v5_1_vh_rfs.vhd,vhdl,axi_datamover_v5_1_37,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d44a/hdl/axi_datamover_v5_1_vh_rfs.vhd,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
axi_sg_v4_1_rfs.vhd,vhdl,axi_sg_v4_1_21,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/b193/hdl/axi_sg_v4_1_rfs.vhd,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
axi_dma_v7_1_vh_rfs.vhd,vhdl,axi_dma_v7_1_36,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/cb19/hdl/axi_dma_v7_1_vh_rfs.vhd,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_axi_dma_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_13,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/dc46/simulation/fifo_generator_vlog_beh.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_13,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/dc46/hdl/fifo_generator_v13_2_rfs.vhd,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_13,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/dc46/hdl/fifo_generator_v13_2_rfs.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_fifo_generator_1_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_fifo_generator_1_1/sim/design_1_fifo_generator_1_1.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
bd_6e42.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/sim/bd_6e42.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
bd_6e42_one_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_0/sim/bd_6e42_one_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
bd_6e42_psr_aclk_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_1/sim/bd_6e42_psr_aclk_0.vhd,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
sc_util_v1_0_vl_rfs.sv,systemverilog,smartconnect_v1_0,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
sc_mmu_v1_0_vl_rfs.sv,systemverilog,smartconnect_v1_0,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d800/hdl/sc_mmu_v1_0_vl_rfs.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
bd_6e42_s00mmu_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_2/sim/bd_6e42_s00mmu_0.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
sc_transaction_regulator_v1_0_vl_rfs.sv,systemverilog,smartconnect_v1_0,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/2da8/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
bd_6e42_s00tr_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_3/sim/bd_6e42_s00tr_0.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
sc_si_converter_v1_0_vl_rfs.sv,systemverilog,smartconnect_v1_0,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/dce3/hdl/sc_si_converter_v1_0_vl_rfs.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
bd_6e42_s00sic_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_4/sim/bd_6e42_s00sic_0.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
sc_axi2sc_v1_0_vl_rfs.sv,systemverilog,smartconnect_v1_0,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/cef3/hdl/sc_axi2sc_v1_0_vl_rfs.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
bd_6e42_s00a2s_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_5/sim/bd_6e42_s00a2s_0.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
sc_node_v1_0_vl_rfs.sv,systemverilog,smartconnect_v1_0,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/sc_node_v1_0_vl_rfs.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
bd_6e42_sarn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_6/sim/bd_6e42_sarn_0.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
bd_6e42_srn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_7/sim/bd_6e42_srn_0.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
bd_6e42_sawn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_8/sim/bd_6e42_sawn_0.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
bd_6e42_swn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_9/sim/bd_6e42_swn_0.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
bd_6e42_sbn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_10/sim/bd_6e42_sbn_0.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
sc_sc2axi_v1_0_vl_rfs.sv,systemverilog,smartconnect_v1_0,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/7f4f/hdl/sc_sc2axi_v1_0_vl_rfs.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
bd_6e42_m00s2a_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_11/sim/bd_6e42_m00s2a_0.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
sc_exit_v1_0_vl_rfs.sv,systemverilog,smartconnect_v1_0,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/0133/hdl/sc_exit_v1_0_vl_rfs.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
bd_6e42_m00e_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_2/bd_0/ip/ip_12/sim/bd_6e42_m00e_0.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
sc_switchboard_v1_0_vl_rfs.sv,systemverilog,smartconnect_v1_0,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/3718/hdl/sc_switchboard_v1_0_vl_rfs.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
axi_register_slice_v2_1_vl_rfs.v,verilog,axi_register_slice_v2_1_35,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_axi_smc_2.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_2/sim/design_1_axi_smc_2.sv,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_trigger_controller_a_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_trigger_controller_a_0_0/sim/design_1_trigger_controller_a_0_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_ila_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ila_0_1/sim/design_1_ila_0_1.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
generic_baseblocks_v2_1_vl_rfs.v,verilog,generic_baseblocks_v2_1_2,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
axi_data_fifo_v2_1_vl_rfs.v,verilog,axi_data_fifo_v2_1_35,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4846/hdl/axi_data_fifo_v2_1_vl_rfs.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
axi_protocol_converter_v2_1_vl_rfs.v,verilog,axi_protocol_converter_v2_1_36,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_axi_mem_intercon_imp_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/sim/design_1_axi_mem_intercon_imp_auto_pc_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
axi_clock_converter_v2_1_vl_rfs.v,verilog,axi_clock_converter_v2_1_34,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/9a28/hdl/axi_clock_converter_v2_1_vl_rfs.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
axi_dwidth_converter_v2_1_vl_rfs.v,verilog,axi_dwidth_converter_v2_1_36,../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/db4c/hdl/axi_dwidth_converter_v2_1_vl_rfs.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
design_1_axi_mem_intercon_imp_auto_us_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/sim/design_1_axi_mem_intercon_imp_auto_us_0.v,incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
