Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 24 19:12:54 2020
| Host         : DESKTOP-6CH2PUK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: scg/outsignal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 25 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.744        0.000                      0                   55        0.275        0.000                      0                   55        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.744        0.000                      0                   55        0.275        0.000                      0                   55        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.744ns  (required time - arrival time)
  Source:                 scg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.751ns  (logic 2.575ns (44.777%)  route 3.176ns (55.223%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.711     5.314    scg/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  scg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  scg/counter_reg[2]/Q
                         net (fo=2, routed)           0.465     6.235    scg/counter_reg[2]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.892 r  scg/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.892    scg/counter_reg[0]_i_10_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.009 r  scg/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.009    scg/counter_reg[0]_i_11_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  scg/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.126    scg/counter_reg[0]_i_12_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  scg/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.252    scg/counter_reg[0]_i_14_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.369 r  scg/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.369    scg/counter_reg[0]_i_13_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.486 r  scg/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.486    scg/counter_reg[0]_i_15_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.809 r  scg/counter_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.810     8.619    scg/p_0_in[26]
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.306     8.925 r  scg/counter[0]_i_9/O
                         net (fo=1, routed)           0.746     9.671    scg/counter[0]_i_9_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.124     9.795 r  scg/counter[0]_i_3/O
                         net (fo=2, routed)           0.161     9.956    scg/counter[0]_i_3_n_0
    SLICE_X3Y73          LUT2 (Prop_lut2_I0_O)        0.124    10.080 r  scg/counter[0]_i_1/O
                         net (fo=27, routed)          0.984    11.064    scg/counter[0]_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  scg/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.591    15.014    scg/CLK100MHZ
    SLICE_X0Y77          FDRE                                         r  scg/counter_reg[24]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X0Y77          FDRE (Setup_fdre_C_R)       -0.429    14.808    scg/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -11.064    
  -------------------------------------------------------------------
                         slack                                  3.744    

Slack (MET) :             3.744ns  (required time - arrival time)
  Source:                 scg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.751ns  (logic 2.575ns (44.777%)  route 3.176ns (55.223%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.711     5.314    scg/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  scg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  scg/counter_reg[2]/Q
                         net (fo=2, routed)           0.465     6.235    scg/counter_reg[2]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.892 r  scg/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.892    scg/counter_reg[0]_i_10_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.009 r  scg/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.009    scg/counter_reg[0]_i_11_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  scg/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.126    scg/counter_reg[0]_i_12_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  scg/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.252    scg/counter_reg[0]_i_14_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.369 r  scg/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.369    scg/counter_reg[0]_i_13_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.486 r  scg/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.486    scg/counter_reg[0]_i_15_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.809 r  scg/counter_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.810     8.619    scg/p_0_in[26]
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.306     8.925 r  scg/counter[0]_i_9/O
                         net (fo=1, routed)           0.746     9.671    scg/counter[0]_i_9_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.124     9.795 r  scg/counter[0]_i_3/O
                         net (fo=2, routed)           0.161     9.956    scg/counter[0]_i_3_n_0
    SLICE_X3Y73          LUT2 (Prop_lut2_I0_O)        0.124    10.080 r  scg/counter[0]_i_1/O
                         net (fo=27, routed)          0.984    11.064    scg/counter[0]_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  scg/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.591    15.014    scg/CLK100MHZ
    SLICE_X0Y77          FDRE                                         r  scg/counter_reg[25]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X0Y77          FDRE (Setup_fdre_C_R)       -0.429    14.808    scg/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -11.064    
  -------------------------------------------------------------------
                         slack                                  3.744    

Slack (MET) :             3.744ns  (required time - arrival time)
  Source:                 scg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.751ns  (logic 2.575ns (44.777%)  route 3.176ns (55.223%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.711     5.314    scg/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  scg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  scg/counter_reg[2]/Q
                         net (fo=2, routed)           0.465     6.235    scg/counter_reg[2]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.892 r  scg/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.892    scg/counter_reg[0]_i_10_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.009 r  scg/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.009    scg/counter_reg[0]_i_11_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  scg/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.126    scg/counter_reg[0]_i_12_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  scg/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.252    scg/counter_reg[0]_i_14_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.369 r  scg/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.369    scg/counter_reg[0]_i_13_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.486 r  scg/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.486    scg/counter_reg[0]_i_15_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.809 r  scg/counter_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.810     8.619    scg/p_0_in[26]
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.306     8.925 r  scg/counter[0]_i_9/O
                         net (fo=1, routed)           0.746     9.671    scg/counter[0]_i_9_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.124     9.795 r  scg/counter[0]_i_3/O
                         net (fo=2, routed)           0.161     9.956    scg/counter[0]_i_3_n_0
    SLICE_X3Y73          LUT2 (Prop_lut2_I0_O)        0.124    10.080 r  scg/counter[0]_i_1/O
                         net (fo=27, routed)          0.984    11.064    scg/counter[0]_i_1_n_0
    SLICE_X0Y77          FDRE                                         r  scg/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.591    15.014    scg/CLK100MHZ
    SLICE_X0Y77          FDRE                                         r  scg/counter_reg[26]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X0Y77          FDRE (Setup_fdre_C_R)       -0.429    14.808    scg/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -11.064    
  -------------------------------------------------------------------
                         slack                                  3.744    

Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 scg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.609ns  (logic 2.575ns (45.910%)  route 3.034ns (54.090%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.711     5.314    scg/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  scg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  scg/counter_reg[2]/Q
                         net (fo=2, routed)           0.465     6.235    scg/counter_reg[2]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.892 r  scg/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.892    scg/counter_reg[0]_i_10_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.009 r  scg/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.009    scg/counter_reg[0]_i_11_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  scg/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.126    scg/counter_reg[0]_i_12_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  scg/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.252    scg/counter_reg[0]_i_14_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.369 r  scg/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.369    scg/counter_reg[0]_i_13_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.486 r  scg/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.486    scg/counter_reg[0]_i_15_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.809 r  scg/counter_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.810     8.619    scg/p_0_in[26]
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.306     8.925 r  scg/counter[0]_i_9/O
                         net (fo=1, routed)           0.746     9.671    scg/counter[0]_i_9_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.124     9.795 r  scg/counter[0]_i_3/O
                         net (fo=2, routed)           0.161     9.956    scg/counter[0]_i_3_n_0
    SLICE_X3Y73          LUT2 (Prop_lut2_I0_O)        0.124    10.080 r  scg/counter[0]_i_1/O
                         net (fo=27, routed)          0.843    10.923    scg/counter[0]_i_1_n_0
    SLICE_X0Y76          FDRE                                         r  scg/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590    15.013    scg/CLK100MHZ
    SLICE_X0Y76          FDRE                                         r  scg/counter_reg[20]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y76          FDRE (Setup_fdre_C_R)       -0.429    14.807    scg/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -10.923    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 scg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.609ns  (logic 2.575ns (45.910%)  route 3.034ns (54.090%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.711     5.314    scg/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  scg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  scg/counter_reg[2]/Q
                         net (fo=2, routed)           0.465     6.235    scg/counter_reg[2]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.892 r  scg/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.892    scg/counter_reg[0]_i_10_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.009 r  scg/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.009    scg/counter_reg[0]_i_11_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  scg/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.126    scg/counter_reg[0]_i_12_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  scg/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.252    scg/counter_reg[0]_i_14_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.369 r  scg/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.369    scg/counter_reg[0]_i_13_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.486 r  scg/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.486    scg/counter_reg[0]_i_15_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.809 r  scg/counter_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.810     8.619    scg/p_0_in[26]
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.306     8.925 r  scg/counter[0]_i_9/O
                         net (fo=1, routed)           0.746     9.671    scg/counter[0]_i_9_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.124     9.795 r  scg/counter[0]_i_3/O
                         net (fo=2, routed)           0.161     9.956    scg/counter[0]_i_3_n_0
    SLICE_X3Y73          LUT2 (Prop_lut2_I0_O)        0.124    10.080 r  scg/counter[0]_i_1/O
                         net (fo=27, routed)          0.843    10.923    scg/counter[0]_i_1_n_0
    SLICE_X0Y76          FDRE                                         r  scg/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590    15.013    scg/CLK100MHZ
    SLICE_X0Y76          FDRE                                         r  scg/counter_reg[21]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y76          FDRE (Setup_fdre_C_R)       -0.429    14.807    scg/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -10.923    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 scg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.609ns  (logic 2.575ns (45.910%)  route 3.034ns (54.090%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.711     5.314    scg/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  scg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  scg/counter_reg[2]/Q
                         net (fo=2, routed)           0.465     6.235    scg/counter_reg[2]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.892 r  scg/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.892    scg/counter_reg[0]_i_10_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.009 r  scg/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.009    scg/counter_reg[0]_i_11_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  scg/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.126    scg/counter_reg[0]_i_12_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  scg/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.252    scg/counter_reg[0]_i_14_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.369 r  scg/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.369    scg/counter_reg[0]_i_13_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.486 r  scg/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.486    scg/counter_reg[0]_i_15_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.809 r  scg/counter_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.810     8.619    scg/p_0_in[26]
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.306     8.925 r  scg/counter[0]_i_9/O
                         net (fo=1, routed)           0.746     9.671    scg/counter[0]_i_9_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.124     9.795 r  scg/counter[0]_i_3/O
                         net (fo=2, routed)           0.161     9.956    scg/counter[0]_i_3_n_0
    SLICE_X3Y73          LUT2 (Prop_lut2_I0_O)        0.124    10.080 r  scg/counter[0]_i_1/O
                         net (fo=27, routed)          0.843    10.923    scg/counter[0]_i_1_n_0
    SLICE_X0Y76          FDRE                                         r  scg/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590    15.013    scg/CLK100MHZ
    SLICE_X0Y76          FDRE                                         r  scg/counter_reg[22]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y76          FDRE (Setup_fdre_C_R)       -0.429    14.807    scg/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -10.923    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 scg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.609ns  (logic 2.575ns (45.910%)  route 3.034ns (54.090%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.711     5.314    scg/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  scg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  scg/counter_reg[2]/Q
                         net (fo=2, routed)           0.465     6.235    scg/counter_reg[2]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.892 r  scg/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.892    scg/counter_reg[0]_i_10_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.009 r  scg/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.009    scg/counter_reg[0]_i_11_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  scg/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.126    scg/counter_reg[0]_i_12_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  scg/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.252    scg/counter_reg[0]_i_14_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.369 r  scg/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.369    scg/counter_reg[0]_i_13_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.486 r  scg/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.486    scg/counter_reg[0]_i_15_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.809 r  scg/counter_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.810     8.619    scg/p_0_in[26]
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.306     8.925 r  scg/counter[0]_i_9/O
                         net (fo=1, routed)           0.746     9.671    scg/counter[0]_i_9_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.124     9.795 r  scg/counter[0]_i_3/O
                         net (fo=2, routed)           0.161     9.956    scg/counter[0]_i_3_n_0
    SLICE_X3Y73          LUT2 (Prop_lut2_I0_O)        0.124    10.080 r  scg/counter[0]_i_1/O
                         net (fo=27, routed)          0.843    10.923    scg/counter[0]_i_1_n_0
    SLICE_X0Y76          FDRE                                         r  scg/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.590    15.013    scg/CLK100MHZ
    SLICE_X0Y76          FDRE                                         r  scg/counter_reg[23]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X0Y76          FDRE (Setup_fdre_C_R)       -0.429    14.807    scg/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                         -10.923    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 scg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 2.575ns (46.259%)  route 2.991ns (53.741%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.711     5.314    scg/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  scg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  scg/counter_reg[2]/Q
                         net (fo=2, routed)           0.465     6.235    scg/counter_reg[2]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.892 r  scg/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.892    scg/counter_reg[0]_i_10_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.009 r  scg/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.009    scg/counter_reg[0]_i_11_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  scg/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.126    scg/counter_reg[0]_i_12_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  scg/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.252    scg/counter_reg[0]_i_14_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.369 r  scg/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.369    scg/counter_reg[0]_i_13_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.486 r  scg/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.486    scg/counter_reg[0]_i_15_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.809 r  scg/counter_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.810     8.619    scg/p_0_in[26]
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.306     8.925 r  scg/counter[0]_i_9/O
                         net (fo=1, routed)           0.746     9.671    scg/counter[0]_i_9_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.124     9.795 r  scg/counter[0]_i_3/O
                         net (fo=2, routed)           0.161     9.956    scg/counter[0]_i_3_n_0
    SLICE_X3Y73          LUT2 (Prop_lut2_I0_O)        0.124    10.080 r  scg/counter[0]_i_1/O
                         net (fo=27, routed)          0.800    10.880    scg/counter[0]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  scg/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.593    15.016    scg/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  scg/counter_reg[0]/C
                         clock pessimism              0.298    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    14.849    scg/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -10.880    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 scg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 2.575ns (46.259%)  route 2.991ns (53.741%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.711     5.314    scg/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  scg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  scg/counter_reg[2]/Q
                         net (fo=2, routed)           0.465     6.235    scg/counter_reg[2]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.892 r  scg/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.892    scg/counter_reg[0]_i_10_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.009 r  scg/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.009    scg/counter_reg[0]_i_11_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  scg/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.126    scg/counter_reg[0]_i_12_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  scg/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.252    scg/counter_reg[0]_i_14_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.369 r  scg/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.369    scg/counter_reg[0]_i_13_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.486 r  scg/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.486    scg/counter_reg[0]_i_15_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.809 r  scg/counter_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.810     8.619    scg/p_0_in[26]
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.306     8.925 r  scg/counter[0]_i_9/O
                         net (fo=1, routed)           0.746     9.671    scg/counter[0]_i_9_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.124     9.795 r  scg/counter[0]_i_3/O
                         net (fo=2, routed)           0.161     9.956    scg/counter[0]_i_3_n_0
    SLICE_X3Y73          LUT2 (Prop_lut2_I0_O)        0.124    10.080 r  scg/counter[0]_i_1/O
                         net (fo=27, routed)          0.800    10.880    scg/counter[0]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  scg/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.593    15.016    scg/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  scg/counter_reg[1]/C
                         clock pessimism              0.298    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    14.849    scg/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -10.880    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 scg/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.566ns  (logic 2.575ns (46.259%)  route 2.991ns (53.741%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.711     5.314    scg/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  scg/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  scg/counter_reg[2]/Q
                         net (fo=2, routed)           0.465     6.235    scg/counter_reg[2]
    SLICE_X2Y71          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.892 r  scg/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.892    scg/counter_reg[0]_i_10_n_0
    SLICE_X2Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.009 r  scg/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.009    scg/counter_reg[0]_i_11_n_0
    SLICE_X2Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.126 r  scg/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.126    scg/counter_reg[0]_i_12_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.243 r  scg/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.009     7.252    scg/counter_reg[0]_i_14_n_0
    SLICE_X2Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.369 r  scg/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.369    scg/counter_reg[0]_i_13_n_0
    SLICE_X2Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.486 r  scg/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.486    scg/counter_reg[0]_i_15_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.809 r  scg/counter_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.810     8.619    scg/p_0_in[26]
    SLICE_X3Y76          LUT6 (Prop_lut6_I5_O)        0.306     8.925 r  scg/counter[0]_i_9/O
                         net (fo=1, routed)           0.746     9.671    scg/counter[0]_i_9_n_0
    SLICE_X3Y73          LUT5 (Prop_lut5_I4_O)        0.124     9.795 r  scg/counter[0]_i_3/O
                         net (fo=2, routed)           0.161     9.956    scg/counter[0]_i_3_n_0
    SLICE_X3Y73          LUT2 (Prop_lut2_I0_O)        0.124    10.080 r  scg/counter[0]_i_1/O
                         net (fo=27, routed)          0.800    10.880    scg/counter[0]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  scg/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.593    15.016    scg/CLK100MHZ
    SLICE_X0Y71          FDRE                                         r  scg/counter_reg[2]/C
                         clock pessimism              0.298    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    14.849    scg/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -10.880    
  -------------------------------------------------------------------
                         slack                                  3.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 scg/outsignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/outsignal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    scg/CLK100MHZ
    SLICE_X3Y71          FDRE                                         r  scg/outsignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  scg/outsignal_reg/Q
                         net (fo=15, routed)          0.180     1.835    scg/clkhalfhz
    SLICE_X3Y71          LUT3 (Prop_lut3_I0_O)        0.045     1.880 r  scg/outsignal_i_1/O
                         net (fo=1, routed)           0.000     1.880    scg/outsignal_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  scg/outsignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.865     2.030    scg/CLK100MHZ
    SLICE_X3Y71          FDRE                                         r  scg/outsignal_reg/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.091     1.604    scg/outsignal_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 scg/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.510    scg/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  scg/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  scg/counter_reg[18]/Q
                         net (fo=2, routed)           0.134     1.785    scg/counter_reg[18]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.896 r  scg/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.896    scg/counter_reg[16]_i_1_n_5
    SLICE_X0Y75          FDRE                                         r  scg/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     2.026    scg/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  scg/counter_reg[18]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    scg/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 scg/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    scg/CLK100MHZ
    SLICE_X0Y77          FDRE                                         r  scg/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  scg/counter_reg[26]/Q
                         net (fo=2, routed)           0.134     1.788    scg/counter_reg[26]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.899 r  scg/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.899    scg/counter_reg[24]_i_1_n_5
    SLICE_X0Y77          FDRE                                         r  scg/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     2.029    scg/CLK100MHZ
    SLICE_X0Y77          FDRE                                         r  scg/counter_reg[26]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    scg/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 scg/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    scg/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  scg/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  scg/counter_reg[6]/Q
                         net (fo=2, routed)           0.134     1.788    scg/counter_reg[6]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.899 r  scg/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.899    scg/counter_reg[4]_i_1_n_5
    SLICE_X0Y72          FDRE                                         r  scg/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     2.029    scg/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  scg/counter_reg[6]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.105     1.618    scg/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 scg/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.511    scg/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  scg/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  scg/counter_reg[10]/Q
                         net (fo=2, routed)           0.134     1.786    scg/counter_reg[10]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.897 r  scg/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.897    scg/counter_reg[8]_i_1_n_5
    SLICE_X0Y73          FDRE                                         r  scg/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    scg/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  scg/counter_reg[10]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.105     1.616    scg/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 scg/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.511    scg/CLK100MHZ
    SLICE_X0Y76          FDRE                                         r  scg/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  scg/counter_reg[22]/Q
                         net (fo=2, routed)           0.134     1.786    scg/counter_reg[22]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.897 r  scg/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.897    scg/counter_reg[20]_i_1_n_5
    SLICE_X0Y76          FDRE                                         r  scg/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    scg/CLK100MHZ
    SLICE_X0Y76          FDRE                                         r  scg/counter_reg[22]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    scg/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 scg/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.075%)  route 0.134ns (31.925%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.591     1.510    scg/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  scg/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  scg/counter_reg[18]/Q
                         net (fo=2, routed)           0.134     1.785    scg/counter_reg[18]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.929 r  scg/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.929    scg/counter_reg[16]_i_1_n_4
    SLICE_X0Y75          FDRE                                         r  scg/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.861     2.026    scg/CLK100MHZ
    SLICE_X0Y75          FDRE                                         r  scg/counter_reg[19]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    scg/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 scg/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.075%)  route 0.134ns (31.925%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.594     1.513    scg/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  scg/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  scg/counter_reg[6]/Q
                         net (fo=2, routed)           0.134     1.788    scg/counter_reg[6]
    SLICE_X0Y72          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.932 r  scg/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.932    scg/counter_reg[4]_i_1_n_4
    SLICE_X0Y72          FDRE                                         r  scg/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.864     2.029    scg/CLK100MHZ
    SLICE_X0Y72          FDRE                                         r  scg/counter_reg[7]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.105     1.618    scg/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 scg/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.075%)  route 0.134ns (31.925%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.511    scg/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  scg/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  scg/counter_reg[10]/Q
                         net (fo=2, routed)           0.134     1.786    scg/counter_reg[10]
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.930 r  scg/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.930    scg/counter_reg[8]_i_1_n_4
    SLICE_X0Y73          FDRE                                         r  scg/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    scg/CLK100MHZ
    SLICE_X0Y73          FDRE                                         r  scg/counter_reg[11]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.105     1.616    scg/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 scg/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scg/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.075%)  route 0.134ns (31.925%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.592     1.511    scg/CLK100MHZ
    SLICE_X0Y76          FDRE                                         r  scg/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  scg/counter_reg[22]/Q
                         net (fo=2, routed)           0.134     1.786    scg/counter_reg[22]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.930 r  scg/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.930    scg/counter_reg[20]_i_1_n_4
    SLICE_X0Y76          FDRE                                         r  scg/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.862     2.027    scg/CLK100MHZ
    SLICE_X0Y76          FDRE                                         r  scg/counter_reg[23]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    scg/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.314    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     scg/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     scg/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y74     scg/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y74     scg/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y74     scg/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y74     scg/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     scg/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     scg/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     scg/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     scg/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     scg/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     scg/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     scg/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     scg/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     scg/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     scg/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     scg/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     scg/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     scg/counter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     scg/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     scg/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     scg/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     scg/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     scg/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     scg/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     scg/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     scg/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     scg/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     scg/counter_reg[15]/C



