11:19:24


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/sbt/netlist/oadb-core" --device_name iCE40HX1K --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 5 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/sbt/netlist/oadb-core" --device_name iCE40HX1K --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/sbt/netlist/oadb-core" --device_name iCE40HX1K --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/sbt/netlist/oadb-core" --device_name iCE40HX1K --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 11:53:09 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@E: CG103 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":15:54:15:54|Expecting expression
@E: CD255 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":26:30:26:30|No identifier "rtxbyte" in scope
@E: CD415 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":31:28:31:28|Expecting keyword is
3 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 11:53:09 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 11:53:09 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 11:54:23 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@E: CG103 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":46:27:46:27|Expecting expression
1 error parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 11:54:23 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 11:54:23 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 11:55:27 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Synthesizing work.core.rtc.
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":5:7:5:12|Synthesizing work.uartrx.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":18:18:18:19|Using sequential encoding for type trxstate.
Post processing for work.uartrx.rtc
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":5:7:5:12|Synthesizing work.uarttx.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":19:18:19:19|Using sequential encoding for type ttxstate.
Post processing for work.uarttx.rtc
Post processing for work.core.rtc
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":29:8:29:9|Trying to extract state machine for register rTxState.
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":28:8:28:9|Trying to extract state machine for register rRxState.
@N: CL189 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":43:8:43:9|Register bit rTxByte(0) is always 0.
@N: CL189 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":43:8:43:9|Register bit rTxByte(3) is always 0.
@N: CL189 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":43:8:43:9|Register bit rTxByte(4) is always 0.
@N: CL189 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":43:8:43:9|Register bit rTxByte(5) is always 0.
@N: CL189 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":43:8:43:9|Register bit rTxByte(7) is always 0.
@W: CL260 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":43:8:43:9|Pruning register bit 7 of rTxByte(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":43:8:43:9|Pruning register bits 5 to 3 of rTxByte(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":43:8:43:9|Pruning register bit 0 of rTxByte(7 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":43:8:43:9|Pruning register bit 2 of rTxByte(2 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 11:55:28 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 11:55:28 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 11:55:28 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 11:55:29 2019

###########################################################]
Pre-mapping Report

# Sat Sep 28 11:55:30 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":43:8:43:9|Removing sequential instance rTxByte[6] because it is equivalent to instance rTxByte[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Removing sequential instance rTxReady (in view: work.uartTx(rtc)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":28:8:28:9|Removing sequential instance rRxByte[7:0] (in view: work.uartRx(rtc)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist core

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
core|i_Clk     152.9 MHz     6.539         inferred     Autoconstr_clkgroup_0     38   
=======================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Found inferred clock core|i_Clk which controls 38 sequential elements including uartTxInst.rBitIndex[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 11:55:30 2019

###########################################################]
Map & Optimize Report

# Sat Sep 28 11:55:31 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rBitIndex[2:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rTxState[1:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rClkCount[7:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rTxByte[7:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":28:8:28:9|User-specified initial value defined for instance uartRxInst.rBitIndex[2:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":28:8:28:9|User-specified initial value defined for instance uartRxInst.rRxState[1:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":28:8:28:9|User-specified initial value defined for instance uartRxInst.rClkCount[7:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":28:8:28:9|User-specified initial value defined for instance uartRxInst.rRxReady is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":43:8:43:9|User-specified initial value defined for instance rTxByte[1] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":43:8:43:9|User-specified initial value defined for instance rTxDV is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":43:8:43:9|Removing sequential instance rTxByte[1] (in view: work.core(rtc)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@W: BN132 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Removing instance uartTxInst.rTxByte[7] because it is equivalent to instance uartTxInst.rTxByte[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Removing instance uartTxInst.rTxByte[5] because it is equivalent to instance uartTxInst.rTxByte[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Removing instance uartTxInst.rTxByte[4] because it is equivalent to instance uartTxInst.rTxByte[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Removing instance uartTxInst.rTxByte[3] because it is equivalent to instance uartTxInst.rTxByte[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Removing instance uartTxInst.rTxByte[6] because it is equivalent to instance uartTxInst.rTxByte[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Removing instance uartTxInst.rTxByte[2] because it is equivalent to instance uartTxInst.rTxByte[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Removing sequential instance rTxByte[0] (in view: work.uartTx(rtc)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		  70 /        30
   2		0h:00m:00s		    -2.05ns		  70 /        30
   3		0h:00m:00s		    -2.05ns		  70 /        30
@N: FX271 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":29:12:29:15|Replicating instance uartRxInst.pSendRx\.rRxState_11_1_0_.m4_0_a2_0 (in view: work.core(rtc)) with 9 loads 1 time to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:01s		    -0.65ns		  96 /        30


   5		0h:00m:01s		    -0.65ns		  94 /        30
@N: FX1016 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":7:8:7:12|SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 30 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               30         rTxDV          
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 136MB)

Writing Analyst data base C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 136MB)

@W: MT420 |Found inferred clock core|i_Clk with period 8.15ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Sep 28 11:55:33 2019
#


Top view:               core
Requested Frequency:    122.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.438

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
core|i_Clk         122.7 MHz     104.3 MHz     8.151         9.589         -1.438     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
core|i_Clk  core|i_Clk  |  8.151       -1.438  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: core|i_Clk
====================================



Starting Points with Worst Slack
********************************

                            Starting                                             Arrival           
Instance                    Reference      Type         Pin     Net              Time        Slack 
                            Clock                                                                  
---------------------------------------------------------------------------------------------------
uartRxInst.rClkCount[3]     core|i_Clk     SB_DFFSS     Q       rClkCount[3]     0.540       -1.438
uartRxInst.rClkCount[4]     core|i_Clk     SB_DFFSR     Q       rClkCount[4]     0.540       -1.389
uartRxInst.rClkCount[0]     core|i_Clk     SB_DFFSR     Q       rClkCount[0]     0.540       -1.368
uartRxInst.rClkCount[6]     core|i_Clk     SB_DFFSS     Q       rClkCount[6]     0.540       -1.368
uartRxInst.rClkCount[1]     core|i_Clk     SB_DFFSR     Q       rClkCount[1]     0.540       -1.319
uartRxInst.rClkCount[7]     core|i_Clk     SB_DFFSR     Q       rClkCount[7]     0.540       -1.305
uartRxInst.rClkCount[2]     core|i_Clk     SB_DFFSS     Q       rClkCount[2]     0.540       -1.298
uartRxInst.rClkCount[5]     core|i_Clk     SB_DFFSS     Q       rClkCount[5]     0.540       -1.235
uartTxInst.rClkCount[1]     core|i_Clk     SB_DFF       Q       rClkCount[1]     0.540       0.311 
uartTxInst.rClkCount[0]     core|i_Clk     SB_DFF       Q       rClkCount[0]     0.540       0.360 
===================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                   Required           
Instance                    Reference      Type         Pin     Net                    Time         Slack 
                            Clock                                                                         
----------------------------------------------------------------------------------------------------------
uartRxInst.rClkCount[4]     core|i_Clk     SB_DFFSR     D       rClkCount_7_0_i[4]     8.046        -1.438
uartRxInst.rBitIndex[1]     core|i_Clk     SB_DFF       D       rBitIndex_0            8.046        -1.326
uartRxInst.rClkCount[7]     core|i_Clk     SB_DFFSR     D       rClkCount_7_0_i[7]     8.046        0.311 
uartTxInst.rClkCount[7]     core|i_Clk     SB_DFF       D       rClkCount_RNO[7]       8.046        0.311 
uartTxInst.rClkCount[6]     core|i_Clk     SB_DFF       D       rClkCount_RNO[6]       8.046        0.360 
uartRxInst.rClkCount[6]     core|i_Clk     SB_DFFSS     D       rClkCount_7_0_i[6]     8.046        0.360 
uartRxInst.rRxReady         core|i_Clk     SB_DFFSR     D       rRxReady_en            8.046        0.360 
uartRxInst.rRxState[0]      core|i_Clk     SB_DFF       D       rRxState_11[0]         8.046        0.360 
uartTxInst.rTxState[0]      core|i_Clk     SB_DFF       D       N_13                   8.046        0.360 
uartRxInst.rBitIndex[2]     core|i_Clk     SB_DFF       D       rBitIndex_1            8.046        0.374 
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.151
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.046

    - Propagation time:                      9.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.438

    Number of logic level(s):                4
    Starting point:                          uartRxInst.rClkCount[3] / Q
    Ending point:                            uartRxInst.rClkCount[4] / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uartRxInst.rClkCount[3]                SB_DFFSS     Q        Out     0.540     0.540       -         
rClkCount[3]                           Net          -        -       1.599     -           5         
uartRxInst.rClkCount_RNIG2861_0[3]     SB_LUT4      I0       In      -         2.139       -         
uartRxInst.rClkCount_RNIG2861_0[3]     SB_LUT4      O        Out     0.449     2.588       -         
g0_4                                   Net          -        -       1.371     -           1         
uartRxInst.rClkCount_RNIKOFC2[2]       SB_LUT4      I0       In      -         3.959       -         
uartRxInst.rClkCount_RNIKOFC2[2]       SB_LUT4      O        Out     0.449     4.408       -         
un8_rclkcount                          Net          -        -       1.371     -           4         
uartRxInst.rClkCount_RNO_0[4]          SB_LUT4      I0       In      -         5.779       -         
uartRxInst.rClkCount_RNO_0[4]          SB_LUT4      O        Out     0.449     6.227       -         
rClkCount_RNO_0[4]                     Net          -        -       1.371     -           1         
uartRxInst.rClkCount_RNO[4]            SB_LUT4      I2       In      -         7.598       -         
uartRxInst.rClkCount_RNO[4]            SB_LUT4      O        Out     0.379     7.977       -         
rClkCount_7_0_i[4]                     Net          -        -       1.507     -           1         
uartRxInst.rClkCount[4]                SB_DFFSR     D        In      -         9.484       -         
=====================================================================================================
Total path delay (propagation time + setup) of 9.589 is 2.370(24.7%) logic and 7.219(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.151
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.046

    - Propagation time:                      9.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.389

    Number of logic level(s):                4
    Starting point:                          uartRxInst.rClkCount[4] / Q
    Ending point:                            uartRxInst.rClkCount[4] / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uartRxInst.rClkCount[4]                SB_DFFSR     Q        Out     0.540     0.540       -         
rClkCount[4]                           Net          -        -       1.599     -           8         
uartRxInst.rClkCount_RNIG2861_0[3]     SB_LUT4      I1       In      -         2.139       -         
uartRxInst.rClkCount_RNIG2861_0[3]     SB_LUT4      O        Out     0.400     2.539       -         
g0_4                                   Net          -        -       1.371     -           1         
uartRxInst.rClkCount_RNIKOFC2[2]       SB_LUT4      I0       In      -         3.910       -         
uartRxInst.rClkCount_RNIKOFC2[2]       SB_LUT4      O        Out     0.449     4.359       -         
un8_rclkcount                          Net          -        -       1.371     -           4         
uartRxInst.rClkCount_RNO_0[4]          SB_LUT4      I0       In      -         5.729       -         
uartRxInst.rClkCount_RNO_0[4]          SB_LUT4      O        Out     0.449     6.178       -         
rClkCount_RNO_0[4]                     Net          -        -       1.371     -           1         
uartRxInst.rClkCount_RNO[4]            SB_LUT4      I2       In      -         7.549       -         
uartRxInst.rClkCount_RNO[4]            SB_LUT4      O        Out     0.379     7.928       -         
rClkCount_7_0_i[4]                     Net          -        -       1.507     -           1         
uartRxInst.rClkCount[4]                SB_DFFSR     D        In      -         9.435       -         
=====================================================================================================
Total path delay (propagation time + setup) of 9.540 is 2.321(24.3%) logic and 7.219(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.151
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.046

    - Propagation time:                      9.414
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.368

    Number of logic level(s):                4
    Starting point:                          uartRxInst.rClkCount[0] / Q
    Ending point:                            uartRxInst.rClkCount[4] / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uartRxInst.rClkCount[0]                SB_DFFSR     Q        Out     0.540     0.540       -         
rClkCount[0]                           Net          -        -       1.599     -           9         
uartRxInst.rClkCount_RNI4M761_0[2]     SB_LUT4      I0       In      -         2.139       -         
uartRxInst.rClkCount_RNI4M761_0[2]     SB_LUT4      O        Out     0.449     2.588       -         
rClkCount_RNI4M761_0[2]                Net          -        -       1.371     -           1         
uartRxInst.rClkCount_RNIKOFC2[2]       SB_LUT4      I2       In      -         3.959       -         
uartRxInst.rClkCount_RNIKOFC2[2]       SB_LUT4      O        Out     0.379     4.338       -         
un8_rclkcount                          Net          -        -       1.371     -           4         
uartRxInst.rClkCount_RNO_0[4]          SB_LUT4      I0       In      -         5.708       -         
uartRxInst.rClkCount_RNO_0[4]          SB_LUT4      O        Out     0.449     6.157       -         
rClkCount_RNO_0[4]                     Net          -        -       1.371     -           1         
uartRxInst.rClkCount_RNO[4]            SB_LUT4      I2       In      -         7.528       -         
uartRxInst.rClkCount_RNO[4]            SB_LUT4      O        Out     0.379     7.907       -         
rClkCount_7_0_i[4]                     Net          -        -       1.507     -           1         
uartRxInst.rClkCount[4]                SB_DFFSR     D        In      -         9.414       -         
=====================================================================================================
Total path delay (propagation time + setup) of 9.519 is 2.300(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.151
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.046

    - Propagation time:                      9.414
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.368

    Number of logic level(s):                4
    Starting point:                          uartRxInst.rClkCount[6] / Q
    Ending point:                            uartRxInst.rClkCount[4] / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uartRxInst.rClkCount[6]                SB_DFFSS     Q        Out     0.540     0.540       -         
rClkCount[6]                           Net          -        -       1.599     -           6         
uartRxInst.rClkCount_RNIG2861_0[3]     SB_LUT4      I2       In      -         2.139       -         
uartRxInst.rClkCount_RNIG2861_0[3]     SB_LUT4      O        Out     0.379     2.518       -         
g0_4                                   Net          -        -       1.371     -           1         
uartRxInst.rClkCount_RNIKOFC2[2]       SB_LUT4      I0       In      -         3.889       -         
uartRxInst.rClkCount_RNIKOFC2[2]       SB_LUT4      O        Out     0.449     4.338       -         
un8_rclkcount                          Net          -        -       1.371     -           4         
uartRxInst.rClkCount_RNO_0[4]          SB_LUT4      I0       In      -         5.708       -         
uartRxInst.rClkCount_RNO_0[4]          SB_LUT4      O        Out     0.449     6.157       -         
rClkCount_RNO_0[4]                     Net          -        -       1.371     -           1         
uartRxInst.rClkCount_RNO[4]            SB_LUT4      I2       In      -         7.528       -         
uartRxInst.rClkCount_RNO[4]            SB_LUT4      O        Out     0.379     7.907       -         
rClkCount_7_0_i[4]                     Net          -        -       1.507     -           1         
uartRxInst.rClkCount[4]                SB_DFFSR     D        In      -         9.414       -         
=====================================================================================================
Total path delay (propagation time + setup) of 9.519 is 2.300(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.151
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.046

    - Propagation time:                      9.365
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.319

    Number of logic level(s):                4
    Starting point:                          uartRxInst.rClkCount[1] / Q
    Ending point:                            uartRxInst.rClkCount[4] / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
uartRxInst.rClkCount[1]                SB_DFFSR     Q        Out     0.540     0.540       -         
rClkCount[1]                           Net          -        -       1.599     -           8         
uartRxInst.rClkCount_RNI4M761_0[2]     SB_LUT4      I1       In      -         2.139       -         
uartRxInst.rClkCount_RNI4M761_0[2]     SB_LUT4      O        Out     0.400     2.539       -         
rClkCount_RNI4M761_0[2]                Net          -        -       1.371     -           1         
uartRxInst.rClkCount_RNIKOFC2[2]       SB_LUT4      I2       In      -         3.910       -         
uartRxInst.rClkCount_RNIKOFC2[2]       SB_LUT4      O        Out     0.379     4.288       -         
un8_rclkcount                          Net          -        -       1.371     -           4         
uartRxInst.rClkCount_RNO_0[4]          SB_LUT4      I0       In      -         5.659       -         
uartRxInst.rClkCount_RNO_0[4]          SB_LUT4      O        Out     0.449     6.108       -         
rClkCount_RNO_0[4]                     Net          -        -       1.371     -           1         
uartRxInst.rClkCount_RNO[4]            SB_LUT4      I2       In      -         7.479       -         
uartRxInst.rClkCount_RNO[4]            SB_LUT4      O        Out     0.379     7.858       -         
rClkCount_7_0_i[4]                     Net          -        -       1.507     -           1         
uartRxInst.rClkCount[4]                SB_DFFSR     D        In      -         9.365       -         
=====================================================================================================
Total path delay (propagation time + setup) of 9.470 is 2.251(23.8%) logic and 7.219(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for core 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_DFF          19 uses
SB_DFFE         1 use
SB_DFFSR        5 uses
SB_DFFSS        5 uses
VCC             2 uses
SB_LUT4         96 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   30 (2%)
Total load per clock:
   core|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 96 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 96 = 96 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sat Sep 28 11:55:33 2019

###########################################################]


Synthesis exit by 0.
Current Implementation onebit_Implmnt its sbt path: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.edf " "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist" "-pVQ100" "-yC:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.edf...
Parsing constraint file: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_1 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_A doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_B doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_C doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_D doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_E doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_F doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_G doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_A doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_B doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_C doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_D doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_E doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_F doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_G doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
parse file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.scf
sdc_reader OK C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.scf
Stored edif netlist at C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core...

write Timing Constraint to C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: core

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core --outdir C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core
SDC file             - C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	96
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	97
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	30
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	67
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	97/1280
    PLBs                        :	13/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.7 (sec)

Final Design Statistics
    Number of LUTs      	:	97
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	97/1280
    PLBs                        :	15/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: core|i_Clk | Frequency: 180.11 MHz | Target: 122.70 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 28.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\core_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 159
used logic cells: 97
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\core_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 159
used logic cells: 97
Translating sdc file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc...
Translated sdc file is C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\core_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\netlist\oadb-core" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\packer\core_pk.sdc" --outdir "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\router" --sdf_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\netlist\oadb-core C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\packer\core_pk.sdc --outdir C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\router --sdf_file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design core
Read design time: 1
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 102 
I1212: Iteration  1 :    21 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design core
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.v" --vhdl "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/sbt/outputs/simulation_netlist\core_sbt.vhd" --lib "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\core_pk.sdc" --out-sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\netlister\core_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.v
Writing C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/sbt/outputs/simulation_netlist\core_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\netlister\core_sbt.sdc" --sdf-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.sdf" --report-file "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\timer\core_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\netlister\core_sbt.sdc --sdf-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.sdf --report-file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\timer\core_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --device_name iCE40HX1K --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 11:57:11 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
VHDL syntax check successful!
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Synthesizing work.core.rtc.
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":5:7:5:12|Synthesizing work.uartrx.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":18:18:18:19|Using sequential encoding for type trxstate.
Post processing for work.uartrx.rtc
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":5:7:5:12|Synthesizing work.uarttx.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":19:18:19:19|Using sequential encoding for type ttxstate.
Post processing for work.uarttx.rtc
Post processing for work.core.rtc
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":29:8:29:9|Trying to extract state machine for register rTxState.
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":28:8:28:9|Trying to extract state machine for register rRxState.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 11:57:11 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 11:57:11 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 11:57:11 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 11:57:13 2019

###########################################################]
Pre-mapping Report

# Sat Sep 28 11:57:13 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Removing sequential instance rTxReady (in view: work.uartTx(rtc)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist core

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
core|i_Clk     152.9 MHz     6.539         inferred     Autoconstr_clkgroup_0     53   
=======================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Found inferred clock core|i_Clk which controls 53 sequential elements including uartTxInst.rBitIndex[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 11:57:14 2019

###########################################################]
Map & Optimize Report

# Sat Sep 28 11:57:14 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rBitIndex[2:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rTxState[1:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rClkCount[7:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rTxByte[7:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":28:8:28:9|User-specified initial value defined for instance uartRxInst.rBitIndex[2:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":28:8:28:9|User-specified initial value defined for instance uartRxInst.rRxState[1:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":28:8:28:9|User-specified initial value defined for instance uartRxInst.rClkCount[7:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":28:8:28:9|User-specified initial value defined for instance uartRxInst.rRxByte[7:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":28:8:28:9|User-specified initial value defined for instance uartRxInst.rRxReady is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":43:8:43:9|User-specified initial value defined for instance rTxByte[7:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":43:8:43:9|User-specified initial value defined for instance rTxDV is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		  86 /        53
   2		0h:00m:00s		    -2.05ns		  84 /        53
   3		0h:00m:00s		    -2.05ns		  84 /        53
@N: FX271 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":29:12:29:15|Replicating instance uartRxInst.pSendRx\.rRxState_11_1_0_.m4_0_a3_0 (in view: work.core(rtc)) with 9 loads 1 time to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -2.05ns		  94 /        53


   5		0h:00m:00s		    -2.05ns		  90 /        53
@N: FX1016 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":7:8:7:12|SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               53         rTxByte[0]     
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

@W: MT420 |Found inferred clock core|i_Clk with period 8.16ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Sep 28 11:57:16 2019
#


Top view:               core
Requested Frequency:    122.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.439

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
core|i_Clk         122.6 MHz     104.2 MHz     8.157         9.596         -1.439     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
core|i_Clk  core|i_Clk  |  8.157       -1.439  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: core|i_Clk
====================================



Starting Points with Worst Slack
********************************

                            Starting                                             Arrival           
Instance                    Reference      Type         Pin     Net              Time        Slack 
                            Clock                                                                  
---------------------------------------------------------------------------------------------------
uartTxInst.rBitIndex[1]     core|i_Clk     SB_DFF       Q       rBitIndex[1]     0.540       -1.439
uartTxInst.rBitIndex[2]     core|i_Clk     SB_DFF       Q       rBitIndex[2]     0.540       -1.390
uartTxInst.rTxByte[1]       core|i_Clk     SB_DFFE      Q       rTxByte[1]       0.540       -1.369
uartTxInst.rTxByte[0]       core|i_Clk     SB_DFFE      Q       rTxByte[0]       0.540       -1.362
uartTxInst.rTxByte[5]       core|i_Clk     SB_DFFE      Q       rTxByte[5]       0.540       -1.306
uartTxInst.rTxByte[4]       core|i_Clk     SB_DFFE      Q       rTxByte[4]       0.540       -1.299
uartTxInst.rBitIndex[0]     core|i_Clk     SB_DFF       Q       rBitIndex[0]     0.540       0.317 
uartRxInst.rBitIndex[1]     core|i_Clk     SB_DFF       Q       SUM_i3_mux_i     0.540       0.317 
uartRxInst.rClkCount[5]     core|i_Clk     SB_DFFSS     Q       rClkCount[5]     0.540       0.317 
uartRxInst.rBitIndex[0]     core|i_Clk     SB_DFF       Q       rBitIndex[0]     0.540       0.366 
===================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                   Required           
Instance                    Reference      Type         Pin     Net                    Time         Slack 
                            Clock                                                                         
----------------------------------------------------------------------------------------------------------
uartTxInst.oTxSerial        core|i_Clk     SB_DFFSS     D       oTxSerial              8.052        -1.439
uartTxInst.rBitIndex[1]     core|i_Clk     SB_DFF       D       rBitIndex_0            8.052        0.317 
uartRxInst.rClkCount[7]     core|i_Clk     SB_DFFSR     D       rClkCount_7_0_i[7]     8.052        0.317 
uartRxInst.rRxByte[0]       core|i_Clk     SB_DFF       D       rRxByte                8.052        0.317 
uartRxInst.rRxByte[1]       core|i_Clk     SB_DFF       D       rRxByte_0              8.052        0.317 
uartRxInst.rRxByte[2]       core|i_Clk     SB_DFF       D       rRxByte_1              8.052        0.317 
uartRxInst.rRxByte[3]       core|i_Clk     SB_DFF       D       rRxByte_2              8.052        0.317 
uartRxInst.rBitIndex[1]     core|i_Clk     SB_DFF       D       rBitIndex_0            8.052        0.366 
uartRxInst.rClkCount[4]     core|i_Clk     SB_DFFSR     D       rClkCount_7_0_i[4]     8.052        0.366 
uartRxInst.rClkCount[6]     core|i_Clk     SB_DFFSS     D       rClkCount_7_0_i[6]     8.052        0.366 
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.157
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.052

    - Propagation time:                      9.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.439

    Number of logic level(s):                4
    Starting point:                          uartTxInst.rBitIndex[1] / Q
    Ending point:                            uartTxInst.oTxSerial / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
uartTxInst.rBitIndex[1]        SB_DFF       Q        Out     0.540     0.540       -         
rBitIndex[1]                   Net          -        -       1.599     -           7         
uartTxInst.oTxSerial_RNO_3     SB_LUT4      I0       In      -         2.139       -         
uartTxInst.oTxSerial_RNO_3     SB_LUT4      O        Out     0.449     2.588       -         
oTxSerial_3_6_i_m2_ns_1        Net          -        -       1.371     -           1         
uartTxInst.oTxSerial_RNO_1     SB_LUT4      I0       In      -         3.959       -         
uartTxInst.oTxSerial_RNO_1     SB_LUT4      O        Out     0.449     4.408       -         
oTxSerial_RNO_1                Net          -        -       1.371     -           1         
uartTxInst.oTxSerial_RNO_0     SB_LUT4      I0       In      -         5.779       -         
uartTxInst.oTxSerial_RNO_0     SB_LUT4      O        Out     0.386     6.164       -         
oTxSerial_RNO_0                Net          -        -       1.371     -           1         
uartTxInst.oTxSerial_RNO       SB_LUT4      I0       In      -         7.535       -         
uartTxInst.oTxSerial_RNO       SB_LUT4      O        Out     0.449     7.984       -         
oTxSerial                      Net          -        -       1.507     -           1         
uartTxInst.oTxSerial           SB_DFFSS     D        In      -         9.491       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.596 is 2.377(24.8%) logic and 7.219(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.157
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.052

    - Propagation time:                      9.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.432

    Number of logic level(s):                4
    Starting point:                          uartTxInst.rBitIndex[1] / Q
    Ending point:                            uartTxInst.oTxSerial / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
uartTxInst.rBitIndex[1]        SB_DFF       Q        Out     0.540     0.540       -         
rBitIndex[1]                   Net          -        -       1.599     -           7         
uartTxInst.oTxSerial_RNO_4     SB_LUT4      I0       In      -         2.139       -         
uartTxInst.oTxSerial_RNO_4     SB_LUT4      O        Out     0.449     2.588       -         
oTxSerial_3_3_i_m2_ns_1        Net          -        -       1.371     -           1         
uartTxInst.oTxSerial_RNO_2     SB_LUT4      I0       In      -         3.959       -         
uartTxInst.oTxSerial_RNO_2     SB_LUT4      O        Out     0.449     4.408       -         
oTxSerial_RNO_2                Net          -        -       1.371     -           1         
uartTxInst.oTxSerial_RNO_0     SB_LUT4      I1       In      -         5.779       -         
uartTxInst.oTxSerial_RNO_0     SB_LUT4      O        Out     0.379     6.157       -         
oTxSerial_RNO_0                Net          -        -       1.371     -           1         
uartTxInst.oTxSerial_RNO       SB_LUT4      I0       In      -         7.528       -         
uartTxInst.oTxSerial_RNO       SB_LUT4      O        Out     0.449     7.977       -         
oTxSerial                      Net          -        -       1.507     -           1         
uartTxInst.oTxSerial           SB_DFFSS     D        In      -         9.484       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.589 is 2.370(24.7%) logic and 7.219(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.157
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.052

    - Propagation time:                      9.442
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.390

    Number of logic level(s):                4
    Starting point:                          uartTxInst.rBitIndex[2] / Q
    Ending point:                            uartTxInst.oTxSerial / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
uartTxInst.rBitIndex[2]        SB_DFF       Q        Out     0.540     0.540       -         
rBitIndex[2]                   Net          -        -       1.599     -           4         
uartTxInst.oTxSerial_RNO_3     SB_LUT4      I1       In      -         2.139       -         
uartTxInst.oTxSerial_RNO_3     SB_LUT4      O        Out     0.400     2.539       -         
oTxSerial_3_6_i_m2_ns_1        Net          -        -       1.371     -           1         
uartTxInst.oTxSerial_RNO_1     SB_LUT4      I0       In      -         3.910       -         
uartTxInst.oTxSerial_RNO_1     SB_LUT4      O        Out     0.449     4.359       -         
oTxSerial_RNO_1                Net          -        -       1.371     -           1         
uartTxInst.oTxSerial_RNO_0     SB_LUT4      I0       In      -         5.729       -         
uartTxInst.oTxSerial_RNO_0     SB_LUT4      O        Out     0.386     6.115       -         
oTxSerial_RNO_0                Net          -        -       1.371     -           1         
uartTxInst.oTxSerial_RNO       SB_LUT4      I0       In      -         7.486       -         
uartTxInst.oTxSerial_RNO       SB_LUT4      O        Out     0.449     7.935       -         
oTxSerial                      Net          -        -       1.507     -           1         
uartTxInst.oTxSerial           SB_DFFSS     D        In      -         9.442       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.547 is 2.328(24.4%) logic and 7.219(75.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.157
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.052

    - Propagation time:                      9.435
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.383

    Number of logic level(s):                4
    Starting point:                          uartTxInst.rBitIndex[2] / Q
    Ending point:                            uartTxInst.oTxSerial / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
uartTxInst.rBitIndex[2]        SB_DFF       Q        Out     0.540     0.540       -         
rBitIndex[2]                   Net          -        -       1.599     -           4         
uartTxInst.oTxSerial_RNO_4     SB_LUT4      I1       In      -         2.139       -         
uartTxInst.oTxSerial_RNO_4     SB_LUT4      O        Out     0.400     2.539       -         
oTxSerial_3_3_i_m2_ns_1        Net          -        -       1.371     -           1         
uartTxInst.oTxSerial_RNO_2     SB_LUT4      I0       In      -         3.910       -         
uartTxInst.oTxSerial_RNO_2     SB_LUT4      O        Out     0.449     4.359       -         
oTxSerial_RNO_2                Net          -        -       1.371     -           1         
uartTxInst.oTxSerial_RNO_0     SB_LUT4      I1       In      -         5.729       -         
uartTxInst.oTxSerial_RNO_0     SB_LUT4      O        Out     0.379     6.108       -         
oTxSerial_RNO_0                Net          -        -       1.371     -           1         
uartTxInst.oTxSerial_RNO       SB_LUT4      I0       In      -         7.479       -         
uartTxInst.oTxSerial_RNO       SB_LUT4      O        Out     0.449     7.928       -         
oTxSerial                      Net          -        -       1.507     -           1         
uartTxInst.oTxSerial           SB_DFFSS     D        In      -         9.435       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.540 is 2.321(24.3%) logic and 7.219(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.157
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.052

    - Propagation time:                      9.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.369

    Number of logic level(s):                4
    Starting point:                          uartTxInst.rTxByte[1] / Q
    Ending point:                            uartTxInst.oTxSerial / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
uartTxInst.rTxByte[1]          SB_DFFE      Q        Out     0.540     0.540       -         
rTxByte[1]                     Net          -        -       1.599     -           1         
uartTxInst.oTxSerial_RNO_3     SB_LUT4      I2       In      -         2.139       -         
uartTxInst.oTxSerial_RNO_3     SB_LUT4      O        Out     0.379     2.518       -         
oTxSerial_3_6_i_m2_ns_1        Net          -        -       1.371     -           1         
uartTxInst.oTxSerial_RNO_1     SB_LUT4      I0       In      -         3.889       -         
uartTxInst.oTxSerial_RNO_1     SB_LUT4      O        Out     0.449     4.338       -         
oTxSerial_RNO_1                Net          -        -       1.371     -           1         
uartTxInst.oTxSerial_RNO_0     SB_LUT4      I0       In      -         5.708       -         
uartTxInst.oTxSerial_RNO_0     SB_LUT4      O        Out     0.386     6.094       -         
oTxSerial_RNO_0                Net          -        -       1.371     -           1         
uartTxInst.oTxSerial_RNO       SB_LUT4      I0       In      -         7.465       -         
uartTxInst.oTxSerial_RNO       SB_LUT4      O        Out     0.449     7.914       -         
oTxSerial                      Net          -        -       1.507     -           1         
uartTxInst.oTxSerial           SB_DFFSS     D        In      -         9.421       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.526 is 2.307(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for core 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_DFF          23 uses
SB_DFFE         20 uses
SB_DFFSR        5 uses
SB_DFFSS        5 uses
VCC             2 uses
SB_LUT4         90 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   53 (4%)
Total load per clock:
   core|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 90 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 90 = 90 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 11:57:16 2019

###########################################################]


Synthesis exit by 0.
Current Implementation onebit_Implmnt its sbt path: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.edf " "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist" "-pVQ100" "-yC:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.edf...
Parsing constraint file: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_1 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_A doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_B doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_C doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_D doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_E doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_F doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_G doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_A doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_B doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_C doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_D doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_E doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_F doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_G doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
parse file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.scf
sdc_reader OK C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.scf
Stored edif netlist at C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core...

write Timing Constraint to C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: core

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core --outdir C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core
SDC file             - C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	90
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	21
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	21
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	111
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	53
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	58
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	111/1280
    PLBs                        :	19/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 18.3 (sec)

Final Design Statistics
    Number of LUTs      	:	111
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	111/1280
    PLBs                        :	26/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: core|i_Clk | Frequency: 175.40 MHz | Target: 122.55 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 19.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\core_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 233
used logic cells: 111
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\core_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 233
used logic cells: 111
Translating sdc file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc...
Translated sdc file is C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\core_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\netlist\oadb-core" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\packer\core_pk.sdc" --outdir "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\router" --sdf_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\netlist\oadb-core C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\packer\core_pk.sdc --outdir C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\router --sdf_file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design core
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 3
I1209: Started routing
I1223: Total Nets : 123 
I1212: Iteration  1 :    25 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design core
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.v" --vhdl "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/sbt/outputs/simulation_netlist\core_sbt.vhd" --lib "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\core_pk.sdc" --out-sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\netlister\core_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.v
Writing C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/sbt/outputs/simulation_netlist\core_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\netlister\core_sbt.sdc" --sdf-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.sdf" --report-file "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\timer\core_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\netlister\core_sbt.sdc --sdf-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.sdf --report-file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\timer\core_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --device_name iCE40HX1K --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 12:05:26 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@E: CD255 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":36:29:36:29|No identifier "itxdv" in scope
1 error parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd
1 error parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd
@E: CD725 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":33:27:33:29|Can't associate actual.  Formal 'gclksperbit' is unknown.
2 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 12:05:26 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 12:05:26 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 12:05:56 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@E: CD725 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":33:27:33:29|Can't associate actual.  Formal 'gclksperbit' is unknown.
1 error parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 12:05:56 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 12:05:56 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 12:07:16 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@E: CD178 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":37:21:37:29|Can't find formal idata
1 error parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 12:07:17 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 12:07:17 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 12:07:47 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Synthesizing work.core.rtc.
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Synthesizing work.uartrx.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":19:13:19:14|Using sequential encoding for type tstate.
Post processing for work.uartrx.rtc
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":5:7:5:12|Synthesizing work.uarttx.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":19:18:19:19|Using sequential encoding for type ttxstate.
Post processing for work.uarttx.rtc
Post processing for work.core.rtc
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":29:8:29:9|Trying to extract state machine for register rTxState.
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":36:2:36:3|Trying to extract state machine for register rState.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 12:07:47 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 12:07:47 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 12:07:47 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 12:07:48 2019

###########################################################]
Pre-mapping Report

# Sat Sep 28 12:07:49 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Removing sequential instance rTxReady (in view: work.uartTx(rtc)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist core

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
core|i_Clk     141.8 MHz     7.053         inferred     Autoconstr_clkgroup_0     53   
=======================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Found inferred clock core|i_Clk which controls 53 sequential elements including uartTxInst.rBitIndex[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 12:07:49 2019

###########################################################]
Map & Optimize Report

# Sat Sep 28 12:07:49 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rBitIndex[2:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rTxState[1:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rClkCount[7:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rTxByte[7:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|User-specified initial value defined for instance uartRxInst.rState[1:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|User-specified initial value defined for instance uartRxInst.rDataReady is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":43:8:43:9|User-specified initial value defined for instance rTxByte[7:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":43:8:43:9|User-specified initial value defined for instance rTxDV is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|Found counter in view:work.uartRx(rtc) instance rCycleCounter[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  78 /        53
   2		0h:00m:00s		    -2.28ns		  76 /        53

   3		0h:00m:00s		    -1.63ns		  79 /        53
   4		0h:00m:00s		    -1.63ns		  81 /        53


   5		0h:00m:00s		    -1.63ns		  80 /        53
@N: FX1016 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":7:8:7:12|SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               53         rTxByte[0]     
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock core|i_Clk with period 8.17ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Sep 28 12:07:51 2019
#


Top view:               core
Requested Frequency:    122.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.442

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
core|i_Clk         122.4 MHz     104.1 MHz     8.169         9.610         -1.442     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
core|i_Clk  core|i_Clk  |  8.169       -1.442  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: core|i_Clk
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                Arrival           
Instance                        Reference      Type        Pin     Net                  Time        Slack 
                                Clock                                                                     
----------------------------------------------------------------------------------------------------------
uartRxInst.rCycleCounter[2]     core|i_Clk     SB_DFFE     Q       rCycleCounter[2]     0.540       -1.442
uartTxInst.rBitIndex[1]         core|i_Clk     SB_DFF      Q       rBitIndex[1]         0.540       -1.428
uartRxInst.rCycleCounter[3]     core|i_Clk     SB_DFFE     Q       rCycleCounter[3]     0.540       -1.393
uartRxInst.rCycleCounter[4]     core|i_Clk     SB_DFFE     Q       rCycleCounter[4]     0.540       -1.393
uartTxInst.rBitIndex[2]         core|i_Clk     SB_DFF      Q       rBitIndex[2]         0.540       -1.379
uartTxInst.rTxByte[1]           core|i_Clk     SB_DFFE     Q       rTxByte[1]           0.540       -1.357
uartTxInst.rTxByte[0]           core|i_Clk     SB_DFFE     Q       rTxByte[0]           0.540       -1.351
uartRxInst.rCycleCounter[5]     core|i_Clk     SB_DFFE     Q       rCycleCounter[5]     0.540       -1.343
uartRxInst.rCycleCounter[6]     core|i_Clk     SB_DFFE     Q       rCycleCounter[6]     0.540       -1.322
uartTxInst.rTxByte[5]           core|i_Clk     SB_DFFE     Q       rTxByte[5]           0.540       -1.294
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                    Required           
Instance                        Reference      Type         Pin     Net                     Time         Slack 
                                Clock                                                                          
---------------------------------------------------------------------------------------------------------------
uartRxInst.rDataCounter[2]      core|i_Clk     SB_DFFSR     D       rDataCounter_set[2]     8.063        -1.442
uartTxInst.oSerial              core|i_Clk     SB_DFFSS     D       oSerial                 8.063        -1.428
uartRxInst.rDataCounter[0]      core|i_Clk     SB_DFFSR     D       rDataCounter_set[0]     8.063        -1.357
uartRxInst.rDataCounter[1]      core|i_Clk     SB_DFFSR     D       rDataCounter_set[1]     8.063        -1.357
uartTxInst.rBitIndex[0]         core|i_Clk     SB_DFF       D       rBitIndex               8.063        0.329 
uartTxInst.rBitIndex[1]         core|i_Clk     SB_DFF       D       rBitIndex_0             8.063        0.329 
uartTxInst.rBitIndex[2]         core|i_Clk     SB_DFF       D       rBitIndex_1             8.063        0.329 
uartRxInst.rCycleCounter[4]     core|i_Clk     SB_DFFE      D       rCycleCounter_lm[4]     8.063        0.329 
uartRxInst.rCycleCounter[7]     core|i_Clk     SB_DFFE      D       rCycleCounter_lm[7]     8.063        0.329 
uartRxInst.rCycleCounter[2]     core|i_Clk     SB_DFFE      D       rCycleCounter_lm[2]     8.063        0.378 
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          uartRxInst.rCycleCounter[2] / Q
    Ending point:                            uartRxInst.rDataCounter[2] / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uartRxInst.rCycleCounter[2]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[2]                         Net          -        -       1.599     -           4         
uartRxInst.rCycleCounter_RNITSPP[2]      SB_LUT4      I0       In      -         2.139       -         
uartRxInst.rCycleCounter_RNITSPP[2]      SB_LUT4      O        Out     0.449     2.588       -         
un12_rstate_3                            Net          -        -       1.371     -           2         
uartRxInst.rCycleCounter_RNISR773[0]     SB_LUT4      I0       In      -         3.959       -         
uartRxInst.rCycleCounter_RNISR773[0]     SB_LUT4      O        Out     0.449     4.408       -         
N_97_0_i                                 Net          -        -       1.371     -           6         
uartRxInst.rDataCounter_RNO_0[2]         SB_LUT4      I1       In      -         5.779       -         
uartRxInst.rDataCounter_RNO_0[2]         SB_LUT4      O        Out     0.400     6.178       -         
rDataCounter_RNO_0[2]                    Net          -        -       1.371     -           1         
uartRxInst.rDataCounter_RNO[2]           SB_LUT4      I0       In      -         7.549       -         
uartRxInst.rDataCounter_RNO[2]           SB_LUT4      O        Out     0.449     7.998       -         
rDataCounter_set[2]                      Net          -        -       1.507     -           1         
uartRxInst.rDataCounter[2]               SB_DFFSR     D        In      -         9.505       -         
=======================================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          uartRxInst.rCycleCounter[2] / Q
    Ending point:                            uartRxInst.rDataCounter[2] / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uartRxInst.rCycleCounter[2]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[2]                         Net          -        -       1.599     -           4         
uartRxInst.rCycleCounter_RNITSPP[2]      SB_LUT4      I0       In      -         2.139       -         
uartRxInst.rCycleCounter_RNITSPP[2]      SB_LUT4      O        Out     0.449     2.588       -         
un12_rstate_3                            Net          -        -       1.371     -           2         
uartRxInst.rCycleCounter_RNISR773[0]     SB_LUT4      I0       In      -         3.959       -         
uartRxInst.rCycleCounter_RNISR773[0]     SB_LUT4      O        Out     0.449     4.408       -         
N_97_0_i                                 Net          -        -       1.371     -           6         
uartRxInst.rState_RNIC6LK4_0[0]          SB_LUT4      I0       In      -         5.779       -         
uartRxInst.rState_RNIC6LK4_0[0]          SB_LUT4      O        Out     0.449     6.227       -         
rDataCounter_0_sqmuxa                    Net          -        -       1.371     -           3         
uartRxInst.rDataCounter_RNO[2]           SB_LUT4      I1       In      -         7.598       -         
uartRxInst.rDataCounter_RNO[2]           SB_LUT4      O        Out     0.400     7.998       -         
rDataCounter_set[2]                      Net          -        -       1.507     -           1         
uartRxInst.rDataCounter[2]               SB_DFFSR     D        In      -         9.505       -         
=======================================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.428

    Number of logic level(s):                4
    Starting point:                          uartTxInst.rBitIndex[1] / Q
    Ending point:                            uartTxInst.oSerial / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
uartTxInst.rBitIndex[1]      SB_DFF       Q        Out     0.540     0.540       -         
rBitIndex[1]                 Net          -        -       1.599     -           7         
uartTxInst.oSerial_RNO_3     SB_LUT4      I0       In      -         2.139       -         
uartTxInst.oSerial_RNO_3     SB_LUT4      O        Out     0.449     2.588       -         
oSerial_3_6_i_m2_ns_1        Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO_1     SB_LUT4      I0       In      -         3.959       -         
uartTxInst.oSerial_RNO_1     SB_LUT4      O        Out     0.449     4.408       -         
N_53                         Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO_0     SB_LUT4      I0       In      -         5.779       -         
uartTxInst.oSerial_RNO_0     SB_LUT4      O        Out     0.386     6.164       -         
N_68                         Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO       SB_LUT4      I0       In      -         7.535       -         
uartTxInst.oSerial_RNO       SB_LUT4      O        Out     0.449     7.984       -         
oSerial                      Net          -        -       1.507     -           1         
uartTxInst.oSerial           SB_DFFSS     D        In      -         9.491       -         
===========================================================================================
Total path delay (propagation time + setup) of 9.596 is 2.377(24.8%) logic and 7.219(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.421

    Number of logic level(s):                4
    Starting point:                          uartTxInst.rBitIndex[1] / Q
    Ending point:                            uartTxInst.oSerial / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
uartTxInst.rBitIndex[1]      SB_DFF       Q        Out     0.540     0.540       -         
rBitIndex[1]                 Net          -        -       1.599     -           7         
uartTxInst.oSerial_RNO_4     SB_LUT4      I0       In      -         2.139       -         
uartTxInst.oSerial_RNO_4     SB_LUT4      O        Out     0.449     2.588       -         
oSerial_3_3_i_m2_ns_1        Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO_2     SB_LUT4      I0       In      -         3.959       -         
uartTxInst.oSerial_RNO_2     SB_LUT4      O        Out     0.449     4.408       -         
N_56                         Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO_0     SB_LUT4      I1       In      -         5.779       -         
uartTxInst.oSerial_RNO_0     SB_LUT4      O        Out     0.379     6.157       -         
N_68                         Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO       SB_LUT4      I0       In      -         7.528       -         
uartTxInst.oSerial_RNO       SB_LUT4      O        Out     0.449     7.977       -         
oSerial                      Net          -        -       1.507     -           1         
uartTxInst.oSerial           SB_DFFSS     D        In      -         9.484       -         
===========================================================================================
Total path delay (propagation time + setup) of 9.589 is 2.370(24.7%) logic and 7.219(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.393

    Number of logic level(s):                4
    Starting point:                          uartRxInst.rCycleCounter[3] / Q
    Ending point:                            uartRxInst.rDataCounter[2] / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uartRxInst.rCycleCounter[3]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[3]                         Net          -        -       1.599     -           4         
uartRxInst.rCycleCounter_RNITSPP[2]      SB_LUT4      I1       In      -         2.139       -         
uartRxInst.rCycleCounter_RNITSPP[2]      SB_LUT4      O        Out     0.400     2.539       -         
un12_rstate_3                            Net          -        -       1.371     -           2         
uartRxInst.rCycleCounter_RNISR773[0]     SB_LUT4      I0       In      -         3.910       -         
uartRxInst.rCycleCounter_RNISR773[0]     SB_LUT4      O        Out     0.449     4.359       -         
N_97_0_i                                 Net          -        -       1.371     -           6         
uartRxInst.rDataCounter_RNO_0[2]         SB_LUT4      I1       In      -         5.729       -         
uartRxInst.rDataCounter_RNO_0[2]         SB_LUT4      O        Out     0.400     6.129       -         
rDataCounter_RNO_0[2]                    Net          -        -       1.371     -           1         
uartRxInst.rDataCounter_RNO[2]           SB_LUT4      I0       In      -         7.500       -         
uartRxInst.rDataCounter_RNO[2]           SB_LUT4      O        Out     0.449     7.949       -         
rDataCounter_set[2]                      Net          -        -       1.507     -           1         
uartRxInst.rDataCounter[2]               SB_DFFSR     D        In      -         9.456       -         
=======================================================================================================
Total path delay (propagation time + setup) of 9.561 is 2.342(24.5%) logic and 7.219(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for core 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        7 uses
SB_DFF          15 uses
SB_DFFE         34 uses
SB_DFFSR        3 uses
SB_DFFSS        1 use
VCC             2 uses
SB_LUT4         79 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   53 (4%)
Total load per clock:
   core|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 79 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 79 = 79 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 12:07:51 2019

###########################################################]


Synthesis exit by 0.
Current Implementation onebit_Implmnt its sbt path: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.edf " "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist" "-pVQ100" "-yC:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.edf...
Parsing constraint file: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_1 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_A doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_B doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_C doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_D doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_E doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_F doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_G doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_A doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_B doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_C doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_D doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_E doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_F doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_G doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
parse file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.scf
sdc_reader OK C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.scf
Stored edif netlist at C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core...

write Timing Constraint to C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: core

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core --outdir C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core
SDC file             - C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	79
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	25
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	26
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	106
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	53
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	47
        CARRY Only       	:	1
        LUT with CARRY   	:	6
    LogicCells                  :	107/1280
    PLBs                        :	21/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 19.8 (sec)

Final Design Statistics
    Number of LUTs      	:	106
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	107/1280
    PLBs                        :	29/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: core|i_Clk | Frequency: 177.36 MHz | Target: 122.40 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 20.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\core_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 205
used logic cells: 107
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\core_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 205
used logic cells: 107
Translating sdc file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc...
Translated sdc file is C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\core_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\netlist\oadb-core" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\packer\core_pk.sdc" --outdir "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\router" --sdf_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\netlist\oadb-core C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\packer\core_pk.sdc --outdir C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\router --sdf_file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design core
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 126 
I1212: Iteration  1 :    26 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design core
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 3 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.v" --vhdl "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/sbt/outputs/simulation_netlist\core_sbt.vhd" --lib "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\core_pk.sdc" --out-sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\netlister\core_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.v
Writing C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/sbt/outputs/simulation_netlist\core_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\netlister\core_sbt.sdc" --sdf-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.sdf" --report-file "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\timer\core_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\netlister\core_sbt.sdc --sdf-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.sdf --report-file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\timer\core_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --device_name iCE40HX1K --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 13:33:54 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@E: CD536 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":20:35:20:38|Type must be an unconstrained array
@E: CD536 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":21:36:21:38|Type must be an unconstrained array
@E: CD536 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":22:37:22:39|Type must be an unconstrained array
@E: CD590 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":44:21:44:28|Instantiated entity ram has not been analyzed.
4 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:33:54 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:33:54 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 13:34:23 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@E: CD590 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":44:21:44:28|Instantiated entity ram has not been analyzed.
1 error parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:34:23 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:34:23 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 13:34:32 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@E: CD590 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":44:21:44:28|Instantiated entity ram has not been analyzed.
1 error parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:34:32 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:34:32 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 13:34:40 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
Options changed - recompiling
@E: CS187 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":7:19:7:25|Expecting ,
@E: CD255 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":20:42:20:42|No identifier "gblocks" in scope
2 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd
@E: CD178 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":46:20:46:24|Can't find formal iclk
3 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:34:40 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:34:40 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 13:35:26 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
Options changed - recompiling
@E: CS187 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":7:19:7:25|Expecting ,
@E: CD255 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":20:42:20:42|No identifier "gblocks" in scope
2 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd
@E: CD415 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":45:11:45:11|Expecting keyword map
3 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:35:26 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:35:26 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 13:36:14 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
Options changed - recompiling
@E: CS187 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":7:19:7:25|Expecting ,
@E: CD255 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":20:42:20:42|No identifier "gblocks" in scope
2 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd
@E: CD415 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":45:11:45:11|Expecting keyword map
3 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:36:14 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:36:14 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 13:37:21 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
Options changed - recompiling
@E: CS187 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":7:16:7:22|Expecting ,
@E: CD255 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":19:42:19:42|No identifier "gblocks" in scope
2 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd
@E: CD415 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":45:11:45:11|Expecting keyword map
3 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:37:21 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:37:21 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 13:37:36 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
Options changed - recompiling
@E: CS187 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":7:16:7:22|Expecting ,
@E: CD255 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":19:42:19:42|No identifier "gblocks" in scope
2 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd
@E: CD415 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":45:11:45:11|Expecting keyword map
3 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:37:36 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:37:36 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 13:37:43 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
Options changed - recompiling
@E: CS187 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":7:16:7:22|Expecting ,
@E: CD255 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":19:42:19:42|No identifier "gblocks" in scope
2 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd
@E: CD415 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":45:11:45:11|Expecting keyword map
3 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:37:44 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:37:44 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 13:38:25 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
Options changed - recompiling
@E: CS187 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":7:20:7:26|Expecting ,
@E: CD255 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":22:55:22:55|No identifier "gclksperbit" in scope
@E: CD255 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":27:26:27:26|No identifier "iclk" in scope
3 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd
3 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd
@E: CS187 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":7:16:7:22|Expecting ,
@E: CD255 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":19:42:19:42|No identifier "gblocks" in scope
5 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd
@E: CD725 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":27:27:27:29|Can't associate actual.  Formal 'gclksperbit' is unknown.
@E: CD415 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":35:28:35:28|Expecting keyword is
@E: CD632 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":44:25:44:25|duplicate entity name work
8 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:38:25 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:38:25 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 13:39:11 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
Options changed - recompiling
@E: CD126 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":15:4:15:4|Expecting identifier
1 error parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd
@E: CD415 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":45:11:45:11|Expecting keyword map
2 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:39:11 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:39:11 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 13:39:37 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
Options changed - recompiling
@E: CS187 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":50:18:50:18|Expecting =>
1 error parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:39:37 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:39:37 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 13:39:54 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
Options changed - recompiling
@E: CS187 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":50:34:50:34|Expecting ,
1 error parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:39:54 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:39:54 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 13:40:08 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
Options changed - recompiling
@E: CD242 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":55:4:55:8|Expecting ;
1 error parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:40:09 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:40:09 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 13:40:27 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
Options changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Synthesizing work.core.rtc.
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Synthesizing work.ram.rtc.
Post processing for work.ram.rtc
@N: CL134 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":20:11:20:20|Found RAM rramvalues, depth=8192, width=4
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Synthesizing work.uartrx.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":19:13:19:14|Using sequential encoding for type tstate.
Post processing for work.uartrx.rtc
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":5:7:5:12|Synthesizing work.uarttx.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":19:18:19:19|Using sequential encoding for type ttxstate.
Post processing for work.uarttx.rtc
Post processing for work.core.rtc
@W: CL169 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":57:8:57:9|Pruning unused register rRamWriteData_3(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":57:8:57:9|Pruning unused register rRamAddress_3(15 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":57:8:57:9|Pruning unused register rRamWriteEnable_1. Make sure that there are no unused intermediate registers.
@W: CL168 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":44:21:44:28|Removing instance ramInst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":29:8:29:9|Trying to extract state machine for register rTxState.
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":36:2:36:3|Trying to extract state machine for register rState.
@W: CL246 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":11:8:11:15|Input port bits 15 to 13 of iaddress(15 downto 0) are unused. Assign logic for all port bits or change the input port size.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 13:40:27 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 13:40:27 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 13:40:27 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 13:40:28 2019

###########################################################]
Pre-mapping Report

# Sat Sep 28 13:40:29 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Removing sequential instance rTxReady (in view: work.uartTx(rtc)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist core

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
core|i_Clk     141.8 MHz     7.053         inferred     Autoconstr_clkgroup_0     53   
=======================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Found inferred clock core|i_Clk which controls 53 sequential elements including uartTxInst.rBitIndex[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:40:29 2019

###########################################################]
Map & Optimize Report

# Sat Sep 28 13:40:29 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rBitIndex[2:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rTxState[1:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rClkCount[7:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rTxByte[7:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|User-specified initial value defined for instance uartRxInst.rState[1:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|User-specified initial value defined for instance uartRxInst.rDataReady is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":57:8:57:9|User-specified initial value defined for instance rTxByte[7:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":57:8:57:9|User-specified initial value defined for instance rTxDV is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|Found counter in view:work.uartRx(rtc) instance rCycleCounter[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  78 /        53
   2		0h:00m:00s		    -2.28ns		  76 /        53

   3		0h:00m:00s		    -1.63ns		  79 /        53
   4		0h:00m:00s		    -1.63ns		  81 /        53


   5		0h:00m:00s		    -1.63ns		  80 /        53
@N: FX1016 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":7:8:7:12|SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               53         rTxByte[0]     
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock core|i_Clk with period 8.17ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Sep 28 13:40:31 2019
#


Top view:               core
Requested Frequency:    122.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.442

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
core|i_Clk         122.4 MHz     104.1 MHz     8.169         9.610         -1.442     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
core|i_Clk  core|i_Clk  |  8.169       -1.442  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: core|i_Clk
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                Arrival           
Instance                        Reference      Type        Pin     Net                  Time        Slack 
                                Clock                                                                     
----------------------------------------------------------------------------------------------------------
uartRxInst.rCycleCounter[2]     core|i_Clk     SB_DFFE     Q       rCycleCounter[2]     0.540       -1.442
uartTxInst.rBitIndex[1]         core|i_Clk     SB_DFF      Q       rBitIndex[1]         0.540       -1.428
uartRxInst.rCycleCounter[3]     core|i_Clk     SB_DFFE     Q       rCycleCounter[3]     0.540       -1.393
uartRxInst.rCycleCounter[4]     core|i_Clk     SB_DFFE     Q       rCycleCounter[4]     0.540       -1.393
uartTxInst.rBitIndex[2]         core|i_Clk     SB_DFF      Q       rBitIndex[2]         0.540       -1.379
uartTxInst.rTxByte[1]           core|i_Clk     SB_DFFE     Q       rTxByte[1]           0.540       -1.357
uartTxInst.rTxByte[0]           core|i_Clk     SB_DFFE     Q       rTxByte[0]           0.540       -1.351
uartRxInst.rCycleCounter[5]     core|i_Clk     SB_DFFE     Q       rCycleCounter[5]     0.540       -1.343
uartRxInst.rCycleCounter[6]     core|i_Clk     SB_DFFE     Q       rCycleCounter[6]     0.540       -1.322
uartTxInst.rTxByte[5]           core|i_Clk     SB_DFFE     Q       rTxByte[5]           0.540       -1.294
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                    Required           
Instance                        Reference      Type         Pin     Net                     Time         Slack 
                                Clock                                                                          
---------------------------------------------------------------------------------------------------------------
uartRxInst.rDataCounter[2]      core|i_Clk     SB_DFFSR     D       rDataCounter_set[2]     8.063        -1.442
uartTxInst.oSerial              core|i_Clk     SB_DFFSS     D       oSerial                 8.063        -1.428
uartRxInst.rDataCounter[0]      core|i_Clk     SB_DFFSR     D       rDataCounter_set[0]     8.063        -1.357
uartRxInst.rDataCounter[1]      core|i_Clk     SB_DFFSR     D       rDataCounter_set[1]     8.063        -1.357
uartTxInst.rBitIndex[0]         core|i_Clk     SB_DFF       D       rBitIndex               8.063        0.329 
uartTxInst.rBitIndex[1]         core|i_Clk     SB_DFF       D       rBitIndex_0             8.063        0.329 
uartTxInst.rBitIndex[2]         core|i_Clk     SB_DFF       D       rBitIndex_1             8.063        0.329 
uartRxInst.rCycleCounter[4]     core|i_Clk     SB_DFFE      D       rCycleCounter_lm[4]     8.063        0.329 
uartRxInst.rCycleCounter[7]     core|i_Clk     SB_DFFE      D       rCycleCounter_lm[7]     8.063        0.329 
uartRxInst.rCycleCounter[2]     core|i_Clk     SB_DFFE      D       rCycleCounter_lm[2]     8.063        0.378 
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          uartRxInst.rCycleCounter[2] / Q
    Ending point:                            uartRxInst.rDataCounter[2] / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uartRxInst.rCycleCounter[2]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[2]                         Net          -        -       1.599     -           4         
uartRxInst.rCycleCounter_RNITSPP[2]      SB_LUT4      I0       In      -         2.139       -         
uartRxInst.rCycleCounter_RNITSPP[2]      SB_LUT4      O        Out     0.449     2.588       -         
un12_rstate_3                            Net          -        -       1.371     -           2         
uartRxInst.rCycleCounter_RNISR773[0]     SB_LUT4      I0       In      -         3.959       -         
uartRxInst.rCycleCounter_RNISR773[0]     SB_LUT4      O        Out     0.449     4.408       -         
N_97_0_i                                 Net          -        -       1.371     -           6         
uartRxInst.rDataCounter_RNO_0[2]         SB_LUT4      I1       In      -         5.779       -         
uartRxInst.rDataCounter_RNO_0[2]         SB_LUT4      O        Out     0.400     6.178       -         
rDataCounter_RNO_0[2]                    Net          -        -       1.371     -           1         
uartRxInst.rDataCounter_RNO[2]           SB_LUT4      I0       In      -         7.549       -         
uartRxInst.rDataCounter_RNO[2]           SB_LUT4      O        Out     0.449     7.998       -         
rDataCounter_set[2]                      Net          -        -       1.507     -           1         
uartRxInst.rDataCounter[2]               SB_DFFSR     D        In      -         9.505       -         
=======================================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          uartRxInst.rCycleCounter[2] / Q
    Ending point:                            uartRxInst.rDataCounter[2] / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uartRxInst.rCycleCounter[2]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[2]                         Net          -        -       1.599     -           4         
uartRxInst.rCycleCounter_RNITSPP[2]      SB_LUT4      I0       In      -         2.139       -         
uartRxInst.rCycleCounter_RNITSPP[2]      SB_LUT4      O        Out     0.449     2.588       -         
un12_rstate_3                            Net          -        -       1.371     -           2         
uartRxInst.rCycleCounter_RNISR773[0]     SB_LUT4      I0       In      -         3.959       -         
uartRxInst.rCycleCounter_RNISR773[0]     SB_LUT4      O        Out     0.449     4.408       -         
N_97_0_i                                 Net          -        -       1.371     -           6         
uartRxInst.rState_RNIC6LK4_0[0]          SB_LUT4      I0       In      -         5.779       -         
uartRxInst.rState_RNIC6LK4_0[0]          SB_LUT4      O        Out     0.449     6.227       -         
rDataCounter_0_sqmuxa                    Net          -        -       1.371     -           3         
uartRxInst.rDataCounter_RNO[2]           SB_LUT4      I1       In      -         7.598       -         
uartRxInst.rDataCounter_RNO[2]           SB_LUT4      O        Out     0.400     7.998       -         
rDataCounter_set[2]                      Net          -        -       1.507     -           1         
uartRxInst.rDataCounter[2]               SB_DFFSR     D        In      -         9.505       -         
=======================================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.428

    Number of logic level(s):                4
    Starting point:                          uartTxInst.rBitIndex[1] / Q
    Ending point:                            uartTxInst.oSerial / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
uartTxInst.rBitIndex[1]      SB_DFF       Q        Out     0.540     0.540       -         
rBitIndex[1]                 Net          -        -       1.599     -           7         
uartTxInst.oSerial_RNO_3     SB_LUT4      I0       In      -         2.139       -         
uartTxInst.oSerial_RNO_3     SB_LUT4      O        Out     0.449     2.588       -         
oSerial_3_6_i_m2_ns_1        Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO_1     SB_LUT4      I0       In      -         3.959       -         
uartTxInst.oSerial_RNO_1     SB_LUT4      O        Out     0.449     4.408       -         
N_53                         Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO_0     SB_LUT4      I0       In      -         5.779       -         
uartTxInst.oSerial_RNO_0     SB_LUT4      O        Out     0.386     6.164       -         
N_68                         Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO       SB_LUT4      I0       In      -         7.535       -         
uartTxInst.oSerial_RNO       SB_LUT4      O        Out     0.449     7.984       -         
oSerial                      Net          -        -       1.507     -           1         
uartTxInst.oSerial           SB_DFFSS     D        In      -         9.491       -         
===========================================================================================
Total path delay (propagation time + setup) of 9.596 is 2.377(24.8%) logic and 7.219(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.421

    Number of logic level(s):                4
    Starting point:                          uartTxInst.rBitIndex[1] / Q
    Ending point:                            uartTxInst.oSerial / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
uartTxInst.rBitIndex[1]      SB_DFF       Q        Out     0.540     0.540       -         
rBitIndex[1]                 Net          -        -       1.599     -           7         
uartTxInst.oSerial_RNO_4     SB_LUT4      I0       In      -         2.139       -         
uartTxInst.oSerial_RNO_4     SB_LUT4      O        Out     0.449     2.588       -         
oSerial_3_3_i_m2_ns_1        Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO_2     SB_LUT4      I0       In      -         3.959       -         
uartTxInst.oSerial_RNO_2     SB_LUT4      O        Out     0.449     4.408       -         
N_56                         Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO_0     SB_LUT4      I1       In      -         5.779       -         
uartTxInst.oSerial_RNO_0     SB_LUT4      O        Out     0.379     6.157       -         
N_68                         Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO       SB_LUT4      I0       In      -         7.528       -         
uartTxInst.oSerial_RNO       SB_LUT4      O        Out     0.449     7.977       -         
oSerial                      Net          -        -       1.507     -           1         
uartTxInst.oSerial           SB_DFFSS     D        In      -         9.484       -         
===========================================================================================
Total path delay (propagation time + setup) of 9.589 is 2.370(24.7%) logic and 7.219(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.393

    Number of logic level(s):                4
    Starting point:                          uartRxInst.rCycleCounter[3] / Q
    Ending point:                            uartRxInst.rDataCounter[2] / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uartRxInst.rCycleCounter[3]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[3]                         Net          -        -       1.599     -           4         
uartRxInst.rCycleCounter_RNITSPP[2]      SB_LUT4      I1       In      -         2.139       -         
uartRxInst.rCycleCounter_RNITSPP[2]      SB_LUT4      O        Out     0.400     2.539       -         
un12_rstate_3                            Net          -        -       1.371     -           2         
uartRxInst.rCycleCounter_RNISR773[0]     SB_LUT4      I0       In      -         3.910       -         
uartRxInst.rCycleCounter_RNISR773[0]     SB_LUT4      O        Out     0.449     4.359       -         
N_97_0_i                                 Net          -        -       1.371     -           6         
uartRxInst.rDataCounter_RNO_0[2]         SB_LUT4      I1       In      -         5.729       -         
uartRxInst.rDataCounter_RNO_0[2]         SB_LUT4      O        Out     0.400     6.129       -         
rDataCounter_RNO_0[2]                    Net          -        -       1.371     -           1         
uartRxInst.rDataCounter_RNO[2]           SB_LUT4      I0       In      -         7.500       -         
uartRxInst.rDataCounter_RNO[2]           SB_LUT4      O        Out     0.449     7.949       -         
rDataCounter_set[2]                      Net          -        -       1.507     -           1         
uartRxInst.rDataCounter[2]               SB_DFFSR     D        In      -         9.456       -         
=======================================================================================================
Total path delay (propagation time + setup) of 9.561 is 2.342(24.5%) logic and 7.219(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for core 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        7 uses
SB_DFF          15 uses
SB_DFFE         34 uses
SB_DFFSR        3 uses
SB_DFFSS        1 use
VCC             2 uses
SB_LUT4         79 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   53 (4%)
Total load per clock:
   core|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 79 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 79 = 79 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:40:31 2019

###########################################################]


Synthesis exit by 0.
Current Implementation onebit_Implmnt its sbt path: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.edf " "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist" "-pVQ100" "-yC:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.edf...
Parsing constraint file: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_1 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_A doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_B doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_C doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_D doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_E doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_F doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_G doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_A doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_B doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_C doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_D doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_E doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_F doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_G doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
parse file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.scf
sdc_reader OK C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.scf
Stored edif netlist at C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core...

write Timing Constraint to C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: core

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core --outdir C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core
SDC file             - C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	79
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	25
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	26
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	106
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	53
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	47
        CARRY Only       	:	1
        LUT with CARRY   	:	6
    LogicCells                  :	107/1280
    PLBs                        :	21/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.7 (sec)

Final Design Statistics
    Number of LUTs      	:	106
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	107/1280
    PLBs                        :	29/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: core|i_Clk | Frequency: 177.36 MHz | Target: 122.40 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\core_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 205
used logic cells: 107
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\core_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 205
used logic cells: 107
Translating sdc file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc...
Translated sdc file is C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\core_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\netlist\oadb-core" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\packer\core_pk.sdc" --outdir "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\router" --sdf_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\netlist\oadb-core C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\packer\core_pk.sdc --outdir C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\router --sdf_file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design core
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 126 
I1212: Iteration  1 :    26 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design core
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.v" --vhdl "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/sbt/outputs/simulation_netlist\core_sbt.vhd" --lib "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\core_pk.sdc" --out-sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\netlister\core_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.v
Writing C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/sbt/outputs/simulation_netlist\core_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\netlister\core_sbt.sdc" --sdf-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.sdf" --report-file "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\timer\core_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\netlister\core_sbt.sdc --sdf-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.sdf --report-file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\timer\core_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --device_name iCE40HX1K --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 13:52:21 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@E: CG103 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":71:29:71:29|Expecting expression
1 error parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:52:21 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:52:21 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 13:52:38 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@E: CD415 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":80:8:80:14|Expecting keyword if
1 error parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:52:39 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:52:39 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 13:53:07 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Synthesizing work.core.rtc.
@E: CD648 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":25:36:25:36|Expression does not match type std_ulogic
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:53:08 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:53:08 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 13:53:26 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Synthesizing work.core.rtc.
@E: CD716 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":67:78:67:78|Expression has ambiguous type
@E: CD716 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":73:78:73:78|Expression has ambiguous type
@E: CD734 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":67:78:67:78|Can't convert expression to type specified - poorly formed operand of type conversion
@E: CD716 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":67:78:67:78|Expression has ambiguous type
(?"+"(unsigned(signal:rramaddress), 1), 16)
@E: CD308 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":67:78:67:78|Unable to evaluate expression type
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:53:26 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:53:26 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 13:54:37 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Synthesizing work.core.rtc.
@E: CD716 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":67:103:67:103|Expression has ambiguous type
@E: CD716 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":73:103:73:103|Expression has ambiguous type
@E: CD734 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":67:103:67:103|Can't convert expression to type specified - poorly formed operand of type conversion
@E: CD716 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":67:103:67:103|Expression has ambiguous type
(?"+"(?to_unsigned(?to_integer(unsigned(signal:rramaddress))), 1), 16)
@E: CD308 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":67:103:67:103|Unable to evaluate expression type
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:54:37 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:54:37 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 13:55:45 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Synthesizing work.core.rtc.
@E: CD716 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":67:103:67:103|Expression has ambiguous type
@E: CD716 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":73:103:73:103|Expression has ambiguous type
@E: CD734 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":67:103:67:103|Can't convert expression to type specified - poorly formed operand of type conversion
@E: CD716 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":67:103:67:103|Expression has ambiguous type
(?"+"(?to_unsigned(?to_integer(unsigned(signal:rramaddress))), 1), 16)
@E: CD308 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":67:103:67:103|Unable to evaluate expression type
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:55:45 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:55:45 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 13:56:43 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Synthesizing work.core.rtc.
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Synthesizing work.ram.rtc.
Post processing for work.ram.rtc
@N: CL134 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":20:11:20:20|Found RAM rramvalues, depth=8192, width=4
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Synthesizing work.uartrx.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":19:13:19:14|Using sequential encoding for type tstate.
Post processing for work.uartrx.rtc
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":5:7:5:12|Synthesizing work.uarttx.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":19:18:19:19|Using sequential encoding for type ttxstate.
Post processing for work.uarttx.rtc
Post processing for work.core.rtc
@W: CL169 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":17:32:17:34|Pruning unused register rRamAddress_4(15 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":17:32:17:34|Pruning unused register rRamWriteEnable_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":59:8:59:9|Pruning unused register rRamWriteData_4(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":59:8:59:9|Pruning unused register rStorage_3(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL168 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":46:21:46:28|Removing instance ramInst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":59:8:59:9|Pruning unused register rWriteing. Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":29:8:29:9|Trying to extract state machine for register rTxState.
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":36:2:36:3|Trying to extract state machine for register rState.
@W: CL246 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":11:8:11:15|Input port bits 15 to 13 of iaddress(15 downto 0) are unused. Assign logic for all port bits or change the input port size.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 13:56:43 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 13:56:43 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 13:56:43 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 13:56:45 2019

###########################################################]
Pre-mapping Report

# Sat Sep 28 13:56:45 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Removing sequential instance rTxReady (in view: work.uartTx(rtc)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist core

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
core|i_Clk     141.8 MHz     7.053         inferred     Autoconstr_clkgroup_0     53   
=======================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Found inferred clock core|i_Clk which controls 53 sequential elements including uartTxInst.rBitIndex[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:56:45 2019

###########################################################]
Map & Optimize Report

# Sat Sep 28 13:56:45 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rBitIndex[2:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rTxState[1:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rClkCount[7:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rTxByte[7:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|User-specified initial value defined for instance uartRxInst.rState[1:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|User-specified initial value defined for instance uartRxInst.rDataReady is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|User-specified initial value defined for instance rTxByte[7:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|User-specified initial value defined for instance rTxDV is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|Found counter in view:work.uartRx(rtc) instance rCycleCounter[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  78 /        53
   2		0h:00m:00s		    -2.28ns		  76 /        53

   3		0h:00m:00s		    -1.63ns		  79 /        53
   4		0h:00m:00s		    -1.63ns		  81 /        53


   5		0h:00m:00s		    -1.63ns		  80 /        53
@N: FX1016 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":7:8:7:12|SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               53         rTxByte[0]     
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock core|i_Clk with period 8.17ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Sep 28 13:56:46 2019
#


Top view:               core
Requested Frequency:    122.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.442

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
core|i_Clk         122.4 MHz     104.1 MHz     8.169         9.610         -1.442     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
core|i_Clk  core|i_Clk  |  8.169       -1.442  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: core|i_Clk
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                Arrival           
Instance                        Reference      Type        Pin     Net                  Time        Slack 
                                Clock                                                                     
----------------------------------------------------------------------------------------------------------
uartRxInst.rCycleCounter[2]     core|i_Clk     SB_DFFE     Q       rCycleCounter[2]     0.540       -1.442
uartTxInst.rBitIndex[1]         core|i_Clk     SB_DFF      Q       rBitIndex[1]         0.540       -1.428
uartRxInst.rCycleCounter[3]     core|i_Clk     SB_DFFE     Q       rCycleCounter[3]     0.540       -1.393
uartRxInst.rCycleCounter[4]     core|i_Clk     SB_DFFE     Q       rCycleCounter[4]     0.540       -1.393
uartTxInst.rBitIndex[2]         core|i_Clk     SB_DFF      Q       rBitIndex[2]         0.540       -1.379
uartTxInst.rTxByte[1]           core|i_Clk     SB_DFFE     Q       rTxByte[1]           0.540       -1.357
uartTxInst.rTxByte[0]           core|i_Clk     SB_DFFE     Q       rTxByte[0]           0.540       -1.351
uartRxInst.rCycleCounter[5]     core|i_Clk     SB_DFFE     Q       rCycleCounter[5]     0.540       -1.343
uartRxInst.rCycleCounter[6]     core|i_Clk     SB_DFFE     Q       rCycleCounter[6]     0.540       -1.322
uartTxInst.rTxByte[5]           core|i_Clk     SB_DFFE     Q       rTxByte[5]           0.540       -1.294
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                    Required           
Instance                        Reference      Type         Pin     Net                     Time         Slack 
                                Clock                                                                          
---------------------------------------------------------------------------------------------------------------
uartRxInst.rDataCounter[2]      core|i_Clk     SB_DFFSR     D       rDataCounter_set[2]     8.063        -1.442
uartTxInst.oSerial              core|i_Clk     SB_DFFSS     D       oSerial                 8.063        -1.428
uartRxInst.rDataCounter[0]      core|i_Clk     SB_DFFSR     D       rDataCounter_set[0]     8.063        -1.357
uartRxInst.rDataCounter[1]      core|i_Clk     SB_DFFSR     D       rDataCounter_set[1]     8.063        -1.357
uartTxInst.rBitIndex[0]         core|i_Clk     SB_DFF       D       rBitIndex               8.063        0.329 
uartTxInst.rBitIndex[1]         core|i_Clk     SB_DFF       D       rBitIndex_0             8.063        0.329 
uartTxInst.rBitIndex[2]         core|i_Clk     SB_DFF       D       rBitIndex_1             8.063        0.329 
uartRxInst.rCycleCounter[4]     core|i_Clk     SB_DFFE      D       rCycleCounter_lm[4]     8.063        0.329 
uartRxInst.rCycleCounter[7]     core|i_Clk     SB_DFFE      D       rCycleCounter_lm[7]     8.063        0.329 
uartRxInst.rCycleCounter[2]     core|i_Clk     SB_DFFE      D       rCycleCounter_lm[2]     8.063        0.378 
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          uartRxInst.rCycleCounter[2] / Q
    Ending point:                            uartRxInst.rDataCounter[2] / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uartRxInst.rCycleCounter[2]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[2]                         Net          -        -       1.599     -           4         
uartRxInst.rCycleCounter_RNITSPP[2]      SB_LUT4      I0       In      -         2.139       -         
uartRxInst.rCycleCounter_RNITSPP[2]      SB_LUT4      O        Out     0.449     2.588       -         
un12_rstate_3                            Net          -        -       1.371     -           2         
uartRxInst.rCycleCounter_RNISR773[0]     SB_LUT4      I0       In      -         3.959       -         
uartRxInst.rCycleCounter_RNISR773[0]     SB_LUT4      O        Out     0.449     4.408       -         
N_97_0_i                                 Net          -        -       1.371     -           6         
uartRxInst.rDataCounter_RNO_0[2]         SB_LUT4      I1       In      -         5.779       -         
uartRxInst.rDataCounter_RNO_0[2]         SB_LUT4      O        Out     0.400     6.178       -         
rDataCounter_RNO_0[2]                    Net          -        -       1.371     -           1         
uartRxInst.rDataCounter_RNO[2]           SB_LUT4      I0       In      -         7.549       -         
uartRxInst.rDataCounter_RNO[2]           SB_LUT4      O        Out     0.449     7.998       -         
rDataCounter_set[2]                      Net          -        -       1.507     -           1         
uartRxInst.rDataCounter[2]               SB_DFFSR     D        In      -         9.505       -         
=======================================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          uartRxInst.rCycleCounter[2] / Q
    Ending point:                            uartRxInst.rDataCounter[2] / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uartRxInst.rCycleCounter[2]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[2]                         Net          -        -       1.599     -           4         
uartRxInst.rCycleCounter_RNITSPP[2]      SB_LUT4      I0       In      -         2.139       -         
uartRxInst.rCycleCounter_RNITSPP[2]      SB_LUT4      O        Out     0.449     2.588       -         
un12_rstate_3                            Net          -        -       1.371     -           2         
uartRxInst.rCycleCounter_RNISR773[0]     SB_LUT4      I0       In      -         3.959       -         
uartRxInst.rCycleCounter_RNISR773[0]     SB_LUT4      O        Out     0.449     4.408       -         
N_97_0_i                                 Net          -        -       1.371     -           6         
uartRxInst.rState_RNIC6LK4_0[0]          SB_LUT4      I0       In      -         5.779       -         
uartRxInst.rState_RNIC6LK4_0[0]          SB_LUT4      O        Out     0.449     6.227       -         
rDataCounter_0_sqmuxa                    Net          -        -       1.371     -           3         
uartRxInst.rDataCounter_RNO[2]           SB_LUT4      I1       In      -         7.598       -         
uartRxInst.rDataCounter_RNO[2]           SB_LUT4      O        Out     0.400     7.998       -         
rDataCounter_set[2]                      Net          -        -       1.507     -           1         
uartRxInst.rDataCounter[2]               SB_DFFSR     D        In      -         9.505       -         
=======================================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.428

    Number of logic level(s):                4
    Starting point:                          uartTxInst.rBitIndex[1] / Q
    Ending point:                            uartTxInst.oSerial / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
uartTxInst.rBitIndex[1]      SB_DFF       Q        Out     0.540     0.540       -         
rBitIndex[1]                 Net          -        -       1.599     -           7         
uartTxInst.oSerial_RNO_3     SB_LUT4      I0       In      -         2.139       -         
uartTxInst.oSerial_RNO_3     SB_LUT4      O        Out     0.449     2.588       -         
oSerial_3_6_i_m2_ns_1        Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO_1     SB_LUT4      I0       In      -         3.959       -         
uartTxInst.oSerial_RNO_1     SB_LUT4      O        Out     0.449     4.408       -         
N_53                         Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO_0     SB_LUT4      I0       In      -         5.779       -         
uartTxInst.oSerial_RNO_0     SB_LUT4      O        Out     0.386     6.164       -         
N_68                         Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO       SB_LUT4      I0       In      -         7.535       -         
uartTxInst.oSerial_RNO       SB_LUT4      O        Out     0.449     7.984       -         
oSerial                      Net          -        -       1.507     -           1         
uartTxInst.oSerial           SB_DFFSS     D        In      -         9.491       -         
===========================================================================================
Total path delay (propagation time + setup) of 9.596 is 2.377(24.8%) logic and 7.219(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.421

    Number of logic level(s):                4
    Starting point:                          uartTxInst.rBitIndex[1] / Q
    Ending point:                            uartTxInst.oSerial / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
uartTxInst.rBitIndex[1]      SB_DFF       Q        Out     0.540     0.540       -         
rBitIndex[1]                 Net          -        -       1.599     -           7         
uartTxInst.oSerial_RNO_4     SB_LUT4      I0       In      -         2.139       -         
uartTxInst.oSerial_RNO_4     SB_LUT4      O        Out     0.449     2.588       -         
oSerial_3_3_i_m2_ns_1        Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO_2     SB_LUT4      I0       In      -         3.959       -         
uartTxInst.oSerial_RNO_2     SB_LUT4      O        Out     0.449     4.408       -         
N_56                         Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO_0     SB_LUT4      I1       In      -         5.779       -         
uartTxInst.oSerial_RNO_0     SB_LUT4      O        Out     0.379     6.157       -         
N_68                         Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO       SB_LUT4      I0       In      -         7.528       -         
uartTxInst.oSerial_RNO       SB_LUT4      O        Out     0.449     7.977       -         
oSerial                      Net          -        -       1.507     -           1         
uartTxInst.oSerial           SB_DFFSS     D        In      -         9.484       -         
===========================================================================================
Total path delay (propagation time + setup) of 9.589 is 2.370(24.7%) logic and 7.219(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.393

    Number of logic level(s):                4
    Starting point:                          uartRxInst.rCycleCounter[3] / Q
    Ending point:                            uartRxInst.rDataCounter[2] / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uartRxInst.rCycleCounter[3]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[3]                         Net          -        -       1.599     -           4         
uartRxInst.rCycleCounter_RNITSPP[2]      SB_LUT4      I1       In      -         2.139       -         
uartRxInst.rCycleCounter_RNITSPP[2]      SB_LUT4      O        Out     0.400     2.539       -         
un12_rstate_3                            Net          -        -       1.371     -           2         
uartRxInst.rCycleCounter_RNISR773[0]     SB_LUT4      I0       In      -         3.910       -         
uartRxInst.rCycleCounter_RNISR773[0]     SB_LUT4      O        Out     0.449     4.359       -         
N_97_0_i                                 Net          -        -       1.371     -           6         
uartRxInst.rDataCounter_RNO_0[2]         SB_LUT4      I1       In      -         5.729       -         
uartRxInst.rDataCounter_RNO_0[2]         SB_LUT4      O        Out     0.400     6.129       -         
rDataCounter_RNO_0[2]                    Net          -        -       1.371     -           1         
uartRxInst.rDataCounter_RNO[2]           SB_LUT4      I0       In      -         7.500       -         
uartRxInst.rDataCounter_RNO[2]           SB_LUT4      O        Out     0.449     7.949       -         
rDataCounter_set[2]                      Net          -        -       1.507     -           1         
uartRxInst.rDataCounter[2]               SB_DFFSR     D        In      -         9.456       -         
=======================================================================================================
Total path delay (propagation time + setup) of 9.561 is 2.342(24.5%) logic and 7.219(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for core 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        7 uses
SB_DFF          15 uses
SB_DFFE         34 uses
SB_DFFSR        3 uses
SB_DFFSS        1 use
VCC             2 uses
SB_LUT4         79 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   53 (4%)
Total load per clock:
   core|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 79 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 79 = 79 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 13:56:46 2019

###########################################################]


Synthesis exit by 0.
Current Implementation onebit_Implmnt its sbt path: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.edf " "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist" "-pVQ100" "-yC:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.edf...
Parsing constraint file: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_1 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_A doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_B doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_C doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_D doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_E doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_F doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_G doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_A doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_B doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_C doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_D doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_E doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_F doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_G doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
parse file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.scf
sdc_reader OK C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.scf
Stored edif netlist at C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core...

write Timing Constraint to C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: core

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core --outdir C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core
SDC file             - C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	79
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	25
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	26
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	106
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	53
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	47
        CARRY Only       	:	1
        LUT with CARRY   	:	6
    LogicCells                  :	107/1280
    PLBs                        :	21/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.7 (sec)

Final Design Statistics
    Number of LUTs      	:	106
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	107/1280
    PLBs                        :	29/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: core|i_Clk | Frequency: 177.36 MHz | Target: 122.40 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\core_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 205
used logic cells: 107
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\core_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 205
used logic cells: 107
Translating sdc file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc...
Translated sdc file is C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\core_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\netlist\oadb-core" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\packer\core_pk.sdc" --outdir "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\router" --sdf_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\netlist\oadb-core C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\packer\core_pk.sdc --outdir C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\router --sdf_file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design core
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 126 
I1212: Iteration  1 :    26 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design core
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.v" --vhdl "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/sbt/outputs/simulation_netlist\core_sbt.vhd" --lib "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\core_pk.sdc" --out-sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\netlister\core_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.v
Writing C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/sbt/outputs/simulation_netlist\core_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\netlister\core_sbt.sdc" --sdf-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.sdf" --report-file "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\timer\core_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\netlister\core_sbt.sdc --sdf-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.sdf --report-file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\timer\core_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --device_name iCE40HX1K --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 14:13:26 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@E: CG103 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":29:4:29:4|Expecting expression
@E: CD200 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":35:16:35:25|Misspelled variable, signal or procedure name?
2 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd
2 errors parsing file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd
@E: Parse errors encountered - exiting
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 14:13:27 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 14:13:27 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 14:14:48 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Synthesizing work.core.rtc.
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Synthesizing work.ram.rtc.
@E: CD379 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":29:5:29:5|Specified wrong number of values in aggregate, expected 16
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 14:14:48 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 14:14:48 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 14:15:09 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Synthesizing work.core.rtc.
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Synthesizing work.ram.rtc.
Post processing for work.ram.rtc
@N: CL134 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":20:11:20:20|Found RAM rramvalues, depth=64, width=4
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Synthesizing work.uartrx.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":19:13:19:14|Using sequential encoding for type tstate.
Post processing for work.uartrx.rtc
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":5:7:5:12|Synthesizing work.uarttx.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":19:18:19:19|Using sequential encoding for type ttxstate.
Post processing for work.uarttx.rtc
Post processing for work.core.rtc
@W: CL169 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":17:32:17:34|Pruning unused register rRamAddress_4(15 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":17:32:17:34|Pruning unused register rRamWriteEnable_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":59:8:59:9|Pruning unused register rRamWriteData_4(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":59:8:59:9|Pruning unused register rStorage_3(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL168 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":46:21:46:28|Removing instance ramInst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":59:8:59:9|Pruning unused register rWriteing. Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":29:8:29:9|Trying to extract state machine for register rTxState.
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":36:2:36:3|Trying to extract state machine for register rState.
@W: CL246 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":11:8:11:15|Input port bits 15 to 6 of iaddress(15 downto 0) are unused. Assign logic for all port bits or change the input port size.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 14:15:10 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 14:15:10 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 14:15:10 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 14:15:11 2019

###########################################################]
Pre-mapping Report

# Sat Sep 28 14:15:11 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Removing sequential instance rTxReady (in view: work.uartTx(rtc)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist core

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
core|i_Clk     141.8 MHz     7.053         inferred     Autoconstr_clkgroup_0     53   
=======================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Found inferred clock core|i_Clk which controls 53 sequential elements including uartTxInst.rBitIndex[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 14:15:12 2019

###########################################################]
Map & Optimize Report

# Sat Sep 28 14:15:12 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rBitIndex[2:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rTxState[1:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rClkCount[7:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rTxByte[7:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|User-specified initial value defined for instance uartRxInst.rState[1:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|User-specified initial value defined for instance uartRxInst.rDataReady is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|User-specified initial value defined for instance rTxByte[7:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|User-specified initial value defined for instance rTxDV is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|Found counter in view:work.uartRx(rtc) instance rCycleCounter[7:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  78 /        53
   2		0h:00m:00s		    -2.28ns		  76 /        53

   3		0h:00m:00s		    -1.63ns		  79 /        53
   4		0h:00m:00s		    -1.63ns		  81 /        53


   5		0h:00m:00s		    -1.63ns		  80 /        53
@N: FX1016 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":7:8:7:12|SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               53         rTxByte[0]     
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock core|i_Clk with period 8.17ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Sep 28 14:15:13 2019
#


Top view:               core
Requested Frequency:    122.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.442

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
core|i_Clk         122.4 MHz     104.1 MHz     8.169         9.610         -1.442     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
core|i_Clk  core|i_Clk  |  8.169       -1.442  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: core|i_Clk
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                Arrival           
Instance                        Reference      Type        Pin     Net                  Time        Slack 
                                Clock                                                                     
----------------------------------------------------------------------------------------------------------
uartRxInst.rCycleCounter[2]     core|i_Clk     SB_DFFE     Q       rCycleCounter[2]     0.540       -1.442
uartTxInst.rBitIndex[1]         core|i_Clk     SB_DFF      Q       rBitIndex[1]         0.540       -1.428
uartRxInst.rCycleCounter[3]     core|i_Clk     SB_DFFE     Q       rCycleCounter[3]     0.540       -1.393
uartRxInst.rCycleCounter[4]     core|i_Clk     SB_DFFE     Q       rCycleCounter[4]     0.540       -1.393
uartTxInst.rBitIndex[2]         core|i_Clk     SB_DFF      Q       rBitIndex[2]         0.540       -1.379
uartTxInst.rTxByte[1]           core|i_Clk     SB_DFFE     Q       rTxByte[1]           0.540       -1.357
uartTxInst.rTxByte[0]           core|i_Clk     SB_DFFE     Q       rTxByte[0]           0.540       -1.351
uartRxInst.rCycleCounter[5]     core|i_Clk     SB_DFFE     Q       rCycleCounter[5]     0.540       -1.343
uartRxInst.rCycleCounter[6]     core|i_Clk     SB_DFFE     Q       rCycleCounter[6]     0.540       -1.322
uartTxInst.rTxByte[5]           core|i_Clk     SB_DFFE     Q       rTxByte[5]           0.540       -1.294
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                    Required           
Instance                        Reference      Type         Pin     Net                     Time         Slack 
                                Clock                                                                          
---------------------------------------------------------------------------------------------------------------
uartRxInst.rDataCounter[2]      core|i_Clk     SB_DFFSR     D       rDataCounter_set[2]     8.063        -1.442
uartTxInst.oSerial              core|i_Clk     SB_DFFSS     D       oSerial                 8.063        -1.428
uartRxInst.rDataCounter[0]      core|i_Clk     SB_DFFSR     D       rDataCounter_set[0]     8.063        -1.357
uartRxInst.rDataCounter[1]      core|i_Clk     SB_DFFSR     D       rDataCounter_set[1]     8.063        -1.357
uartTxInst.rBitIndex[0]         core|i_Clk     SB_DFF       D       rBitIndex               8.063        0.329 
uartTxInst.rBitIndex[1]         core|i_Clk     SB_DFF       D       rBitIndex_0             8.063        0.329 
uartTxInst.rBitIndex[2]         core|i_Clk     SB_DFF       D       rBitIndex_1             8.063        0.329 
uartRxInst.rCycleCounter[4]     core|i_Clk     SB_DFFE      D       rCycleCounter_lm[4]     8.063        0.329 
uartRxInst.rCycleCounter[7]     core|i_Clk     SB_DFFE      D       rCycleCounter_lm[7]     8.063        0.329 
uartRxInst.rCycleCounter[2]     core|i_Clk     SB_DFFE      D       rCycleCounter_lm[2]     8.063        0.378 
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          uartRxInst.rCycleCounter[2] / Q
    Ending point:                            uartRxInst.rDataCounter[2] / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uartRxInst.rCycleCounter[2]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[2]                         Net          -        -       1.599     -           4         
uartRxInst.rCycleCounter_RNITSPP[2]      SB_LUT4      I0       In      -         2.139       -         
uartRxInst.rCycleCounter_RNITSPP[2]      SB_LUT4      O        Out     0.449     2.588       -         
un12_rstate_3                            Net          -        -       1.371     -           2         
uartRxInst.rCycleCounter_RNISR773[0]     SB_LUT4      I0       In      -         3.959       -         
uartRxInst.rCycleCounter_RNISR773[0]     SB_LUT4      O        Out     0.449     4.408       -         
N_97_0_i                                 Net          -        -       1.371     -           6         
uartRxInst.rDataCounter_RNO_0[2]         SB_LUT4      I1       In      -         5.779       -         
uartRxInst.rDataCounter_RNO_0[2]         SB_LUT4      O        Out     0.400     6.178       -         
rDataCounter_RNO_0[2]                    Net          -        -       1.371     -           1         
uartRxInst.rDataCounter_RNO[2]           SB_LUT4      I0       In      -         7.549       -         
uartRxInst.rDataCounter_RNO[2]           SB_LUT4      O        Out     0.449     7.998       -         
rDataCounter_set[2]                      Net          -        -       1.507     -           1         
uartRxInst.rDataCounter[2]               SB_DFFSR     D        In      -         9.505       -         
=======================================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          uartRxInst.rCycleCounter[2] / Q
    Ending point:                            uartRxInst.rDataCounter[2] / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uartRxInst.rCycleCounter[2]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[2]                         Net          -        -       1.599     -           4         
uartRxInst.rCycleCounter_RNITSPP[2]      SB_LUT4      I0       In      -         2.139       -         
uartRxInst.rCycleCounter_RNITSPP[2]      SB_LUT4      O        Out     0.449     2.588       -         
un12_rstate_3                            Net          -        -       1.371     -           2         
uartRxInst.rCycleCounter_RNISR773[0]     SB_LUT4      I0       In      -         3.959       -         
uartRxInst.rCycleCounter_RNISR773[0]     SB_LUT4      O        Out     0.449     4.408       -         
N_97_0_i                                 Net          -        -       1.371     -           6         
uartRxInst.rState_RNIC6LK4_0[0]          SB_LUT4      I0       In      -         5.779       -         
uartRxInst.rState_RNIC6LK4_0[0]          SB_LUT4      O        Out     0.449     6.227       -         
rDataCounter_0_sqmuxa                    Net          -        -       1.371     -           3         
uartRxInst.rDataCounter_RNO[2]           SB_LUT4      I1       In      -         7.598       -         
uartRxInst.rDataCounter_RNO[2]           SB_LUT4      O        Out     0.400     7.998       -         
rDataCounter_set[2]                      Net          -        -       1.507     -           1         
uartRxInst.rDataCounter[2]               SB_DFFSR     D        In      -         9.505       -         
=======================================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.428

    Number of logic level(s):                4
    Starting point:                          uartTxInst.rBitIndex[1] / Q
    Ending point:                            uartTxInst.oSerial / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
uartTxInst.rBitIndex[1]      SB_DFF       Q        Out     0.540     0.540       -         
rBitIndex[1]                 Net          -        -       1.599     -           7         
uartTxInst.oSerial_RNO_3     SB_LUT4      I0       In      -         2.139       -         
uartTxInst.oSerial_RNO_3     SB_LUT4      O        Out     0.449     2.588       -         
oSerial_3_6_i_m2_ns_1        Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO_1     SB_LUT4      I0       In      -         3.959       -         
uartTxInst.oSerial_RNO_1     SB_LUT4      O        Out     0.449     4.408       -         
N_53                         Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO_0     SB_LUT4      I0       In      -         5.779       -         
uartTxInst.oSerial_RNO_0     SB_LUT4      O        Out     0.386     6.164       -         
N_68                         Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO       SB_LUT4      I0       In      -         7.535       -         
uartTxInst.oSerial_RNO       SB_LUT4      O        Out     0.449     7.984       -         
oSerial                      Net          -        -       1.507     -           1         
uartTxInst.oSerial           SB_DFFSS     D        In      -         9.491       -         
===========================================================================================
Total path delay (propagation time + setup) of 9.596 is 2.377(24.8%) logic and 7.219(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.484
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.421

    Number of logic level(s):                4
    Starting point:                          uartTxInst.rBitIndex[1] / Q
    Ending point:                            uartTxInst.oSerial / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
uartTxInst.rBitIndex[1]      SB_DFF       Q        Out     0.540     0.540       -         
rBitIndex[1]                 Net          -        -       1.599     -           7         
uartTxInst.oSerial_RNO_4     SB_LUT4      I0       In      -         2.139       -         
uartTxInst.oSerial_RNO_4     SB_LUT4      O        Out     0.449     2.588       -         
oSerial_3_3_i_m2_ns_1        Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO_2     SB_LUT4      I0       In      -         3.959       -         
uartTxInst.oSerial_RNO_2     SB_LUT4      O        Out     0.449     4.408       -         
N_56                         Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO_0     SB_LUT4      I1       In      -         5.779       -         
uartTxInst.oSerial_RNO_0     SB_LUT4      O        Out     0.379     6.157       -         
N_68                         Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO       SB_LUT4      I0       In      -         7.528       -         
uartTxInst.oSerial_RNO       SB_LUT4      O        Out     0.449     7.977       -         
oSerial                      Net          -        -       1.507     -           1         
uartTxInst.oSerial           SB_DFFSS     D        In      -         9.484       -         
===========================================================================================
Total path delay (propagation time + setup) of 9.589 is 2.370(24.7%) logic and 7.219(75.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.456
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.393

    Number of logic level(s):                4
    Starting point:                          uartRxInst.rCycleCounter[3] / Q
    Ending point:                            uartRxInst.rDataCounter[2] / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uartRxInst.rCycleCounter[3]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[3]                         Net          -        -       1.599     -           4         
uartRxInst.rCycleCounter_RNITSPP[2]      SB_LUT4      I1       In      -         2.139       -         
uartRxInst.rCycleCounter_RNITSPP[2]      SB_LUT4      O        Out     0.400     2.539       -         
un12_rstate_3                            Net          -        -       1.371     -           2         
uartRxInst.rCycleCounter_RNISR773[0]     SB_LUT4      I0       In      -         3.910       -         
uartRxInst.rCycleCounter_RNISR773[0]     SB_LUT4      O        Out     0.449     4.359       -         
N_97_0_i                                 Net          -        -       1.371     -           6         
uartRxInst.rDataCounter_RNO_0[2]         SB_LUT4      I1       In      -         5.729       -         
uartRxInst.rDataCounter_RNO_0[2]         SB_LUT4      O        Out     0.400     6.129       -         
rDataCounter_RNO_0[2]                    Net          -        -       1.371     -           1         
uartRxInst.rDataCounter_RNO[2]           SB_LUT4      I0       In      -         7.500       -         
uartRxInst.rDataCounter_RNO[2]           SB_LUT4      O        Out     0.449     7.949       -         
rDataCounter_set[2]                      Net          -        -       1.507     -           1         
uartRxInst.rDataCounter[2]               SB_DFFSR     D        In      -         9.456       -         
=======================================================================================================
Total path delay (propagation time + setup) of 9.561 is 2.342(24.5%) logic and 7.219(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for core 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             2 uses
SB_CARRY        7 uses
SB_DFF          15 uses
SB_DFFE         34 uses
SB_DFFSR        3 uses
SB_DFFSS        1 use
VCC             2 uses
SB_LUT4         79 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   53 (4%)
Total load per clock:
   core|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 79 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 79 = 79 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 14:15:13 2019

###########################################################]


Synthesis exit by 0.
Current Implementation onebit_Implmnt its sbt path: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.edf " "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist" "-pVQ100" "-yC:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.edf...
Parsing constraint file: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_1 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_A doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_B doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_C doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_D doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_E doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_F doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_G doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_A doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_B doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_C doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_D doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_E doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_F doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_G doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
parse file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.scf
sdc_reader OK C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.scf
Stored edif netlist at C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core...

write Timing Constraint to C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: core

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core --outdir C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core
SDC file             - C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	79
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	25
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	26
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	106
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	53
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	47
        CARRY Only       	:	1
        LUT with CARRY   	:	6
    LogicCells                  :	107/1280
    PLBs                        :	21/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.7 (sec)

Final Design Statistics
    Number of LUTs      	:	106
    Number of DFFs      	:	53
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	7
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	107/1280
    PLBs                        :	29/160
    BRAMs                       :	0/16
    IOs and GBIOs               :	3/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: core|i_Clk | Frequency: 177.36 MHz | Target: 122.40 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\core_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 205
used logic cells: 107
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\core_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 205
used logic cells: 107
Translating sdc file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc...
Translated sdc file is C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\core_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\netlist\oadb-core" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\packer\core_pk.sdc" --outdir "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\router" --sdf_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\netlist\oadb-core C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\packer\core_pk.sdc --outdir C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\router --sdf_file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design core
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 126 
I1212: Iteration  1 :    26 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design core
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.v" --vhdl "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/sbt/outputs/simulation_netlist\core_sbt.vhd" --lib "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\core_pk.sdc" --out-sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\netlister\core_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.v
Writing C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/sbt/outputs/simulation_netlist\core_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\netlister\core_sbt.sdc" --sdf-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.sdf" --report-file "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\timer\core_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\netlister\core_sbt.sdc --sdf-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.sdf --report-file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\timer\core_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --device_name iCE40HX1K --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 14:19:41 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
VHDL syntax check successful!
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Synthesizing work.core.rtc.
@E: CD379 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":61:49:61:49|Specified wrong number of values in aggregate, expected 8
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 14:19:41 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 14:19:41 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 14:20:07 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Synthesizing work.core.rtc.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":22:11:22:23|Signal rramwritedata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":23:11:23:25|Signal rramwriteenable is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":24:11:24:18|Signal rstorage is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":25:11:25:19|Signal rwriteing is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Synthesizing work.ram.rtc.
Post processing for work.ram.rtc
@N: CL134 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":20:11:20:20|Found RAM rramvalues, depth=64, width=4
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Synthesizing work.uartrx.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":19:13:19:14|Using sequential encoding for type tstate.
Post processing for work.uartrx.rtc
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":5:7:5:12|Synthesizing work.uarttx.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":19:18:19:19|Using sequential encoding for type ttxstate.
Post processing for work.uarttx.rtc
Post processing for work.core.rtc
@W: CL240 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":23:11:23:25|Signal rRamWriteEnable is floating; a simulation mismatch is possible.
@W: CL252 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":22:11:22:23|Bit 0 of signal rRamWriteData is floating -- simulation mismatch possible.
@W: CL252 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":22:11:22:23|Bit 1 of signal rRamWriteData is floating -- simulation mismatch possible.
@W: CL252 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":22:11:22:23|Bit 2 of signal rRamWriteData is floating -- simulation mismatch possible.
@W: CL252 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":22:11:22:23|Bit 3 of signal rRamWriteData is floating -- simulation mismatch possible.
@W: CL245 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":46:21:46:28|Bit 0 of input idata of instance ramInst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":46:21:46:28|Bit 1 of input idata of instance ramInst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":46:21:46:28|Bit 2 of input idata of instance ramInst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":46:21:46:28|Bit 3 of input idata of instance ramInst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":46:21:46:28|Input iwriteenable of instance ramInst is floating
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":29:8:29:9|Trying to extract state machine for register rTxState.
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":36:2:36:3|Trying to extract state machine for register rState.
@W: CL246 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":11:8:11:15|Input port bits 15 to 6 of iaddress(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL189 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":59:8:59:9|Register bit rTxByte(0) is always 0.
@N: CL189 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":59:8:59:9|Register bit rTxByte(1) is always 0.
@N: CL189 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":59:8:59:9|Register bit rTxByte(2) is always 0.
@N: CL189 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":59:8:59:9|Register bit rTxByte(3) is always 0.
@W: CL279 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":59:8:59:9|Pruning register bits 3 to 0 of rTxByte(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 14:20:07 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 14:20:07 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 14:20:07 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 14:20:08 2019

###########################################################]
Pre-mapping Report

# Sat Sep 28 14:20:09 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Removing sequential instance rTxReady (in view: work.uartTx(rtc)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|Removing sequential instance rData[7:0] (in view: work.uartRx(rtc)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist core

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
core|i_Clk     141.8 MHz     7.053         inferred     Autoconstr_clkgroup_0     61   
=======================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Found inferred clock core|i_Clk which controls 61 sequential elements including uartTxInst.rBitIndex[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 14:20:09 2019

###########################################################]
Map & Optimize Report

# Sat Sep 28 14:20:09 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rBitIndex[2:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rTxState[1:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rClkCount[7:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rTxByte[7:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|User-specified initial value defined for instance uartRxInst.rState[1:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|User-specified initial value defined for instance uartRxInst.rDataReady is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|User-specified initial value defined for instance rRamAddress[15:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|User-specified initial value defined for instance rTxByte[7:4] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|User-specified initial value defined for instance rTxDV is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|RAM ramInst.rramvalues[3:0] (in view: work.core(rtc)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Found startup values on RAM instance ramInst.rramvalues[3:0] (in view: work.core(rtc)).
@N: FX276 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Initial value rramvalues_0_0.INIT_00 = 256'h0000000B000F0005000A0000000B000F0000000B000F0005000A0000000B000F.
@N: FX276 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Initial value rramvalues_0_0.INIT_01 = 256'h0000000B000F0005000A0000000B000F0000000B000F0005000A0000000B000F.
@N: FX276 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Initial value rramvalues_0_0.INIT_02 = 256'h0000000B000F0005000A0000000B000F0000000B000F0005000A0000000B000F.
@N: FX276 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Initial value rramvalues_0_0.INIT_03 = 256'h0000000B000F0005000A0000000B000F0000000B000F0005000A0000000B000F.
@N: FX702 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Found startup values on RAM instance ramInst.rramvalues[3:0]
@N: MF794 |RAM ramInst.rramvalues[3:0] required 6 registers during mapping 
@W: BN132 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Removing instance uartTxInst.rTxByte[3] because it is equivalent to instance uartTxInst.rTxByte[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Removing instance uartTxInst.rTxByte[2] because it is equivalent to instance uartTxInst.rTxByte[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Removing instance uartTxInst.rTxByte[1] because it is equivalent to instance uartTxInst.rTxByte[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Removing sequential instance rTxByte[0] (in view: work.uartTx(rtc)) because it does not drive other instances.
@N: MO231 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|Found counter in view:work.uartRx(rtc) instance rCycleCounter[7:0] 
@N: MF794 |RAM ramInst.rramvalues[3:0] required 6 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: BN132 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Removing instance ramInst.rramvalues_adreg[3] because it is equivalent to instance rRamAddress[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Removing instance ramInst.rramvalues_adreg[4] because it is equivalent to instance rRamAddress[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Removing instance ramInst.rramvalues_adreg[5] because it is equivalent to instance rRamAddress[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Removing instance ramInst.rramvalues_adreg[0] because it is equivalent to instance rRamAddress[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Removing instance ramInst.rramvalues_adreg[1] because it is equivalent to instance rRamAddress[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Removing instance ramInst.rramvalues_adreg[2] because it is equivalent to instance rRamAddress[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|Removing sequential instance rRamAddress[15] (in view: work.core(rtc)) because it does not drive other instances.
@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|Removing sequential instance rRamAddress[14] (in view: work.core(rtc)) because it does not drive other instances.
@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|Removing sequential instance rRamAddress[13] (in view: work.core(rtc)) because it does not drive other instances.
@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|Removing sequential instance rRamAddress[12] (in view: work.core(rtc)) because it does not drive other instances.
@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|Removing sequential instance rRamAddress[11] (in view: work.core(rtc)) because it does not drive other instances.
@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|Removing sequential instance rRamAddress[10] (in view: work.core(rtc)) because it does not drive other instances.
@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|Removing sequential instance rRamAddress[9] (in view: work.core(rtc)) because it does not drive other instances.
@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|Removing sequential instance rRamAddress[8] (in view: work.core(rtc)) because it does not drive other instances.
@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|Removing sequential instance rRamAddress[7] (in view: work.core(rtc)) because it does not drive other instances.
@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|Removing sequential instance rRamAddress[6] (in view: work.core(rtc)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		  79 /        43
   2		0h:00m:00s		    -2.05ns		  78 /        43

   3		0h:00m:00s		    -2.05ns		  85 /        43


   4		0h:00m:00s		    -2.05ns		  85 /        43
@N: FX1016 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":7:8:7:12|SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 45 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               45         rTxByte_e_0[4] 
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock core|i_Clk with period 8.21ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Sep 28 14:20:11 2019
#


Top view:               core
Requested Frequency:    121.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.449

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
core|i_Clk         121.8 MHz     103.5 MHz     8.210         9.659         -1.449     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
core|i_Clk  core|i_Clk  |  8.210       -1.449  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: core|i_Clk
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                 Arrival           
Instance                        Reference      Type         Pin     Net                  Time        Slack 
                                Clock                                                                      
-----------------------------------------------------------------------------------------------------------
uartRxInst.rCycleCounter[6]     core|i_Clk     SB_DFFE      Q       rCycleCounter[6]     0.540       -1.449
uartRxInst.rCycleCounter[0]     core|i_Clk     SB_DFFE      Q       rCycleCounter[0]     0.540       -1.400
uartRxInst.rCycleCounter[7]     core|i_Clk     SB_DFFE      Q       rCycleCounter[7]     0.540       -1.400
uartTxInst.rBitIndex[0]         core|i_Clk     SB_DFFSR     Q       rBitIndex[0]         0.540       -1.386
uartTxInst.rClkCount[3]         core|i_Clk     SB_DFF       Q       rClkCount[3]         0.540       -1.386
uartRxInst.rCycleCounter[1]     core|i_Clk     SB_DFFE      Q       rCycleCounter[1]     0.540       -1.351
uartTxInst.rBitIndex[1]         core|i_Clk     SB_DFF       Q       rBitIndex[1]         0.540       -1.337
uartTxInst.rClkCount[1]         core|i_Clk     SB_DFF       Q       rClkCount[1]         0.540       -1.337
uartTxInst.rClkCount[4]         core|i_Clk     SB_DFF       Q       rClkCount[4]         0.540       -1.337
uartRxInst.rCycleCounter[2]     core|i_Clk     SB_DFFE      Q       rCycleCounter[2]     0.540       -1.330
===========================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                                             Required           
Instance                              Reference      Type             Pin          Net                     Time         Slack 
                                      Clock                                                                                   
------------------------------------------------------------------------------------------------------------------------------
uartRxInst.rDataCounter[1]            core|i_Clk     SB_DFFSR         D            rDataCounter_set[1]     8.105        -1.449
uartTxInst.oSerial                    core|i_Clk     SB_DFFSS         D            oSerial                 8.105        -1.386
uartTxInst.rBitIndex[1]               core|i_Clk     SB_DFF           D            rBitIndex               8.105        -1.386
uartRxInst.rDataCounter[0]            core|i_Clk     SB_DFFSR         D            rDataCounter_set[0]     8.105        -1.316
uartRxInst.rDataCounter[2]            core|i_Clk     SB_DFFSR         D            rDataCounter_set[2]     8.105        -1.316
uartTxInst.rBitIndex[0]               core|i_Clk     SB_DFFSR         D            rBitIndex_RNO[0]        8.105        0.371 
uartTxInst.rBitIndex[2]               core|i_Clk     SB_DFF           D            rBitIndex_0             8.105        0.371 
uartTxInst.rTxState[0]                core|i_Clk     SB_DFF           D            rTxState_RNO[0]         8.105        0.371 
uartTxInst.rTxState[1]                core|i_Clk     SB_DFF           D            rTxState_RNO[1]         8.105        0.371 
ramInst.rramvalues_rramvalues_0_0     core|i_Clk     SB_RAM256x16     RADDR[5]     rRamAddress_2[5]        8.007        0.398 
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.210
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.105

    - Propagation time:                      9.554
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.449

    Number of logic level(s):                4
    Starting point:                          uartRxInst.rCycleCounter[6] / Q
    Ending point:                            uartRxInst.rDataCounter[1] / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uartRxInst.rCycleCounter[6]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[6]                         Net          -        -       1.599     -           5         
uartRxInst.rCycleCounter_RNI55QP[7]      SB_LUT4      I0       In      -         2.139       -         
uartRxInst.rCycleCounter_RNI55QP[7]      SB_LUT4      O        Out     0.449     2.588       -         
un12_rstate_3                            Net          -        -       1.371     -           1         
uartRxInst.rCycleCounter_RNISR773[4]     SB_LUT4      I0       In      -         3.959       -         
uartRxInst.rCycleCounter_RNISR773[4]     SB_LUT4      O        Out     0.449     4.408       -         
N_83_0_i                                 Net          -        -       1.371     -           5         
uartRxInst.rDataCounter_RNO_0[1]         SB_LUT4      I0       In      -         5.779       -         
uartRxInst.rDataCounter_RNO_0[1]         SB_LUT4      O        Out     0.449     6.227       -         
rDataCounter_RNO_0[1]                    Net          -        -       1.371     -           1         
uartRxInst.rDataCounter_RNO[1]           SB_LUT4      I0       In      -         7.598       -         
uartRxInst.rDataCounter_RNO[1]           SB_LUT4      O        Out     0.449     8.047       -         
rDataCounter_set[1]                      Net          -        -       1.507     -           1         
uartRxInst.rDataCounter[1]               SB_DFFSR     D        In      -         9.554       -         
=======================================================================================================
Total path delay (propagation time + setup) of 9.659 is 2.440(25.3%) logic and 7.219(74.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.210
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.105

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.400

    Number of logic level(s):                4
    Starting point:                          uartRxInst.rCycleCounter[0] / Q
    Ending point:                            uartRxInst.rDataCounter[1] / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
uartRxInst.rCycleCounter[0]                SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[0]                           Net          -        -       1.599     -           5         
uartRxInst.rCycleCounter_RNIMLJJ1_0[0]     SB_LUT4      I0       In      -         2.139       -         
uartRxInst.rCycleCounter_RNIMLJJ1_0[0]     SB_LUT4      O        Out     0.449     2.588       -         
un12_rstate_4                              Net          -        -       1.371     -           1         
uartRxInst.rCycleCounter_RNISR773[4]       SB_LUT4      I1       In      -         3.959       -         
uartRxInst.rCycleCounter_RNISR773[4]       SB_LUT4      O        Out     0.400     4.359       -         
N_83_0_i                                   Net          -        -       1.371     -           5         
uartRxInst.rDataCounter_RNO_0[1]           SB_LUT4      I0       In      -         5.729       -         
uartRxInst.rDataCounter_RNO_0[1]           SB_LUT4      O        Out     0.449     6.178       -         
rDataCounter_RNO_0[1]                      Net          -        -       1.371     -           1         
uartRxInst.rDataCounter_RNO[1]             SB_LUT4      I0       In      -         7.549       -         
uartRxInst.rDataCounter_RNO[1]             SB_LUT4      O        Out     0.449     7.998       -         
rDataCounter_set[1]                        Net          -        -       1.507     -           1         
uartRxInst.rDataCounter[1]                 SB_DFFSR     D        In      -         9.505       -         
=========================================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.210
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.105

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.400

    Number of logic level(s):                4
    Starting point:                          uartRxInst.rCycleCounter[7] / Q
    Ending point:                            uartRxInst.rDataCounter[1] / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uartRxInst.rCycleCounter[7]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[7]                         Net          -        -       1.599     -           4         
uartRxInst.rCycleCounter_RNI55QP[7]      SB_LUT4      I1       In      -         2.139       -         
uartRxInst.rCycleCounter_RNI55QP[7]      SB_LUT4      O        Out     0.400     2.539       -         
un12_rstate_3                            Net          -        -       1.371     -           1         
uartRxInst.rCycleCounter_RNISR773[4]     SB_LUT4      I0       In      -         3.910       -         
uartRxInst.rCycleCounter_RNISR773[4]     SB_LUT4      O        Out     0.449     4.359       -         
N_83_0_i                                 Net          -        -       1.371     -           5         
uartRxInst.rDataCounter_RNO_0[1]         SB_LUT4      I0       In      -         5.729       -         
uartRxInst.rDataCounter_RNO_0[1]         SB_LUT4      O        Out     0.449     6.178       -         
rDataCounter_RNO_0[1]                    Net          -        -       1.371     -           1         
uartRxInst.rDataCounter_RNO[1]           SB_LUT4      I0       In      -         7.549       -         
uartRxInst.rDataCounter_RNO[1]           SB_LUT4      O        Out     0.449     7.998       -         
rDataCounter_set[1]                      Net          -        -       1.507     -           1         
uartRxInst.rDataCounter[1]               SB_DFFSR     D        In      -         9.505       -         
=======================================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.210
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.105

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.400

    Number of logic level(s):                4
    Starting point:                          uartRxInst.rCycleCounter[6] / Q
    Ending point:                            uartRxInst.rDataCounter[1] / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uartRxInst.rCycleCounter[6]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[6]                         Net          -        -       1.599     -           5         
uartRxInst.rCycleCounter_RNI55QP[7]      SB_LUT4      I0       In      -         2.139       -         
uartRxInst.rCycleCounter_RNI55QP[7]      SB_LUT4      O        Out     0.449     2.588       -         
un12_rstate_3                            Net          -        -       1.371     -           1         
uartRxInst.rCycleCounter_RNISR773[4]     SB_LUT4      I0       In      -         3.959       -         
uartRxInst.rCycleCounter_RNISR773[4]     SB_LUT4      O        Out     0.449     4.408       -         
N_83_0_i                                 Net          -        -       1.371     -           5         
uartRxInst.rState_RNIC6LK4_0[1]          SB_LUT4      I0       In      -         5.779       -         
uartRxInst.rState_RNIC6LK4_0[1]          SB_LUT4      O        Out     0.449     6.227       -         
rDataCounter_0_sqmuxa                    Net          -        -       1.371     -           3         
uartRxInst.rDataCounter_RNO[1]           SB_LUT4      I1       In      -         7.598       -         
uartRxInst.rDataCounter_RNO[1]           SB_LUT4      O        Out     0.400     7.998       -         
rDataCounter_set[1]                      Net          -        -       1.507     -           1         
uartRxInst.rDataCounter[1]               SB_DFFSR     D        In      -         9.505       -         
=======================================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.210
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.105

    - Propagation time:                      9.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.386

    Number of logic level(s):                4
    Starting point:                          uartTxInst.rBitIndex[0] / Q
    Ending point:                            uartTxInst.oSerial / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
uartTxInst.rBitIndex[0]      SB_DFFSR     Q        Out     0.540     0.540       -         
rBitIndex[0]                 Net          -        -       1.599     -           5         
uartTxInst.oSerial_RNO_2     SB_LUT4      I0       In      -         2.139       -         
uartTxInst.oSerial_RNO_2     SB_LUT4      O        Out     0.449     2.588       -         
oSerial_3_6_i_m2_ns_1        Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO_1     SB_LUT4      I0       In      -         3.959       -         
uartTxInst.oSerial_RNO_1     SB_LUT4      O        Out     0.449     4.408       -         
N_35                         Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO_0     SB_LUT4      I0       In      -         5.779       -         
uartTxInst.oSerial_RNO_0     SB_LUT4      O        Out     0.386     6.164       -         
N_48                         Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO       SB_LUT4      I0       In      -         7.535       -         
uartTxInst.oSerial_RNO       SB_LUT4      O        Out     0.449     7.984       -         
oSerial                      Net          -        -       1.507     -           1         
uartTxInst.oSerial           SB_DFFSS     D        In      -         9.491       -         
===========================================================================================
Total path delay (propagation time + setup) of 9.596 is 2.377(24.8%) logic and 7.219(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for core 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        12 uses
SB_DFF          24 uses
SB_DFFE         14 uses
SB_DFFSR        4 uses
SB_DFFSS        1 use
SB_RAM256x16    1 use
VCC             3 uses
SB_LUT4         78 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   43 (3%)

RAM/ROM usage summary
Block Rams : 1 of 16 (6%)

Total load per clock:
   core|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 78 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 78 = 78 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 14:20:11 2019

###########################################################]


Synthesis exit by 0.
Current Implementation onebit_Implmnt its sbt path: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.edf " "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist" "-pVQ100" "-yC:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf " -c --devicename iCE40HX1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.edf...
Parsing constraint file: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf ...
Warning: pin o_LED_1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_LED_2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_LED_3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_LED_4 doesn't exist in the design netlist.ignoring the set_io command on line 14 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_1 doesn't exist in the design netlist.ignoring the set_io command on line 16 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_2 doesn't exist in the design netlist.ignoring the set_io command on line 17 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_3 doesn't exist in the design netlist.ignoring the set_io command on line 18 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin i_Switch_4 doesn't exist in the design netlist.ignoring the set_io command on line 19 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_A doesn't exist in the design netlist.ignoring the set_io command on line 21 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_B doesn't exist in the design netlist.ignoring the set_io command on line 22 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_C doesn't exist in the design netlist.ignoring the set_io command on line 23 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_D doesn't exist in the design netlist.ignoring the set_io command on line 24 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_E doesn't exist in the design netlist.ignoring the set_io command on line 25 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_F doesn't exist in the design netlist.ignoring the set_io command on line 26 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment1_G doesn't exist in the design netlist.ignoring the set_io command on line 27 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_A doesn't exist in the design netlist.ignoring the set_io command on line 28 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_B doesn't exist in the design netlist.ignoring the set_io command on line 29 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_C doesn't exist in the design netlist.ignoring the set_io command on line 30 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_D doesn't exist in the design netlist.ignoring the set_io command on line 31 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_E doesn't exist in the design netlist.ignoring the set_io command on line 32 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_F doesn't exist in the design netlist.ignoring the set_io command on line 33 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_Segment2_G doesn't exist in the design netlist.ignoring the set_io command on line 34 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_HSync doesn't exist in the design netlist.ignoring the set_io command on line 39 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_VSync doesn't exist in the design netlist.ignoring the set_io command on line 40 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_0 doesn't exist in the design netlist.ignoring the set_io command on line 41 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_1 doesn't exist in the design netlist.ignoring the set_io command on line 42 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Red_2 doesn't exist in the design netlist.ignoring the set_io command on line 43 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_0 doesn't exist in the design netlist.ignoring the set_io command on line 44 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_1 doesn't exist in the design netlist.ignoring the set_io command on line 45 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Grn_2 doesn't exist in the design netlist.ignoring the set_io command on line 46 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_0 doesn't exist in the design netlist.ignoring the set_io command on line 47 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_1 doesn't exist in the design netlist.ignoring the set_io command on line 48 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin o_VGA_Blu_2 doesn't exist in the design netlist.ignoring the set_io command on line 49 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_1 doesn't exist in the design netlist.ignoring the set_io command on line 51 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_2 doesn't exist in the design netlist.ignoring the set_io command on line 52 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_3 doesn't exist in the design netlist.ignoring the set_io command on line 53 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_4 doesn't exist in the design netlist.ignoring the set_io command on line 54 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_7 doesn't exist in the design netlist.ignoring the set_io command on line 55 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_8 doesn't exist in the design netlist.ignoring the set_io command on line 56 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_9 doesn't exist in the design netlist.ignoring the set_io command on line 57 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
Warning: pin io_PMOD_10 doesn't exist in the design netlist.ignoring the set_io command on line 58 of file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf 
parse file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/Go_Board_Constraints.pcf  error. But they are ignored
start to read sdc/scf file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.scf
sdc_reader OK C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/onebit.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core...
Warning: The terminal ramInst.rramvalues_rramvalues_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal ramInst.rramvalues_rramvalues_0_0:WCLKE is driven by non-default constant value GND

write Timing Constraint to C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: core

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --package VQ100 --deviceMarketName iCE40HX1K --sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core --outdir C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --package VQ100 --deviceMarketName iCE40HX1K --sdc-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
Package              - VQ100
Design database      - C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core
SDC file             - C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	78
    Number of DFFs      	:	43
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	12
    Number of RAMs      	:	0
    Number of ROMs      	:	1
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	5
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	1
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	2
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	13
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	93
    Number of DFFs      	:	43
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	12

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	43
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	39
        CARRY Only       	:	1
        LUT with CARRY   	:	11
    LogicCells                  :	94/1280
    PLBs                        :	14/160
    BRAMs                       :	1/16
    IOs and GBIOs               :	3/72
    PLLs                        :	0/0


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.0 (sec)

Final Design Statistics
    Number of LUTs      	:	93
    Number of DFFs      	:	43
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	12
    Number of RAMs      	:	0
    Number of ROMs      	:	1
    Number of IOs       	:	2
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	94/1280
    PLBs                        :	17/160
    BRAMs                       :	1/16
    IOs and GBIOs               :	3/72
    PLLs                        :	0/0



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: core|i_Clk | Frequency: 193.29 MHz | Target: 121.80 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\core_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 159
used logic cells: 94
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\core_pk.sdc" --devicename iCE40HX1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 159
used logic cells: 94
Translating sdc file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\placer\core_pl.sdc...
Translated sdc file is C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\core_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\netlist\oadb-core" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\packer\core_pk.sdc" --outdir "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\router" --sdf_file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\netlist\oadb-core C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\packer\core_pk.sdc --outdir C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\router --sdf_file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design core
Read design time: 0
I1202: Reading Architecture of device iCE40HX1K
Read device time: 2
I1209: Started routing
I1223: Total Nets : 121 
I1212: Iteration  1 :    22 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design core
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.v" --vhdl "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/sbt/outputs/simulation_netlist\core_sbt.vhd" --lib "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --splitio  --in-sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\packer\core_pk.sdc" --out-sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\netlister\core_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.v
Writing C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt/sbt/outputs/simulation_netlist\core_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib" --sdc-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\netlister\core_sbt.sdc" --sdf-file "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.sdf" --report-file "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\timer\core_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40HX1K.lib --sdc-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\netlister\core_sbt.sdc --sdf-file C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\simulation_netlist\core_sbt.sdf --report-file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\sbt\outputs\timer\core_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev" --design "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\netlist\oadb-core" --device_name iCE40HX1K --package VQ100 --outdir "C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 257720 (251K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 14:21:39 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
VHDL syntax check successful!
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Synthesizing work.core.rtc.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":22:11:22:23|Signal rramwritedata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":23:11:23:25|Signal rramwriteenable is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":24:11:24:18|Signal rstorage is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":25:11:25:19|Signal rwriteing is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Synthesizing work.ram.rtc.
@E: CD379 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":29:5:29:5|Specified wrong number of values in aggregate, expected 8192
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 14:21:39 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 14:21:39 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 14:23:30 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
VHDL syntax check successful!
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Synthesizing work.core.rtc.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":22:11:22:23|Signal rramwritedata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":23:11:23:25|Signal rramwriteenable is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":24:11:24:18|Signal rstorage is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":25:11:25:19|Signal rwriteing is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Synthesizing work.ram.rtc.
Post processing for work.ram.rtc
@N: CL134 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":20:11:20:20|Found RAM rramvalues, depth=8192, width=4
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Synthesizing work.uartrx.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":19:13:19:14|Using sequential encoding for type tstate.
Post processing for work.uartrx.rtc
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":5:7:5:12|Synthesizing work.uarttx.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":19:18:19:19|Using sequential encoding for type ttxstate.
Post processing for work.uarttx.rtc
Post processing for work.core.rtc
@W: CL240 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":23:11:23:25|Signal rRamWriteEnable is floating; a simulation mismatch is possible.
@W: CL252 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":22:11:22:23|Bit 0 of signal rRamWriteData is floating -- simulation mismatch possible.
@W: CL252 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":22:11:22:23|Bit 1 of signal rRamWriteData is floating -- simulation mismatch possible.
@W: CL252 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":22:11:22:23|Bit 2 of signal rRamWriteData is floating -- simulation mismatch possible.
@W: CL252 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":22:11:22:23|Bit 3 of signal rRamWriteData is floating -- simulation mismatch possible.
@W: CL245 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":46:21:46:28|Bit 0 of input idata of instance ramInst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":46:21:46:28|Bit 1 of input idata of instance ramInst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":46:21:46:28|Bit 2 of input idata of instance ramInst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":46:21:46:28|Bit 3 of input idata of instance ramInst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":46:21:46:28|Input iwriteenable of instance ramInst is floating
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":29:8:29:9|Trying to extract state machine for register rTxState.
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":36:2:36:3|Trying to extract state machine for register rState.
@W: CL246 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":11:8:11:15|Input port bits 15 to 13 of iaddress(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL189 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":59:8:59:9|Register bit rTxByte(0) is always 0.
@N: CL189 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":59:8:59:9|Register bit rTxByte(1) is always 0.
@N: CL189 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":59:8:59:9|Register bit rTxByte(2) is always 0.
@N: CL189 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":59:8:59:9|Register bit rTxByte(3) is always 0.
@W: CL279 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":59:8:59:9|Pruning register bits 3 to 0 of rTxByte(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 14:23:30 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 14:23:31 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 14:23:31 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 14:23:32 2019

###########################################################]
Pre-mapping Report

# Sat Sep 28 14:23:32 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Removing sequential instance rTxReady (in view: work.uartTx(rtc)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|Removing sequential instance rData[7:0] (in view: work.uartRx(rtc)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist core

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
core|i_Clk     141.8 MHz     7.053         inferred     Autoconstr_clkgroup_0     61   
=======================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Found inferred clock core|i_Clk which controls 61 sequential elements including uartTxInst.rBitIndex[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 14:23:32 2019

###########################################################]
Map & Optimize Report

# Sat Sep 28 14:23:33 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rBitIndex[2:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rTxState[1:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rClkCount[7:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rTxByte[7:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|User-specified initial value defined for instance uartRxInst.rState[1:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|User-specified initial value defined for instance uartRxInst.rDataReady is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|User-specified initial value defined for instance rRamAddress[15:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|User-specified initial value defined for instance rTxByte[7:4] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|User-specified initial value defined for instance rTxDV is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|RAM ramInst.rramvalues[3:0] (in view: work.core(rtc)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Found startup values on RAM instance ramInst.rramvalues[3:0] (in view: work.core(rtc)).
@N: FX276 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Initial value rramvalues_0_0.INIT_00 = 256'h000000000000000000000000000000003D8F3D8F3D8F3D8F3D8F3D8F3D8F3D8F.
@N: FX276 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Initial value rramvalues_0_1.INIT_00 = 256'h000000000000000000000000000000002D8B2D8B2D8B2D8B2D8B2D8B2D8B2D8B.
@N: FX702 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Found startup values on RAM instance ramInst.rramvalues[3:0]
Error Code [nlsim.c:2897 Equivalence check failed on net N_18]
While running 64-bit - Windows build
@E::Internal Error in m_generic.exe
Stack trace
===========
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x7FFAE9D37BC0
0x7FFAEAF4CEC0
Please open a web case about this problem. A Synopsys CAE will then contact you.

Instructions to open a web-case:
1.  Go to the Synopsys support web site, https://solvnet.synopsys.com. 
2.  Login with your user name and password. If you do not have an account, please register and set one up.
3.  Click the `Enter A Call' link.
4.  Provide a detailed description of the problem, and fill in all required fields.
5.  Attach any test cases or archived project files required to reproduce the problem. 
Stack trace
===========
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAE9D37BC0
0x7FFAEAF4CEC0
@N:|No additional debug information available
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 14:23:33 2019

###########################################################]


Synthesis exit by 3.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 14:24:36 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
VHDL syntax check successful!
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Synthesizing work.core.rtc.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":22:11:22:23|Signal rramwritedata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":23:11:23:25|Signal rramwriteenable is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":24:11:24:18|Signal rstorage is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":25:11:25:19|Signal rwriteing is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Synthesizing work.ram.rtc.
Post processing for work.ram.rtc
@N: CL134 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":20:11:20:20|Found RAM rramvalues, depth=4096, width=4
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Synthesizing work.uartrx.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":19:13:19:14|Using sequential encoding for type tstate.
Post processing for work.uartrx.rtc
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":5:7:5:12|Synthesizing work.uarttx.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":19:18:19:19|Using sequential encoding for type ttxstate.
Post processing for work.uarttx.rtc
Post processing for work.core.rtc
@W: CL240 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":23:11:23:25|Signal rRamWriteEnable is floating; a simulation mismatch is possible.
@W: CL252 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":22:11:22:23|Bit 0 of signal rRamWriteData is floating -- simulation mismatch possible.
@W: CL252 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":22:11:22:23|Bit 1 of signal rRamWriteData is floating -- simulation mismatch possible.
@W: CL252 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":22:11:22:23|Bit 2 of signal rRamWriteData is floating -- simulation mismatch possible.
@W: CL252 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":22:11:22:23|Bit 3 of signal rRamWriteData is floating -- simulation mismatch possible.
@W: CL245 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":46:21:46:28|Bit 0 of input idata of instance ramInst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":46:21:46:28|Bit 1 of input idata of instance ramInst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":46:21:46:28|Bit 2 of input idata of instance ramInst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":46:21:46:28|Bit 3 of input idata of instance ramInst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":46:21:46:28|Input iwriteenable of instance ramInst is floating
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":29:8:29:9|Trying to extract state machine for register rTxState.
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":36:2:36:3|Trying to extract state machine for register rState.
@W: CL246 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":11:8:11:15|Input port bits 15 to 12 of iaddress(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL189 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":59:8:59:9|Register bit rTxByte(0) is always 0.
@N: CL189 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":59:8:59:9|Register bit rTxByte(1) is always 0.
@N: CL189 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":59:8:59:9|Register bit rTxByte(2) is always 0.
@N: CL189 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":59:8:59:9|Register bit rTxByte(3) is always 0.
@W: CL279 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":59:8:59:9|Pruning register bits 3 to 0 of rTxByte(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 75MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 14:24:36 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 14:24:36 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 14:24:36 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 14:24:37 2019

###########################################################]
Pre-mapping Report

# Sat Sep 28 14:24:37 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Removing sequential instance rTxReady (in view: work.uartTx(rtc)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|Removing sequential instance rData[7:0] (in view: work.uartRx(rtc)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist core

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
core|i_Clk     141.8 MHz     7.053         inferred     Autoconstr_clkgroup_0     61   
=======================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Found inferred clock core|i_Clk which controls 61 sequential elements including uartTxInst.rBitIndex[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 14:24:38 2019

###########################################################]
Map & Optimize Report

# Sat Sep 28 14:24:38 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rBitIndex[2:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rTxState[1:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rClkCount[7:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rTxByte[7:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|User-specified initial value defined for instance uartRxInst.rState[1:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|User-specified initial value defined for instance uartRxInst.rDataReady is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|User-specified initial value defined for instance rRamAddress[15:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|User-specified initial value defined for instance rTxByte[7:4] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|User-specified initial value defined for instance rTxDV is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|RAM ramInst.rramvalues[3:0] (in view: work.core(rtc)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Found startup values on RAM instance ramInst.rramvalues[3:0] (in view: work.core(rtc)).
@N: FX276 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Initial value rramvalues_0_0.INIT_00 = 256'h000000000000000000000000000000003D8F3D8F3D8F3D8F3D8F3D8F3D8F3D8F.
@N: FX276 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Initial value rramvalues_0_1.INIT_00 = 256'h000000000000000000000000000000002D8B2D8B2D8B2D8B2D8B2D8B2D8B2D8B.
@N: FX702 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Found startup values on RAM instance ramInst.rramvalues[3:0]
@N: MF794 |RAM ramInst.rramvalues[3:0] required 12 registers during mapping 
@W: BN132 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Removing instance uartTxInst.rTxByte[3] because it is equivalent to instance uartTxInst.rTxByte[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Removing instance uartTxInst.rTxByte[2] because it is equivalent to instance uartTxInst.rTxByte[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Removing instance uartTxInst.rTxByte[1] because it is equivalent to instance uartTxInst.rTxByte[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Removing sequential instance rTxByte[0] (in view: work.uartTx(rtc)) because it does not drive other instances.
@N: MO231 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|Found counter in view:work.uartRx(rtc) instance rCycleCounter[7:0] 
@N: MF794 |RAM ramInst.rramvalues[3:0] required 12 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: BN132 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Removing instance ramInst.rramvalues_adreg[3] because it is equivalent to instance rRamAddress[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Removing instance ramInst.rramvalues_adreg[4] because it is equivalent to instance rRamAddress[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Removing instance ramInst.rramvalues_adreg[5] because it is equivalent to instance rRamAddress[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Removing instance ramInst.rramvalues_adreg[6] because it is equivalent to instance rRamAddress[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Removing instance ramInst.rramvalues_adreg[7] because it is equivalent to instance rRamAddress[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Removing instance ramInst.rramvalues_adreg[8] because it is equivalent to instance rRamAddress[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Removing instance ramInst.rramvalues_adreg[9] because it is equivalent to instance rRamAddress[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|Removing sequential instance rRamAddress[15] (in view: work.core(rtc)) because it does not drive other instances.
@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|Removing sequential instance rRamAddress[14] (in view: work.core(rtc)) because it does not drive other instances.
@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|Removing sequential instance rRamAddress[13] (in view: work.core(rtc)) because it does not drive other instances.
@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|Removing sequential instance rRamAddress[12] (in view: work.core(rtc)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.05ns		  90 /        49
   2		0h:00m:00s		    -2.05ns		  89 /        49

   3		0h:00m:00s		    -2.05ns		  96 /        49


   4		0h:00m:00s		    -2.05ns		  96 /        49
@N: FX1016 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":7:8:7:12|SB_GB_IO inserted on the port i_Clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 57 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance
----------------------------------------------------------------------------------------
@K:CKID0001       i_Clk_ibuf_gb_io     SB_GB_IO               57         rTxByte_e_0[4] 
========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock core|i_Clk with period 8.21ns. Please declare a user-defined clock on object "p:i_Clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Sep 28 14:24:39 2019
#


Top view:               core
Requested Frequency:    121.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.449

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
core|i_Clk         121.8 MHz     103.5 MHz     8.210         9.659         -1.449     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
core|i_Clk  core|i_Clk  |  8.210       -1.449  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: core|i_Clk
====================================



Starting Points with Worst Slack
********************************

                                Starting                                                 Arrival           
Instance                        Reference      Type         Pin     Net                  Time        Slack 
                                Clock                                                                      
-----------------------------------------------------------------------------------------------------------
uartRxInst.rCycleCounter[6]     core|i_Clk     SB_DFFE      Q       rCycleCounter[6]     0.540       -1.449
uartRxInst.rCycleCounter[0]     core|i_Clk     SB_DFFE      Q       rCycleCounter[0]     0.540       -1.400
uartRxInst.rCycleCounter[7]     core|i_Clk     SB_DFFE      Q       rCycleCounter[7]     0.540       -1.400
uartTxInst.rBitIndex[0]         core|i_Clk     SB_DFFSR     Q       rBitIndex[0]         0.540       -1.386
uartTxInst.rClkCount[3]         core|i_Clk     SB_DFF       Q       rClkCount[3]         0.540       -1.386
uartRxInst.rCycleCounter[1]     core|i_Clk     SB_DFFE      Q       rCycleCounter[1]     0.540       -1.351
uartTxInst.rBitIndex[1]         core|i_Clk     SB_DFF       Q       rBitIndex[1]         0.540       -1.337
uartTxInst.rClkCount[1]         core|i_Clk     SB_DFF       Q       rClkCount[1]         0.540       -1.337
uartTxInst.rClkCount[4]         core|i_Clk     SB_DFF       Q       rClkCount[4]         0.540       -1.337
uartRxInst.rCycleCounter[2]     core|i_Clk     SB_DFFE      Q       rCycleCounter[2]     0.540       -1.330
===========================================================================================================


Ending Points with Worst Slack
******************************

                                      Starting                                                              Required           
Instance                              Reference      Type             Pin           Net                     Time         Slack 
                                      Clock                                                                                    
-------------------------------------------------------------------------------------------------------------------------------
uartRxInst.rDataCounter[1]            core|i_Clk     SB_DFFSR         D             rDataCounter_set[1]     8.105        -1.449
uartTxInst.oSerial                    core|i_Clk     SB_DFFSS         D             oSerial                 8.105        -1.386
uartTxInst.rBitIndex[1]               core|i_Clk     SB_DFF           D             rBitIndex               8.105        -1.386
uartRxInst.rDataCounter[0]            core|i_Clk     SB_DFFSR         D             rDataCounter_set[0]     8.105        -1.316
uartRxInst.rDataCounter[2]            core|i_Clk     SB_DFFSR         D             rDataCounter_set[2]     8.105        -1.316
ramInst.rramvalues_rramvalues_0_0     core|i_Clk     SB_RAM2048x2     RADDR[10]     rRamAddress_2[10]       8.007        -0.303
ramInst.rramvalues_rramvalues_0_1     core|i_Clk     SB_RAM2048x2     RADDR[10]     rRamAddress_2[10]       8.007        -0.303
ramInst.rramvalues_rramvalues_1_0     core|i_Clk     SB_RAM2048x2     RADDR[10]     rRamAddress_2[10]       8.007        -0.303
ramInst.rramvalues_rramvalues_1_1     core|i_Clk     SB_RAM2048x2     RADDR[10]     rRamAddress_2[10]       8.007        -0.303
ramInst.rramvalues_rramvalues_0_0     core|i_Clk     SB_RAM2048x2     RADDR[9]      rRamAddress_2[9]        8.007        -0.163
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.210
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.105

    - Propagation time:                      9.554
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.449

    Number of logic level(s):                4
    Starting point:                          uartRxInst.rCycleCounter[6] / Q
    Ending point:                            uartRxInst.rDataCounter[1] / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uartRxInst.rCycleCounter[6]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[6]                         Net          -        -       1.599     -           5         
uartRxInst.rCycleCounter_RNI55QP[7]      SB_LUT4      I0       In      -         2.139       -         
uartRxInst.rCycleCounter_RNI55QP[7]      SB_LUT4      O        Out     0.449     2.588       -         
un12_rstate_3                            Net          -        -       1.371     -           1         
uartRxInst.rCycleCounter_RNISR773[4]     SB_LUT4      I0       In      -         3.959       -         
uartRxInst.rCycleCounter_RNISR773[4]     SB_LUT4      O        Out     0.449     4.408       -         
N_83_0_i                                 Net          -        -       1.371     -           5         
uartRxInst.rDataCounter_RNO_0[1]         SB_LUT4      I0       In      -         5.779       -         
uartRxInst.rDataCounter_RNO_0[1]         SB_LUT4      O        Out     0.449     6.227       -         
rDataCounter_RNO_0[1]                    Net          -        -       1.371     -           1         
uartRxInst.rDataCounter_RNO[1]           SB_LUT4      I0       In      -         7.598       -         
uartRxInst.rDataCounter_RNO[1]           SB_LUT4      O        Out     0.449     8.047       -         
rDataCounter_set[1]                      Net          -        -       1.507     -           1         
uartRxInst.rDataCounter[1]               SB_DFFSR     D        In      -         9.554       -         
=======================================================================================================
Total path delay (propagation time + setup) of 9.659 is 2.440(25.3%) logic and 7.219(74.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.210
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.105

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.400

    Number of logic level(s):                4
    Starting point:                          uartRxInst.rCycleCounter[0] / Q
    Ending point:                            uartRxInst.rDataCounter[1] / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
uartRxInst.rCycleCounter[0]                SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[0]                           Net          -        -       1.599     -           5         
uartRxInst.rCycleCounter_RNIMLJJ1_0[0]     SB_LUT4      I0       In      -         2.139       -         
uartRxInst.rCycleCounter_RNIMLJJ1_0[0]     SB_LUT4      O        Out     0.449     2.588       -         
un12_rstate_4                              Net          -        -       1.371     -           1         
uartRxInst.rCycleCounter_RNISR773[4]       SB_LUT4      I1       In      -         3.959       -         
uartRxInst.rCycleCounter_RNISR773[4]       SB_LUT4      O        Out     0.400     4.359       -         
N_83_0_i                                   Net          -        -       1.371     -           5         
uartRxInst.rDataCounter_RNO_0[1]           SB_LUT4      I0       In      -         5.729       -         
uartRxInst.rDataCounter_RNO_0[1]           SB_LUT4      O        Out     0.449     6.178       -         
rDataCounter_RNO_0[1]                      Net          -        -       1.371     -           1         
uartRxInst.rDataCounter_RNO[1]             SB_LUT4      I0       In      -         7.549       -         
uartRxInst.rDataCounter_RNO[1]             SB_LUT4      O        Out     0.449     7.998       -         
rDataCounter_set[1]                        Net          -        -       1.507     -           1         
uartRxInst.rDataCounter[1]                 SB_DFFSR     D        In      -         9.505       -         
=========================================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.210
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.105

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.400

    Number of logic level(s):                4
    Starting point:                          uartRxInst.rCycleCounter[7] / Q
    Ending point:                            uartRxInst.rDataCounter[1] / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uartRxInst.rCycleCounter[7]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[7]                         Net          -        -       1.599     -           4         
uartRxInst.rCycleCounter_RNI55QP[7]      SB_LUT4      I1       In      -         2.139       -         
uartRxInst.rCycleCounter_RNI55QP[7]      SB_LUT4      O        Out     0.400     2.539       -         
un12_rstate_3                            Net          -        -       1.371     -           1         
uartRxInst.rCycleCounter_RNISR773[4]     SB_LUT4      I0       In      -         3.910       -         
uartRxInst.rCycleCounter_RNISR773[4]     SB_LUT4      O        Out     0.449     4.359       -         
N_83_0_i                                 Net          -        -       1.371     -           5         
uartRxInst.rDataCounter_RNO_0[1]         SB_LUT4      I0       In      -         5.729       -         
uartRxInst.rDataCounter_RNO_0[1]         SB_LUT4      O        Out     0.449     6.178       -         
rDataCounter_RNO_0[1]                    Net          -        -       1.371     -           1         
uartRxInst.rDataCounter_RNO[1]           SB_LUT4      I0       In      -         7.549       -         
uartRxInst.rDataCounter_RNO[1]           SB_LUT4      O        Out     0.449     7.998       -         
rDataCounter_set[1]                      Net          -        -       1.507     -           1         
uartRxInst.rDataCounter[1]               SB_DFFSR     D        In      -         9.505       -         
=======================================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.210
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.105

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.400

    Number of logic level(s):                4
    Starting point:                          uartRxInst.rCycleCounter[6] / Q
    Ending point:                            uartRxInst.rDataCounter[1] / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
uartRxInst.rCycleCounter[6]              SB_DFFE      Q        Out     0.540     0.540       -         
rCycleCounter[6]                         Net          -        -       1.599     -           5         
uartRxInst.rCycleCounter_RNI55QP[7]      SB_LUT4      I0       In      -         2.139       -         
uartRxInst.rCycleCounter_RNI55QP[7]      SB_LUT4      O        Out     0.449     2.588       -         
un12_rstate_3                            Net          -        -       1.371     -           1         
uartRxInst.rCycleCounter_RNISR773[4]     SB_LUT4      I0       In      -         3.959       -         
uartRxInst.rCycleCounter_RNISR773[4]     SB_LUT4      O        Out     0.449     4.408       -         
N_83_0_i                                 Net          -        -       1.371     -           5         
uartRxInst.rState_RNIC6LK4_0[1]          SB_LUT4      I0       In      -         5.779       -         
uartRxInst.rState_RNIC6LK4_0[1]          SB_LUT4      O        Out     0.449     6.227       -         
rDataCounter_0_sqmuxa                    Net          -        -       1.371     -           3         
uartRxInst.rDataCounter_RNO[1]           SB_LUT4      I1       In      -         7.598       -         
uartRxInst.rDataCounter_RNO[1]           SB_LUT4      O        Out     0.400     7.998       -         
rDataCounter_set[1]                      Net          -        -       1.507     -           1         
uartRxInst.rDataCounter[1]               SB_DFFSR     D        In      -         9.505       -         
=======================================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.210
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.105

    - Propagation time:                      9.491
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.386

    Number of logic level(s):                4
    Starting point:                          uartTxInst.rBitIndex[0] / Q
    Ending point:                            uartTxInst.oSerial / D
    The start point is clocked by            core|i_Clk [rising] on pin C
    The end   point is clocked by            core|i_Clk [rising] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                         Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
uartTxInst.rBitIndex[0]      SB_DFFSR     Q        Out     0.540     0.540       -         
rBitIndex[0]                 Net          -        -       1.599     -           5         
uartTxInst.oSerial_RNO_2     SB_LUT4      I0       In      -         2.139       -         
uartTxInst.oSerial_RNO_2     SB_LUT4      O        Out     0.449     2.588       -         
oSerial_3_6_i_m2_ns_1        Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO_1     SB_LUT4      I0       In      -         3.959       -         
uartTxInst.oSerial_RNO_1     SB_LUT4      O        Out     0.449     4.408       -         
N_35                         Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO_0     SB_LUT4      I0       In      -         5.779       -         
uartTxInst.oSerial_RNO_0     SB_LUT4      O        Out     0.386     6.164       -         
N_48                         Net          -        -       1.371     -           1         
uartTxInst.oSerial_RNO       SB_LUT4      I0       In      -         7.535       -         
uartTxInst.oSerial_RNO       SB_LUT4      O        Out     0.449     7.984       -         
oSerial                      Net          -        -       1.507     -           1         
uartTxInst.oSerial           SB_DFFSS     D        In      -         9.491       -         
===========================================================================================
Total path delay (propagation time + setup) of 9.596 is 2.377(24.8%) logic and 7.219(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for core 

Mapping to part: ice40hx1kvq100
Cell usage:
GND             3 uses
SB_CARRY        18 uses
SB_DFF          30 uses
SB_DFFE         14 uses
SB_DFFSR        4 uses
SB_DFFSS        1 use
SB_RAM2048x2    4 uses
VCC             3 uses
SB_LUT4         89 uses

I/O ports: 3
I/O primitives: 3
SB_GB_IO       1 use
SB_IO          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   49 (3%)

RAM/ROM usage summary
Block Rams : 4 of 16 (25%)

Total load per clock:
   core|i_Clk: 1

@S |Mapping Summary:
Total  LUTs: 89 (6%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 89 = 89 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 14:24:40 2019

###########################################################]


Synthesis exit by 0.
Current Implementation onebit_Implmnt its sbt path: C:/lscc/iCEcube2.2017.08/sbt_backend/Projects/onebit/onebit_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "onebit_syn.prj" -log "onebit_Implmnt/onebit.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of onebit_Implmnt/onebit.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: JAB-UNIT03

# Sat Sep 28 14:25:02 2019

#Implementation: onebit_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ps
@N:"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Top entity is set to core.
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd changed - recompiling
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
VHDL syntax check successful!
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd changed - recompiling
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Synthesizing work.core.rtc.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":22:11:22:23|Signal rramwritedata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":23:11:23:25|Signal rramwriteenable is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":24:11:24:18|Signal rstorage is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":25:11:25:19|Signal rwriteing is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":5:7:5:9|Synthesizing work.ram.rtc.
Post processing for work.ram.rtc
@N: CL134 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":20:11:20:20|Found RAM rramvalues, depth=8192, width=4
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":4:7:4:12|Synthesizing work.uartrx.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":19:13:19:14|Using sequential encoding for type tstate.
Post processing for work.uartrx.rtc
@N: CD630 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":5:7:5:12|Synthesizing work.uarttx.rtc.
@N: CD233 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":19:18:19:19|Using sequential encoding for type ttxstate.
Post processing for work.uarttx.rtc
Post processing for work.core.rtc
@W: CL240 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":23:11:23:25|Signal rRamWriteEnable is floating; a simulation mismatch is possible.
@W: CL252 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":22:11:22:23|Bit 0 of signal rRamWriteData is floating -- simulation mismatch possible.
@W: CL252 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":22:11:22:23|Bit 1 of signal rRamWriteData is floating -- simulation mismatch possible.
@W: CL252 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":22:11:22:23|Bit 2 of signal rRamWriteData is floating -- simulation mismatch possible.
@W: CL252 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":22:11:22:23|Bit 3 of signal rRamWriteData is floating -- simulation mismatch possible.
@W: CL245 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":46:21:46:28|Bit 0 of input idata of instance ramInst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":46:21:46:28|Bit 1 of input idata of instance ramInst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":46:21:46:28|Bit 2 of input idata of instance ramInst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL245 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":46:21:46:28|Bit 3 of input idata of instance ramInst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL167 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":46:21:46:28|Input iwriteenable of instance ramInst is floating
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartTx.vhd":29:8:29:9|Trying to extract state machine for register rTxState.
@N: CL201 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\uartRx.vhd":36:2:36:3|Trying to extract state machine for register rState.
@W: CL246 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\ram.vhd":11:8:11:15|Input port bits 15 to 13 of iaddress(15 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL189 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":59:8:59:9|Register bit rTxByte(0) is always 0.
@N: CL189 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":59:8:59:9|Register bit rTxByte(1) is always 0.
@N: CL189 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":59:8:59:9|Register bit rTxByte(2) is always 0.
@N: CL189 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":59:8:59:9|Register bit rTxByte(3) is always 0.
@W: CL279 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":59:8:59:9|Pruning register bits 3 to 0 of rTxByte(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 14:25:02 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 14:25:02 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 14:25:02 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\synwork\onebit_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\core.vhd":5:7:5:10|Selected library: work cell: core view rtc as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Sep 28 14:25:03 2019

###########################################################]
Pre-mapping Report

# Sat Sep 28 14:25:04 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Removing sequential instance rTxReady (in view: work.uartTx(rtc)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|Removing sequential instance rData[7:0] (in view: work.uartRx(rtc)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist core

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
core|i_Clk     141.8 MHz     7.053         inferred     Autoconstr_clkgroup_0     61   
=======================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|Found inferred clock core|i_Clk which controls 61 sequential elements including uartTxInst.rBitIndex[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\sbt_backend\Projects\onebit\onebit_Implmnt\onebit.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 14:25:04 2019

###########################################################]
Map & Optimize Report

# Sat Sep 28 14:25:04 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rBitIndex[2:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rTxState[1:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rClkCount[7:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uarttx.vhd":29:8:29:9|User-specified initial value defined for instance uartTxInst.rTxByte[7:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|User-specified initial value defined for instance uartRxInst.rState[1:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\uartrx.vhd":36:2:36:3|User-specified initial value defined for instance uartRxInst.rDataReady is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|User-specified initial value defined for instance rRamAddress[15:0] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|User-specified initial value defined for instance rTxByte[7:4] is being ignored. 
@W: FX1039 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\core.vhd":59:8:59:9|User-specified initial value defined for instance rTxDV is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|RAM ramInst.rramvalues[3:0] (in view: work.core(rtc)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX702 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Found startup values on RAM instance ramInst.rramvalues[3:0] (in view: work.core(rtc)).
@N: FX276 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Initial value rramvalues_0_0.INIT_00 = 256'h000000000000000000000000000000003D8F3D8F3D8F3D8F3D8F3D8F3D8F3D8F.
@N: FX276 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Initial value rramvalues_0_1.INIT_00 = 256'h000000000000000000000000000000002D8B2D8B2D8B2D8B2D8B2D8B2D8B2D8B.
@N: FX702 :"c:\lscc\icecube2.2017.08\sbt_backend\projects\onebit\ram.vhd":20:11:20:20|Found startup values on RAM instance ramInst.rramvalues[3:0]
Error Code [nlsim.c:2897 Equivalence check failed on net N_18]
While running 64-bit - Windows build
@E::Internal Error in m_generic.exe
Stack trace
===========
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x140000000
0x7FFAE9D37BC0
0x7FFAEAF4CEC0
Please open a web case about this problem. A Synopsys CAE will then contact you.

Instructions to open a web-case:
1.  Go to the Synopsys support web site, https://solvnet.synopsys.com. 
2.  Login with your user name and password. If you do not have an account, please register and set one up.
3.  Click the `Enter A Call' link.
4.  Provide a detailed description of the problem, and fill in all required fields.
5.  Attach any test cases or archived project files required to reproduce the problem. 
Stack trace
===========
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAEAF4CEC0
0x7FFAE9D37BC0
0x7FFAEAF4CEC0
@N:|No additional debug information available
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Sep 28 14:25:05 2019

###########################################################]


Synthesis exit by 3.
Synthesis failed.
Synthesis batch mode runtime 7 seconds15:57:32
