<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>nvmereg.h source code [netbsd/objdir.amd64/destdir.amd64/usr/include/dev/ic/nvmereg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="nvm_identify_controller,nvm_identify_namespace,nvm_identify_psd,nvm_namespace_format,nvme_cqe,nvme_sge,nvme_sge_bit_bucket,nvme_sge_data,nvme_sqe,nvme_sqe_io,nvme_sqe_q "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/objdir.amd64/destdir.amd64/usr/include/dev/ic/nvmereg.h'; var root_path = '../../../../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../../..'>netbsd</a>/<a href='../../../../..'>objdir.amd64</a>/<a href='../../../..'>destdir.amd64</a>/<a href='../../..'>usr</a>/<a href='../..'>include</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='nvmereg.h.html'>nvmereg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: nvmereg.h,v 1.13 2018/12/01 18:25:39 jdolecek Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*	$OpenBSD: nvmereg.h,v 1.10 2016/04/14 11:18:32 dlg Exp $ */</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/*</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 2014 David Gwynne &lt;dlg@openbsd.org&gt;</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Permission to use, copy, modify, and distribute this software for any</i></td></tr>
<tr><th id="8">8</th><td><i> * purpose with or without fee is hereby granted, provided that the above</i></td></tr>
<tr><th id="9">9</th><td><i> * copyright notice and this permission notice appear in all copies.</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES</i></td></tr>
<tr><th id="12">12</th><td><i> * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF</i></td></tr>
<tr><th id="13">13</th><td><i> * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR</i></td></tr>
<tr><th id="14">14</th><td><i> * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES</i></td></tr>
<tr><th id="15">15</th><td><i> * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN</i></td></tr>
<tr><th id="16">16</th><td><i> * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF</i></td></tr>
<tr><th id="17">17</th><td><i> * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.</i></td></tr>
<tr><th id="18">18</th><td><i> */</i></td></tr>
<tr><th id="19">19</th><td></td></tr>
<tr><th id="20">20</th><td><u>#<span data-ppcond="20">ifndef</span>	<span class="macro" data-ref="_M/__NVMEREG_H__">__NVMEREG_H__</span></u></td></tr>
<tr><th id="21">21</th><td><u>#define	<dfn class="macro" id="_M/__NVMEREG_H__" data-ref="_M/__NVMEREG_H__">__NVMEREG_H__</dfn></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><u>#<span data-ppcond="23">ifndef</span>	<span class="macro" data-ref="_M/NVME_CTASSERT">NVME_CTASSERT</span></u></td></tr>
<tr><th id="24">24</th><td><u>#define	<dfn class="macro" id="_M/NVME_CTASSERT" data-ref="_M/NVME_CTASSERT">NVME_CTASSERT</dfn>(x, s)	__CTASSERT(x)</u></td></tr>
<tr><th id="25">25</th><td><u>#<span data-ppcond="23">endif</span></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><u>#define <dfn class="macro" id="_M/NVME_CAP" data-ref="_M/NVME_CAP">NVME_CAP</dfn>	0x0000	/* Controller Capabilities */</u></td></tr>
<tr><th id="28">28</th><td><u>#define  <dfn class="macro" id="_M/NVME_CAP_MPSMAX" data-ref="_M/NVME_CAP_MPSMAX">NVME_CAP_MPSMAX</dfn>(_r)	(12 + (((_r) &gt;&gt; 52) &amp; 0xf)) /* shift */</u></td></tr>
<tr><th id="29">29</th><td><u>#define  <dfn class="macro" id="_M/NVME_CAP_MPSMIN" data-ref="_M/NVME_CAP_MPSMIN">NVME_CAP_MPSMIN</dfn>(_r)	(12 + (((_r) &gt;&gt; 48) &amp; 0xf)) /* shift */</u></td></tr>
<tr><th id="30">30</th><td><u>#define  <dfn class="macro" id="_M/NVME_CAP_CSS" data-ref="_M/NVME_CAP_CSS">NVME_CAP_CSS</dfn>(_r)	(((_r) &gt;&gt; 37) &amp; 0x7f)</u></td></tr>
<tr><th id="31">31</th><td><u>#define  <dfn class="macro" id="_M/NVME_CAP_CSS_NVM" data-ref="_M/NVME_CAP_CSS_NVM">NVME_CAP_CSS_NVM</dfn>	__BIT(0)</u></td></tr>
<tr><th id="32">32</th><td><u>#define  <dfn class="macro" id="_M/NVME_CAP_NSSRS" data-ref="_M/NVME_CAP_NSSRS">NVME_CAP_NSSRS</dfn>(_r)	ISSET((_r), __BIT(36))</u></td></tr>
<tr><th id="33">33</th><td><u>#define  <dfn class="macro" id="_M/NVME_CAP_DSTRD" data-ref="_M/NVME_CAP_DSTRD">NVME_CAP_DSTRD</dfn>(_r)	__BIT(2 + (((_r) &gt;&gt; 32) &amp; 0xf)) /* bytes */</u></td></tr>
<tr><th id="34">34</th><td><u>#define  <dfn class="macro" id="_M/NVME_CAP_TO" data-ref="_M/NVME_CAP_TO">NVME_CAP_TO</dfn>(_r)	(500 * (((_r) &gt;&gt; 24) &amp; 0xff)) /* ms */</u></td></tr>
<tr><th id="35">35</th><td><u>#define  <dfn class="macro" id="_M/NVME_CAP_AMS" data-ref="_M/NVME_CAP_AMS">NVME_CAP_AMS</dfn>(_r)	(((_r) &gt;&gt; 17) &amp; 0x3)</u></td></tr>
<tr><th id="36">36</th><td><u>#define  <dfn class="macro" id="_M/NVME_CAP_AMS_WRR" data-ref="_M/NVME_CAP_AMS_WRR">NVME_CAP_AMS_WRR</dfn>	__BIT(0)</u></td></tr>
<tr><th id="37">37</th><td><u>#define  <dfn class="macro" id="_M/NVME_CAP_AMS_VENDOR" data-ref="_M/NVME_CAP_AMS_VENDOR">NVME_CAP_AMS_VENDOR</dfn>	__BIT(1)</u></td></tr>
<tr><th id="38">38</th><td><u>#define  <dfn class="macro" id="_M/NVME_CAP_CQR" data-ref="_M/NVME_CAP_CQR">NVME_CAP_CQR</dfn>(_r)	ISSET((_r), __BIT(16))</u></td></tr>
<tr><th id="39">39</th><td><u>#define  <dfn class="macro" id="_M/NVME_CAP_MQES" data-ref="_M/NVME_CAP_MQES">NVME_CAP_MQES</dfn>(_r)	(((_r) &amp; 0xffff) + 1)</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/NVME_CAP_LO" data-ref="_M/NVME_CAP_LO">NVME_CAP_LO</dfn>	0x0000</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/NVME_CAP_HI" data-ref="_M/NVME_CAP_HI">NVME_CAP_HI</dfn>	0x0004</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/NVME_VS" data-ref="_M/NVME_VS">NVME_VS</dfn>		0x0008	/* Version */</u></td></tr>
<tr><th id="43">43</th><td><u>#define  <dfn class="macro" id="_M/NVME_VS_MJR" data-ref="_M/NVME_VS_MJR">NVME_VS_MJR</dfn>(_r)	(((_r) &gt;&gt; 16) &amp; 0xffff)</u></td></tr>
<tr><th id="44">44</th><td><u>#define  <dfn class="macro" id="_M/NVME_VS_MNR" data-ref="_M/NVME_VS_MNR">NVME_VS_MNR</dfn>(_r)	(((_r) &gt;&gt; 8) &amp; 0xff)</u></td></tr>
<tr><th id="45">45</th><td><u>#define  <dfn class="macro" id="_M/NVME_VS_TER" data-ref="_M/NVME_VS_TER">NVME_VS_TER</dfn>(_r)	((_r) &amp; 0xff)</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/NVME_INTMS" data-ref="_M/NVME_INTMS">NVME_INTMS</dfn>	0x000c	/* Interrupt Mask Set */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/NVME_INTMC" data-ref="_M/NVME_INTMC">NVME_INTMC</dfn>	0x0010	/* Interrupt Mask Clear */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/NVME_CC" data-ref="_M/NVME_CC">NVME_CC</dfn>		0x0014	/* Controller Configuration */</u></td></tr>
<tr><th id="49">49</th><td><u>#define  <dfn class="macro" id="_M/NVME_CC_IOCQES" data-ref="_M/NVME_CC_IOCQES">NVME_CC_IOCQES</dfn>(_v)	(((_v) &amp; 0xf) &lt;&lt; 20)</u></td></tr>
<tr><th id="50">50</th><td><u>#define  <dfn class="macro" id="_M/NVME_CC_IOCQES_MASK" data-ref="_M/NVME_CC_IOCQES_MASK">NVME_CC_IOCQES_MASK</dfn>	NVME_CC_IOCQES(0xf)</u></td></tr>
<tr><th id="51">51</th><td><u>#define  <dfn class="macro" id="_M/NVME_CC_IOCQES_R" data-ref="_M/NVME_CC_IOCQES_R">NVME_CC_IOCQES_R</dfn>(_v)	(((_v) &gt;&gt; 20) &amp; 0xf)</u></td></tr>
<tr><th id="52">52</th><td><u>#define  <dfn class="macro" id="_M/NVME_CC_IOSQES" data-ref="_M/NVME_CC_IOSQES">NVME_CC_IOSQES</dfn>(_v)	(((_v) &amp; 0xf) &lt;&lt; 16)</u></td></tr>
<tr><th id="53">53</th><td><u>#define  <dfn class="macro" id="_M/NVME_CC_IOSQES_MASK" data-ref="_M/NVME_CC_IOSQES_MASK">NVME_CC_IOSQES_MASK</dfn>	NVME_CC_IOSQES(0xf)</u></td></tr>
<tr><th id="54">54</th><td><u>#define  <dfn class="macro" id="_M/NVME_CC_IOSQES_R" data-ref="_M/NVME_CC_IOSQES_R">NVME_CC_IOSQES_R</dfn>(_v)	(((_v) &gt;&gt; 16) &amp; 0xf)</u></td></tr>
<tr><th id="55">55</th><td><u>#define  <dfn class="macro" id="_M/NVME_CC_SHN" data-ref="_M/NVME_CC_SHN">NVME_CC_SHN</dfn>(_v)	(((_v) &amp; 0x3) &lt;&lt; 14)</u></td></tr>
<tr><th id="56">56</th><td><u>#define  <dfn class="macro" id="_M/NVME_CC_SHN_MASK" data-ref="_M/NVME_CC_SHN_MASK">NVME_CC_SHN_MASK</dfn>	NVME_CC_SHN(0x3)</u></td></tr>
<tr><th id="57">57</th><td><u>#define  <dfn class="macro" id="_M/NVME_CC_SHN_R" data-ref="_M/NVME_CC_SHN_R">NVME_CC_SHN_R</dfn>(_v)	(((_v) &gt;&gt; 15) &amp; 0x3)</u></td></tr>
<tr><th id="58">58</th><td><u>#define  <dfn class="macro" id="_M/NVME_CC_SHN_NONE" data-ref="_M/NVME_CC_SHN_NONE">NVME_CC_SHN_NONE</dfn>	0</u></td></tr>
<tr><th id="59">59</th><td><u>#define  <dfn class="macro" id="_M/NVME_CC_SHN_NORMAL" data-ref="_M/NVME_CC_SHN_NORMAL">NVME_CC_SHN_NORMAL</dfn>	1</u></td></tr>
<tr><th id="60">60</th><td><u>#define  <dfn class="macro" id="_M/NVME_CC_SHN_ABRUPT" data-ref="_M/NVME_CC_SHN_ABRUPT">NVME_CC_SHN_ABRUPT</dfn>	2</u></td></tr>
<tr><th id="61">61</th><td><u>#define  <dfn class="macro" id="_M/NVME_CC_AMS" data-ref="_M/NVME_CC_AMS">NVME_CC_AMS</dfn>(_v)	(((_v) &amp; 0x7) &lt;&lt; 11)</u></td></tr>
<tr><th id="62">62</th><td><u>#define  <dfn class="macro" id="_M/NVME_CC_AMS_MASK" data-ref="_M/NVME_CC_AMS_MASK">NVME_CC_AMS_MASK</dfn>	NVME_CC_AMS(0x7)</u></td></tr>
<tr><th id="63">63</th><td><u>#define  <dfn class="macro" id="_M/NVME_CC_AMS_R" data-ref="_M/NVME_CC_AMS_R">NVME_CC_AMS_R</dfn>(_v)	(((_v) &gt;&gt; 11) &amp; 0xf)</u></td></tr>
<tr><th id="64">64</th><td><u>#define  <dfn class="macro" id="_M/NVME_CC_AMS_RR" data-ref="_M/NVME_CC_AMS_RR">NVME_CC_AMS_RR</dfn>		0 /* round-robin */</u></td></tr>
<tr><th id="65">65</th><td><u>#define  <dfn class="macro" id="_M/NVME_CC_AMS_WRR_U" data-ref="_M/NVME_CC_AMS_WRR_U">NVME_CC_AMS_WRR_U</dfn>	1 /* weighted round-robin w/ urgent */</u></td></tr>
<tr><th id="66">66</th><td><u>#define  <dfn class="macro" id="_M/NVME_CC_AMS_VENDOR" data-ref="_M/NVME_CC_AMS_VENDOR">NVME_CC_AMS_VENDOR</dfn>	7 /* vendor */</u></td></tr>
<tr><th id="67">67</th><td><u>#define  <dfn class="macro" id="_M/NVME_CC_MPS" data-ref="_M/NVME_CC_MPS">NVME_CC_MPS</dfn>(_v)	((((_v) - 12) &amp; 0xf) &lt;&lt; 7)</u></td></tr>
<tr><th id="68">68</th><td><u>#define  <dfn class="macro" id="_M/NVME_CC_MPS_MASK" data-ref="_M/NVME_CC_MPS_MASK">NVME_CC_MPS_MASK</dfn>	(0xf &lt;&lt; 7)</u></td></tr>
<tr><th id="69">69</th><td><u>#define  <dfn class="macro" id="_M/NVME_CC_MPS_R" data-ref="_M/NVME_CC_MPS_R">NVME_CC_MPS_R</dfn>(_v)	(12 + (((_v) &gt;&gt; 7) &amp; 0xf))</u></td></tr>
<tr><th id="70">70</th><td><u>#define  <dfn class="macro" id="_M/NVME_CC_CSS" data-ref="_M/NVME_CC_CSS">NVME_CC_CSS</dfn>(_v)	(((_v) &amp; 0x7) &lt;&lt; 4)</u></td></tr>
<tr><th id="71">71</th><td><u>#define  <dfn class="macro" id="_M/NVME_CC_CSS_MASK" data-ref="_M/NVME_CC_CSS_MASK">NVME_CC_CSS_MASK</dfn>	NVME_CC_CSS(0x7)</u></td></tr>
<tr><th id="72">72</th><td><u>#define  <dfn class="macro" id="_M/NVME_CC_CSS_R" data-ref="_M/NVME_CC_CSS_R">NVME_CC_CSS_R</dfn>(_v)	(((_v) &gt;&gt; 4) &amp; 0x7)</u></td></tr>
<tr><th id="73">73</th><td><u>#define  <dfn class="macro" id="_M/NVME_CC_CSS_NVM" data-ref="_M/NVME_CC_CSS_NVM">NVME_CC_CSS_NVM</dfn>	0</u></td></tr>
<tr><th id="74">74</th><td><u>#define  <dfn class="macro" id="_M/NVME_CC_EN" data-ref="_M/NVME_CC_EN">NVME_CC_EN</dfn>		__BIT(0)</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/NVME_CSTS" data-ref="_M/NVME_CSTS">NVME_CSTS</dfn>	0x001c	/* Controller Status */</u></td></tr>
<tr><th id="76">76</th><td><u>#define  <dfn class="macro" id="_M/NVME_CSTS_SHST_MASK" data-ref="_M/NVME_CSTS_SHST_MASK">NVME_CSTS_SHST_MASK</dfn>	(0x3 &lt;&lt; 2)</u></td></tr>
<tr><th id="77">77</th><td><u>#define  <dfn class="macro" id="_M/NVME_CSTS_SHST_NONE" data-ref="_M/NVME_CSTS_SHST_NONE">NVME_CSTS_SHST_NONE</dfn>	(0x0 &lt;&lt; 2) /* normal operation */</u></td></tr>
<tr><th id="78">78</th><td><u>#define  <dfn class="macro" id="_M/NVME_CSTS_SHST_WAIT" data-ref="_M/NVME_CSTS_SHST_WAIT">NVME_CSTS_SHST_WAIT</dfn>	(0x1 &lt;&lt; 2) /* shutdown processing occurring */</u></td></tr>
<tr><th id="79">79</th><td><u>#define  <dfn class="macro" id="_M/NVME_CSTS_SHST_DONE" data-ref="_M/NVME_CSTS_SHST_DONE">NVME_CSTS_SHST_DONE</dfn>	(0x2 &lt;&lt; 2) /* shutdown processing complete */</u></td></tr>
<tr><th id="80">80</th><td><u>#define  <dfn class="macro" id="_M/NVME_CSTS_CFS" data-ref="_M/NVME_CSTS_CFS">NVME_CSTS_CFS</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="81">81</th><td><u>#define  <dfn class="macro" id="_M/NVME_CSTS_RDY" data-ref="_M/NVME_CSTS_RDY">NVME_CSTS_RDY</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/NVME_NSSR" data-ref="_M/NVME_NSSR">NVME_NSSR</dfn>	0x0020	/* NVM Subsystem Reset (Optional) */</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/NVME_AQA" data-ref="_M/NVME_AQA">NVME_AQA</dfn>	0x0024	/* Admin Queue Attributes */</u></td></tr>
<tr><th id="84">84</th><td>				<i>/* Admin Completion Queue Size */</i></td></tr>
<tr><th id="85">85</th><td><u>#define  <dfn class="macro" id="_M/NVME_AQA_ACQS" data-ref="_M/NVME_AQA_ACQS">NVME_AQA_ACQS</dfn>(_v)	(((_v) - 1) &lt;&lt; 16)</u></td></tr>
<tr><th id="86">86</th><td><u>#define  <dfn class="macro" id="_M/NVME_AQA_ACQS_R" data-ref="_M/NVME_AQA_ACQS_R">NVME_AQA_ACQS_R</dfn>(_v)	((_v &gt;&gt; 16) &amp; ((1 &lt;&lt; 12) - 1))</u></td></tr>
<tr><th id="87">87</th><td>				<i>/* Admin Submission Queue Size */</i></td></tr>
<tr><th id="88">88</th><td><u>#define  <dfn class="macro" id="_M/NVME_AQA_ASQS" data-ref="_M/NVME_AQA_ASQS">NVME_AQA_ASQS</dfn>(_v)	(((_v) - 1) &lt;&lt; 0)</u></td></tr>
<tr><th id="89">89</th><td><u>#define  <dfn class="macro" id="_M/NVME_AQA_ASQS_R" data-ref="_M/NVME_AQA_ASQS_R">NVME_AQA_ASQS_R</dfn>(_v)	(_v &amp; ((1 &lt;&lt; 12) - 1))</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/NVME_ASQ" data-ref="_M/NVME_ASQ">NVME_ASQ</dfn>	0x0028	/* Admin Submission Queue Base Address */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/NVME_ACQ" data-ref="_M/NVME_ACQ">NVME_ACQ</dfn>	0x0030	/* Admin Completion Queue Base Address */</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/NVME_ADMIN_Q" data-ref="_M/NVME_ADMIN_Q">NVME_ADMIN_Q</dfn>		0</u></td></tr>
<tr><th id="94">94</th><td><i>/* Submission Queue Tail Doorbell */</i></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/NVME_SQTDBL" data-ref="_M/NVME_SQTDBL">NVME_SQTDBL</dfn>(_q, _s)	(0x1000 + (2 * (_q) + 0) * (_s))</u></td></tr>
<tr><th id="96">96</th><td><i>/* Completion Queue Head Doorbell */</i></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/NVME_CQHDBL" data-ref="_M/NVME_CQHDBL">NVME_CQHDBL</dfn>(_q, _s)	(0x1000 + (2 * (_q) + 1) * (_s))</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><b>struct</b> <dfn class="type def" id="nvme_sge" title='nvme_sge' data-ref="nvme_sge" data-ref-filename="nvme_sge">nvme_sge</dfn> {</td></tr>
<tr><th id="100">100</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvme_sge::id" title='nvme_sge::id' data-ref="nvme_sge::id" data-ref-filename="nvme_sge..id">id</dfn>;</td></tr>
<tr><th id="101">101</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvme_sge::_reserved" title='nvme_sge::_reserved' data-ref="nvme_sge::_reserved" data-ref-filename="nvme_sge.._reserved">_reserved</dfn>[<var>15</var>];</td></tr>
<tr><th id="102">102</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(8)))" data-ref="_M/__aligned">__aligned</a>(<var>8</var>);</td></tr>
<tr><th id="103">103</th><td><a class="macro" href="#24" title="typedef char __ctassert0[ (sizeof(struct nvme_sge) == 16) ? 1 : -1] __attribute__((__unused__))" data-ref="_M/NVME_CTASSERT">NVME_CTASSERT</a>(<b>sizeof</b>(<b>struct</b> <a class="type" href="#nvme_sge" title='nvme_sge' data-ref="nvme_sge" data-ref-filename="nvme_sge">nvme_sge</a>) == <var>16</var>, <q>"bad size for nvme_sge"</q>);</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><b>struct</b> <dfn class="type def" id="nvme_sge_data" title='nvme_sge_data' data-ref="nvme_sge_data" data-ref-filename="nvme_sge_data">nvme_sge_data</dfn> {</td></tr>
<tr><th id="106">106</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvme_sge_data::id" title='nvme_sge_data::id' data-ref="nvme_sge_data::id" data-ref-filename="nvme_sge_data..id">id</dfn>;</td></tr>
<tr><th id="107">107</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvme_sge_data::_reserved" title='nvme_sge_data::_reserved' data-ref="nvme_sge_data::_reserved" data-ref-filename="nvme_sge_data.._reserved">_reserved</dfn>[<var>3</var>];</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nvme_sge_data::length" title='nvme_sge_data::length' data-ref="nvme_sge_data::length" data-ref-filename="nvme_sge_data..length">length</dfn>;</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>	<dfn class="decl field" id="nvme_sge_data::address" title='nvme_sge_data::address' data-ref="nvme_sge_data::address" data-ref-filename="nvme_sge_data..address">address</dfn>;</td></tr>
<tr><th id="112">112</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(8)))" data-ref="_M/__aligned">__aligned</a>(<var>8</var>);</td></tr>
<tr><th id="113">113</th><td><a class="macro" href="#24" title="typedef char __ctassert2[ (sizeof(struct nvme_sge_data) == 16) ? 1 : -1] __attribute__((__unused__))" data-ref="_M/NVME_CTASSERT">NVME_CTASSERT</a>(<b>sizeof</b>(<b>struct</b> <a class="type" href="#nvme_sge_data" title='nvme_sge_data' data-ref="nvme_sge_data" data-ref-filename="nvme_sge_data">nvme_sge_data</a>) == <var>16</var>, <q>"bad size for nvme_sge_data"</q>);</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><b>struct</b> <dfn class="type def" id="nvme_sge_bit_bucket" title='nvme_sge_bit_bucket' data-ref="nvme_sge_bit_bucket" data-ref-filename="nvme_sge_bit_bucket">nvme_sge_bit_bucket</dfn> {</td></tr>
<tr><th id="116">116</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvme_sge_bit_bucket::id" title='nvme_sge_bit_bucket::id' data-ref="nvme_sge_bit_bucket::id" data-ref-filename="nvme_sge_bit_bucket..id">id</dfn>;</td></tr>
<tr><th id="117">117</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvme_sge_bit_bucket::_reserved" title='nvme_sge_bit_bucket::_reserved' data-ref="nvme_sge_bit_bucket::_reserved" data-ref-filename="nvme_sge_bit_bucket.._reserved">_reserved</dfn>[<var>3</var>];</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nvme_sge_bit_bucket::length" title='nvme_sge_bit_bucket::length' data-ref="nvme_sge_bit_bucket::length" data-ref-filename="nvme_sge_bit_bucket..length">length</dfn>;</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>	<dfn class="decl field" id="nvme_sge_bit_bucket::address" title='nvme_sge_bit_bucket::address' data-ref="nvme_sge_bit_bucket::address" data-ref-filename="nvme_sge_bit_bucket..address">address</dfn>;</td></tr>
<tr><th id="122">122</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(8)))" data-ref="_M/__aligned">__aligned</a>(<var>8</var>);</td></tr>
<tr><th id="123">123</th><td><a class="macro" href="#24" title="typedef char __ctassert4[ (sizeof(struct nvme_sge_bit_bucket) == 16) ? 1 : -1] __attribute__((__unused__))" data-ref="_M/NVME_CTASSERT">NVME_CTASSERT</a>(<b>sizeof</b>(<b>struct</b> <a class="type" href="#nvme_sge_bit_bucket" title='nvme_sge_bit_bucket' data-ref="nvme_sge_bit_bucket" data-ref-filename="nvme_sge_bit_bucket">nvme_sge_bit_bucket</a>) == <var>16</var>, <q>"bad size for nvme_sge_bit_bucket"</q>);</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><b>struct</b> <dfn class="type def" id="nvme_sqe" title='nvme_sqe' data-ref="nvme_sqe" data-ref-filename="nvme_sqe">nvme_sqe</dfn> {</td></tr>
<tr><th id="126">126</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvme_sqe::opcode" title='nvme_sqe::opcode' data-ref="nvme_sqe::opcode" data-ref-filename="nvme_sqe..opcode">opcode</dfn>;</td></tr>
<tr><th id="127">127</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvme_sqe::flags" title='nvme_sqe::flags' data-ref="nvme_sqe::flags" data-ref-filename="nvme_sqe..flags">flags</dfn>;</td></tr>
<tr><th id="128">128</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvme_sqe::cid" title='nvme_sqe::cid' data-ref="nvme_sqe::cid" data-ref-filename="nvme_sqe..cid">cid</dfn>;</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nvme_sqe::nsid" title='nvme_sqe::nsid' data-ref="nvme_sqe::nsid" data-ref-filename="nvme_sqe..nsid">nsid</dfn>;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvme_sqe::_reserved" title='nvme_sqe::_reserved' data-ref="nvme_sqe::_reserved" data-ref-filename="nvme_sqe.._reserved">_reserved</dfn>[<var>8</var>];</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>	<dfn class="decl field" id="nvme_sqe::mptr" title='nvme_sqe::mptr' data-ref="nvme_sqe::mptr" data-ref-filename="nvme_sqe..mptr">mptr</dfn>;</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td>	<b>union</b> {</td></tr>
<tr><th id="137">137</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>	<dfn class="decl field" id="nvme_sqe::(anonymous)::prp" title='nvme_sqe::(anonymous union)::prp' data-ref="nvme_sqe::(anonymous)::prp" data-ref-filename="nvme_sqe..(anonymous)..prp">prp</dfn>[<var>2</var>];</td></tr>
<tr><th id="138">138</th><td>		<b>struct</b> <a class="type" href="#nvme_sge" title='nvme_sge' data-ref="nvme_sge" data-ref-filename="nvme_sge">nvme_sge</a>	<dfn class="decl field" id="nvme_sqe::(anonymous)::sge" title='nvme_sqe::(anonymous union)::sge' data-ref="nvme_sqe::(anonymous)::sge" data-ref-filename="nvme_sqe..(anonymous)..sge">sge</dfn>;</td></tr>
<tr><th id="139">139</th><td>	} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>	<dfn class="decl field" id="nvme_sqe::entry" title='nvme_sqe::entry' data-ref="nvme_sqe::entry" data-ref-filename="nvme_sqe..entry">entry</dfn>;</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nvme_sqe::cdw10" title='nvme_sqe::cdw10' data-ref="nvme_sqe::cdw10" data-ref-filename="nvme_sqe..cdw10">cdw10</dfn>;</td></tr>
<tr><th id="142">142</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nvme_sqe::cdw11" title='nvme_sqe::cdw11' data-ref="nvme_sqe::cdw11" data-ref-filename="nvme_sqe..cdw11">cdw11</dfn>;</td></tr>
<tr><th id="143">143</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nvme_sqe::cdw12" title='nvme_sqe::cdw12' data-ref="nvme_sqe::cdw12" data-ref-filename="nvme_sqe..cdw12">cdw12</dfn>;</td></tr>
<tr><th id="144">144</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nvme_sqe::cdw13" title='nvme_sqe::cdw13' data-ref="nvme_sqe::cdw13" data-ref-filename="nvme_sqe..cdw13">cdw13</dfn>;</td></tr>
<tr><th id="145">145</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nvme_sqe::cdw14" title='nvme_sqe::cdw14' data-ref="nvme_sqe::cdw14" data-ref-filename="nvme_sqe..cdw14">cdw14</dfn>;</td></tr>
<tr><th id="146">146</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nvme_sqe::cdw15" title='nvme_sqe::cdw15' data-ref="nvme_sqe::cdw15" data-ref-filename="nvme_sqe..cdw15">cdw15</dfn>;</td></tr>
<tr><th id="147">147</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(8)))" data-ref="_M/__aligned">__aligned</a>(<var>8</var>);</td></tr>
<tr><th id="148">148</th><td><a class="macro" href="#24" title="typedef char __ctassert6[ (sizeof(struct nvme_sqe) == 64) ? 1 : -1] __attribute__((__unused__))" data-ref="_M/NVME_CTASSERT">NVME_CTASSERT</a>(<b>sizeof</b>(<b>struct</b> <a class="type" href="#nvme_sqe" title='nvme_sqe' data-ref="nvme_sqe" data-ref-filename="nvme_sqe">nvme_sqe</a>) == <var>64</var>, <q>"bad size for nvme_sqe"</q>);</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><b>struct</b> <dfn class="type def" id="nvme_sqe_q" title='nvme_sqe_q' data-ref="nvme_sqe_q" data-ref-filename="nvme_sqe_q">nvme_sqe_q</dfn> {</td></tr>
<tr><th id="151">151</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvme_sqe_q::opcode" title='nvme_sqe_q::opcode' data-ref="nvme_sqe_q::opcode" data-ref-filename="nvme_sqe_q..opcode">opcode</dfn>;</td></tr>
<tr><th id="152">152</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvme_sqe_q::flags" title='nvme_sqe_q::flags' data-ref="nvme_sqe_q::flags" data-ref-filename="nvme_sqe_q..flags">flags</dfn>;</td></tr>
<tr><th id="153">153</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvme_sqe_q::cid" title='nvme_sqe_q::cid' data-ref="nvme_sqe_q::cid" data-ref-filename="nvme_sqe_q..cid">cid</dfn>;</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvme_sqe_q::_reserved1" title='nvme_sqe_q::_reserved1' data-ref="nvme_sqe_q::_reserved1" data-ref-filename="nvme_sqe_q.._reserved1">_reserved1</dfn>[<var>20</var>];</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>	<dfn class="decl field" id="nvme_sqe_q::prp1" title='nvme_sqe_q::prp1' data-ref="nvme_sqe_q::prp1" data-ref-filename="nvme_sqe_q..prp1">prp1</dfn>;</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvme_sqe_q::_reserved2" title='nvme_sqe_q::_reserved2' data-ref="nvme_sqe_q::_reserved2" data-ref-filename="nvme_sqe_q.._reserved2">_reserved2</dfn>[<var>8</var>];</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvme_sqe_q::qid" title='nvme_sqe_q::qid' data-ref="nvme_sqe_q::qid" data-ref-filename="nvme_sqe_q..qid">qid</dfn>;</td></tr>
<tr><th id="162">162</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvme_sqe_q::qsize" title='nvme_sqe_q::qsize' data-ref="nvme_sqe_q::qsize" data-ref-filename="nvme_sqe_q..qsize">qsize</dfn>;</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvme_sqe_q::qflags" title='nvme_sqe_q::qflags' data-ref="nvme_sqe_q::qflags" data-ref-filename="nvme_sqe_q..qflags">qflags</dfn>;</td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/NVM_SQE_SQ_QPRIO_URG" data-ref="_M/NVM_SQE_SQ_QPRIO_URG">NVM_SQE_SQ_QPRIO_URG</dfn>	(0x0 &lt;&lt; 1)</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/NVM_SQE_SQ_QPRIO_HI" data-ref="_M/NVM_SQE_SQ_QPRIO_HI">NVM_SQE_SQ_QPRIO_HI</dfn>	(0x1 &lt;&lt; 1)</u></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/NVM_SQE_SQ_QPRIO_MED" data-ref="_M/NVM_SQE_SQ_QPRIO_MED">NVM_SQE_SQ_QPRIO_MED</dfn>	(0x2 &lt;&lt; 1)</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/NVM_SQE_SQ_QPRIO_LOW" data-ref="_M/NVM_SQE_SQ_QPRIO_LOW">NVM_SQE_SQ_QPRIO_LOW</dfn>	(0x3 &lt;&lt; 1)</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/NVM_SQE_CQ_IEN" data-ref="_M/NVM_SQE_CQ_IEN">NVM_SQE_CQ_IEN</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/NVM_SQE_Q_PC" data-ref="_M/NVM_SQE_Q_PC">NVM_SQE_Q_PC</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="171">171</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvme_sqe_q::_reserved3" title='nvme_sqe_q::_reserved3' data-ref="nvme_sqe_q::_reserved3" data-ref-filename="nvme_sqe_q.._reserved3">_reserved3</dfn>;</td></tr>
<tr><th id="172">172</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvme_sqe_q::cqid" title='nvme_sqe_q::cqid' data-ref="nvme_sqe_q::cqid" data-ref-filename="nvme_sqe_q..cqid">cqid</dfn>; <i>/* XXX interrupt vector for cq */</i></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvme_sqe_q::_reserved4" title='nvme_sqe_q::_reserved4' data-ref="nvme_sqe_q::_reserved4" data-ref-filename="nvme_sqe_q.._reserved4">_reserved4</dfn>[<var>16</var>];</td></tr>
<tr><th id="175">175</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(8)))" data-ref="_M/__aligned">__aligned</a>(<var>8</var>);</td></tr>
<tr><th id="176">176</th><td><a class="macro" href="#24" title="typedef char __ctassert8[ (sizeof(struct nvme_sqe_q) == 64) ? 1 : -1] __attribute__((__unused__))" data-ref="_M/NVME_CTASSERT">NVME_CTASSERT</a>(<b>sizeof</b>(<b>struct</b> <a class="type" href="#nvme_sqe_q" title='nvme_sqe_q' data-ref="nvme_sqe_q" data-ref-filename="nvme_sqe_q">nvme_sqe_q</a>) == <var>64</var>, <q>"bad size for nvme_sqe_q"</q>);</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><b>struct</b> <dfn class="type def" id="nvme_sqe_io" title='nvme_sqe_io' data-ref="nvme_sqe_io" data-ref-filename="nvme_sqe_io">nvme_sqe_io</dfn> {</td></tr>
<tr><th id="179">179</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvme_sqe_io::opcode" title='nvme_sqe_io::opcode' data-ref="nvme_sqe_io::opcode" data-ref-filename="nvme_sqe_io..opcode">opcode</dfn>;</td></tr>
<tr><th id="180">180</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvme_sqe_io::flags" title='nvme_sqe_io::flags' data-ref="nvme_sqe_io::flags" data-ref-filename="nvme_sqe_io..flags">flags</dfn>;</td></tr>
<tr><th id="181">181</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvme_sqe_io::cid" title='nvme_sqe_io::cid' data-ref="nvme_sqe_io::cid" data-ref-filename="nvme_sqe_io..cid">cid</dfn>;</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nvme_sqe_io::nsid" title='nvme_sqe_io::nsid' data-ref="nvme_sqe_io::nsid" data-ref-filename="nvme_sqe_io..nsid">nsid</dfn>;</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvme_sqe_io::_reserved" title='nvme_sqe_io::_reserved' data-ref="nvme_sqe_io::_reserved" data-ref-filename="nvme_sqe_io.._reserved">_reserved</dfn>[<var>8</var>];</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>	<dfn class="decl field" id="nvme_sqe_io::mptr" title='nvme_sqe_io::mptr' data-ref="nvme_sqe_io::mptr" data-ref-filename="nvme_sqe_io..mptr">mptr</dfn>;</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>	<b>union</b> {</td></tr>
<tr><th id="190">190</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>	<dfn class="decl field" id="nvme_sqe_io::(anonymous)::prp" title='nvme_sqe_io::(anonymous union)::prp' data-ref="nvme_sqe_io::(anonymous)::prp" data-ref-filename="nvme_sqe_io..(anonymous)..prp">prp</dfn>[<var>2</var>];</td></tr>
<tr><th id="191">191</th><td>		<b>struct</b> <a class="type" href="#nvme_sge" title='nvme_sge' data-ref="nvme_sge" data-ref-filename="nvme_sge">nvme_sge</a>	<dfn class="decl field" id="nvme_sqe_io::(anonymous)::sge" title='nvme_sqe_io::(anonymous union)::sge' data-ref="nvme_sqe_io::(anonymous)::sge" data-ref-filename="nvme_sqe_io..(anonymous)..sge">sge</dfn>;</td></tr>
<tr><th id="192">192</th><td>	} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a>	<dfn class="decl field" id="nvme_sqe_io::entry" title='nvme_sqe_io::entry' data-ref="nvme_sqe_io::entry" data-ref-filename="nvme_sqe_io..entry">entry</dfn>;</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>	<dfn class="decl field" id="nvme_sqe_io::slba" title='nvme_sqe_io::slba' data-ref="nvme_sqe_io::slba" data-ref-filename="nvme_sqe_io..slba">slba</dfn>;	<i>/* Starting LBA */</i></td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvme_sqe_io::nlb" title='nvme_sqe_io::nlb' data-ref="nvme_sqe_io::nlb" data-ref-filename="nvme_sqe_io..nlb">nlb</dfn>;	<i>/* Number of Logical Blocks */</i></td></tr>
<tr><th id="197">197</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvme_sqe_io::ioflags" title='nvme_sqe_io::ioflags' data-ref="nvme_sqe_io::ioflags" data-ref-filename="nvme_sqe_io..ioflags">ioflags</dfn>;</td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/NVM_SQE_IO_LR" data-ref="_M/NVM_SQE_IO_LR">NVM_SQE_IO_LR</dfn>	__BIT(15)	/* Limited Retry */</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/NVM_SQE_IO_FUA" data-ref="_M/NVM_SQE_IO_FUA">NVM_SQE_IO_FUA</dfn>	__BIT(14)	/* Force Unit Access (bypass cache) */</u></td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvme_sqe_io::dsm" title='nvme_sqe_io::dsm' data-ref="nvme_sqe_io::dsm" data-ref-filename="nvme_sqe_io..dsm">dsm</dfn>;	<i>/* Dataset Management */</i></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/NVM_SQE_IO_INCOMP" data-ref="_M/NVM_SQE_IO_INCOMP">NVM_SQE_IO_INCOMP</dfn>	__BIT(7)	/* Incompressible */</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/NVM_SQE_IO_SEQ" data-ref="_M/NVM_SQE_IO_SEQ">NVM_SQE_IO_SEQ</dfn>		__BIT(6)	/* Sequential request */</u></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/NVM_SQE_IO_LAT_MASK" data-ref="_M/NVM_SQE_IO_LAT_MASK">NVM_SQE_IO_LAT_MASK</dfn>	__BITS(4, 5)	/* Access Latency */</u></td></tr>
<tr><th id="205">205</th><td><u>#define  <dfn class="macro" id="_M/NVM_SQE_IO_LAT_NONE" data-ref="_M/NVM_SQE_IO_LAT_NONE">NVM_SQE_IO_LAT_NONE</dfn>	0		/* Latency: none */</u></td></tr>
<tr><th id="206">206</th><td><u>#define  <dfn class="macro" id="_M/NVM_SQE_IO_LAT_IDLE" data-ref="_M/NVM_SQE_IO_LAT_IDLE">NVM_SQE_IO_LAT_IDLE</dfn>	__BIT(4)	/* Latency: idle */</u></td></tr>
<tr><th id="207">207</th><td><u>#define  <dfn class="macro" id="_M/NVM_SQE_IO_LAT_NORMAL" data-ref="_M/NVM_SQE_IO_LAT_NORMAL">NVM_SQE_IO_LAT_NORMAL</dfn>	__BIT(5)	/* Latency: normal */</u></td></tr>
<tr><th id="208">208</th><td><u>#define  <dfn class="macro" id="_M/NVM_SQE_IO_LAT_LOW" data-ref="_M/NVM_SQE_IO_LAT_LOW">NVM_SQE_IO_LAT_LOW</dfn>	__BITS(4, 5)	/* Latency: low */</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/NVM_SQE_IO_FREQ_MASK" data-ref="_M/NVM_SQE_IO_FREQ_MASK">NVM_SQE_IO_FREQ_MASK</dfn>	__BITS(0, 3)	/* Access Frequency */</u></td></tr>
<tr><th id="210">210</th><td><u>#define  <dfn class="macro" id="_M/NVM_SQE_IO_FREQ_TYPICAL" data-ref="_M/NVM_SQE_IO_FREQ_TYPICAL">NVM_SQE_IO_FREQ_TYPICAL</dfn>	0x1	/* Typical */</u></td></tr>
<tr><th id="211">211</th><td><u>#define  <dfn class="macro" id="_M/NVM_SQE_IO_FREQ_INFR_INFW" data-ref="_M/NVM_SQE_IO_FREQ_INFR_INFW">NVM_SQE_IO_FREQ_INFR_INFW</dfn>	0x2	/* Infrequent read and writes */</u></td></tr>
<tr><th id="212">212</th><td><u>#define  <dfn class="macro" id="_M/NVM_SQE_IO_FREQ_FRR_INFW" data-ref="_M/NVM_SQE_IO_FREQ_FRR_INFW">NVM_SQE_IO_FREQ_FRR_INFW</dfn>	0x3	/* Frequent read, inf. writes */</u></td></tr>
<tr><th id="213">213</th><td><u>#define  <dfn class="macro" id="_M/NVM_SQE_IO_FREQ_INFR_FRW" data-ref="_M/NVM_SQE_IO_FREQ_INFR_FRW">NVM_SQE_IO_FREQ_INFR_FRW</dfn>	0x4	/* Inf. read, freq. writes */</u></td></tr>
<tr><th id="214">214</th><td><u>#define  <dfn class="macro" id="_M/NVM_SQE_IO_FREQ_FRR_FRW" data-ref="_M/NVM_SQE_IO_FREQ_FRR_FRW">NVM_SQE_IO_FREQ_FRR_FRW</dfn>	0x5	/* Freq. read and writes */</u></td></tr>
<tr><th id="215">215</th><td><u>#define  <dfn class="macro" id="_M/NVM_SQE_IO_FREQ_ONCE" data-ref="_M/NVM_SQE_IO_FREQ_ONCE">NVM_SQE_IO_FREQ_ONCE</dfn>		0x6	/* One time i/o operation */</u></td></tr>
<tr><th id="216">216</th><td><i>/* Extra Access Frequency bits for read operations */</i></td></tr>
<tr><th id="217">217</th><td><u>#define  <dfn class="macro" id="_M/NVM_SQE_IO_FREQ_SPEC" data-ref="_M/NVM_SQE_IO_FREQ_SPEC">NVM_SQE_IO_FREQ_SPEC</dfn>		0x7	/* Speculative read - prefech */</u></td></tr>
<tr><th id="218">218</th><td><u>#define  <dfn class="macro" id="_M/NVM_SQE_IO_FREQ_OVERWRITE" data-ref="_M/NVM_SQE_IO_FREQ_OVERWRITE">NVM_SQE_IO_FREQ_OVERWRITE</dfn>	0x8	/* Will be overwritten soon */</u></td></tr>
<tr><th id="219">219</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvme_sqe_io::_reserved2" title='nvme_sqe_io::_reserved2' data-ref="nvme_sqe_io::_reserved2" data-ref-filename="nvme_sqe_io.._reserved2">_reserved2</dfn>[<var>3</var>];</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nvme_sqe_io::eilbrt" title='nvme_sqe_io::eilbrt' data-ref="nvme_sqe_io::eilbrt" data-ref-filename="nvme_sqe_io..eilbrt">eilbrt</dfn>;	<i>/* Expected Initial Logical Block</i></td></tr>
<tr><th id="222">222</th><td><i>				   Reference Tag */</i></td></tr>
<tr><th id="223">223</th><td></td></tr>
<tr><th id="224">224</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvme_sqe_io::elbat" title='nvme_sqe_io::elbat' data-ref="nvme_sqe_io::elbat" data-ref-filename="nvme_sqe_io..elbat">elbat</dfn>;	<i>/* Expected Logical Block</i></td></tr>
<tr><th id="225">225</th><td><i>				   Application Tag */</i></td></tr>
<tr><th id="226">226</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvme_sqe_io::elbatm" title='nvme_sqe_io::elbatm' data-ref="nvme_sqe_io::elbatm" data-ref-filename="nvme_sqe_io..elbatm">elbatm</dfn>;	<i>/* Expected Logical Block</i></td></tr>
<tr><th id="227">227</th><td><i>				   Application Tag Mask */</i></td></tr>
<tr><th id="228">228</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(8)))" data-ref="_M/__aligned">__aligned</a>(<var>8</var>);</td></tr>
<tr><th id="229">229</th><td><a class="macro" href="#24" title="typedef char __ctassert10[ (sizeof(struct nvme_sqe_io) == 64) ? 1 : -1] __attribute__((__unused__))" data-ref="_M/NVME_CTASSERT">NVME_CTASSERT</a>(<b>sizeof</b>(<b>struct</b> <a class="type" href="#nvme_sqe_io" title='nvme_sqe_io' data-ref="nvme_sqe_io" data-ref-filename="nvme_sqe_io">nvme_sqe_io</a>) == <var>64</var>, <q>"bad size for nvme_sqe_io"</q>);</td></tr>
<tr><th id="230">230</th><td></td></tr>
<tr><th id="231">231</th><td><b>struct</b> <dfn class="type def" id="nvme_cqe" title='nvme_cqe' data-ref="nvme_cqe" data-ref-filename="nvme_cqe">nvme_cqe</dfn> {</td></tr>
<tr><th id="232">232</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nvme_cqe::cdw0" title='nvme_cqe::cdw0' data-ref="nvme_cqe::cdw0" data-ref-filename="nvme_cqe..cdw0">cdw0</dfn>;</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nvme_cqe::_reserved" title='nvme_cqe::_reserved' data-ref="nvme_cqe::_reserved" data-ref-filename="nvme_cqe.._reserved">_reserved</dfn>;</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvme_cqe::sqhd" title='nvme_cqe::sqhd' data-ref="nvme_cqe::sqhd" data-ref-filename="nvme_cqe..sqhd">sqhd</dfn>; <i>/* SQ Head Pointer */</i></td></tr>
<tr><th id="237">237</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvme_cqe::sqid" title='nvme_cqe::sqid' data-ref="nvme_cqe::sqid" data-ref-filename="nvme_cqe..sqid">sqid</dfn>; <i>/* SQ Identifier */</i></td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvme_cqe::cid" title='nvme_cqe::cid' data-ref="nvme_cqe::cid" data-ref-filename="nvme_cqe..cid">cid</dfn>; <i>/* Command Identifier */</i></td></tr>
<tr><th id="240">240</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvme_cqe::flags" title='nvme_cqe::flags' data-ref="nvme_cqe::flags" data-ref-filename="nvme_cqe..flags">flags</dfn>;</td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/NVME_CQE_DNR" data-ref="_M/NVME_CQE_DNR">NVME_CQE_DNR</dfn>		__BIT(15)</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/NVME_CQE_M" data-ref="_M/NVME_CQE_M">NVME_CQE_M</dfn>		__BIT(14)</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/NVME_CQE_SCT_MASK" data-ref="_M/NVME_CQE_SCT_MASK">NVME_CQE_SCT_MASK</dfn>	__BITS(8, 10)</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/NVME_CQE_SCT" data-ref="_M/NVME_CQE_SCT">NVME_CQE_SCT</dfn>(_f)	((_f) &amp; (0x07 &lt;&lt; 8))</u></td></tr>
<tr><th id="245">245</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SCT_GENERIC" data-ref="_M/NVME_CQE_SCT_GENERIC">NVME_CQE_SCT_GENERIC</dfn>		(0x00 &lt;&lt; 8)</u></td></tr>
<tr><th id="246">246</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SCT_COMMAND" data-ref="_M/NVME_CQE_SCT_COMMAND">NVME_CQE_SCT_COMMAND</dfn>		(0x01 &lt;&lt; 8)</u></td></tr>
<tr><th id="247">247</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SCT_MEDIAERR" data-ref="_M/NVME_CQE_SCT_MEDIAERR">NVME_CQE_SCT_MEDIAERR</dfn>		(0x02 &lt;&lt; 8)</u></td></tr>
<tr><th id="248">248</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SCT_VENDOR" data-ref="_M/NVME_CQE_SCT_VENDOR">NVME_CQE_SCT_VENDOR</dfn>		(0x07 &lt;&lt; 8)</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/NVME_CQE_SC_MASK" data-ref="_M/NVME_CQE_SC_MASK">NVME_CQE_SC_MASK</dfn>	__BITS(1, 7)</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/NVME_CQE_SC" data-ref="_M/NVME_CQE_SC">NVME_CQE_SC</dfn>(_f)		((_f) &amp; (0x7f &lt;&lt; 1))</u></td></tr>
<tr><th id="251">251</th><td><i>/* generic command status codes */</i></td></tr>
<tr><th id="252">252</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_SUCCESS" data-ref="_M/NVME_CQE_SC_SUCCESS">NVME_CQE_SC_SUCCESS</dfn>		(0x00 &lt;&lt; 1)</u></td></tr>
<tr><th id="253">253</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_INVALID_OPCODE" data-ref="_M/NVME_CQE_SC_INVALID_OPCODE">NVME_CQE_SC_INVALID_OPCODE</dfn>	(0x01 &lt;&lt; 1)</u></td></tr>
<tr><th id="254">254</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_INVALID_FIELD" data-ref="_M/NVME_CQE_SC_INVALID_FIELD">NVME_CQE_SC_INVALID_FIELD</dfn>	(0x02 &lt;&lt; 1)</u></td></tr>
<tr><th id="255">255</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_CID_CONFLICT" data-ref="_M/NVME_CQE_SC_CID_CONFLICT">NVME_CQE_SC_CID_CONFLICT</dfn>	(0x03 &lt;&lt; 1)</u></td></tr>
<tr><th id="256">256</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_DATA_XFER_ERR" data-ref="_M/NVME_CQE_SC_DATA_XFER_ERR">NVME_CQE_SC_DATA_XFER_ERR</dfn>	(0x04 &lt;&lt; 1)</u></td></tr>
<tr><th id="257">257</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_ABRT_BY_NO_PWR" data-ref="_M/NVME_CQE_SC_ABRT_BY_NO_PWR">NVME_CQE_SC_ABRT_BY_NO_PWR</dfn>	(0x05 &lt;&lt; 1)</u></td></tr>
<tr><th id="258">258</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_INTERNAL_DEV_ERR" data-ref="_M/NVME_CQE_SC_INTERNAL_DEV_ERR">NVME_CQE_SC_INTERNAL_DEV_ERR</dfn>	(0x06 &lt;&lt; 1)</u></td></tr>
<tr><th id="259">259</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_CMD_ABRT_REQD" data-ref="_M/NVME_CQE_SC_CMD_ABRT_REQD">NVME_CQE_SC_CMD_ABRT_REQD</dfn>	(0x07 &lt;&lt; 1)</u></td></tr>
<tr><th id="260">260</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_CMD_ABDR_SQ_DEL" data-ref="_M/NVME_CQE_SC_CMD_ABDR_SQ_DEL">NVME_CQE_SC_CMD_ABDR_SQ_DEL</dfn>	(0x08 &lt;&lt; 1)</u></td></tr>
<tr><th id="261">261</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_CMD_ABDR_FUSE_ERR" data-ref="_M/NVME_CQE_SC_CMD_ABDR_FUSE_ERR">NVME_CQE_SC_CMD_ABDR_FUSE_ERR</dfn>	(0x09 &lt;&lt; 1)</u></td></tr>
<tr><th id="262">262</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_CMD_ABDR_FUSE_MISS" data-ref="_M/NVME_CQE_SC_CMD_ABDR_FUSE_MISS">NVME_CQE_SC_CMD_ABDR_FUSE_MISS</dfn>	(0x0a &lt;&lt; 1)</u></td></tr>
<tr><th id="263">263</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_INVALID_NS" data-ref="_M/NVME_CQE_SC_INVALID_NS">NVME_CQE_SC_INVALID_NS</dfn>		(0x0b &lt;&lt; 1)</u></td></tr>
<tr><th id="264">264</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_CMD_SEQ_ERR" data-ref="_M/NVME_CQE_SC_CMD_SEQ_ERR">NVME_CQE_SC_CMD_SEQ_ERR</dfn>	(0x0c &lt;&lt; 1)</u></td></tr>
<tr><th id="265">265</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_INVALID_LAST_SGL" data-ref="_M/NVME_CQE_SC_INVALID_LAST_SGL">NVME_CQE_SC_INVALID_LAST_SGL</dfn>	(0x0d &lt;&lt; 1)</u></td></tr>
<tr><th id="266">266</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_INVALID_NUM_SGL" data-ref="_M/NVME_CQE_SC_INVALID_NUM_SGL">NVME_CQE_SC_INVALID_NUM_SGL</dfn>	(0x0e &lt;&lt; 1)</u></td></tr>
<tr><th id="267">267</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_DATA_SGL_LEN" data-ref="_M/NVME_CQE_SC_DATA_SGL_LEN">NVME_CQE_SC_DATA_SGL_LEN</dfn>	(0x0f &lt;&lt; 1)</u></td></tr>
<tr><th id="268">268</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_MDATA_SGL_LEN" data-ref="_M/NVME_CQE_SC_MDATA_SGL_LEN">NVME_CQE_SC_MDATA_SGL_LEN</dfn>	(0x10 &lt;&lt; 1)</u></td></tr>
<tr><th id="269">269</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_SGL_TYPE_INVALID" data-ref="_M/NVME_CQE_SC_SGL_TYPE_INVALID">NVME_CQE_SC_SGL_TYPE_INVALID</dfn>	(0x11 &lt;&lt; 1)</u></td></tr>
<tr><th id="270">270</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_LBA_RANGE" data-ref="_M/NVME_CQE_SC_LBA_RANGE">NVME_CQE_SC_LBA_RANGE</dfn>		(0x80 &lt;&lt; 1)</u></td></tr>
<tr><th id="271">271</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_CAP_EXCEEDED" data-ref="_M/NVME_CQE_SC_CAP_EXCEEDED">NVME_CQE_SC_CAP_EXCEEDED</dfn>	(0x81 &lt;&lt; 1)</u></td></tr>
<tr><th id="272">272</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_NS_NOT_RDY" data-ref="_M/NVME_CQE_SC_NS_NOT_RDY">NVME_CQE_SC_NS_NOT_RDY</dfn>		(0x82 &lt;&lt; 1)</u></td></tr>
<tr><th id="273">273</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_RSV_CONFLICT" data-ref="_M/NVME_CQE_SC_RSV_CONFLICT">NVME_CQE_SC_RSV_CONFLICT</dfn>	(0x83 &lt;&lt; 1)</u></td></tr>
<tr><th id="274">274</th><td><i>/* command specific status codes */</i></td></tr>
<tr><th id="275">275</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_CQE_INVALID" data-ref="_M/NVME_CQE_SC_CQE_INVALID">NVME_CQE_SC_CQE_INVALID</dfn>	(0x00 &lt;&lt; 1)</u></td></tr>
<tr><th id="276">276</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_INVALID_QID" data-ref="_M/NVME_CQE_SC_INVALID_QID">NVME_CQE_SC_INVALID_QID</dfn>	(0x01 &lt;&lt; 1)</u></td></tr>
<tr><th id="277">277</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_MAX_Q_SIZE" data-ref="_M/NVME_CQE_SC_MAX_Q_SIZE">NVME_CQE_SC_MAX_Q_SIZE</dfn>		(0x02 &lt;&lt; 1)</u></td></tr>
<tr><th id="278">278</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_ABORT_LIMIT" data-ref="_M/NVME_CQE_SC_ABORT_LIMIT">NVME_CQE_SC_ABORT_LIMIT</dfn>	(0x03 &lt;&lt; 1)</u></td></tr>
<tr><th id="279">279</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_ASYNC_EV_REQ_LIMIT" data-ref="_M/NVME_CQE_SC_ASYNC_EV_REQ_LIMIT">NVME_CQE_SC_ASYNC_EV_REQ_LIMIT</dfn>	(0x05 &lt;&lt; 1)</u></td></tr>
<tr><th id="280">280</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_INVALID_FW_SLOT" data-ref="_M/NVME_CQE_SC_INVALID_FW_SLOT">NVME_CQE_SC_INVALID_FW_SLOT</dfn>	(0x06 &lt;&lt; 1)</u></td></tr>
<tr><th id="281">281</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_INVALID_FW_IMAGE" data-ref="_M/NVME_CQE_SC_INVALID_FW_IMAGE">NVME_CQE_SC_INVALID_FW_IMAGE</dfn>	(0x07 &lt;&lt; 1)</u></td></tr>
<tr><th id="282">282</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_INVALID_INT_VEC" data-ref="_M/NVME_CQE_SC_INVALID_INT_VEC">NVME_CQE_SC_INVALID_INT_VEC</dfn>	(0x08 &lt;&lt; 1)</u></td></tr>
<tr><th id="283">283</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_INVALID_LOG_PAGE" data-ref="_M/NVME_CQE_SC_INVALID_LOG_PAGE">NVME_CQE_SC_INVALID_LOG_PAGE</dfn>	(0x09 &lt;&lt; 1)</u></td></tr>
<tr><th id="284">284</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_INVALID_FORMAT" data-ref="_M/NVME_CQE_SC_INVALID_FORMAT">NVME_CQE_SC_INVALID_FORMAT</dfn>	(0x0a &lt;&lt; 1)</u></td></tr>
<tr><th id="285">285</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_FW_REQ_CNV_RESET" data-ref="_M/NVME_CQE_SC_FW_REQ_CNV_RESET">NVME_CQE_SC_FW_REQ_CNV_RESET</dfn>	(0x0b &lt;&lt; 1)</u></td></tr>
<tr><th id="286">286</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_FW_REQ_NVM_RESET" data-ref="_M/NVME_CQE_SC_FW_REQ_NVM_RESET">NVME_CQE_SC_FW_REQ_NVM_RESET</dfn>	(0x10 &lt;&lt; 1)</u></td></tr>
<tr><th id="287">287</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_FW_REQ_RESET" data-ref="_M/NVME_CQE_SC_FW_REQ_RESET">NVME_CQE_SC_FW_REQ_RESET</dfn>	(0x11 &lt;&lt; 1)</u></td></tr>
<tr><th id="288">288</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_FW_MAX_TIME_VIO" data-ref="_M/NVME_CQE_SC_FW_MAX_TIME_VIO">NVME_CQE_SC_FW_MAX_TIME_VIO</dfn>	(0x12 &lt;&lt; 1)</u></td></tr>
<tr><th id="289">289</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_FW_PROHIBIT" data-ref="_M/NVME_CQE_SC_FW_PROHIBIT">NVME_CQE_SC_FW_PROHIBIT</dfn>	(0x13 &lt;&lt; 1)</u></td></tr>
<tr><th id="290">290</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_OVERLAP_RANGE" data-ref="_M/NVME_CQE_SC_OVERLAP_RANGE">NVME_CQE_SC_OVERLAP_RANGE</dfn>	(0x14 &lt;&lt; 1)</u></td></tr>
<tr><th id="291">291</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_CONFLICT_ATTRS" data-ref="_M/NVME_CQE_SC_CONFLICT_ATTRS">NVME_CQE_SC_CONFLICT_ATTRS</dfn>	(0x80 &lt;&lt; 1)</u></td></tr>
<tr><th id="292">292</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_INVALID_PROT_INFO" data-ref="_M/NVME_CQE_SC_INVALID_PROT_INFO">NVME_CQE_SC_INVALID_PROT_INFO</dfn>	(0x81 &lt;&lt; 1)</u></td></tr>
<tr><th id="293">293</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_ATT_WR_TO_RO_PAGE" data-ref="_M/NVME_CQE_SC_ATT_WR_TO_RO_PAGE">NVME_CQE_SC_ATT_WR_TO_RO_PAGE</dfn>	(0x82 &lt;&lt; 1)</u></td></tr>
<tr><th id="294">294</th><td><i>/* media error status codes */</i></td></tr>
<tr><th id="295">295</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_WRITE_FAULTS" data-ref="_M/NVME_CQE_SC_WRITE_FAULTS">NVME_CQE_SC_WRITE_FAULTS</dfn>	(0x80 &lt;&lt; 1)</u></td></tr>
<tr><th id="296">296</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_UNRECV_READ_ERR" data-ref="_M/NVME_CQE_SC_UNRECV_READ_ERR">NVME_CQE_SC_UNRECV_READ_ERR</dfn>	(0x81 &lt;&lt; 1)</u></td></tr>
<tr><th id="297">297</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_GUARD_CHECK_ERR" data-ref="_M/NVME_CQE_SC_GUARD_CHECK_ERR">NVME_CQE_SC_GUARD_CHECK_ERR</dfn>	(0x82 &lt;&lt; 1)</u></td></tr>
<tr><th id="298">298</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_APPL_TAG_CHECK_ERR" data-ref="_M/NVME_CQE_SC_APPL_TAG_CHECK_ERR">NVME_CQE_SC_APPL_TAG_CHECK_ERR</dfn>	(0x83 &lt;&lt; 1)</u></td></tr>
<tr><th id="299">299</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_REF_TAG_CHECK_ERR" data-ref="_M/NVME_CQE_SC_REF_TAG_CHECK_ERR">NVME_CQE_SC_REF_TAG_CHECK_ERR</dfn>	(0x84 &lt;&lt; 1)</u></td></tr>
<tr><th id="300">300</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_CMP_FAIL" data-ref="_M/NVME_CQE_SC_CMP_FAIL">NVME_CQE_SC_CMP_FAIL</dfn>		(0x85 &lt;&lt; 1)</u></td></tr>
<tr><th id="301">301</th><td><u>#define  <dfn class="macro" id="_M/NVME_CQE_SC_ACCESS_DENIED" data-ref="_M/NVME_CQE_SC_ACCESS_DENIED">NVME_CQE_SC_ACCESS_DENIED</dfn>	(0x86 &lt;&lt; 1)</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/NVME_CQE_PHASE" data-ref="_M/NVME_CQE_PHASE">NVME_CQE_PHASE</dfn>		__BIT(0)</u></td></tr>
<tr><th id="303">303</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(8)))" data-ref="_M/__aligned">__aligned</a>(<var>8</var>);</td></tr>
<tr><th id="304">304</th><td><a class="macro" href="#24" title="typedef char __ctassert12[ (sizeof(struct nvme_cqe) == 16) ? 1 : -1] __attribute__((__unused__))" data-ref="_M/NVME_CTASSERT">NVME_CTASSERT</a>(<b>sizeof</b>(<b>struct</b> <a class="type" href="#nvme_cqe" title='nvme_cqe' data-ref="nvme_cqe" data-ref-filename="nvme_cqe">nvme_cqe</a>) == <var>16</var>, <q>"bad size for nvme_cqe"</q>);</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/NVM_ADMIN_DEL_IOSQ" data-ref="_M/NVM_ADMIN_DEL_IOSQ">NVM_ADMIN_DEL_IOSQ</dfn>	0x00 /* Delete I/O Submission Queue */</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/NVM_ADMIN_ADD_IOSQ" data-ref="_M/NVM_ADMIN_ADD_IOSQ">NVM_ADMIN_ADD_IOSQ</dfn>	0x01 /* Create I/O Submission Queue */</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/NVM_ADMIN_GET_LOG_PG" data-ref="_M/NVM_ADMIN_GET_LOG_PG">NVM_ADMIN_GET_LOG_PG</dfn>	0x02 /* Get Log Page */</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/NVM_ADMIN_DEL_IOCQ" data-ref="_M/NVM_ADMIN_DEL_IOCQ">NVM_ADMIN_DEL_IOCQ</dfn>	0x04 /* Delete I/O Completion Queue */</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/NVM_ADMIN_ADD_IOCQ" data-ref="_M/NVM_ADMIN_ADD_IOCQ">NVM_ADMIN_ADD_IOCQ</dfn>	0x05 /* Create I/O Completion Queue */</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/NVM_ADMIN_IDENTIFY" data-ref="_M/NVM_ADMIN_IDENTIFY">NVM_ADMIN_IDENTIFY</dfn>	0x06 /* Identify */</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/NVM_ADMIN_ABORT" data-ref="_M/NVM_ADMIN_ABORT">NVM_ADMIN_ABORT</dfn>		0x08 /* Abort */</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/NVM_ADMIN_SET_FEATURES" data-ref="_M/NVM_ADMIN_SET_FEATURES">NVM_ADMIN_SET_FEATURES</dfn>	0x09 /* Set Features */</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/NVM_ADMIN_GET_FEATURES" data-ref="_M/NVM_ADMIN_GET_FEATURES">NVM_ADMIN_GET_FEATURES</dfn>	0x0a /* Get Features */</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/NVM_ADMIN_ASYNC_EV_REQ" data-ref="_M/NVM_ADMIN_ASYNC_EV_REQ">NVM_ADMIN_ASYNC_EV_REQ</dfn>	0x0c /* Asynchronous Event Request */</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/NVM_ADMIN_NS_MANAGEMENT" data-ref="_M/NVM_ADMIN_NS_MANAGEMENT">NVM_ADMIN_NS_MANAGEMENT</dfn>	0x0d /* Namespace Management */</u></td></tr>
<tr><th id="317">317</th><td><i>/* 0x0e-0x0f - reserved */</i></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/NVM_ADMIN_FW_COMMIT" data-ref="_M/NVM_ADMIN_FW_COMMIT">NVM_ADMIN_FW_COMMIT</dfn>	0x10 /* Firmware Commit */</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/NVM_ADMIN_FW_DOWNLOAD" data-ref="_M/NVM_ADMIN_FW_DOWNLOAD">NVM_ADMIN_FW_DOWNLOAD</dfn>	0x11 /* Firmware Image Download */</u></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/NVM_ADMIN_DEV_SELFTEST" data-ref="_M/NVM_ADMIN_DEV_SELFTEST">NVM_ADMIN_DEV_SELFTEST</dfn>	0x14 /* Device Self Test */</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/NVM_ADMIN_NS_ATTACHMENT" data-ref="_M/NVM_ADMIN_NS_ATTACHMENT">NVM_ADMIN_NS_ATTACHMENT</dfn>	0x15 /* Namespace Attachment */</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/NVM_ADMIN_KEEP_ALIVE" data-ref="_M/NVM_ADMIN_KEEP_ALIVE">NVM_ADMIN_KEEP_ALIVE</dfn>	0x18 /* Keep Alive */</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/NVM_ADMIN_DIRECTIVE_SND" data-ref="_M/NVM_ADMIN_DIRECTIVE_SND">NVM_ADMIN_DIRECTIVE_SND</dfn>	0x19 /* Derective Send */</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/NVM_ADMIN_DIRECTIVE_RCV" data-ref="_M/NVM_ADMIN_DIRECTIVE_RCV">NVM_ADMIN_DIRECTIVE_RCV</dfn>	0x1a /* Derective Receive */</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/NVM_ADMIN_VIRT_MGMT" data-ref="_M/NVM_ADMIN_VIRT_MGMT">NVM_ADMIN_VIRT_MGMT</dfn>	0x1c /* Virtualization Management */</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/NVM_ADMIN_NVME_MI_SEND" data-ref="_M/NVM_ADMIN_NVME_MI_SEND">NVM_ADMIN_NVME_MI_SEND</dfn>	0x1d /* NVMe-MI Send */</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/NVM_ADMIN_NVME_MI_RECV" data-ref="_M/NVM_ADMIN_NVME_MI_RECV">NVM_ADMIN_NVME_MI_RECV</dfn>	0x1e /* NVMe-MI Receive */</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/NVM_ADMIN_DOORBELL_BC" data-ref="_M/NVM_ADMIN_DOORBELL_BC">NVM_ADMIN_DOORBELL_BC</dfn>	0x7c /* Doorbell Buffer Config */</u></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/NVM_ADMIN_FORMAT_NVM" data-ref="_M/NVM_ADMIN_FORMAT_NVM">NVM_ADMIN_FORMAT_NVM</dfn>	0x80 /* Format NVM */</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/NVM_ADMIN_SECURITY_SND" data-ref="_M/NVM_ADMIN_SECURITY_SND">NVM_ADMIN_SECURITY_SND</dfn>	0x81 /* Security Send */</u></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/NVM_ADMIN_SECURITY_RCV" data-ref="_M/NVM_ADMIN_SECURITY_RCV">NVM_ADMIN_SECURITY_RCV</dfn>	0x82 /* Security Receive */</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/NVM_ADMIN_SANITIZE" data-ref="_M/NVM_ADMIN_SANITIZE">NVM_ADMIN_SANITIZE</dfn>	0x84 /* Sanitize */</u></td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/NVM_CMD_FLUSH" data-ref="_M/NVM_CMD_FLUSH">NVM_CMD_FLUSH</dfn>		0x00 /* Flush */</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/NVM_CMD_WRITE" data-ref="_M/NVM_CMD_WRITE">NVM_CMD_WRITE</dfn>		0x01 /* Write */</u></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/NVM_CMD_READ" data-ref="_M/NVM_CMD_READ">NVM_CMD_READ</dfn>		0x02 /* Read */</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/NVM_CMD_WR_UNCOR" data-ref="_M/NVM_CMD_WR_UNCOR">NVM_CMD_WR_UNCOR</dfn>	0x04 /* Write Uncorrectable */</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/NVM_CMD_COMPARE" data-ref="_M/NVM_CMD_COMPARE">NVM_CMD_COMPARE</dfn>		0x05 /* Compare */</u></td></tr>
<tr><th id="339">339</th><td><i>/* 0x06-0x07 - reserved */</i></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/NVM_CMD_WRITE_ZEROES" data-ref="_M/NVM_CMD_WRITE_ZEROES">NVM_CMD_WRITE_ZEROES</dfn>	0x08 /* Write Zeroes */</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/NVM_CMD_DSM" data-ref="_M/NVM_CMD_DSM">NVM_CMD_DSM</dfn>		0x09 /* Dataset Management */</u></td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><i>/* Features for GET/SET FEATURES */</i></td></tr>
<tr><th id="344">344</th><td><i>/* 0x00 - reserved */</i></td></tr>
<tr><th id="345">345</th><td><u>#define <dfn class="macro" id="_M/NVM_FEAT_ARBITRATION" data-ref="_M/NVM_FEAT_ARBITRATION">NVM_FEAT_ARBITRATION</dfn>			0x01</u></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/NVM_FEAT_POWER_MANAGEMENT" data-ref="_M/NVM_FEAT_POWER_MANAGEMENT">NVM_FEAT_POWER_MANAGEMENT</dfn>		0x02</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/NVM_FEAT_LBA_RANGE_TYPE" data-ref="_M/NVM_FEAT_LBA_RANGE_TYPE">NVM_FEAT_LBA_RANGE_TYPE</dfn>			0x03</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/NVM_FEAT_TEMPERATURE_THRESHOLD" data-ref="_M/NVM_FEAT_TEMPERATURE_THRESHOLD">NVM_FEAT_TEMPERATURE_THRESHOLD</dfn>		0x04</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/NVM_FEAT_ERROR_RECOVERY" data-ref="_M/NVM_FEAT_ERROR_RECOVERY">NVM_FEAT_ERROR_RECOVERY</dfn>			0x05</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/NVM_FEATURE_VOLATILE_WRITE_CACHE" data-ref="_M/NVM_FEATURE_VOLATILE_WRITE_CACHE">NVM_FEATURE_VOLATILE_WRITE_CACHE</dfn>	0x06	/* optional */</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/NVM_FEATURE_NUMBER_OF_QUEUES" data-ref="_M/NVM_FEATURE_NUMBER_OF_QUEUES">NVM_FEATURE_NUMBER_OF_QUEUES</dfn>		0x07	/* mandatory */</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/NVM_FEAT_INTERRUPT_COALESCING" data-ref="_M/NVM_FEAT_INTERRUPT_COALESCING">NVM_FEAT_INTERRUPT_COALESCING</dfn>		0x08</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/NVM_FEAT_INTERRUPT_VECTOR_CONFIGURATION" data-ref="_M/NVM_FEAT_INTERRUPT_VECTOR_CONFIGURATION">NVM_FEAT_INTERRUPT_VECTOR_CONFIGURATION</dfn> 0x09</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/NVM_FEAT_WRITE_ATOMICITY" data-ref="_M/NVM_FEAT_WRITE_ATOMICITY">NVM_FEAT_WRITE_ATOMICITY</dfn>		0x0a</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/NVM_FEAT_ASYNC_EVENT_CONFIGURATION" data-ref="_M/NVM_FEAT_ASYNC_EVENT_CONFIGURATION">NVM_FEAT_ASYNC_EVENT_CONFIGURATION</dfn>	0x0b</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/NVM_FEAT_AUTONOMOUS_POWER_STATE_TRANSITION" data-ref="_M/NVM_FEAT_AUTONOMOUS_POWER_STATE_TRANSITION">NVM_FEAT_AUTONOMOUS_POWER_STATE_TRANSITION</dfn> 0x0c</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/NVM_FEAT_HOST_MEMORY_BUFFER" data-ref="_M/NVM_FEAT_HOST_MEMORY_BUFFER">NVM_FEAT_HOST_MEMORY_BUFFER</dfn>		0x0d</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/NVM_FEAT_TIMESTAMP" data-ref="_M/NVM_FEAT_TIMESTAMP">NVM_FEAT_TIMESTAMP</dfn>			0x0e</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/NVM_FEAT_KEEP_ALIVE_TIMER" data-ref="_M/NVM_FEAT_KEEP_ALIVE_TIMER">NVM_FEAT_KEEP_ALIVE_TIMER</dfn>		0x0f</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/NVM_FEAT_HOST_CONTROLLED_THERMAL_MGMT" data-ref="_M/NVM_FEAT_HOST_CONTROLLED_THERMAL_MGMT">NVM_FEAT_HOST_CONTROLLED_THERMAL_MGMT</dfn>	0x10</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/NVM_FEAT_NON_OP_POWER_STATE_CONFIG" data-ref="_M/NVM_FEAT_NON_OP_POWER_STATE_CONFIG">NVM_FEAT_NON_OP_POWER_STATE_CONFIG</dfn>	0x11</u></td></tr>
<tr><th id="362">362</th><td><i>/* 0x12-0x77 - reserved */</i></td></tr>
<tr><th id="363">363</th><td><i>/* 0x78-0x7f - NVMe Management Interface */</i></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/NVM_FEAT_SOFTWARE_PROGRESS_MARKER" data-ref="_M/NVM_FEAT_SOFTWARE_PROGRESS_MARKER">NVM_FEAT_SOFTWARE_PROGRESS_MARKER</dfn>	0x80</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/NVM_FEAT_HOST_IDENTIFIER" data-ref="_M/NVM_FEAT_HOST_IDENTIFIER">NVM_FEAT_HOST_IDENTIFIER</dfn>		0x81</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/NVM_FEAT_RESERVATION_NOTIFICATION_MASK" data-ref="_M/NVM_FEAT_RESERVATION_NOTIFICATION_MASK">NVM_FEAT_RESERVATION_NOTIFICATION_MASK</dfn>	0x82</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/NVM_FEAT_RESERVATION_PERSISTANCE" data-ref="_M/NVM_FEAT_RESERVATION_PERSISTANCE">NVM_FEAT_RESERVATION_PERSISTANCE</dfn>	0x83</u></td></tr>
<tr><th id="368">368</th><td><i>/* 0x84-0xBF - command set specific (reserved) */</i></td></tr>
<tr><th id="369">369</th><td><i>/* 0xC0-0xFF - vendor specific */</i></td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/NVM_SET_FEATURES_SV" data-ref="_M/NVM_SET_FEATURES_SV">NVM_SET_FEATURES_SV</dfn>		__BIT(31)	/* Persist */</u></td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td><u>#define <dfn class="macro" id="_M/NVM_VOLATILE_WRITE_CACHE_WCE" data-ref="_M/NVM_VOLATILE_WRITE_CACHE_WCE">NVM_VOLATILE_WRITE_CACHE_WCE</dfn>	__BIT(0) 	/* Write Cache Enable */</u></td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td><i>/* Power State Descriptor Data */</i></td></tr>
<tr><th id="376">376</th><td><b>struct</b> <dfn class="type def" id="nvm_identify_psd" title='nvm_identify_psd' data-ref="nvm_identify_psd" data-ref-filename="nvm_identify_psd">nvm_identify_psd</dfn> {</td></tr>
<tr><th id="377">377</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_identify_psd::mp" title='nvm_identify_psd::mp' data-ref="nvm_identify_psd::mp" data-ref-filename="nvm_identify_psd..mp">mp</dfn>;		<i>/* Max Power */</i></td></tr>
<tr><th id="378">378</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_psd::_reserved1" title='nvm_identify_psd::_reserved1' data-ref="nvm_identify_psd::_reserved1" data-ref-filename="nvm_identify_psd.._reserved1">_reserved1</dfn>;</td></tr>
<tr><th id="379">379</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_psd::flags" title='nvm_identify_psd::flags' data-ref="nvm_identify_psd::flags" data-ref-filename="nvm_identify_psd..flags">flags</dfn>;</td></tr>
<tr><th id="380">380</th><td><u>#define	<dfn class="macro" id="_M/NVME_PSD_NOPS" data-ref="_M/NVME_PSD_NOPS">NVME_PSD_NOPS</dfn>		__BIT(1)</u></td></tr>
<tr><th id="381">381</th><td><u>#define	<dfn class="macro" id="_M/NVME_PSD_MPS" data-ref="_M/NVME_PSD_MPS">NVME_PSD_MPS</dfn>		__BIT(0)</u></td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nvm_identify_psd::enlat" title='nvm_identify_psd::enlat' data-ref="nvm_identify_psd::enlat" data-ref-filename="nvm_identify_psd..enlat">enlat</dfn>;		<i>/* Entry Latency */</i></td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nvm_identify_psd::exlat" title='nvm_identify_psd::exlat' data-ref="nvm_identify_psd::exlat" data-ref-filename="nvm_identify_psd..exlat">exlat</dfn>;		<i>/* Exit Latency */</i></td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_psd::rrt" title='nvm_identify_psd::rrt' data-ref="nvm_identify_psd::rrt" data-ref-filename="nvm_identify_psd..rrt">rrt</dfn>;		<i>/* Relative Read Throughput */</i></td></tr>
<tr><th id="388">388</th><td><u>#define	<dfn class="macro" id="_M/NVME_PSD_RRT_MASK" data-ref="_M/NVME_PSD_RRT_MASK">NVME_PSD_RRT_MASK</dfn>	__BITS(0, 4)</u></td></tr>
<tr><th id="389">389</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_psd::rrl" title='nvm_identify_psd::rrl' data-ref="nvm_identify_psd::rrl" data-ref-filename="nvm_identify_psd..rrl">rrl</dfn>;		<i>/* Relative Read Latency */</i></td></tr>
<tr><th id="390">390</th><td><u>#define	<dfn class="macro" id="_M/NVME_PSD_RRL_MASK" data-ref="_M/NVME_PSD_RRL_MASK">NVME_PSD_RRL_MASK</dfn>	__BITS(0, 4)</u></td></tr>
<tr><th id="391">391</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_psd::rwt" title='nvm_identify_psd::rwt' data-ref="nvm_identify_psd::rwt" data-ref-filename="nvm_identify_psd..rwt">rwt</dfn>;		<i>/* Relative Write Throughput */</i></td></tr>
<tr><th id="392">392</th><td><u>#define	<dfn class="macro" id="_M/NVME_PSD_RWT_MASK" data-ref="_M/NVME_PSD_RWT_MASK">NVME_PSD_RWT_MASK</dfn>	__BITS(0, 4)</u></td></tr>
<tr><th id="393">393</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_psd::rwl" title='nvm_identify_psd::rwl' data-ref="nvm_identify_psd::rwl" data-ref-filename="nvm_identify_psd..rwl">rwl</dfn>;		<i>/* Relative Write Latency */</i></td></tr>
<tr><th id="394">394</th><td><u>#define	<dfn class="macro" id="_M/NVME_PSD_RWL_MASK" data-ref="_M/NVME_PSD_RWL_MASK">NVME_PSD_RWL_MASK</dfn>	__BITS(0, 4)</u></td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_identify_psd::idlp" title='nvm_identify_psd::idlp' data-ref="nvm_identify_psd::idlp" data-ref-filename="nvm_identify_psd..idlp">idlp</dfn>;		<i>/* Idle Power */</i></td></tr>
<tr><th id="397">397</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_psd::ips" title='nvm_identify_psd::ips' data-ref="nvm_identify_psd::ips" data-ref-filename="nvm_identify_psd..ips">ips</dfn>;		<i>/* Idle Power Scale */</i></td></tr>
<tr><th id="398">398</th><td><u>#define	<dfn class="macro" id="_M/NVME_PSD_IPS_MASK" data-ref="_M/NVME_PSD_IPS_MASK">NVME_PSD_IPS_MASK</dfn>	__BITS(0, 1)</u></td></tr>
<tr><th id="399">399</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_psd::_reserved2" title='nvm_identify_psd::_reserved2' data-ref="nvm_identify_psd::_reserved2" data-ref-filename="nvm_identify_psd.._reserved2">_reserved2</dfn>;</td></tr>
<tr><th id="400">400</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_identify_psd::actp" title='nvm_identify_psd::actp' data-ref="nvm_identify_psd::actp" data-ref-filename="nvm_identify_psd..actp">actp</dfn>;		<i>/* Active Power */</i></td></tr>
<tr><th id="401">401</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_identify_psd::ap" title='nvm_identify_psd::ap' data-ref="nvm_identify_psd::ap" data-ref-filename="nvm_identify_psd..ap">ap</dfn>;		<i>/* Active Power Workload/Scale */</i></td></tr>
<tr><th id="402">402</th><td><u>#define	<dfn class="macro" id="_M/NVME_PSD_APW_MASK" data-ref="_M/NVME_PSD_APW_MASK">NVME_PSD_APW_MASK</dfn>	__BITS(0, 2)</u></td></tr>
<tr><th id="403">403</th><td><u>#define	<dfn class="macro" id="_M/NVME_PSD_APS_MASK" data-ref="_M/NVME_PSD_APS_MASK">NVME_PSD_APS_MASK</dfn>	__BITS(6, 7)</u></td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_psd::_reserved" title='nvm_identify_psd::_reserved' data-ref="nvm_identify_psd::_reserved" data-ref-filename="nvm_identify_psd.._reserved">_reserved</dfn>[<var>8</var>];</td></tr>
<tr><th id="406">406</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(8)))" data-ref="_M/__aligned">__aligned</a>(<var>8</var>);</td></tr>
<tr><th id="407">407</th><td><a class="macro" href="#24" title="typedef char __ctassert14[ (sizeof(struct nvm_identify_psd) == 32) ? 1 : -1] __attribute__((__unused__))" data-ref="_M/NVME_CTASSERT">NVME_CTASSERT</a>(<b>sizeof</b>(<b>struct</b> <a class="type" href="#nvm_identify_psd" title='nvm_identify_psd' data-ref="nvm_identify_psd" data-ref-filename="nvm_identify_psd">nvm_identify_psd</a>) == <var>32</var>, <q>"bad size for nvm_identify_psd"</q>);</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><b>struct</b> <dfn class="type def" id="nvm_identify_controller" title='nvm_identify_controller' data-ref="nvm_identify_controller" data-ref-filename="nvm_identify_controller">nvm_identify_controller</dfn> {</td></tr>
<tr><th id="410">410</th><td>	<i>/* Controller Capabilities and Features */</i></td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_identify_controller::vid" title='nvm_identify_controller::vid' data-ref="nvm_identify_controller::vid" data-ref-filename="nvm_identify_controller..vid">vid</dfn>;		<i>/* PCI Vendor ID */</i></td></tr>
<tr><th id="413">413</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_identify_controller::ssvid" title='nvm_identify_controller::ssvid' data-ref="nvm_identify_controller::ssvid" data-ref-filename="nvm_identify_controller..ssvid">ssvid</dfn>;		<i>/* PCI Subsystem Vendor ID */</i></td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::sn" title='nvm_identify_controller::sn' data-ref="nvm_identify_controller::sn" data-ref-filename="nvm_identify_controller..sn">sn</dfn>[<var>20</var>];		<i>/* Serial Number */</i></td></tr>
<tr><th id="416">416</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::mn" title='nvm_identify_controller::mn' data-ref="nvm_identify_controller::mn" data-ref-filename="nvm_identify_controller..mn">mn</dfn>[<var>40</var>];		<i>/* Model Number */</i></td></tr>
<tr><th id="417">417</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::fr" title='nvm_identify_controller::fr' data-ref="nvm_identify_controller::fr" data-ref-filename="nvm_identify_controller..fr">fr</dfn>[<var>8</var>];		<i>/* Firmware Revision */</i></td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::rab" title='nvm_identify_controller::rab' data-ref="nvm_identify_controller::rab" data-ref-filename="nvm_identify_controller..rab">rab</dfn>;		<i>/* Recommended Arbitration Burst */</i></td></tr>
<tr><th id="420">420</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::ieee" title='nvm_identify_controller::ieee' data-ref="nvm_identify_controller::ieee" data-ref-filename="nvm_identify_controller..ieee">ieee</dfn>[<var>3</var>];	<i>/* IEEE OUI Identifier */</i></td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::cmic" title='nvm_identify_controller::cmic' data-ref="nvm_identify_controller::cmic" data-ref-filename="nvm_identify_controller..cmic">cmic</dfn>;		<i>/* Controller Multi-Path I/O and</i></td></tr>
<tr><th id="423">423</th><td><i>					   Namespace Sharing Capabilities */</i></td></tr>
<tr><th id="424">424</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::mdts" title='nvm_identify_controller::mdts' data-ref="nvm_identify_controller::mdts" data-ref-filename="nvm_identify_controller..mdts">mdts</dfn>;		<i>/* Maximum Data Transfer Size */</i></td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_identify_controller::cntlid" title='nvm_identify_controller::cntlid' data-ref="nvm_identify_controller::cntlid" data-ref-filename="nvm_identify_controller..cntlid">cntlid</dfn>;		<i>/* Controller ID */</i></td></tr>
<tr><th id="427">427</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nvm_identify_controller::ver" title='nvm_identify_controller::ver' data-ref="nvm_identify_controller::ver" data-ref-filename="nvm_identify_controller..ver">ver</dfn>;		<i>/* Version */</i></td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nvm_identify_controller::rtd3r" title='nvm_identify_controller::rtd3r' data-ref="nvm_identify_controller::rtd3r" data-ref-filename="nvm_identify_controller..rtd3r">rtd3r</dfn>;		<i>/* RTD3 Resume Latency */</i></td></tr>
<tr><th id="430">430</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nvm_identify_controller::rtd3e" title='nvm_identify_controller::rtd3e' data-ref="nvm_identify_controller::rtd3e" data-ref-filename="nvm_identify_controller..rtd3e">rtd3e</dfn>;		<i>/* RTD3 Enter Latency */</i></td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nvm_identify_controller::oaes" title='nvm_identify_controller::oaes' data-ref="nvm_identify_controller::oaes" data-ref-filename="nvm_identify_controller..oaes">oaes</dfn>;		<i>/* Optional Asynchronous Events Supported */</i></td></tr>
<tr><th id="433">433</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nvm_identify_controller::ctrattr" title='nvm_identify_controller::ctrattr' data-ref="nvm_identify_controller::ctrattr" data-ref-filename="nvm_identify_controller..ctrattr">ctrattr</dfn>;	<i>/* Controller Attributes */</i></td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::_reserved1" title='nvm_identify_controller::_reserved1' data-ref="nvm_identify_controller::_reserved1" data-ref-filename="nvm_identify_controller.._reserved1">_reserved1</dfn>[<var>12</var>];</td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::fguid" title='nvm_identify_controller::fguid' data-ref="nvm_identify_controller::fguid" data-ref-filename="nvm_identify_controller..fguid">fguid</dfn>[<var>16</var>];	<i>/* FRU Globally Unique Identifier */</i></td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::_reserved2" title='nvm_identify_controller::_reserved2' data-ref="nvm_identify_controller::_reserved2" data-ref-filename="nvm_identify_controller.._reserved2">_reserved2</dfn>[<var>128</var>];</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>	<i>/* Admin Command Set Attributes &amp; Optional Controller Capabilities */</i></td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_identify_controller::oacs" title='nvm_identify_controller::oacs' data-ref="nvm_identify_controller::oacs" data-ref-filename="nvm_identify_controller..oacs">oacs</dfn>;		<i>/* Optional Admin Command Support */</i></td></tr>
<tr><th id="444">444</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_CTRLR_OACS_DOORBELL_BC" data-ref="_M/NVME_ID_CTRLR_OACS_DOORBELL_BC">NVME_ID_CTRLR_OACS_DOORBELL_BC</dfn>	__BIT(8)</u></td></tr>
<tr><th id="445">445</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_CTRLR_OACS_VIRT_MGMT" data-ref="_M/NVME_ID_CTRLR_OACS_VIRT_MGMT">NVME_ID_CTRLR_OACS_VIRT_MGMT</dfn>	__BIT(7)</u></td></tr>
<tr><th id="446">446</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_CTRLR_OACS_NVME_MI" data-ref="_M/NVME_ID_CTRLR_OACS_NVME_MI">NVME_ID_CTRLR_OACS_NVME_MI</dfn>	__BIT(6)</u></td></tr>
<tr><th id="447">447</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_CTRLR_OACS_DIRECTIVES" data-ref="_M/NVME_ID_CTRLR_OACS_DIRECTIVES">NVME_ID_CTRLR_OACS_DIRECTIVES</dfn>	__BIT(5)</u></td></tr>
<tr><th id="448">448</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_CTRLR_OACS_DEV_SELFTEST" data-ref="_M/NVME_ID_CTRLR_OACS_DEV_SELFTEST">NVME_ID_CTRLR_OACS_DEV_SELFTEST</dfn>	__BIT(4)</u></td></tr>
<tr><th id="449">449</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_CTRLR_OACS_NS" data-ref="_M/NVME_ID_CTRLR_OACS_NS">NVME_ID_CTRLR_OACS_NS</dfn>		__BIT(3)</u></td></tr>
<tr><th id="450">450</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_CTRLR_OACS_FW" data-ref="_M/NVME_ID_CTRLR_OACS_FW">NVME_ID_CTRLR_OACS_FW</dfn>		__BIT(2)</u></td></tr>
<tr><th id="451">451</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_CTRLR_OACS_FORMAT" data-ref="_M/NVME_ID_CTRLR_OACS_FORMAT">NVME_ID_CTRLR_OACS_FORMAT</dfn>	__BIT(1)</u></td></tr>
<tr><th id="452">452</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_CTRLR_OACS_SECURITY" data-ref="_M/NVME_ID_CTRLR_OACS_SECURITY">NVME_ID_CTRLR_OACS_SECURITY</dfn>	__BIT(0)</u></td></tr>
<tr><th id="453">453</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::acl" title='nvm_identify_controller::acl' data-ref="nvm_identify_controller::acl" data-ref-filename="nvm_identify_controller..acl">acl</dfn>;		<i>/* Abort Command Limit */</i></td></tr>
<tr><th id="454">454</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::aerl" title='nvm_identify_controller::aerl' data-ref="nvm_identify_controller::aerl" data-ref-filename="nvm_identify_controller..aerl">aerl</dfn>;		<i>/* Asynchronous Event Request Limit */</i></td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::frmw" title='nvm_identify_controller::frmw' data-ref="nvm_identify_controller::frmw" data-ref-filename="nvm_identify_controller..frmw">frmw</dfn>;		<i>/* Firmware Updates */</i></td></tr>
<tr><th id="457">457</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_CTRLR_FRMW_NOREQ_RESET" data-ref="_M/NVME_ID_CTRLR_FRMW_NOREQ_RESET">NVME_ID_CTRLR_FRMW_NOREQ_RESET</dfn>	__BIT(4)</u></td></tr>
<tr><th id="458">458</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_CTRLR_FRMW_NSLOT" data-ref="_M/NVME_ID_CTRLR_FRMW_NSLOT">NVME_ID_CTRLR_FRMW_NSLOT</dfn>	__BITS(1, 3)</u></td></tr>
<tr><th id="459">459</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_CTRLR_FRMW_SLOT1_RO" data-ref="_M/NVME_ID_CTRLR_FRMW_SLOT1_RO">NVME_ID_CTRLR_FRMW_SLOT1_RO</dfn>	__BIT(0)</u></td></tr>
<tr><th id="460">460</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::lpa" title='nvm_identify_controller::lpa' data-ref="nvm_identify_controller::lpa" data-ref-filename="nvm_identify_controller..lpa">lpa</dfn>;		<i>/* Log Page Attributes */</i></td></tr>
<tr><th id="461">461</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_CTRLR_LPA_CMD_EFFECT" data-ref="_M/NVME_ID_CTRLR_LPA_CMD_EFFECT">NVME_ID_CTRLR_LPA_CMD_EFFECT</dfn>	__BIT(1)</u></td></tr>
<tr><th id="462">462</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_CTRLR_LPA_NS_SMART" data-ref="_M/NVME_ID_CTRLR_LPA_NS_SMART">NVME_ID_CTRLR_LPA_NS_SMART</dfn>	__BIT(0)</u></td></tr>
<tr><th id="463">463</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::elpe" title='nvm_identify_controller::elpe' data-ref="nvm_identify_controller::elpe" data-ref-filename="nvm_identify_controller..elpe">elpe</dfn>;		<i>/* Error Log Page Entries */</i></td></tr>
<tr><th id="464">464</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::npss" title='nvm_identify_controller::npss' data-ref="nvm_identify_controller::npss" data-ref-filename="nvm_identify_controller..npss">npss</dfn>;		<i>/* Number of Power States Support */</i></td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::avscc" title='nvm_identify_controller::avscc' data-ref="nvm_identify_controller::avscc" data-ref-filename="nvm_identify_controller..avscc">avscc</dfn>;		<i>/* Admin Vendor Specific Command</i></td></tr>
<tr><th id="467">467</th><td><i>					   Configuration */</i></td></tr>
<tr><th id="468">468</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::apsta" title='nvm_identify_controller::apsta' data-ref="nvm_identify_controller::apsta" data-ref-filename="nvm_identify_controller..apsta">apsta</dfn>;		<i>/* Autonomous Power State Transition</i></td></tr>
<tr><th id="469">469</th><td><i>					   Attributes */</i></td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_identify_controller::wctemp" title='nvm_identify_controller::wctemp' data-ref="nvm_identify_controller::wctemp" data-ref-filename="nvm_identify_controller..wctemp">wctemp</dfn>;		<i>/* Warning Composite Temperature</i></td></tr>
<tr><th id="472">472</th><td><i>					   Threshold */</i></td></tr>
<tr><th id="473">473</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_identify_controller::cctemp" title='nvm_identify_controller::cctemp' data-ref="nvm_identify_controller::cctemp" data-ref-filename="nvm_identify_controller..cctemp">cctemp</dfn>;		<i>/* Critical Composite Temperature</i></td></tr>
<tr><th id="474">474</th><td><i>					   Threshold */</i></td></tr>
<tr><th id="475">475</th><td></td></tr>
<tr><th id="476">476</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_identify_controller::mtfa" title='nvm_identify_controller::mtfa' data-ref="nvm_identify_controller::mtfa" data-ref-filename="nvm_identify_controller..mtfa">mtfa</dfn>;		<i>/* Maximum Time for Firmware Activation */</i></td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nvm_identify_controller::hmpre" title='nvm_identify_controller::hmpre' data-ref="nvm_identify_controller::hmpre" data-ref-filename="nvm_identify_controller..hmpre">hmpre</dfn>;		<i>/* Host Memory Buffer Preferred Size */</i></td></tr>
<tr><th id="479">479</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nvm_identify_controller::hmmin" title='nvm_identify_controller::hmmin' data-ref="nvm_identify_controller::hmmin" data-ref-filename="nvm_identify_controller..hmmin">hmmin</dfn>;		<i>/* Host Memory Buffer Minimum Size */</i></td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td>	<b>struct</b> {</td></tr>
<tr><th id="482">482</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>	<dfn class="decl field" id="nvm_identify_controller::(anonymous)::tnvmcap" title='nvm_identify_controller::(anonymous struct)::tnvmcap' data-ref="nvm_identify_controller::(anonymous)::tnvmcap" data-ref-filename="nvm_identify_controller..(anonymous)..tnvmcap">tnvmcap</dfn>[<var>2</var>];</td></tr>
<tr><th id="483">483</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>	<dfn class="decl field" id="nvm_identify_controller::(anonymous)::unvmcap" title='nvm_identify_controller::(anonymous struct)::unvmcap' data-ref="nvm_identify_controller::(anonymous)::unvmcap" data-ref-filename="nvm_identify_controller..(anonymous)..unvmcap">unvmcap</dfn>[<var>2</var>];</td></tr>
<tr><th id="484">484</th><td>	} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <dfn class="decl field" id="nvm_identify_controller::untncap" title='nvm_identify_controller::untncap' data-ref="nvm_identify_controller::untncap" data-ref-filename="nvm_identify_controller..untncap">untncap</dfn>;		<i>/* Name space capabilities:</i></td></tr>
<tr><th id="485">485</th><td><i>					   if NVME_ID_CTRLR_OACS_NS,</i></td></tr>
<tr><th id="486">486</th><td><i>					   report tnvmcap and unvmcap */</i></td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nvm_identify_controller::rpmbs" title='nvm_identify_controller::rpmbs' data-ref="nvm_identify_controller::rpmbs" data-ref-filename="nvm_identify_controller..rpmbs">rpmbs</dfn>;		<i>/* Replay Protected Memory Block Support */</i></td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_identify_controller::edstt" title='nvm_identify_controller::edstt' data-ref="nvm_identify_controller::edstt" data-ref-filename="nvm_identify_controller..edstt">edstt</dfn>;		<i>/* Extended Device Self-test Time */</i></td></tr>
<tr><th id="491">491</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::dsto" title='nvm_identify_controller::dsto' data-ref="nvm_identify_controller::dsto" data-ref-filename="nvm_identify_controller..dsto">dsto</dfn>;		<i>/* Device Self-test Options */</i></td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::fwug" title='nvm_identify_controller::fwug' data-ref="nvm_identify_controller::fwug" data-ref-filename="nvm_identify_controller..fwug">fwug</dfn>;		<i>/* Firmware Update Granularity */</i></td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_identify_controller::kas" title='nvm_identify_controller::kas' data-ref="nvm_identify_controller::kas" data-ref-filename="nvm_identify_controller..kas">kas</dfn>;		<i>/* Keep Alive Support */</i></td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_identify_controller::hctma" title='nvm_identify_controller::hctma' data-ref="nvm_identify_controller::hctma" data-ref-filename="nvm_identify_controller..hctma">hctma</dfn>;		<i>/* Host Controlled Thermal Management</i></td></tr>
<tr><th id="498">498</th><td><i>					   Attributes */</i></td></tr>
<tr><th id="499">499</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_identify_controller::mntmt" title='nvm_identify_controller::mntmt' data-ref="nvm_identify_controller::mntmt" data-ref-filename="nvm_identify_controller..mntmt">mntmt</dfn>;		<i>/* Minimum Thermal Management Temperature */</i></td></tr>
<tr><th id="500">500</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_identify_controller::mxtmt" title='nvm_identify_controller::mxtmt' data-ref="nvm_identify_controller::mxtmt" data-ref-filename="nvm_identify_controller..mxtmt">mxtmt</dfn>;		<i>/* Maximum Thermal Management Temperature */</i></td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nvm_identify_controller::sanicap" title='nvm_identify_controller::sanicap' data-ref="nvm_identify_controller::sanicap" data-ref-filename="nvm_identify_controller..sanicap">sanicap</dfn>;	<i>/* Sanitize Capabilities */</i></td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::_reserved3" title='nvm_identify_controller::_reserved3' data-ref="nvm_identify_controller::_reserved3" data-ref-filename="nvm_identify_controller.._reserved3">_reserved3</dfn>[<var>180</var>];</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td>	<i>/* NVM Command Set Attributes */</i></td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::sqes" title='nvm_identify_controller::sqes' data-ref="nvm_identify_controller::sqes" data-ref-filename="nvm_identify_controller..sqes">sqes</dfn>;		<i>/* Submission Queue Entry Size */</i></td></tr>
<tr><th id="509">509</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_CTRLR_SQES_MAX" data-ref="_M/NVME_ID_CTRLR_SQES_MAX">NVME_ID_CTRLR_SQES_MAX</dfn>		__BITS(4, 7)</u></td></tr>
<tr><th id="510">510</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_CTRLR_SQES_MIN" data-ref="_M/NVME_ID_CTRLR_SQES_MIN">NVME_ID_CTRLR_SQES_MIN</dfn>		__BITS(0, 3)</u></td></tr>
<tr><th id="511">511</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::cqes" title='nvm_identify_controller::cqes' data-ref="nvm_identify_controller::cqes" data-ref-filename="nvm_identify_controller..cqes">cqes</dfn>;		<i>/* Completion Queue Entry Size */</i></td></tr>
<tr><th id="512">512</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_CTRLR_CQES_MAX" data-ref="_M/NVME_ID_CTRLR_CQES_MAX">NVME_ID_CTRLR_CQES_MAX</dfn>		__BITS(4, 7)</u></td></tr>
<tr><th id="513">513</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_CTRLR_CQES_MIN" data-ref="_M/NVME_ID_CTRLR_CQES_MIN">NVME_ID_CTRLR_CQES_MIN</dfn>		__BITS(0, 3)</u></td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_identify_controller::maxcmd" title='nvm_identify_controller::maxcmd' data-ref="nvm_identify_controller::maxcmd" data-ref-filename="nvm_identify_controller..maxcmd">maxcmd</dfn>;		<i>/* Maximum Outstanding Commands */</i></td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nvm_identify_controller::nn" title='nvm_identify_controller::nn' data-ref="nvm_identify_controller::nn" data-ref-filename="nvm_identify_controller..nn">nn</dfn>;		<i>/* Number of Namespaces */</i></td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_identify_controller::oncs" title='nvm_identify_controller::oncs' data-ref="nvm_identify_controller::oncs" data-ref-filename="nvm_identify_controller..oncs">oncs</dfn>;		<i>/* Optional NVM Command Support */</i></td></tr>
<tr><th id="520">520</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_CTRLR_ONCS_TIMESTAMP" data-ref="_M/NVME_ID_CTRLR_ONCS_TIMESTAMP">NVME_ID_CTRLR_ONCS_TIMESTAMP</dfn>	__BIT(6)</u></td></tr>
<tr><th id="521">521</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_CTRLR_ONCS_RESERVATION" data-ref="_M/NVME_ID_CTRLR_ONCS_RESERVATION">NVME_ID_CTRLR_ONCS_RESERVATION</dfn>	__BIT(5)</u></td></tr>
<tr><th id="522">522</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_CTRLR_ONCS_SET_FEATURES" data-ref="_M/NVME_ID_CTRLR_ONCS_SET_FEATURES">NVME_ID_CTRLR_ONCS_SET_FEATURES</dfn>	__BIT(4)</u></td></tr>
<tr><th id="523">523</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_CTRLR_ONCS_WRITE_ZERO" data-ref="_M/NVME_ID_CTRLR_ONCS_WRITE_ZERO">NVME_ID_CTRLR_ONCS_WRITE_ZERO</dfn>	__BIT(3)</u></td></tr>
<tr><th id="524">524</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_CTRLR_ONCS_DSM" data-ref="_M/NVME_ID_CTRLR_ONCS_DSM">NVME_ID_CTRLR_ONCS_DSM</dfn>		__BIT(2)</u></td></tr>
<tr><th id="525">525</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_CTRLR_ONCS_WRITE_UNC" data-ref="_M/NVME_ID_CTRLR_ONCS_WRITE_UNC">NVME_ID_CTRLR_ONCS_WRITE_UNC</dfn>	__BIT(1)</u></td></tr>
<tr><th id="526">526</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_CTRLR_ONCS_COMPARE" data-ref="_M/NVME_ID_CTRLR_ONCS_COMPARE">NVME_ID_CTRLR_ONCS_COMPARE</dfn>	__BIT(0)</u></td></tr>
<tr><th id="527">527</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_identify_controller::fuses" title='nvm_identify_controller::fuses' data-ref="nvm_identify_controller::fuses" data-ref-filename="nvm_identify_controller..fuses">fuses</dfn>;		<i>/* Fused Operation Support */</i></td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::fna" title='nvm_identify_controller::fna' data-ref="nvm_identify_controller::fna" data-ref-filename="nvm_identify_controller..fna">fna</dfn>;		<i>/* Format NVM Attributes */</i></td></tr>
<tr><th id="530">530</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_CTRLR_FNA_CRYPTO_ERASE" data-ref="_M/NVME_ID_CTRLR_FNA_CRYPTO_ERASE">NVME_ID_CTRLR_FNA_CRYPTO_ERASE</dfn>	__BIT(2)</u></td></tr>
<tr><th id="531">531</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_CTRLR_FNA_ERASE_ALL" data-ref="_M/NVME_ID_CTRLR_FNA_ERASE_ALL">NVME_ID_CTRLR_FNA_ERASE_ALL</dfn>	__BIT(1)</u></td></tr>
<tr><th id="532">532</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_CTRLR_FNA_FORMAT_ALL" data-ref="_M/NVME_ID_CTRLR_FNA_FORMAT_ALL">NVME_ID_CTRLR_FNA_FORMAT_ALL</dfn>	__BIT(0)</u></td></tr>
<tr><th id="533">533</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::vwc" title='nvm_identify_controller::vwc' data-ref="nvm_identify_controller::vwc" data-ref-filename="nvm_identify_controller..vwc">vwc</dfn>;		<i>/* Volatile Write Cache */</i></td></tr>
<tr><th id="534">534</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_CTRLR_VWC_PRESENT" data-ref="_M/NVME_ID_CTRLR_VWC_PRESENT">NVME_ID_CTRLR_VWC_PRESENT</dfn>	__BIT(0)</u></td></tr>
<tr><th id="535">535</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_identify_controller::awun" title='nvm_identify_controller::awun' data-ref="nvm_identify_controller::awun" data-ref-filename="nvm_identify_controller..awun">awun</dfn>;		<i>/* Atomic Write Unit Normal */</i></td></tr>
<tr><th id="536">536</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_identify_controller::awupf" title='nvm_identify_controller::awupf' data-ref="nvm_identify_controller::awupf" data-ref-filename="nvm_identify_controller..awupf">awupf</dfn>;		<i>/* Atomic Write Unit Power Fail */</i></td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::nvscc" title='nvm_identify_controller::nvscc' data-ref="nvm_identify_controller::nvscc" data-ref-filename="nvm_identify_controller..nvscc">nvscc</dfn>;		<i>/* NVM Vendor Specific Command */</i></td></tr>
<tr><th id="539">539</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::_reserved4" title='nvm_identify_controller::_reserved4' data-ref="nvm_identify_controller::_reserved4" data-ref-filename="nvm_identify_controller.._reserved4">_reserved4</dfn>[<var>1</var>];</td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_identify_controller::acwu" title='nvm_identify_controller::acwu' data-ref="nvm_identify_controller::acwu" data-ref-filename="nvm_identify_controller..acwu">acwu</dfn>;		<i>/* Atomic Compare &amp; Write Unit */</i></td></tr>
<tr><th id="542">542</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::_reserved5" title='nvm_identify_controller::_reserved5' data-ref="nvm_identify_controller::_reserved5" data-ref-filename="nvm_identify_controller.._reserved5">_reserved5</dfn>[<var>2</var>];</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="nvm_identify_controller::sgls" title='nvm_identify_controller::sgls' data-ref="nvm_identify_controller::sgls" data-ref-filename="nvm_identify_controller..sgls">sgls</dfn>;		<i>/* SGL Support */</i></td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::_reserved6" title='nvm_identify_controller::_reserved6' data-ref="nvm_identify_controller::_reserved6" data-ref-filename="nvm_identify_controller.._reserved6">_reserved6</dfn>[<var>228</var>];</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::subnqn" title='nvm_identify_controller::subnqn' data-ref="nvm_identify_controller::subnqn" data-ref-filename="nvm_identify_controller..subnqn">subnqn</dfn>[<var>256</var>];	<i>/* NVM Subsystem NVMe Qualified Name */</i></td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::_reserved7" title='nvm_identify_controller::_reserved7' data-ref="nvm_identify_controller::_reserved7" data-ref-filename="nvm_identify_controller.._reserved7">_reserved7</dfn>[<var>768</var>];</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::_reserved8" title='nvm_identify_controller::_reserved8' data-ref="nvm_identify_controller::_reserved8" data-ref-filename="nvm_identify_controller.._reserved8">_reserved8</dfn>[<var>256</var>]; <i>/* NVMe over Fabrics specification */</i></td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td>	<b>struct</b> <a class="type" href="#nvm_identify_psd" title='nvm_identify_psd' data-ref="nvm_identify_psd" data-ref-filename="nvm_identify_psd">nvm_identify_psd</a> <dfn class="decl field" id="nvm_identify_controller::psd" title='nvm_identify_controller::psd' data-ref="nvm_identify_controller::psd" data-ref-filename="nvm_identify_controller..psd">psd</dfn>[<var>32</var>]; <i>/* Power State Descriptors */</i></td></tr>
<tr><th id="555">555</th><td></td></tr>
<tr><th id="556">556</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_controller::vs" title='nvm_identify_controller::vs' data-ref="nvm_identify_controller::vs" data-ref-filename="nvm_identify_controller..vs">vs</dfn>[<var>1024</var>];	<i>/* Vendor Specific */</i></td></tr>
<tr><th id="557">557</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(8)))" data-ref="_M/__aligned">__aligned</a>(<var>8</var>);</td></tr>
<tr><th id="558">558</th><td><a class="macro" href="#24" title="typedef char __ctassert16[ (sizeof(struct nvm_identify_controller) == 4096) ? 1 : -1] __attribute__((__unused__))" data-ref="_M/NVME_CTASSERT">NVME_CTASSERT</a>(<b>sizeof</b>(<b>struct</b> <a class="type" href="#nvm_identify_controller" title='nvm_identify_controller' data-ref="nvm_identify_controller" data-ref-filename="nvm_identify_controller">nvm_identify_controller</a>) == <var>4096</var>, <q>"bad size for nvm_identify_controller"</q>);</td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td><b>struct</b> <dfn class="type def" id="nvm_namespace_format" title='nvm_namespace_format' data-ref="nvm_namespace_format" data-ref-filename="nvm_namespace_format">nvm_namespace_format</dfn> {</td></tr>
<tr><th id="561">561</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_namespace_format::ms" title='nvm_namespace_format::ms' data-ref="nvm_namespace_format::ms" data-ref-filename="nvm_namespace_format..ms">ms</dfn>;		<i>/* Metadata Size */</i></td></tr>
<tr><th id="562">562</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_namespace_format::lbads" title='nvm_namespace_format::lbads' data-ref="nvm_namespace_format::lbads" data-ref-filename="nvm_namespace_format..lbads">lbads</dfn>;		<i>/* LBA Data Size */</i></td></tr>
<tr><th id="563">563</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_namespace_format::rp" title='nvm_namespace_format::rp' data-ref="nvm_namespace_format::rp" data-ref-filename="nvm_namespace_format..rp">rp</dfn>;		<i>/* Relative Performance */</i></td></tr>
<tr><th id="564">564</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(4)))" data-ref="_M/__aligned">__aligned</a>(<var>4</var>);</td></tr>
<tr><th id="565">565</th><td><a class="macro" href="#24" title="typedef char __ctassert18[ (sizeof(struct nvm_namespace_format) == 4) ? 1 : -1] __attribute__((__unused__))" data-ref="_M/NVME_CTASSERT">NVME_CTASSERT</a>(<b>sizeof</b>(<b>struct</b> <a class="type" href="#nvm_namespace_format" title='nvm_namespace_format' data-ref="nvm_namespace_format" data-ref-filename="nvm_namespace_format">nvm_namespace_format</a>) == <var>4</var>, <q>"bad size for nvm_namespace_format"</q>);</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td><b>struct</b> <dfn class="type def" id="nvm_identify_namespace" title='nvm_identify_namespace' data-ref="nvm_identify_namespace" data-ref-filename="nvm_identify_namespace">nvm_identify_namespace</dfn> {</td></tr>
<tr><th id="568">568</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>	<dfn class="decl field" id="nvm_identify_namespace::nsze" title='nvm_identify_namespace::nsze' data-ref="nvm_identify_namespace::nsze" data-ref-filename="nvm_identify_namespace..nsze">nsze</dfn>;		<i>/* Namespace Size */</i></td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>	<dfn class="decl field" id="nvm_identify_namespace::ncap" title='nvm_identify_namespace::ncap' data-ref="nvm_identify_namespace::ncap" data-ref-filename="nvm_identify_namespace..ncap">ncap</dfn>;		<i>/* Namespace Capacity */</i></td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>	<dfn class="decl field" id="nvm_identify_namespace::nuse" title='nvm_identify_namespace::nuse' data-ref="nvm_identify_namespace::nuse" data-ref-filename="nvm_identify_namespace..nuse">nuse</dfn>;		<i>/* Namespace Utilization */</i></td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_namespace::nsfeat" title='nvm_identify_namespace::nsfeat' data-ref="nvm_identify_namespace::nsfeat" data-ref-filename="nvm_identify_namespace..nsfeat">nsfeat</dfn>;		<i>/* Namespace Features */</i></td></tr>
<tr><th id="575">575</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_NS_NSFEAT_LOGICAL_BLK_ERR" data-ref="_M/NVME_ID_NS_NSFEAT_LOGICAL_BLK_ERR">NVME_ID_NS_NSFEAT_LOGICAL_BLK_ERR</dfn>	__BIT(2)</u></td></tr>
<tr><th id="576">576</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_NS_NSFEAT_NS" data-ref="_M/NVME_ID_NS_NSFEAT_NS">NVME_ID_NS_NSFEAT_NS</dfn>			__BIT(1)</u></td></tr>
<tr><th id="577">577</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_NS_NSFEAT_THIN_PROV" data-ref="_M/NVME_ID_NS_NSFEAT_THIN_PROV">NVME_ID_NS_NSFEAT_THIN_PROV</dfn>		__BIT(0)</u></td></tr>
<tr><th id="578">578</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_namespace::nlbaf" title='nvm_identify_namespace::nlbaf' data-ref="nvm_identify_namespace::nlbaf" data-ref-filename="nvm_identify_namespace..nlbaf">nlbaf</dfn>;		<i>/* Number of LBA Formats */</i></td></tr>
<tr><th id="579">579</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_namespace::flbas" title='nvm_identify_namespace::flbas' data-ref="nvm_identify_namespace::flbas" data-ref-filename="nvm_identify_namespace..flbas">flbas</dfn>;		<i>/* Formatted LBA Size */</i></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/NVME_ID_NS_FLBAS" data-ref="_M/NVME_ID_NS_FLBAS">NVME_ID_NS_FLBAS</dfn>(_f)			((_f) &amp; 0x0f)</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/NVME_ID_NS_FLBAS_MD" data-ref="_M/NVME_ID_NS_FLBAS_MD">NVME_ID_NS_FLBAS_MD</dfn>			0x10</u></td></tr>
<tr><th id="582">582</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_namespace::mc" title='nvm_identify_namespace::mc' data-ref="nvm_identify_namespace::mc" data-ref-filename="nvm_identify_namespace..mc">mc</dfn>;		<i>/* Metadata Capabilities */</i></td></tr>
<tr><th id="583">583</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_namespace::dpc" title='nvm_identify_namespace::dpc' data-ref="nvm_identify_namespace::dpc" data-ref-filename="nvm_identify_namespace..dpc">dpc</dfn>;		<i>/* End-to-end Data Protection</i></td></tr>
<tr><th id="584">584</th><td><i>					   Capabilities */</i></td></tr>
<tr><th id="585">585</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_namespace::dps" title='nvm_identify_namespace::dps' data-ref="nvm_identify_namespace::dps" data-ref-filename="nvm_identify_namespace..dps">dps</dfn>;		<i>/* End-to-end Data Protection Type</i></td></tr>
<tr><th id="586">586</th><td><i>					   Settings */</i></td></tr>
<tr><th id="587">587</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_NS_DPS_MD_START" data-ref="_M/NVME_ID_NS_DPS_MD_START">NVME_ID_NS_DPS_MD_START</dfn>			__BIT(3)</u></td></tr>
<tr><th id="588">588</th><td><u>#define	<dfn class="macro" id="_M/NVME_ID_NS_DPS_PIT" data-ref="_M/NVME_ID_NS_DPS_PIT">NVME_ID_NS_DPS_PIT</dfn>(_f)			((_f) &amp; 0x7)</u></td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_namespace::nmic" title='nvm_identify_namespace::nmic' data-ref="nvm_identify_namespace::nmic" data-ref-filename="nvm_identify_namespace..nmic">nmic</dfn>;		<i>/* Namespace Multi-path I/O and Namespace</i></td></tr>
<tr><th id="591">591</th><td><i>					   Sharing Capabilities */</i></td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_namespace::rescap" title='nvm_identify_namespace::rescap' data-ref="nvm_identify_namespace::rescap" data-ref-filename="nvm_identify_namespace..rescap">rescap</dfn>;		<i>/* Reservation Capabilities */</i></td></tr>
<tr><th id="594">594</th><td></td></tr>
<tr><th id="595">595</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_namespace::fpi" title='nvm_identify_namespace::fpi' data-ref="nvm_identify_namespace::fpi" data-ref-filename="nvm_identify_namespace..fpi">fpi</dfn>;		<i>/* Format Progress Indicator */</i></td></tr>
<tr><th id="596">596</th><td></td></tr>
<tr><th id="597">597</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_namespace::dlfeat" title='nvm_identify_namespace::dlfeat' data-ref="nvm_identify_namespace::dlfeat" data-ref-filename="nvm_identify_namespace..dlfeat">dlfeat</dfn>;		<i>/* Deallocate Logical Block Features */</i></td></tr>
<tr><th id="598">598</th><td></td></tr>
<tr><th id="599">599</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_identify_namespace::nawun" title='nvm_identify_namespace::nawun' data-ref="nvm_identify_namespace::nawun" data-ref-filename="nvm_identify_namespace..nawun">nawun</dfn>;		<i>/* Namespace Atomic Write Unit Normal  */</i></td></tr>
<tr><th id="600">600</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_identify_namespace::nawupf" title='nvm_identify_namespace::nawupf' data-ref="nvm_identify_namespace::nawupf" data-ref-filename="nvm_identify_namespace..nawupf">nawupf</dfn>;		<i>/* Namespace Atomic Write Unit Power Fail */</i></td></tr>
<tr><th id="601">601</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_identify_namespace::nacwu" title='nvm_identify_namespace::nacwu' data-ref="nvm_identify_namespace::nacwu" data-ref-filename="nvm_identify_namespace..nacwu">nacwu</dfn>;		<i>/* Namespace Atomic Compare &amp; Write Unit */</i></td></tr>
<tr><th id="602">602</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_identify_namespace::nabsn" title='nvm_identify_namespace::nabsn' data-ref="nvm_identify_namespace::nabsn" data-ref-filename="nvm_identify_namespace..nabsn">nabsn</dfn>;		<i>/* Namespace Atomic Boundary Size Normal */</i></td></tr>
<tr><th id="603">603</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_identify_namespace::nabo" title='nvm_identify_namespace::nabo' data-ref="nvm_identify_namespace::nabo" data-ref-filename="nvm_identify_namespace..nabo">nabo</dfn>;		<i>/* Namespace Atomic Boundary Offset */</i></td></tr>
<tr><th id="604">604</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_identify_namespace::nabspf" title='nvm_identify_namespace::nabspf' data-ref="nvm_identify_namespace::nabspf" data-ref-filename="nvm_identify_namespace..nabspf">nabspf</dfn>;		<i>/* Namespace Atomic Boundary Size Power</i></td></tr>
<tr><th id="605">605</th><td><i>					   Fail */</i></td></tr>
<tr><th id="606">606</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a>	<dfn class="decl field" id="nvm_identify_namespace::noiob" title='nvm_identify_namespace::noiob' data-ref="nvm_identify_namespace::noiob" data-ref-filename="nvm_identify_namespace..noiob">noiob</dfn>;		<i>/* Namespace Optimal IO Boundary */</i></td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_namespace::nvmcap" title='nvm_identify_namespace::nvmcap' data-ref="nvm_identify_namespace::nvmcap" data-ref-filename="nvm_identify_namespace..nvmcap">nvmcap</dfn>[<var>16</var>];	<i>/* NVM Capacity */</i></td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_namespace::_reserved1" title='nvm_identify_namespace::_reserved1' data-ref="nvm_identify_namespace::_reserved1" data-ref-filename="nvm_identify_namespace.._reserved1">_reserved1</dfn>[<var>40</var>];	<i>/* bytes 64-103: Reserved */</i></td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_namespace::nguid" title='nvm_identify_namespace::nguid' data-ref="nvm_identify_namespace::nguid" data-ref-filename="nvm_identify_namespace..nguid">nguid</dfn>[<var>16</var>];	<i>/* Namespace Globally Unique Identifier */</i></td></tr>
<tr><th id="613">613</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_namespace::eui64" title='nvm_identify_namespace::eui64' data-ref="nvm_identify_namespace::eui64" data-ref-filename="nvm_identify_namespace..eui64">eui64</dfn>[<var>8</var>];	<i>/* IEEE Extended Unique Identifier */</i></td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td>	<b>struct</b> <a class="type" href="#nvm_namespace_format" title='nvm_namespace_format' data-ref="nvm_namespace_format" data-ref-filename="nvm_namespace_format">nvm_namespace_format</a></td></tr>
<tr><th id="616">616</th><td>			<dfn class="decl field" id="nvm_identify_namespace::lbaf" title='nvm_identify_namespace::lbaf' data-ref="nvm_identify_namespace::lbaf" data-ref-filename="nvm_identify_namespace..lbaf">lbaf</dfn>[<var>16</var>];	<i>/* LBA Format Support */</i></td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_namespace::_reserved2" title='nvm_identify_namespace::_reserved2' data-ref="nvm_identify_namespace::_reserved2" data-ref-filename="nvm_identify_namespace.._reserved2">_reserved2</dfn>[<var>192</var>];</td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a>		<dfn class="decl field" id="nvm_identify_namespace::vs" title='nvm_identify_namespace::vs' data-ref="nvm_identify_namespace::vs" data-ref-filename="nvm_identify_namespace..vs">vs</dfn>[<var>3712</var>];</td></tr>
<tr><th id="621">621</th><td>} <a class="macro" href="../../sys/cdefs.h.html#391" title="__attribute__((__packed__))" data-ref="_M/__packed">__packed</a> <a class="macro" href="../../sys/cdefs.h.html#392" title="__attribute__((__aligned__(8)))" data-ref="_M/__aligned">__aligned</a>(<var>8</var>);</td></tr>
<tr><th id="622">622</th><td><a class="macro" href="#24" title="typedef char __ctassert20[ (sizeof(struct nvm_identify_namespace) == 4096) ? 1 : -1] __attribute__((__unused__))" data-ref="_M/NVME_CTASSERT">NVME_CTASSERT</a>(<b>sizeof</b>(<b>struct</b> <a class="type" href="#nvm_identify_namespace" title='nvm_identify_namespace' data-ref="nvm_identify_namespace" data-ref-filename="nvm_identify_namespace">nvm_identify_namespace</a>) == <var>4096</var>, <q>"bad size for nvm_identify_namespace"</q>);</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td><u>#<span data-ppcond="20">endif</span>	/* __NVMEREG_H__ */</u></td></tr>
<tr><th id="625">625</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../../../sbin/nvmectl/devlist.c.html'>netbsd/sbin/nvmectl/devlist.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
