# 100DaysofRTL
Collection of basic and essential RTL Design and Verification codes

Collection of Basic and essentials RTL Design and verification codes.

The Design modules will be implemented in all possible modelling styles of Verilog.

Tools used:

  - Modelsim 
  
  - Questasim 
  
  - Xilinx Vivado 
  
  - Altera Quartus Prime 
  
  - EDA Playground

# VERILOG

[[DAY 01](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2001)]: Half Adder, Full Adder and Ripple Carry Adder.

[[DAY 02](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2002)]: 2:1 Multiplexer, 4:1 Multiplexer using 2:1 Multiplexers, 8:1 Multiplexer using 4:1 Multiplexers and 16:1 Multiplexer

[[DAY 03](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2003)]: JK Flipflop, D Flipflop and T Flipflop

[[DAY 04](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2004)]: 4-bit Synchronous Loadable Up Counter, 4-bit Synchronous Loadable Modulus-12 Up Counter and 4-bit Binary Up/Down Counter with Synchronous Reset

[[DAY 05](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2005)]: 16X8 Dual Port Synchronous RAM

[[DAY 06](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2006)]: Bi-directional Buffer and Tri-state Buffer

[[DAY 07](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2007)]: 2-to-4 Decoder and 3-to-8 Decoder

[[DAY 08](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2008)]: Arithmetic and Logic Unit (ALU)

[[DAY 09](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2009)]: 3-to-8 Priority Encoder

[[DAY 10](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2010)]: 4-bit Comparator

[[DAY 11](https://github.com/c0dE3P/100DaysofRTL/tree/main/DAY%2011)]: SR Latch using gate level modelling
