<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'QRD_Pipeline_VITIS_LOOP_268_8' (loop 'VITIS_LOOP_268_8'): Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 0) between 'store' operation ('conv_i_i_i10574_out_write_ln271', QRD.cpp:271) of variable 'trunc_ln712' on local variable 'conv_i_i_i10574_out' and 'load' operation ('conv_i_i_i10574_out_load') on local variable 'conv_i_i_i10574_out'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:33:30.669+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'QRD_Pipeline_VITIS_LOOP_268_8' (loop 'VITIS_LOOP_268_8'): Unable to enforce a carried dependence constraint (II = 25, distance = 1, offset = 0) between 'store' operation ('conv_i_i_i10574_out_write_ln271', QRD.cpp:271) of variable 'trunc_ln712' on local variable 'conv_i_i_i10574_out' and 'load' operation ('conv_i_i_i10574_out_load') on local variable 'conv_i_i_i10574_out'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:33:30.529+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'QRD_Pipeline_VITIS_LOOP_268_8' (loop 'VITIS_LOOP_268_8'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 0) between 'store' operation ('conv_i_i_i10574_out_write_ln271', QRD.cpp:271) of variable 'trunc_ln712' on local variable 'conv_i_i_i10574_out' and 'load' operation ('conv_i_i_i10574_out_load') on local variable 'conv_i_i_i10574_out'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:33:30.514+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'QRD_Pipeline_VITIS_LOOP_268_8' (loop 'VITIS_LOOP_268_8'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0) between 'store' operation ('conv_i_i_i10574_out_write_ln271', QRD.cpp:271) of variable 'trunc_ln712' on local variable 'conv_i_i_i10574_out' and 'load' operation ('conv_i_i_i10574_out_load') on local variable 'conv_i_i_i10574_out'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:33:30.504+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'QRD_Pipeline_VITIS_LOOP_268_8' (loop 'VITIS_LOOP_268_8'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('conv_i_i_i10574_out_write_ln271', QRD.cpp:271) of variable 'trunc_ln712' on local variable 'conv_i_i_i10574_out' and 'load' operation ('conv_i_i_i10574_out_load') on local variable 'conv_i_i_i10574_out'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:33:30.395+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'QRD_Pipeline_VITIS_LOOP_268_8' (loop 'VITIS_LOOP_268_8'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('conv_i_i_i10574_out_write_ln271', QRD.cpp:271) of variable 'trunc_ln712' on local variable 'conv_i_i_i10574_out' and 'load' operation ('conv_i_i_i10574_out_load') on local variable 'conv_i_i_i10574_out'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:33:30.245+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'QRD_Pipeline_VITIS_LOOP_268_8' (loop 'VITIS_LOOP_268_8'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('conv_i_i_i10574_out_write_ln291', QRD.cpp:291) of variable 'trunc_ln' on local variable 'conv_i_i_i10574_out' and 'load' operation ('conv_i_i_i10574_out_load') on local variable 'conv_i_i_i10574_out'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:33:30.234+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'QRD_Pipeline_VITIS_LOOP_268_8' (loop 'VITIS_LOOP_268_8'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('conv_i_i_i10574_out_write_ln291', QRD.cpp:291) of variable 'trunc_ln' on local variable 'conv_i_i_i10574_out' and 'load' operation ('conv_i_i_i10574_out_load') on local variable 'conv_i_i_i10574_out'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-880.html" projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:33:30.225+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'Rayleigh_Pipeline_VITIS_LOOP_69_6' (loop 'VITIS_LOOP_69_6'): Unable to schedule 'load' operation ('H_rvd_load_5', Rayleigh.cpp:73) on array 'H_rvd' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'H_rvd'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:33:23.715+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'Rayleigh_Pipeline_VITIS_LOOP_69_6' (loop 'VITIS_LOOP_69_6'): Unable to schedule 'load' operation ('H_rvd_load_3', Rayleigh.cpp:73) on array 'H_rvd' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'H_rvd'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:33:23.704+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'Rayleigh_Pipeline_VITIS_LOOP_69_6' (loop 'VITIS_LOOP_69_6'): Unable to schedule 'load' operation ('H_rvd_load_1', Rayleigh.cpp:73) on array 'H_rvd' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'H_rvd'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:33:23.692+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'Rayleigh_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4' (loop 'VITIS_LOOP_40_3_VITIS_LOOP_41_4'): Unable to schedule 'store' operation ('H_rvd_addr_9_write_ln48', Rayleigh.cpp:48) of variable 'bitcast_ln48_1', Rayleigh.cpp:48 on array 'H_rvd' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'H_rvd'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:33:23.146+0800" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'Rayleigh_Pipeline_VITIS_LOOP_28_1_VITIS_LOOP_29_2' (loop 'VITIS_LOOP_28_1_VITIS_LOOP_29_2'): Unable to schedule 'load' operation ('rngMT19937ICN_uniformRNG_mt_even_0_V_load', /users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/include/xf_fintech/rng.hpp:735) on array 'rngMT19937ICN_uniformRNG_mt_even_0_V' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'rngMT19937ICN_uniformRNG_mt_even_0_V'.&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-885.html" projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:33:21.697+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.1'." projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:33:17.378+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.uniformRNG.mt_odd_0.V' (AWGN.cpp:12)." projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:33:17.299+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.3'." projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:33:17.293+0800" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'rngMT19937ICN.uniformRNG.mt_even_0.V' (AWGN.cpp:12)." projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:33:17.286+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 86490 ns  Iteration: 19  Process: /apatb_TOP_top/AESL_inst_TOP/grp_AWGN_fu_319/dadd_64ns_64ns_64_1_full_dsp_1_U93/TOP_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;475470000&quot;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xA;$finish called at time : 475830 ns : File &quot;/users/course/2022S/HLS17000000/g110064513/HLS_FINAL/HLS_Final_Channel_Model/code/tests/normalRNG.prj/sol/sim/verilog/TOP.autotb.v&quot; Line 864&#xA;run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2808.191 ; gain = 0.000 ; free physical = 52091 ; free virtual = 219106&#xA;## quit" projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:38:41.425+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 46110 ns  Iteration: 19  Process: /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_74/dadd_64ns_64ns_64_1_full_dsp_1_U65/TOP_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:38:39.445+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 45990001 ps  Iteration: 13  Process: /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_74/dmul_64ns_64ns_64_1_max_dsp_1_U67/TOP_dmul_64ns_64ns_64_1_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:38:36.652+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 45990001 ps  Iteration: 13  Process: /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_74/dmul_64ns_64ns_64_1_max_dsp_1_U66/TOP_dmul_64ns_64ns_64_1_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:38:36.634+0800" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xA;Time: 45990 ns  Iteration: 19  Process: /apatb_TOP_top/AESL_inst_TOP/grp_Rayleigh_fu_311/grp_Rayleigh_Pipeline_VITIS_LOOP_69_6_fu_74/dadd_64ns_64ns_64_1_full_dsp_1_U64/TOP_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:38:36.625+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'TOP_dadd_64ns_64ns_64_1_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:37:05.712+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'TOP_dlog_64ns_64ns_64_2_med_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:37:05.183+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'TOP_ddiv_64ns_64ns_64_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:37:04.261+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'TOP_dcmp_64ns_64ns_1_1_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:37:03.596+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'TOP_dmul_64ns_64ns_64_1_med_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:37:02.926+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'TOP_dmul_64ns_64ns_64_1_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:37:02.138+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'TOP_dsqrt_64ns_64ns_64_3_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:37:01.347+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'TOP_dsub_64ns_64ns_64_1_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:37:00.658+0800" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'TOP_dadd_64ns_64ns_64_1_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="normalRNG.prj" solutionName="sol" date="2022-05-25T16:36:59.970+0800" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
