{"creator":"Yosys 0.9 (git sha1 1979e0b)","modules":{"Pass4bit":{"ports":{"clock":{"direction":"input","bits":[2]},"reset":{"direction":"input","bits":[3]},"io_in":{"direction":"input","bits":[4,5,6,7]},"io_out":{"direction":"output","bits":[4,5,6,7]}},"cells":{},"netnames":{"clock":{"bits":[2]},"io_in":{"bits":[4,5,6,7]},"io_out":{"bits":[4,5,6,7]},"reset":{"bits":[3]}}}}}
