TimeQuest Timing Analyzer report for control_subsystem
Sun Jan  8 16:25:33 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Setup: 'IRQ'
 13. Slow Model Hold: 'IRQ'
 14. Slow Model Hold: 'clk'
 15. Slow Model Minimum Pulse Width: 'clk'
 16. Slow Model Minimum Pulse Width: 'IRQ'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'clk'
 29. Fast Model Setup: 'IRQ'
 30. Fast Model Hold: 'IRQ'
 31. Fast Model Hold: 'clk'
 32. Fast Model Minimum Pulse Width: 'clk'
 33. Fast Model Minimum Pulse Width: 'IRQ'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Progagation Delay
 46. Minimum Progagation Delay
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; control_subsystem                                                 ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5AT144A7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
; IRQ        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { IRQ } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 17.14 MHz ; 17.14 MHz       ; clk        ;      ;
; 34.28 MHz ; 34.28 MHz       ; IRQ        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clk   ; -37.608 ; -284.415      ;
; IRQ   ; -28.174 ; -28.174       ;
+-------+---------+---------------+


+---------------------------------+
; Slow Model Hold Summary         ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; IRQ   ; -19.970 ; -19.970       ;
; clk   ; -11.323 ; -11.323       ;
+-------+---------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+---------+----------------------+
; Clock ; Slack   ; End Point TNS        ;
+-------+---------+----------------------+
; clk   ; -11.336 ; -307.619             ;
; IRQ   ; -10.738 ; -163.789             ;
+-------+---------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                        ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -37.608 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IRQ          ; clk         ; 1.000        ; -21.099    ; 16.232     ;
; -37.600 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IRQ          ; clk         ; 1.000        ; -21.092    ; 16.225     ;
; -37.419 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; clk         ; 1.000        ; -20.483    ; 16.494     ;
; -37.321 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; clk         ; 0.500        ; -19.885    ; 16.494     ;
; -37.105 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IRQ          ; clk         ; 1.000        ; -21.101    ; 15.764     ;
; -28.961 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -12.452    ; 16.232     ;
; -28.953 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -12.445    ; 16.225     ;
; -28.772 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -11.836    ; 16.494     ;
; -28.674 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; -11.238    ; 16.494     ;
; -28.458 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -12.454    ; 15.764     ;
; -27.330 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; IRQ          ; clk         ; 1.000        ; -20.751    ; 6.478      ;
; -27.317 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; -10.308    ; 16.232     ;
; -27.309 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; -10.301    ; 16.225     ;
; -27.218 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; IRQ          ; clk         ; 1.000        ; -20.751    ; 6.424      ;
; -27.128 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; -9.692     ; 16.494     ;
; -26.900 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; IRQ          ; clk         ; 1.000        ; -21.318    ; 5.482      ;
; -26.814 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; -10.310    ; 15.764     ;
; -26.714 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; IRQ          ; clk         ; 1.000        ; -21.096    ; 5.546      ;
; -26.521 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; IRQ          ; clk         ; 1.000        ; -21.101    ; 5.552      ;
; -26.030 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -9.094     ; 16.494     ;
; -22.127 ; IRQ                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IRQ          ; clk         ; 0.500        ; 2.203      ; 23.553     ;
; -22.119 ; IRQ                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IRQ          ; clk         ; 0.500        ; 2.210      ; 23.546     ;
; -21.938 ; IRQ                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; clk         ; 0.500        ; 2.819      ; 23.815     ;
; -21.627 ; IRQ                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IRQ          ; clk         ; 1.000        ; 2.203      ; 23.553     ;
; -21.624 ; IRQ                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IRQ          ; clk         ; 0.500        ; 2.201      ; 23.085     ;
; -21.619 ; IRQ                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IRQ          ; clk         ; 1.000        ; 2.210      ; 23.546     ;
; -21.438 ; IRQ                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; clk         ; 1.000        ; 2.819      ; 23.815     ;
; -21.340 ; IRQ                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; clk         ; 0.500        ; 3.417      ; 23.815     ;
; -21.124 ; IRQ                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IRQ          ; clk         ; 1.000        ; 2.201      ; 23.085     ;
; -20.840 ; IRQ                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; clk         ; 1.000        ; 3.417      ; 23.815     ;
; -18.683 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -12.104    ; 6.478      ;
; -18.571 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -12.104    ; 6.424      ;
; -18.253 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -12.671    ; 5.482      ;
; -18.067 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -12.449    ; 5.546      ;
; -17.874 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -12.454    ; 5.552      ;
; -17.528 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.003     ; 17.248     ;
; -17.520 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.004      ; 17.241     ;
; -17.420 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.002      ; 17.145     ;
; -17.412 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.009      ; 17.138     ;
; -17.339 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.613      ; 17.510     ;
; -17.241 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 1.211      ; 17.510     ;
; -17.231 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.618      ; 17.407     ;
; -17.133 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 1.216      ; 17.407     ;
; -17.039 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.500        ; -9.960     ; 6.478      ;
; -17.025 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.005     ; 16.780     ;
; -16.927 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.500        ; -9.960     ; 6.424      ;
; -16.917 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 16.677     ;
; -16.763 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.219      ; 16.705     ;
; -16.755 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.226      ; 16.698     ;
; -16.609 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.500        ; -10.527    ; 5.482      ;
; -16.458 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.618      ; 16.634     ;
; -16.423 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.500        ; -10.305    ; 5.546      ;
; -16.360 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 1.216      ; 16.634     ;
; -16.309 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.609      ; 16.476     ;
; -16.260 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.217      ; 16.237     ;
; -16.230 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.500        ; -10.310    ; 5.552      ;
; -16.211 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 1.207      ; 16.476     ;
; -16.131 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.616      ; 16.305     ;
; -16.033 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 1.214      ; 16.305     ;
; -15.988 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.835      ; 16.381     ;
; -15.890 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 1.433      ; 16.381     ;
; -14.996 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.002      ; 14.721     ;
; -14.988 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.009      ; 14.714     ;
; -14.847 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.007     ; 14.563     ;
; -14.839 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 14.556     ;
; -14.669 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 14.392     ;
; -14.661 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.007      ; 14.385     ;
; -14.493 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 14.253     ;
; -14.344 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.009     ; 14.095     ;
; -14.166 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.002     ; 13.924     ;
; -13.480 ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 2.203      ; 14.906     ;
; -13.472 ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 2.210      ; 14.899     ;
; -13.291 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 2.819      ; 15.168     ;
; -12.980 ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 2.203      ; 14.906     ;
; -12.977 ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 2.201      ; 14.438     ;
; -12.972 ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 2.210      ; 14.899     ;
; -12.791 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 2.819      ; 15.168     ;
; -12.693 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 3.417      ; 15.168     ;
; -12.477 ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 2.201      ; 14.438     ;
; -12.193 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 3.417      ; 15.168     ;
; -6.998  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.348      ; 7.245      ;
; -6.886  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.348      ; 7.191      ;
; -6.568  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -0.219     ; 6.249      ;
; -6.396  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.350      ; 6.645      ;
; -6.385  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.341      ; 6.625      ;
; -6.382  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.003      ; 6.313      ;
; -6.284  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.350      ; 6.591      ;
; -6.273  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.341      ; 6.571      ;
; -6.189  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -0.002     ; 6.319      ;
; -5.966  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -0.217     ; 5.649      ;
; -5.955  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -0.226     ; 5.629      ;
; -5.780  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.005      ; 5.713      ;
; -5.769  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -0.004     ; 5.693      ;
; -5.587  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.000      ; 5.719      ;
; -5.576  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -0.009     ; 5.699      ;
; -5.145  ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.500        ; 2.551      ; 7.095      ;
; -5.080  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.000      ; 5.037      ;
; -5.033  ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.500        ; 2.551      ; 7.041      ;
; -5.003  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.902      ;
; -4.715  ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.500        ; 1.984      ; 6.099      ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'IRQ'                                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                        ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -28.174 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; IRQ         ; 1.000        ; -11.238    ; 16.494     ;
; -19.527 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 1.000        ; -2.591     ; 16.494     ;
; -17.883 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 0.500        ; -0.447     ; 16.494     ;
; -12.693 ; IRQ                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; IRQ         ; 0.500        ; 12.064     ; 23.815     ;
; -12.193 ; IRQ                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; IRQ         ; 1.000        ; 12.064     ; 23.815     ;
; -8.094  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 1.000        ; 9.858      ; 17.510     ;
; -7.986  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 1.000        ; 9.863      ; 17.407     ;
; -7.213  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 1.000        ; 9.863      ; 16.634     ;
; -7.064  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 1.000        ; 9.854      ; 16.476     ;
; -6.886  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 1.000        ; 9.861      ; 16.305     ;
; -6.743  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 1.000        ; 10.080     ; 16.381     ;
; -4.046  ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 0.500        ; 12.064     ; 15.168     ;
; -3.546  ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 1.000        ; 12.064     ; 15.168     ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'IRQ'                                                                                                                                                                                                                                                                                                                                                              ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                        ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -19.970 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 0.000        ; 23.302     ; 3.332      ;
; -19.470 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; -0.500       ; 23.302     ; 3.332      ;
; -18.858 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 0.000        ; 20.483     ; 1.625      ;
; -18.469 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 0.000        ; 21.101     ; 2.632      ;
; -18.361 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 0.000        ; 21.096     ; 2.735      ;
; -18.065 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 0.000        ; 21.101     ; 3.036      ;
; -17.872 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 0.000        ; 21.092     ; 3.220      ;
; -17.837 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 0.000        ; 21.099     ; 3.262      ;
; -17.760 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; -0.500       ; 19.885     ; 1.625      ;
; -15.590 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 0.000        ; 21.318     ; 5.728      ;
; -14.436 ; IRQ                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; IRQ         ; 0.000        ; 23.302     ; 8.866      ;
; -13.936 ; IRQ                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; IRQ         ; -0.500       ; 23.302     ; 8.866      ;
; -9.613  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; IRQ         ; 0.000        ; 11.238     ; 1.625      ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                              ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                        ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -11.323 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 14.655     ; 3.332      ;
; -10.823 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 14.655     ; 3.332      ;
; -10.211 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 11.836     ; 1.625      ;
; -9.822  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 12.454     ; 2.632      ;
; -9.714  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 12.449     ; 2.735      ;
; -9.418  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 12.454     ; 3.036      ;
; -9.225  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 12.445     ; 3.220      ;
; -9.190  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 12.452     ; 3.262      ;
; -9.179  ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 12.511     ; 3.332      ;
; -9.113  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 11.238     ; 1.625      ;
; -8.679  ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 12.511     ; 3.332      ;
; -7.567  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 9.692      ; 1.625      ;
; -7.469  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 9.094      ; 1.625      ;
; -7.178  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 10.310     ; 2.632      ;
; -7.070  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 10.305     ; 2.735      ;
; -6.943  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 12.671     ; 5.728      ;
; -6.774  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 10.310     ; 3.036      ;
; -6.581  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 10.301     ; 3.220      ;
; -6.546  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 10.308     ; 3.262      ;
; -5.789  ; IRQ                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; clk         ; 0.000        ; 14.655     ; 8.866      ;
; -5.289  ; IRQ                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; clk         ; -0.500       ; 14.655     ; 8.866      ;
; -4.299  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 10.527     ; 5.728      ;
; -3.645  ; IRQ                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; clk         ; 0.000        ; 12.511     ; 8.866      ;
; -3.145  ; IRQ                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; clk         ; -0.500       ; 12.511     ; 8.866      ;
; -0.966  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; clk         ; 0.000        ; 2.591      ; 1.625      ;
; 0.723   ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 2.201      ; 2.924      ;
; 1.187   ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 2.210      ; 3.397      ;
; 1.200   ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 2.203      ; 3.403      ;
; 1.201   ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.201      ;
; 1.223   ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 2.201      ; 2.924      ;
; 1.227   ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.227      ;
; 1.445   ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.445      ;
; 1.678   ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; clk         ; -0.500       ; 0.447      ; 1.625      ;
; 1.687   ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 2.210      ; 3.397      ;
; 1.700   ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 2.203      ; 3.403      ;
; 1.701   ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.002      ; 1.703      ;
; 2.252   ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.002     ; 2.250      ;
; 2.430   ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.009     ; 2.421      ;
; 2.704   ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.007      ; 2.711      ;
; 2.716   ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.009      ; 2.725      ;
; 2.864   ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.618     ; 2.246      ;
; 2.896   ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.007     ; 2.889      ;
; 3.316   ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.609     ; 2.707      ;
; 3.330   ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.616     ; 2.714      ;
; 3.904   ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.904      ;
; 3.957   ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 2.206      ; 6.163      ;
; 3.962   ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; -1.216     ; 2.246      ;
; 3.968   ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 2.201      ; 6.169      ;
; 4.023   ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.023      ;
; 4.115   ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 1.984      ; 6.099      ;
; 4.414   ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; -1.207     ; 2.707      ;
; 4.428   ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; -1.214     ; 2.714      ;
; 4.457   ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; 2.206      ; 6.163      ;
; 4.468   ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; 2.201      ; 6.169      ;
; 4.490   ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 2.551      ; 7.041      ;
; 4.510   ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.510      ;
; 4.544   ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 2.551      ; 7.095      ;
; 4.615   ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; 1.984      ; 6.099      ;
; 4.902   ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.902      ;
; 4.990   ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; 2.551      ; 7.041      ;
; 5.037   ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 5.037      ;
; 5.044   ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; 2.551      ; 7.095      ;
; 5.137   ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 5.137      ;
; 5.332   ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.005     ; 5.327      ;
; 5.367   ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.217      ; 5.584      ;
; 5.589   ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.009      ; 5.598      ;
; 5.603   ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.002      ; 5.605      ;
; 5.697   ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.004     ; 5.693      ;
; 5.708   ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.009     ; 5.699      ;
; 5.708   ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.005      ; 5.713      ;
; 5.719   ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 5.719      ;
; 5.784   ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.004      ; 5.788      ;
; 5.798   ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.003     ; 5.795      ;
; 5.819   ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.226      ; 6.045      ;
; 5.833   ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.219      ; 6.052      ;
; 5.855   ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.226     ; 5.629      ;
; 5.866   ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.217     ; 5.649      ;
; 6.159   ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.613     ; 5.546      ;
; 6.170   ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.618     ; 5.552      ;
; 6.230   ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.341      ; 6.571      ;
; 6.241   ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.350      ; 6.591      ;
; 6.284   ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.341      ; 6.625      ;
; 6.295   ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.350      ; 6.645      ;
; 6.310   ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.003      ; 6.313      ;
; 6.317   ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.835     ; 5.482      ;
; 6.321   ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.002     ; 6.319      ;
; 6.468   ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.219     ; 6.249      ;
; 6.692   ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.268     ; 6.424      ;
; 6.746   ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.268     ; 6.478      ;
; 6.843   ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.348      ; 7.191      ;
; 6.897   ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.348      ; 7.245      ;
; 7.257   ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; -1.211     ; 5.546      ;
; 7.268   ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; -1.216     ; 5.552      ;
; 7.415   ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; -1.433     ; 5.482      ;
; 7.790   ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; -0.866     ; 6.424      ;
; 7.844   ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; -0.866     ; 6.478      ;
; 10.320  ; IRQ                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IRQ          ; clk         ; 0.000        ; 2.201      ; 12.521     ;
; 10.772  ; IRQ                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IRQ          ; clk         ; 0.000        ; 2.210      ; 12.982     ;
; 10.786  ; IRQ                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IRQ          ; clk         ; 0.000        ; 2.203      ; 12.989     ;
; 10.820  ; IRQ                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IRQ          ; clk         ; -0.500       ; 2.201      ; 12.521     ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                                                              ;
+---------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                           ;
+---------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -11.336 ; -11.336      ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -11.336 ; -11.336      ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -11.336 ; -11.336      ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output|combout                                                                                        ;
; -11.336 ; -11.336      ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output|combout                                                                                        ;
; -11.336 ; -11.336      ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_5|output~1|datac                                                               ;
; -11.336 ; -11.336      ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_5|output~1|datac                                                               ;
; -9.898  ; -9.898       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output|datac                                                                                          ;
; -9.898  ; -9.898       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output|datac                                                                                          ;
; -9.898  ; -9.898       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|t_state_generator_0|or_2|output~1|combout                                                                                      ;
; -9.898  ; -9.898       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|t_state_generator_0|or_2|output~1|combout                                                                                      ;
; -9.758  ; -9.758       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output|datad                                                                                          ;
; -9.758  ; -9.758       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output|datad                                                                                          ;
; -9.758  ; -9.758       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output~0|combout                                                                                      ;
; -9.758  ; -9.758       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output~0|combout                                                                                      ;
; -9.758  ; -9.758       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output~0|datac                                                                                        ;
; -9.758  ; -9.758       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output~0|datac                                                                                        ;
; -9.758  ; -9.758       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|t_state_generator_0|and_2|output~0|combout                                                                                     ;
; -9.758  ; -9.758       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|t_state_generator_0|and_2|output~0|combout                                                                                     ;
; -8.594  ; -8.594       ; 0.000          ; High Pulse Width ; clk   ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -8.594  ; -8.594       ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -8.594  ; -8.594       ; 0.000          ; High Pulse Width ; clk   ; Fall       ; state_generator_0|s_state_generator_0|or_5|output|combout                                                                                        ;
; -8.594  ; -8.594       ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; state_generator_0|s_state_generator_0|or_5|output|combout                                                                                        ;
; -8.594  ; -8.594       ; 0.000          ; High Pulse Width ; clk   ; Fall       ; state_generator_0|s_state_generator_0|or_5|output|datad                                                                                          ;
; -8.594  ; -8.594       ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; state_generator_0|s_state_generator_0|or_5|output|datad                                                                                          ;
; -8.594  ; -8.594       ; 0.000          ; High Pulse Width ; clk   ; Fall       ; state_generator_0|s_state_generator_0|or_5|output~0|combout                                                                                      ;
; -8.594  ; -8.594       ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; state_generator_0|s_state_generator_0|or_5|output~0|combout                                                                                      ;
; -8.594  ; -8.594       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output~0|datad                                                                                        ;
; -8.594  ; -8.594       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output~0|datad                                                                                        ;
; -8.594  ; -8.594       ; 0.000          ; High Pulse Width ; clk   ; Fall       ; state_generator_0|s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_5|output~1|datac                                                               ;
; -8.594  ; -8.594       ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; state_generator_0|s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_5|output~1|datac                                                               ;
; -8.594  ; -8.594       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|combout                                                             ;
; -8.594  ; -8.594       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|combout                                                             ;
; -1.631  ; 1.000        ; 2.631          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                                              ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                                                                                      ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                                                                                      ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                                                             ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                                                             ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                                                               ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                                                               ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datac                                                                                                ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datac                                                                                                ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datac                                                                                                ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datac                                                                                                ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datad                                                                                                ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datad                                                                                                ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datad                                                                                                ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datad                                                                                                ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datad                                                                                                ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datad                                                                                                ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_8|output|datad                                                                                         ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_8|output|datad                                                                                         ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output|dataa                                                                                          ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output|dataa                                                                                          ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datac                                                               ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datac                                                               ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac                                                               ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac                                                               ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datac                                                               ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datac                                                               ;
+---------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'IRQ'                                                                                                                                                                                              ;
+---------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                           ;
+---------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -10.738 ; -10.738      ; 0.000          ; High Pulse Width ; IRQ   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -10.738 ; -10.738      ; 0.000          ; Low Pulse Width  ; IRQ   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -10.738 ; -10.738      ; 0.000          ; High Pulse Width ; IRQ   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output|combout                                                                                        ;
; -10.738 ; -10.738      ; 0.000          ; Low Pulse Width  ; IRQ   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output|combout                                                                                        ;
; -10.738 ; -10.738      ; 0.000          ; High Pulse Width ; IRQ   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_5|output~1|datac                                                               ;
; -10.738 ; -10.738      ; 0.000          ; Low Pulse Width  ; IRQ   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_5|output~1|datac                                                               ;
; -10.123 ; -10.123      ; 0.000          ; High Pulse Width ; IRQ   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output|datad                                                                                          ;
; -10.123 ; -10.123      ; 0.000          ; Low Pulse Width  ; IRQ   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output|datad                                                                                          ;
; -10.123 ; -10.123      ; 0.000          ; High Pulse Width ; IRQ   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output~0|combout                                                                                      ;
; -10.123 ; -10.123      ; 0.000          ; Low Pulse Width  ; IRQ   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output~0|combout                                                                                      ;
; -7.626  ; -7.626       ; 0.000          ; High Pulse Width ; IRQ   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output|datac                                                                                          ;
; -7.626  ; -7.626       ; 0.000          ; Low Pulse Width  ; IRQ   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output|datac                                                                                          ;
; -7.626  ; -7.626       ; 0.000          ; High Pulse Width ; IRQ   ; Rise       ; state_generator_0|t_state_generator_0|or_2|output~1|combout                                                                                      ;
; -7.626  ; -7.626       ; 0.000          ; Low Pulse Width  ; IRQ   ; Rise       ; state_generator_0|t_state_generator_0|or_2|output~1|combout                                                                                      ;
; -6.724  ; -6.724       ; 0.000          ; High Pulse Width ; IRQ   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output~0|datac                                                                                        ;
; -6.724  ; -6.724       ; 0.000          ; Low Pulse Width  ; IRQ   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output~0|datac                                                                                        ;
; -6.724  ; -6.724       ; 0.000          ; High Pulse Width ; IRQ   ; Rise       ; state_generator_0|t_state_generator_0|and_2|output~0|combout                                                                                     ;
; -6.724  ; -6.724       ; 0.000          ; Low Pulse Width  ; IRQ   ; Rise       ; state_generator_0|t_state_generator_0|and_2|output~0|combout                                                                                     ;
; -1.469  ; 1.000        ; 2.469          ; Port Rate        ; IRQ   ; Rise       ; IRQ                                                                                                                                              ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; IRQ   ; Rise       ; IRQ|combout                                                                                                                                      ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; IRQ   ; Rise       ; IRQ|combout                                                                                                                                      ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; IRQ   ; Rise       ; state_generator_0|s_state_generator_0|or_4|output~0|datab                                                                                        ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; IRQ   ; Rise       ; state_generator_0|s_state_generator_0|or_4|output~0|datab                                                                                        ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; IRQ   ; Fall       ; state_generator_0|s_state_generator_0|or_5|output~0|datad                                                                                        ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; IRQ   ; Fall       ; state_generator_0|s_state_generator_0|or_5|output~0|datad                                                                                        ;
; 0.500   ; 0.500        ; 0.000          ; High Pulse Width ; IRQ   ; Fall       ; state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|combout                                                             ;
; 0.500   ; 0.500        ; 0.000          ; Low Pulse Width  ; IRQ   ; Fall       ; state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|combout                                                             ;
+---------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; IRQ        ; IRQ        ; 13.193 ; 13.193 ; Rise       ; IRQ             ;
; clk        ; IRQ        ; 4.546  ; 4.546  ; Rise       ; IRQ             ;
; not_reset  ; IRQ        ; 11.891 ; 11.891 ; Rise       ; IRQ             ;
; start      ; IRQ        ; -1.962 ; -1.962 ; Rise       ; IRQ             ;
; IRQ        ; clk        ; 22.627 ; 22.627 ; Rise       ; clk             ;
; MD_BUS[*]  ; clk        ; 10.175 ; 10.175 ; Rise       ; clk             ;
;  MD_BUS[0] ; clk        ; 9.419  ; 9.419  ; Rise       ; clk             ;
;  MD_BUS[1] ; clk        ; 9.341  ; 9.341  ; Rise       ; clk             ;
;  MD_BUS[2] ; clk        ; 10.175 ; 10.175 ; Rise       ; clk             ;
;  MD_BUS[3] ; clk        ; 9.643  ; 9.643  ; Rise       ; clk             ;
;  MD_BUS[4] ; clk        ; 9.827  ; 9.827  ; Rise       ; clk             ;
; clk        ; clk        ; 13.980 ; 13.980 ; Rise       ; clk             ;
; not_reset  ; clk        ; 21.136 ; 21.136 ; Rise       ; clk             ;
; start      ; clk        ; 7.283  ; 7.283  ; Rise       ; clk             ;
; IRQ        ; clk        ; 21.840 ; 21.840 ; Fall       ; clk             ;
; clk        ; clk        ; 13.193 ; 13.193 ; Fall       ; clk             ;
; not_reset  ; clk        ; 20.538 ; 20.538 ; Fall       ; clk             ;
; start      ; clk        ; 6.685  ; 6.685  ; Fall       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; IRQ        ; IRQ        ; 14.436 ; 14.436 ; Rise       ; IRQ             ;
; clk        ; IRQ        ; 19.970 ; 19.970 ; Rise       ; IRQ             ;
; not_reset  ; IRQ        ; 14.257 ; 14.257 ; Rise       ; IRQ             ;
; start      ; IRQ        ; 14.975 ; 14.975 ; Rise       ; IRQ             ;
; IRQ        ; clk        ; 5.789  ; 5.789  ; Rise       ; clk             ;
; MD_BUS[*]  ; clk        ; -8.347 ; -8.347 ; Rise       ; clk             ;
;  MD_BUS[0] ; clk        ; -8.347 ; -8.347 ; Rise       ; clk             ;
;  MD_BUS[1] ; clk        ; -8.473 ; -8.473 ; Rise       ; clk             ;
;  MD_BUS[2] ; clk        ; -9.074 ; -9.074 ; Rise       ; clk             ;
;  MD_BUS[3] ; clk        ; -8.543 ; -8.543 ; Rise       ; clk             ;
;  MD_BUS[4] ; clk        ; -8.784 ; -8.784 ; Rise       ; clk             ;
; clk        ; clk        ; 11.323 ; 11.323 ; Rise       ; clk             ;
; not_reset  ; clk        ; 5.610  ; 5.610  ; Rise       ; clk             ;
; start      ; clk        ; 6.328  ; 6.328  ; Rise       ; clk             ;
; IRQ        ; clk        ; 3.645  ; 3.645  ; Fall       ; clk             ;
; clk        ; clk        ; 9.179  ; 9.179  ; Fall       ; clk             ;
; not_reset  ; clk        ; 3.466  ; 3.466  ; Fall       ; clk             ;
; start      ; clk        ; 4.184  ; 4.184  ; Fall       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; AC_LOAD        ; IRQ        ; 43.100 ; 43.100 ; Rise       ; IRQ             ;
; ALU_CLEAR      ; IRQ        ; 43.332 ; 43.332 ; Rise       ; IRQ             ;
; ALU_COMP       ; IRQ        ; 30.630 ; 30.630 ; Rise       ; IRQ             ;
; ALU_FUNC_SEL_0 ; IRQ        ; 41.777 ; 41.777 ; Rise       ; IRQ             ;
; ALU_FUNC_SEL_1 ; IRQ        ; 42.451 ; 42.451 ; Rise       ; IRQ             ;
; ALU_FUNC_SEL_2 ; IRQ        ; 31.363 ; 31.363 ; Rise       ; IRQ             ;
; ALU_INC        ; IRQ        ; 44.093 ; 44.093 ; Rise       ; IRQ             ;
; ALU_OUT_SEL_0  ; IRQ        ; 43.416 ; 43.416 ; Rise       ; IRQ             ;
; ALU_OUT_SEL_1  ; IRQ        ; 43.645 ; 43.645 ; Rise       ; IRQ             ;
; ALU_OUT_SEL_2  ; IRQ        ; 30.831 ; 30.831 ; Rise       ; IRQ             ;
; ALU_ROT_1      ; IRQ        ; 31.086 ; 31.086 ; Rise       ; IRQ             ;
; ALU_ROT_2      ; IRQ        ; 31.370 ; 31.370 ; Rise       ; IRQ             ;
; IR_LOAD        ; IRQ        ; 28.783 ; 28.783 ; Rise       ; IRQ             ;
; LINK_COMP      ; IRQ        ; 43.189 ; 43.189 ; Rise       ; IRQ             ;
; LINK_LOAD      ; IRQ        ; 43.606 ; 43.606 ; Rise       ; IRQ             ;
; LINK_OUT_SEL   ; IRQ        ; 30.020 ; 30.020 ; Rise       ; IRQ             ;
; MA_CLR_HI      ; IRQ        ; 44.921 ; 44.921 ; Rise       ; IRQ             ;
; MA_CLR_LO      ; IRQ        ; 41.064 ; 41.064 ; Rise       ; IRQ             ;
; MA_LOAD_HI     ; IRQ        ; 45.154 ; 45.154 ; Rise       ; IRQ             ;
; MA_LOAD_LO     ; IRQ        ; 44.072 ; 44.072 ; Rise       ; IRQ             ;
; MD_BUS_SEL     ; IRQ        ; 45.195 ; 45.195 ; Rise       ; IRQ             ;
; MD_IN_SEL      ; IRQ        ; 43.255 ; 43.255 ; Rise       ; IRQ             ;
; MD_LOAD        ; IRQ        ; 42.719 ; 42.719 ; Rise       ; IRQ             ;
; MEM_READ       ; IRQ        ; 43.197 ; 43.197 ; Rise       ; IRQ             ;
; MEM_WRITE      ; IRQ        ; 45.467 ; 45.467 ; Rise       ; IRQ             ;
; PC_BUS_SEL     ; IRQ        ; 44.698 ; 44.698 ; Rise       ; IRQ             ;
; PC_CLR_HI      ; IRQ        ; 44.041 ; 44.041 ; Rise       ; IRQ             ;
; PC_LOAD_HI     ; IRQ        ; 44.650 ; 44.650 ; Rise       ; IRQ             ;
; PC_LOAD_LO     ; IRQ        ; 44.703 ; 44.703 ; Rise       ; IRQ             ;
; SR_BUS_SEL     ; IRQ        ; 31.361 ; 31.361 ; Rise       ; IRQ             ;
; AC_LOAD        ; IRQ        ; 27.119 ; 27.119 ; Fall       ; IRQ             ;
; ALU_CLEAR      ; IRQ        ; 27.351 ; 27.351 ; Fall       ; IRQ             ;
; ALU_FUNC_SEL_0 ; IRQ        ; 25.796 ; 25.796 ; Fall       ; IRQ             ;
; ALU_FUNC_SEL_1 ; IRQ        ; 26.470 ; 26.470 ; Fall       ; IRQ             ;
; ALU_INC        ; IRQ        ; 28.112 ; 28.112 ; Fall       ; IRQ             ;
; ALU_OUT_SEL_0  ; IRQ        ; 27.435 ; 27.435 ; Fall       ; IRQ             ;
; ALU_OUT_SEL_1  ; IRQ        ; 27.664 ; 27.664 ; Fall       ; IRQ             ;
; LINK_COMP      ; IRQ        ; 27.208 ; 27.208 ; Fall       ; IRQ             ;
; LINK_LOAD      ; IRQ        ; 27.625 ; 27.625 ; Fall       ; IRQ             ;
; MA_CLR_HI      ; IRQ        ; 28.940 ; 28.940 ; Fall       ; IRQ             ;
; MA_CLR_LO      ; IRQ        ; 16.728 ; 16.728 ; Fall       ; IRQ             ;
; MA_LOAD_HI     ; IRQ        ; 29.173 ; 29.173 ; Fall       ; IRQ             ;
; MA_LOAD_LO     ; IRQ        ; 28.091 ; 28.091 ; Fall       ; IRQ             ;
; MD_BUS_SEL     ; IRQ        ; 29.214 ; 29.214 ; Fall       ; IRQ             ;
; MD_IN_SEL      ; IRQ        ; 27.274 ; 27.274 ; Fall       ; IRQ             ;
; MD_LOAD        ; IRQ        ; 26.738 ; 26.738 ; Fall       ; IRQ             ;
; MEM_READ       ; IRQ        ; 27.216 ; 27.216 ; Fall       ; IRQ             ;
; MEM_WRITE      ; IRQ        ; 29.486 ; 29.486 ; Fall       ; IRQ             ;
; PC_BUS_SEL     ; IRQ        ; 28.717 ; 28.717 ; Fall       ; IRQ             ;
; PC_CLR_HI      ; IRQ        ; 28.060 ; 28.060 ; Fall       ; IRQ             ;
; PC_LOAD_HI     ; IRQ        ; 28.669 ; 28.669 ; Fall       ; IRQ             ;
; PC_LOAD_LO     ; IRQ        ; 28.722 ; 28.722 ; Fall       ; IRQ             ;
; AC_LOAD        ; clk        ; 34.453 ; 34.453 ; Rise       ; clk             ;
; ALU_CLEAR      ; clk        ; 34.685 ; 34.685 ; Rise       ; clk             ;
; ALU_COMP       ; clk        ; 21.983 ; 21.983 ; Rise       ; clk             ;
; ALU_FUNC_SEL_0 ; clk        ; 33.130 ; 33.130 ; Rise       ; clk             ;
; ALU_FUNC_SEL_1 ; clk        ; 33.804 ; 33.804 ; Rise       ; clk             ;
; ALU_FUNC_SEL_2 ; clk        ; 22.716 ; 22.716 ; Rise       ; clk             ;
; ALU_INC        ; clk        ; 35.446 ; 35.446 ; Rise       ; clk             ;
; ALU_OUT_SEL_0  ; clk        ; 34.769 ; 34.769 ; Rise       ; clk             ;
; ALU_OUT_SEL_1  ; clk        ; 34.998 ; 34.998 ; Rise       ; clk             ;
; ALU_OUT_SEL_2  ; clk        ; 22.184 ; 22.184 ; Rise       ; clk             ;
; ALU_ROT_1      ; clk        ; 22.439 ; 22.439 ; Rise       ; clk             ;
; ALU_ROT_2      ; clk        ; 22.723 ; 22.723 ; Rise       ; clk             ;
; IR_LOAD        ; clk        ; 20.136 ; 20.136 ; Rise       ; clk             ;
; LINK_COMP      ; clk        ; 34.542 ; 34.542 ; Rise       ; clk             ;
; LINK_LOAD      ; clk        ; 34.959 ; 34.959 ; Rise       ; clk             ;
; LINK_OUT_SEL   ; clk        ; 21.373 ; 21.373 ; Rise       ; clk             ;
; MA_CLR_HI      ; clk        ; 36.274 ; 36.274 ; Rise       ; clk             ;
; MA_CLR_LO      ; clk        ; 32.417 ; 32.417 ; Rise       ; clk             ;
; MA_LOAD_HI     ; clk        ; 36.507 ; 36.507 ; Rise       ; clk             ;
; MA_LOAD_LO     ; clk        ; 35.425 ; 35.425 ; Rise       ; clk             ;
; MD_BUS_SEL     ; clk        ; 36.548 ; 36.548 ; Rise       ; clk             ;
; MD_IN_SEL      ; clk        ; 34.608 ; 34.608 ; Rise       ; clk             ;
; MD_LOAD        ; clk        ; 34.072 ; 34.072 ; Rise       ; clk             ;
; MEM_READ       ; clk        ; 34.550 ; 34.550 ; Rise       ; clk             ;
; MEM_WRITE      ; clk        ; 36.820 ; 36.820 ; Rise       ; clk             ;
; PC_BUS_SEL     ; clk        ; 36.051 ; 36.051 ; Rise       ; clk             ;
; PC_CLR_HI      ; clk        ; 35.394 ; 35.394 ; Rise       ; clk             ;
; PC_LOAD_HI     ; clk        ; 36.003 ; 36.003 ; Rise       ; clk             ;
; PC_LOAD_LO     ; clk        ; 36.056 ; 36.056 ; Rise       ; clk             ;
; SR_BUS_SEL     ; clk        ; 22.714 ; 22.714 ; Rise       ; clk             ;
; AC_LOAD        ; clk        ; 32.309 ; 32.309 ; Fall       ; clk             ;
; ALU_CLEAR      ; clk        ; 32.541 ; 32.541 ; Fall       ; clk             ;
; ALU_COMP       ; clk        ; 19.839 ; 19.839 ; Fall       ; clk             ;
; ALU_FUNC_SEL_0 ; clk        ; 30.986 ; 30.986 ; Fall       ; clk             ;
; ALU_FUNC_SEL_1 ; clk        ; 31.660 ; 31.660 ; Fall       ; clk             ;
; ALU_FUNC_SEL_2 ; clk        ; 20.572 ; 20.572 ; Fall       ; clk             ;
; ALU_INC        ; clk        ; 33.302 ; 33.302 ; Fall       ; clk             ;
; ALU_OUT_SEL_0  ; clk        ; 32.625 ; 32.625 ; Fall       ; clk             ;
; ALU_OUT_SEL_1  ; clk        ; 32.854 ; 32.854 ; Fall       ; clk             ;
; ALU_OUT_SEL_2  ; clk        ; 20.040 ; 20.040 ; Fall       ; clk             ;
; ALU_ROT_1      ; clk        ; 20.295 ; 20.295 ; Fall       ; clk             ;
; ALU_ROT_2      ; clk        ; 20.579 ; 20.579 ; Fall       ; clk             ;
; IR_LOAD        ; clk        ; 17.992 ; 17.992 ; Fall       ; clk             ;
; LINK_COMP      ; clk        ; 32.398 ; 32.398 ; Fall       ; clk             ;
; LINK_LOAD      ; clk        ; 32.815 ; 32.815 ; Fall       ; clk             ;
; LINK_OUT_SEL   ; clk        ; 19.229 ; 19.229 ; Fall       ; clk             ;
; MA_CLR_HI      ; clk        ; 34.130 ; 34.130 ; Fall       ; clk             ;
; MA_CLR_LO      ; clk        ; 30.273 ; 30.273 ; Fall       ; clk             ;
; MA_LOAD_HI     ; clk        ; 34.363 ; 34.363 ; Fall       ; clk             ;
; MA_LOAD_LO     ; clk        ; 33.281 ; 33.281 ; Fall       ; clk             ;
; MD_BUS_SEL     ; clk        ; 34.404 ; 34.404 ; Fall       ; clk             ;
; MD_IN_SEL      ; clk        ; 32.464 ; 32.464 ; Fall       ; clk             ;
; MD_LOAD        ; clk        ; 31.928 ; 31.928 ; Fall       ; clk             ;
; MEM_READ       ; clk        ; 32.406 ; 32.406 ; Fall       ; clk             ;
; MEM_WRITE      ; clk        ; 34.676 ; 34.676 ; Fall       ; clk             ;
; PC_BUS_SEL     ; clk        ; 33.907 ; 33.907 ; Fall       ; clk             ;
; PC_CLR_HI      ; clk        ; 33.250 ; 33.250 ; Fall       ; clk             ;
; PC_LOAD_HI     ; clk        ; 33.859 ; 33.859 ; Fall       ; clk             ;
; PC_LOAD_LO     ; clk        ; 33.912 ; 33.912 ; Fall       ; clk             ;
; SR_BUS_SEL     ; clk        ; 20.570 ; 20.570 ; Fall       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; AC_LOAD        ; IRQ        ; 18.561 ; 18.561 ; Rise       ; IRQ             ;
; ALU_CLEAR      ; IRQ        ; 18.733 ; 18.733 ; Rise       ; IRQ             ;
; ALU_COMP       ; IRQ        ; 19.392 ; 19.392 ; Rise       ; IRQ             ;
; ALU_FUNC_SEL_0 ; IRQ        ; 18.572 ; 18.572 ; Rise       ; IRQ             ;
; ALU_FUNC_SEL_1 ; IRQ        ; 19.246 ; 19.246 ; Rise       ; IRQ             ;
; ALU_FUNC_SEL_2 ; IRQ        ; 20.125 ; 20.125 ; Rise       ; IRQ             ;
; ALU_INC        ; IRQ        ; 12.856 ; 12.856 ; Rise       ; IRQ             ;
; ALU_OUT_SEL_0  ; IRQ        ; 12.892 ; 12.892 ; Rise       ; IRQ             ;
; ALU_OUT_SEL_1  ; IRQ        ; 19.257 ; 19.257 ; Rise       ; IRQ             ;
; ALU_OUT_SEL_2  ; IRQ        ; 18.484 ; 18.484 ; Rise       ; IRQ             ;
; ALU_ROT_1      ; IRQ        ; 19.848 ; 19.848 ; Rise       ; IRQ             ;
; ALU_ROT_2      ; IRQ        ; 20.132 ; 20.132 ; Rise       ; IRQ             ;
; IR_LOAD        ; IRQ        ; 17.545 ; 17.545 ; Rise       ; IRQ             ;
; LINK_COMP      ; IRQ        ; 19.366 ; 19.366 ; Rise       ; IRQ             ;
; LINK_LOAD      ; IRQ        ; 18.580 ; 18.580 ; Rise       ; IRQ             ;
; LINK_OUT_SEL   ; IRQ        ; 18.782 ; 18.782 ; Rise       ; IRQ             ;
; MA_CLR_HI      ; IRQ        ; 13.775 ; 13.775 ; Rise       ; IRQ             ;
; MA_CLR_LO      ; IRQ        ; 12.251 ; 12.251 ; Rise       ; IRQ             ;
; MA_LOAD_HI     ; IRQ        ; 18.251 ; 18.251 ; Rise       ; IRQ             ;
; MA_LOAD_LO     ; IRQ        ; 19.462 ; 19.462 ; Rise       ; IRQ             ;
; MD_BUS_SEL     ; IRQ        ; 11.892 ; 11.892 ; Rise       ; IRQ             ;
; MD_IN_SEL      ; IRQ        ; 18.505 ; 18.505 ; Rise       ; IRQ             ;
; MD_LOAD        ; IRQ        ; 12.612 ; 12.612 ; Rise       ; IRQ             ;
; MEM_READ       ; IRQ        ; 18.447 ; 18.447 ; Rise       ; IRQ             ;
; MEM_WRITE      ; IRQ        ; 12.325 ; 12.325 ; Rise       ; IRQ             ;
; PC_BUS_SEL     ; IRQ        ; 18.521 ; 18.521 ; Rise       ; IRQ             ;
; PC_CLR_HI      ; IRQ        ; 20.836 ; 20.836 ; Rise       ; IRQ             ;
; PC_LOAD_HI     ; IRQ        ; 13.646 ; 13.646 ; Rise       ; IRQ             ;
; PC_LOAD_LO     ; IRQ        ; 13.647 ; 13.647 ; Rise       ; IRQ             ;
; SR_BUS_SEL     ; IRQ        ; 20.123 ; 20.123 ; Rise       ; IRQ             ;
; AC_LOAD        ; IRQ        ; 19.895 ; 19.895 ; Fall       ; IRQ             ;
; ALU_CLEAR      ; IRQ        ; 20.127 ; 20.127 ; Fall       ; IRQ             ;
; ALU_FUNC_SEL_0 ; IRQ        ; 18.572 ; 18.572 ; Fall       ; IRQ             ;
; ALU_FUNC_SEL_1 ; IRQ        ; 19.246 ; 19.246 ; Fall       ; IRQ             ;
; ALU_INC        ; IRQ        ; 12.856 ; 12.856 ; Fall       ; IRQ             ;
; ALU_OUT_SEL_0  ; IRQ        ; 12.892 ; 12.892 ; Fall       ; IRQ             ;
; ALU_OUT_SEL_1  ; IRQ        ; 20.440 ; 20.440 ; Fall       ; IRQ             ;
; LINK_COMP      ; IRQ        ; 19.984 ; 19.984 ; Fall       ; IRQ             ;
; LINK_LOAD      ; IRQ        ; 20.401 ; 20.401 ; Fall       ; IRQ             ;
; MA_CLR_HI      ; IRQ        ; 13.775 ; 13.775 ; Fall       ; IRQ             ;
; MA_CLR_LO      ; IRQ        ; 12.251 ; 12.251 ; Fall       ; IRQ             ;
; MA_LOAD_HI     ; IRQ        ; 19.532 ; 19.532 ; Fall       ; IRQ             ;
; MA_LOAD_LO     ; IRQ        ; 19.965 ; 19.965 ; Fall       ; IRQ             ;
; MD_BUS_SEL     ; IRQ        ; 11.892 ; 11.892 ; Fall       ; IRQ             ;
; MD_IN_SEL      ; IRQ        ; 19.117 ; 19.117 ; Fall       ; IRQ             ;
; MD_LOAD        ; IRQ        ; 12.612 ; 12.612 ; Fall       ; IRQ             ;
; MEM_READ       ; IRQ        ; 19.059 ; 19.059 ; Fall       ; IRQ             ;
; MEM_WRITE      ; IRQ        ; 12.325 ; 12.325 ; Fall       ; IRQ             ;
; PC_BUS_SEL     ; IRQ        ; 21.061 ; 21.061 ; Fall       ; IRQ             ;
; PC_CLR_HI      ; IRQ        ; 20.836 ; 20.836 ; Fall       ; IRQ             ;
; PC_LOAD_HI     ; IRQ        ; 13.646 ; 13.646 ; Fall       ; IRQ             ;
; PC_LOAD_LO     ; IRQ        ; 13.647 ; 13.647 ; Fall       ; IRQ             ;
; AC_LOAD        ; clk        ; 7.815  ; 7.815  ; Rise       ; clk             ;
; ALU_CLEAR      ; clk        ; 7.922  ; 7.922  ; Rise       ; clk             ;
; ALU_COMP       ; clk        ; 9.420  ; 9.420  ; Rise       ; clk             ;
; ALU_FUNC_SEL_0 ; clk        ; 7.470  ; 7.470  ; Rise       ; clk             ;
; ALU_FUNC_SEL_1 ; clk        ; 8.144  ; 8.144  ; Rise       ; clk             ;
; ALU_FUNC_SEL_2 ; clk        ; 9.137  ; 9.137  ; Rise       ; clk             ;
; ALU_INC        ; clk        ; 7.782  ; 7.782  ; Rise       ; clk             ;
; ALU_OUT_SEL_0  ; clk        ; 7.639  ; 7.639  ; Rise       ; clk             ;
; ALU_OUT_SEL_1  ; clk        ; 8.001  ; 8.001  ; Rise       ; clk             ;
; ALU_OUT_SEL_2  ; clk        ; 9.239  ; 9.239  ; Rise       ; clk             ;
; ALU_ROT_1      ; clk        ; 10.274 ; 10.274 ; Rise       ; clk             ;
; ALU_ROT_2      ; clk        ; 10.558 ; 10.558 ; Rise       ; clk             ;
; IR_LOAD        ; clk        ; 7.838  ; 7.838  ; Rise       ; clk             ;
; LINK_COMP      ; clk        ; 8.784  ; 8.784  ; Rise       ; clk             ;
; LINK_LOAD      ; clk        ; 9.299  ; 9.299  ; Rise       ; clk             ;
; LINK_OUT_SEL   ; clk        ; 8.810  ; 8.810  ; Rise       ; clk             ;
; MA_CLR_HI      ; clk        ; 8.518  ; 8.518  ; Rise       ; clk             ;
; MA_CLR_LO      ; clk        ; 7.758  ; 7.758  ; Rise       ; clk             ;
; MA_LOAD_HI     ; clk        ; 7.420  ; 7.420  ; Rise       ; clk             ;
; MA_LOAD_LO     ; clk        ; 7.544  ; 7.544  ; Rise       ; clk             ;
; MD_BUS_SEL     ; clk        ; 7.870  ; 7.870  ; Rise       ; clk             ;
; MD_IN_SEL      ; clk        ; 7.657  ; 7.657  ; Rise       ; clk             ;
; MD_LOAD        ; clk        ; 7.693  ; 7.693  ; Rise       ; clk             ;
; MEM_READ       ; clk        ; 7.600  ; 7.600  ; Rise       ; clk             ;
; MEM_WRITE      ; clk        ; 8.155  ; 8.155  ; Rise       ; clk             ;
; PC_BUS_SEL     ; clk        ; 8.433  ; 8.433  ; Rise       ; clk             ;
; PC_CLR_HI      ; clk        ; 8.197  ; 8.197  ; Rise       ; clk             ;
; PC_LOAD_HI     ; clk        ; 8.240  ; 8.240  ; Rise       ; clk             ;
; PC_LOAD_LO     ; clk        ; 8.762  ; 8.762  ; Rise       ; clk             ;
; SR_BUS_SEL     ; clk        ; 9.135  ; 9.135  ; Rise       ; clk             ;
; AC_LOAD        ; clk        ; 8.793  ; 8.793  ; Fall       ; clk             ;
; ALU_CLEAR      ; clk        ; 9.025  ; 9.025  ; Fall       ; clk             ;
; ALU_COMP       ; clk        ; 10.745 ; 10.745 ; Fall       ; clk             ;
; ALU_FUNC_SEL_0 ; clk        ; 7.470  ; 7.470  ; Fall       ; clk             ;
; ALU_FUNC_SEL_1 ; clk        ; 8.144  ; 8.144  ; Fall       ; clk             ;
; ALU_FUNC_SEL_2 ; clk        ; 11.478 ; 11.478 ; Fall       ; clk             ;
; ALU_INC        ; clk        ; 7.971  ; 7.971  ; Fall       ; clk             ;
; ALU_OUT_SEL_0  ; clk        ; 8.207  ; 8.207  ; Fall       ; clk             ;
; ALU_OUT_SEL_1  ; clk        ; 9.338  ; 9.338  ; Fall       ; clk             ;
; ALU_OUT_SEL_2  ; clk        ; 9.837  ; 9.837  ; Fall       ; clk             ;
; ALU_ROT_1      ; clk        ; 11.201 ; 11.201 ; Fall       ; clk             ;
; ALU_ROT_2      ; clk        ; 11.485 ; 11.485 ; Fall       ; clk             ;
; IR_LOAD        ; clk        ; 8.898  ; 8.898  ; Fall       ; clk             ;
; LINK_COMP      ; clk        ; 8.882  ; 8.882  ; Fall       ; clk             ;
; LINK_LOAD      ; clk        ; 9.299  ; 9.299  ; Fall       ; clk             ;
; LINK_OUT_SEL   ; clk        ; 10.135 ; 10.135 ; Fall       ; clk             ;
; MA_CLR_HI      ; clk        ; 8.711  ; 8.711  ; Fall       ; clk             ;
; MA_CLR_LO      ; clk        ; 8.081  ; 8.081  ; Fall       ; clk             ;
; MA_LOAD_HI     ; clk        ; 8.613  ; 8.613  ; Fall       ; clk             ;
; MA_LOAD_LO     ; clk        ; 9.046  ; 9.046  ; Fall       ; clk             ;
; MD_BUS_SEL     ; clk        ; 7.870  ; 7.870  ; Fall       ; clk             ;
; MD_IN_SEL      ; clk        ; 8.015  ; 8.015  ; Fall       ; clk             ;
; MD_LOAD        ; clk        ; 7.693  ; 7.693  ; Fall       ; clk             ;
; MEM_READ       ; clk        ; 7.957  ; 7.957  ; Fall       ; clk             ;
; MEM_WRITE      ; clk        ; 8.155  ; 8.155  ; Fall       ; clk             ;
; PC_BUS_SEL     ; clk        ; 9.874  ; 9.874  ; Fall       ; clk             ;
; PC_CLR_HI      ; clk        ; 9.734  ; 9.734  ; Fall       ; clk             ;
; PC_LOAD_HI     ; clk        ; 8.761  ; 8.761  ; Fall       ; clk             ;
; PC_LOAD_LO     ; clk        ; 8.762  ; 8.762  ; Fall       ; clk             ;
; SR_BUS_SEL     ; clk        ; 11.476 ; 11.476 ; Fall       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------+
; Propagation Delay                                                  ;
+---------------+----------------+--------+--------+--------+--------+
; Input Port    ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+---------------+----------------+--------+--------+--------+--------+
; ADD_CARRY     ; LINK_COMP      ; 11.456 ;        ;        ; 11.456 ;
; INC_CARRY     ; LINK_COMP      ; 12.379 ;        ;        ; 12.379 ;
; IS_AUTO_INDEX ; ALU_INC        ; 11.155 ;        ;        ; 11.155 ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 11.717 ;        ;        ; 11.717 ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 12.081 ;        ;        ; 12.081 ;
; IS_AUTO_INDEX ; MD_LOAD        ; 11.009 ;        ;        ; 11.009 ;
; IS_ZERO_LAST  ; ALU_INC        ; 12.404 ;        ;        ; 12.404 ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 12.647 ;        ;        ; 12.647 ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 13.194 ;        ;        ; 13.194 ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 13.195 ;        ;        ; 13.195 ;
; LINK_VALUE    ; PC_BUS_SEL     ; 13.554 ;        ;        ; 13.554 ;
; LINK_VALUE    ; PC_LOAD_HI     ; 13.549 ;        ;        ; 13.549 ;
; LINK_VALUE    ; PC_LOAD_LO     ; 13.551 ;        ;        ; 13.551 ;
; MD_BUS[5]     ; LINK_LOAD      ; 13.962 ;        ;        ; 13.962 ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 11.204 ;        ;        ; 11.204 ;
; MD_BUS[5]     ; PC_BUS_SEL     ; 13.445 ;        ;        ; 13.445 ;
; MD_BUS[5]     ; PC_LOAD_HI     ; 13.440 ;        ;        ; 13.440 ;
; MD_BUS[5]     ; PC_LOAD_LO     ; 13.442 ;        ;        ; 13.442 ;
; MD_BUS[6]     ; AC_LOAD        ; 13.918 ;        ;        ; 13.918 ;
; MD_BUS[6]     ; ALU_COMP       ; 11.820 ;        ;        ; 11.820 ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 13.836 ;        ;        ; 13.836 ;
; MD_BUS[6]     ; PC_BUS_SEL     ; 13.505 ;        ;        ; 13.505 ;
; MD_BUS[6]     ; PC_LOAD_HI     ; 13.500 ;        ;        ; 13.500 ;
; MD_BUS[6]     ; PC_LOAD_LO     ; 13.502 ;        ;        ; 13.502 ;
; MD_BUS[7]     ; LINK_COMP      ; 12.597 ;        ;        ; 12.597 ;
; MD_BUS[7]     ; LINK_LOAD      ; 13.178 ;        ;        ; 13.178 ;
; MD_BUS[7]     ; PC_BUS_SEL     ; 13.503 ;        ;        ; 13.503 ;
; MD_BUS[7]     ; PC_LOAD_HI     ; 13.498 ;        ;        ; 13.498 ;
; MD_BUS[7]     ; PC_LOAD_LO     ; 13.500 ;        ;        ; 13.500 ;
; MD_BUS[8]     ; AC_LOAD        ; 14.925 ;        ;        ; 14.925 ;
; MD_BUS[8]     ; ALU_FUNC_SEL_2 ; 13.352 ;        ;        ; 13.352 ;
; MD_BUS[8]     ; ALU_OUT_SEL_1  ; 12.760 ;        ;        ; 12.760 ;
; MD_BUS[8]     ; ALU_OUT_SEL_2  ; 14.843 ;        ;        ; 14.843 ;
; MD_BUS[8]     ; ALU_ROT_1      ; 10.465 ;        ;        ; 10.465 ;
; MD_BUS[8]     ; LINK_LOAD      ; 14.631 ;        ;        ; 14.631 ;
; MD_BUS[8]     ; PC_BUS_SEL     ;        ; 12.825 ; 12.825 ;        ;
; MD_BUS[8]     ; PC_LOAD_HI     ;        ; 12.820 ; 12.820 ;        ;
; MD_BUS[8]     ; PC_LOAD_LO     ;        ; 12.822 ; 12.822 ;        ;
; MD_BUS[8]     ; SR_BUS_SEL     ; 13.350 ;        ;        ; 13.350 ;
; MD_BUS[9]     ; AC_LOAD        ; 14.581 ;        ;        ; 14.581 ;
; MD_BUS[9]     ; ALU_FUNC_SEL_2 ; 13.090 ;        ;        ; 13.090 ;
; MD_BUS[9]     ; ALU_OUT_SEL_1  ; 13.033 ;        ;        ; 13.033 ;
; MD_BUS[9]     ; ALU_OUT_SEL_2  ; 14.499 ;        ;        ; 14.499 ;
; MD_BUS[9]     ; ALU_ROT_2      ; 10.742 ;        ;        ; 10.742 ;
; MD_BUS[9]     ; LINK_LOAD      ; 14.288 ;        ;        ; 14.288 ;
; MD_BUS[9]     ; SR_BUS_SEL     ; 13.088 ;        ;        ; 13.088 ;
; MD_BUS[10]    ; AC_LOAD        ; 14.226 ;        ;        ; 14.226 ;
; MD_BUS[10]    ; ALU_OUT_SEL_2  ; 14.142 ;        ;        ; 14.142 ;
; MD_BUS[10]    ; ALU_ROT_1      ; 14.587 ;        ;        ; 14.587 ;
; MD_BUS[10]    ; ALU_ROT_2      ; 14.871 ;        ;        ; 14.871 ;
; MD_BUS[10]    ; LINK_LOAD      ; 14.395 ;        ;        ; 14.395 ;
; MD_BUS[11]    ; AC_LOAD        ; 14.333 ; 14.635 ; 14.635 ; 14.333 ;
; MD_BUS[11]    ; ALU_CLEAR      ;        ; 11.742 ; 11.742 ;        ;
; MD_BUS[11]    ; ALU_FUNC_SEL_2 ;        ; 12.945 ; 12.945 ;        ;
; MD_BUS[11]    ; ALU_INC        ; 11.781 ;        ;        ; 11.781 ;
; MD_BUS[11]    ; ALU_OUT_SEL_1  ;        ; 13.327 ; 13.327 ;        ;
; MD_BUS[11]    ; ALU_OUT_SEL_2  ; 14.251 ; 14.553 ; 14.553 ; 14.251 ;
; MD_BUS[11]    ; LINK_COMP      ; 11.873 ;        ;        ; 11.873 ;
; MD_BUS[11]    ; LINK_LOAD      ; 13.702 ;        ;        ; 13.702 ;
; MD_BUS[11]    ; PC_BUS_SEL     ;        ; 13.147 ; 13.147 ;        ;
; MD_BUS[11]    ; PC_LOAD_HI     ;        ; 13.142 ; 13.142 ;        ;
; MD_BUS[11]    ; PC_LOAD_LO     ;        ; 13.144 ; 13.144 ;        ;
; MD_BUS[11]    ; SR_BUS_SEL     ;        ; 12.943 ; 12.943 ;        ;
; not_reset     ; AC_LOAD        ; 26.432 ; 26.432 ; 26.432 ; 26.432 ;
; not_reset     ; ALU_CLEAR      ; 26.664 ; 26.664 ; 26.664 ; 26.664 ;
; not_reset     ; ALU_FUNC_SEL_0 ; 25.109 ; 25.109 ; 25.109 ; 25.109 ;
; not_reset     ; ALU_FUNC_SEL_1 ; 25.783 ; 25.783 ; 25.783 ; 25.783 ;
; not_reset     ; ALU_INC        ; 27.425 ; 27.425 ; 27.425 ; 27.425 ;
; not_reset     ; ALU_OUT_SEL_0  ; 25.846 ; 25.846 ; 25.846 ; 25.846 ;
; not_reset     ; ALU_OUT_SEL_1  ; 26.977 ; 26.977 ; 26.977 ; 26.977 ;
; not_reset     ; LINK_COMP      ; 26.521 ; 26.521 ; 26.521 ; 26.521 ;
; not_reset     ; LINK_LOAD      ; 26.938 ; 26.938 ; 26.938 ; 26.938 ;
; not_reset     ; MA_CLR_HI      ; 28.253 ; 28.253 ; 28.253 ; 28.253 ;
; not_reset     ; MA_CLR_LO      ; 24.339 ; 24.339 ; 24.339 ; 24.339 ;
; not_reset     ; MA_LOAD_HI     ; 28.486 ; 28.486 ; 28.486 ; 28.486 ;
; not_reset     ; MA_LOAD_LO     ; 26.758 ; 26.758 ; 26.758 ; 26.758 ;
; not_reset     ; MD_BUS_SEL     ; 28.527 ; 28.527 ; 28.527 ; 28.527 ;
; not_reset     ; MD_IN_SEL      ; 25.654 ; 25.654 ; 25.654 ; 25.654 ;
; not_reset     ; MD_LOAD        ; 25.573 ; 25.573 ; 25.573 ; 25.573 ;
; not_reset     ; MEM_READ       ; 25.596 ; 25.596 ; 25.596 ; 25.596 ;
; not_reset     ; MEM_WRITE      ; 28.799 ; 28.799 ; 28.799 ; 28.799 ;
; not_reset     ; PC_BUS_SEL     ; 28.030 ; 28.030 ; 28.030 ; 28.030 ;
; not_reset     ; PC_CLR_HI      ; 27.373 ; 27.373 ; 27.373 ; 27.373 ;
; not_reset     ; PC_LOAD_HI     ; 27.982 ; 27.982 ; 27.982 ; 27.982 ;
; not_reset     ; PC_LOAD_LO     ; 28.035 ; 28.035 ; 28.035 ; 28.035 ;
+---------------+----------------+--------+--------+--------+--------+


+--------------------------------------------------------------------+
; Minimum Propagation Delay                                          ;
+---------------+----------------+--------+--------+--------+--------+
; Input Port    ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+---------------+----------------+--------+--------+--------+--------+
; ADD_CARRY     ; LINK_COMP      ; 11.456 ;        ;        ; 11.456 ;
; INC_CARRY     ; LINK_COMP      ; 12.379 ;        ;        ; 12.379 ;
; IS_AUTO_INDEX ; ALU_INC        ; 11.155 ;        ;        ; 11.155 ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 11.717 ;        ;        ; 11.717 ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 12.081 ;        ;        ; 12.081 ;
; IS_AUTO_INDEX ; MD_LOAD        ; 11.009 ;        ;        ; 11.009 ;
; IS_ZERO_LAST  ; ALU_INC        ; 12.404 ;        ;        ; 12.404 ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 12.647 ;        ;        ; 12.647 ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 13.194 ;        ;        ; 13.194 ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 13.195 ;        ;        ; 13.195 ;
; LINK_VALUE    ; PC_BUS_SEL     ; 13.554 ;        ;        ; 13.554 ;
; LINK_VALUE    ; PC_LOAD_HI     ; 13.549 ;        ;        ; 13.549 ;
; LINK_VALUE    ; PC_LOAD_LO     ; 13.551 ;        ;        ; 13.551 ;
; MD_BUS[5]     ; LINK_LOAD      ; 13.962 ;        ;        ; 13.962 ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 11.204 ;        ;        ; 11.204 ;
; MD_BUS[5]     ; PC_BUS_SEL     ; 13.445 ;        ;        ; 13.445 ;
; MD_BUS[5]     ; PC_LOAD_HI     ; 13.440 ;        ;        ; 13.440 ;
; MD_BUS[5]     ; PC_LOAD_LO     ; 13.442 ;        ;        ; 13.442 ;
; MD_BUS[6]     ; AC_LOAD        ; 13.918 ;        ;        ; 13.918 ;
; MD_BUS[6]     ; ALU_COMP       ; 11.820 ;        ;        ; 11.820 ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 13.836 ;        ;        ; 13.836 ;
; MD_BUS[6]     ; PC_BUS_SEL     ; 13.505 ;        ;        ; 13.505 ;
; MD_BUS[6]     ; PC_LOAD_HI     ; 13.500 ;        ;        ; 13.500 ;
; MD_BUS[6]     ; PC_LOAD_LO     ; 13.502 ;        ;        ; 13.502 ;
; MD_BUS[7]     ; LINK_COMP      ; 12.597 ;        ;        ; 12.597 ;
; MD_BUS[7]     ; LINK_LOAD      ; 13.178 ;        ;        ; 13.178 ;
; MD_BUS[7]     ; PC_BUS_SEL     ; 13.503 ;        ;        ; 13.503 ;
; MD_BUS[7]     ; PC_LOAD_HI     ; 13.498 ;        ;        ; 13.498 ;
; MD_BUS[7]     ; PC_LOAD_LO     ; 13.500 ;        ;        ; 13.500 ;
; MD_BUS[8]     ; AC_LOAD        ; 13.259 ;        ;        ; 13.259 ;
; MD_BUS[8]     ; ALU_FUNC_SEL_2 ; 13.352 ;        ;        ; 13.352 ;
; MD_BUS[8]     ; ALU_OUT_SEL_1  ; 12.760 ;        ;        ; 12.760 ;
; MD_BUS[8]     ; ALU_OUT_SEL_2  ; 13.175 ;        ;        ; 13.175 ;
; MD_BUS[8]     ; ALU_ROT_1      ; 10.465 ;        ;        ; 10.465 ;
; MD_BUS[8]     ; LINK_LOAD      ; 13.428 ;        ;        ; 13.428 ;
; MD_BUS[8]     ; PC_BUS_SEL     ;        ; 12.825 ; 12.825 ;        ;
; MD_BUS[8]     ; PC_LOAD_HI     ;        ; 12.820 ; 12.820 ;        ;
; MD_BUS[8]     ; PC_LOAD_LO     ;        ; 12.822 ; 12.822 ;        ;
; MD_BUS[8]     ; SR_BUS_SEL     ; 13.350 ;        ;        ; 13.350 ;
; MD_BUS[9]     ; AC_LOAD        ; 13.365 ;        ;        ; 13.365 ;
; MD_BUS[9]     ; ALU_FUNC_SEL_2 ; 13.090 ;        ;        ; 13.090 ;
; MD_BUS[9]     ; ALU_OUT_SEL_1  ; 13.033 ;        ;        ; 13.033 ;
; MD_BUS[9]     ; ALU_OUT_SEL_2  ; 13.281 ;        ;        ; 13.281 ;
; MD_BUS[9]     ; ALU_ROT_2      ; 10.742 ;        ;        ; 10.742 ;
; MD_BUS[9]     ; LINK_LOAD      ; 13.534 ;        ;        ; 13.534 ;
; MD_BUS[9]     ; SR_BUS_SEL     ; 13.088 ;        ;        ; 13.088 ;
; MD_BUS[10]    ; AC_LOAD        ; 14.226 ;        ;        ; 14.226 ;
; MD_BUS[10]    ; ALU_OUT_SEL_2  ; 14.142 ;        ;        ; 14.142 ;
; MD_BUS[10]    ; ALU_ROT_1      ; 14.587 ;        ;        ; 14.587 ;
; MD_BUS[10]    ; ALU_ROT_2      ; 14.871 ;        ;        ; 14.871 ;
; MD_BUS[10]    ; LINK_LOAD      ; 14.395 ;        ;        ; 14.395 ;
; MD_BUS[11]    ; AC_LOAD        ; 14.333 ; 13.722 ; 13.722 ; 14.333 ;
; MD_BUS[11]    ; ALU_CLEAR      ;        ; 11.742 ; 11.742 ;        ;
; MD_BUS[11]    ; ALU_FUNC_SEL_2 ;        ; 12.945 ; 12.945 ;        ;
; MD_BUS[11]    ; ALU_INC        ; 11.781 ;        ;        ; 11.781 ;
; MD_BUS[11]    ; ALU_OUT_SEL_1  ;        ; 13.327 ; 13.327 ;        ;
; MD_BUS[11]    ; ALU_OUT_SEL_2  ; 14.251 ; 13.640 ; 13.640 ; 14.251 ;
; MD_BUS[11]    ; LINK_COMP      ; 11.873 ;        ;        ; 11.873 ;
; MD_BUS[11]    ; LINK_LOAD      ; 13.702 ;        ;        ; 13.702 ;
; MD_BUS[11]    ; PC_BUS_SEL     ;        ; 13.147 ; 13.147 ;        ;
; MD_BUS[11]    ; PC_LOAD_HI     ;        ; 13.142 ; 13.142 ;        ;
; MD_BUS[11]    ; PC_LOAD_LO     ;        ; 13.144 ; 13.144 ;        ;
; MD_BUS[11]    ; SR_BUS_SEL     ;        ; 12.943 ; 12.943 ;        ;
; not_reset     ; AC_LOAD        ; 16.081 ; 18.099 ; 18.099 ; 16.081 ;
; not_reset     ; ALU_CLEAR      ; 16.313 ; 18.331 ; 18.331 ; 16.313 ;
; not_reset     ; ALU_FUNC_SEL_0 ; 14.758 ; 16.776 ; 16.776 ; 14.758 ;
; not_reset     ; ALU_FUNC_SEL_1 ; 15.432 ; 17.450 ; 17.450 ; 15.432 ;
; not_reset     ; ALU_INC        ; 15.259 ; 17.177 ; 17.177 ; 15.259 ;
; not_reset     ; ALU_OUT_SEL_0  ; 15.495 ; 17.513 ; 17.513 ; 15.495 ;
; not_reset     ; ALU_OUT_SEL_1  ; 16.626 ; 18.644 ; 18.644 ; 16.626 ;
; not_reset     ; LINK_COMP      ; 16.170 ; 18.188 ; 18.188 ; 16.170 ;
; not_reset     ; LINK_LOAD      ; 16.587 ; 18.605 ; 18.605 ; 16.587 ;
; not_reset     ; MA_CLR_HI      ; 16.092 ; 17.834 ; 17.834 ; 16.092 ;
; not_reset     ; MA_CLR_LO      ; 14.932 ; 18.479 ; 18.479 ; 14.932 ;
; not_reset     ; MA_LOAD_HI     ; 15.994 ; 17.736 ; 17.736 ; 15.994 ;
; not_reset     ; MA_LOAD_LO     ; 16.407 ; 18.169 ; 18.169 ; 16.407 ;
; not_reset     ; MD_BUS_SEL     ; 14.721 ; 17.877 ; 17.877 ; 14.721 ;
; not_reset     ; MD_IN_SEL      ; 15.303 ; 17.321 ; 17.321 ; 15.303 ;
; not_reset     ; MD_LOAD        ; 15.074 ; 16.816 ; 16.816 ; 15.074 ;
; not_reset     ; MEM_READ       ; 15.245 ; 17.263 ; 17.263 ; 15.245 ;
; not_reset     ; MEM_WRITE      ; 15.006 ; 18.504 ; 18.504 ; 15.006 ;
; not_reset     ; PC_BUS_SEL     ; 17.247 ; 19.265 ; 19.265 ; 17.247 ;
; not_reset     ; PC_CLR_HI      ; 17.022 ; 19.040 ; 19.040 ; 17.022 ;
; not_reset     ; PC_LOAD_HI     ; 16.049 ; 18.067 ; 18.067 ; 16.049 ;
; not_reset     ; PC_LOAD_LO     ; 16.050 ; 18.068 ; 18.068 ; 16.050 ;
+---------------+----------------+--------+--------+--------+--------+


+---------------------------------+
; Fast Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clk   ; -12.886 ; -96.249       ;
; IRQ   ; -8.614  ; -8.614        ;
+-------+---------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; IRQ   ; -7.523 ; -7.523        ;
; clk   ; -3.770 ; -3.770        ;
+-------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -3.438 ; -91.012               ;
; IRQ   ; -3.218 ; -49.174               ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                        ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -12.886 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; clk         ; 0.500        ; -7.490     ; 5.429      ;
; -12.624 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IRQ          ; clk         ; 1.000        ; -7.877     ; 5.342      ;
; -12.617 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IRQ          ; clk         ; 1.000        ; -7.872     ; 5.337      ;
; -12.587 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; clk         ; 1.000        ; -7.691     ; 5.429      ;
; -12.470 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IRQ          ; clk         ; 1.000        ; -7.880     ; 5.194      ;
; -9.207  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; IRQ          ; clk         ; 1.000        ; -7.959     ; 1.895      ;
; -9.161  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; IRQ          ; clk         ; 1.000        ; -7.571     ; 2.237      ;
; -9.133  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; -3.737     ; 5.429      ;
; -9.108  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; IRQ          ; clk         ; 1.000        ; -7.571     ; 2.203      ;
; -9.088  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; IRQ          ; clk         ; 1.000        ; -7.877     ; 1.932      ;
; -9.088  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; IRQ          ; clk         ; 1.000        ; -7.873     ; 1.875      ;
; -8.871  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -4.124     ; 5.342      ;
; -8.864  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -4.119     ; 5.337      ;
; -8.834  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -3.938     ; 5.429      ;
; -8.717  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -4.127     ; 5.194      ;
; -8.574  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; -3.327     ; 5.342      ;
; -8.567  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; -3.322     ; 5.337      ;
; -8.537  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; -3.141     ; 5.429      ;
; -8.420  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; -3.330     ; 5.194      ;
; -7.863  ; IRQ                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IRQ          ; clk         ; 0.500        ; 0.929      ; 8.887      ;
; -7.856  ; IRQ                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IRQ          ; clk         ; 0.500        ; 0.934      ; 8.882      ;
; -7.836  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; -2.940     ; 5.429      ;
; -7.826  ; IRQ                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; clk         ; 0.500        ; 1.115      ; 8.974      ;
; -7.709  ; IRQ                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IRQ          ; clk         ; 0.500        ; 0.926      ; 8.739      ;
; -7.625  ; IRQ                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; clk         ; 0.500        ; 1.316      ; 8.974      ;
; -7.363  ; IRQ                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IRQ          ; clk         ; 1.000        ; 0.929      ; 8.887      ;
; -7.356  ; IRQ                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IRQ          ; clk         ; 1.000        ; 0.934      ; 8.882      ;
; -7.326  ; IRQ                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; clk         ; 1.000        ; 1.115      ; 8.974      ;
; -7.209  ; IRQ                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IRQ          ; clk         ; 1.000        ; 0.926      ; 8.739      ;
; -7.125  ; IRQ                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; clk         ; 1.000        ; 1.316      ; 8.974      ;
; -5.454  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -4.206     ; 1.895      ;
; -5.408  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -3.818     ; 2.237      ;
; -5.355  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -3.818     ; 2.203      ;
; -5.355  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 0.383      ; 5.771      ;
; -5.335  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -4.124     ; 1.932      ;
; -5.335  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -4.120     ; 1.875      ;
; -5.304  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 0.387      ; 5.724      ;
; -5.157  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.500        ; -3.409     ; 1.895      ;
; -5.111  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.500        ; -3.021     ; 2.237      ;
; -5.094  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 0.390      ; 5.517      ;
; -5.093  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.004     ; 5.684      ;
; -5.086  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.001      ; 5.679      ;
; -5.058  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.500        ; -3.021     ; 2.203      ;
; -5.056  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.182      ; 5.771      ;
; -5.042  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 5.637      ;
; -5.040  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 0.382      ; 5.455      ;
; -5.038  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.500        ; -3.327     ; 1.932      ;
; -5.038  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.500        ; -3.323     ; 1.875      ;
; -5.035  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.005      ; 5.632      ;
; -5.005  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.186      ; 5.724      ;
; -4.977  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 0.387      ; 5.397      ;
; -4.939  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.007     ; 5.536      ;
; -4.888  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.003     ; 5.489      ;
; -4.856  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 0.469      ; 5.358      ;
; -4.795  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.189      ; 5.517      ;
; -4.790  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.082      ; 5.467      ;
; -4.783  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.087      ; 5.462      ;
; -4.741  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.181      ; 5.455      ;
; -4.678  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.186      ; 5.397      ;
; -4.636  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.079      ; 5.319      ;
; -4.557  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 0.268      ; 5.358      ;
; -4.189  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.003      ; 4.787      ;
; -4.182  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.008      ; 4.782      ;
; -4.135  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.005     ; 4.725      ;
; -4.128  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.720      ;
; -4.091  ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 0.929      ; 5.115      ;
; -4.084  ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 0.934      ; 5.110      ;
; -4.073  ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 1.115      ; 5.221      ;
; -4.072  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.667      ;
; -4.065  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.005      ; 4.662      ;
; -4.035  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.639      ;
; -3.981  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.008     ; 4.577      ;
; -3.937  ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.500        ; 0.926      ; 4.967      ;
; -3.918  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; -0.003     ; 4.519      ;
; -3.872  ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.500        ; 1.316      ; 5.221      ;
; -3.591  ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.929      ; 5.115      ;
; -3.584  ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.934      ; 5.110      ;
; -3.573  ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 1.115      ; 5.221      ;
; -3.437  ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 1.000        ; 0.926      ; 4.967      ;
; -3.372  ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 1.000        ; 1.316      ; 5.221      ;
; -1.623  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -0.082     ; 2.188      ;
; -1.577  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.306      ; 2.530      ;
; -1.524  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.306      ; 2.496      ;
; -1.504  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.000      ; 2.225      ;
; -1.504  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.004      ; 2.168      ;
; -1.383  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -0.079     ; 1.951      ;
; -1.380  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -0.087     ; 1.940      ;
; -1.337  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.309      ; 2.293      ;
; -1.334  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.301      ; 2.282      ;
; -1.301  ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.500        ; 0.847      ; 2.295      ;
; -1.284  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.309      ; 2.259      ;
; -1.281  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.301      ; 2.248      ;
; -1.264  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.003      ; 1.988      ;
; -1.264  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; 0.007      ; 1.931      ;
; -1.261  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -0.005     ; 1.977      ;
; -1.261  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 1.000        ; -0.001     ; 1.920      ;
; -1.255  ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.500        ; 1.235      ; 2.637      ;
; -1.202  ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.500        ; 1.235      ; 2.603      ;
; -1.182  ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.500        ; 0.929      ; 2.332      ;
; -1.182  ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.500        ; 0.933      ; 2.275      ;
+---------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'IRQ'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -8.614 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; IRQ         ; 1.000        ; -3.718     ; 5.429      ;
; -4.861 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 1.000        ; 0.035      ; 5.429      ;
; -4.564 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 0.500        ; 0.832      ; 5.429      ;
; -3.853 ; IRQ                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; IRQ         ; 0.500        ; 5.088      ; 8.974      ;
; -3.353 ; IRQ                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; IRQ         ; 1.000        ; 5.088      ; 8.974      ;
; -1.083 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 1.000        ; 4.155      ; 5.771      ;
; -1.032 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 1.000        ; 4.159      ; 5.724      ;
; -0.822 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 1.000        ; 4.162      ; 5.517      ;
; -0.768 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 1.000        ; 4.154      ; 5.455      ;
; -0.705 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 1.000        ; 4.159      ; 5.397      ;
; -0.584 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 1.000        ; 4.241      ; 5.358      ;
; -0.100 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 0.500        ; 5.088      ; 5.221      ;
; 0.400  ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 1.000        ; 5.088      ; 5.221      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'IRQ'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.523 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 0.000        ; 8.806      ; 1.283      ;
; -7.156 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 0.000        ; 7.691      ; 0.535      ;
; -7.023 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; -0.500       ; 8.806      ; 1.283      ;
; -7.008 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 0.000        ; 7.877      ; 0.869      ;
; -6.957 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 0.000        ; 7.873      ; 0.916      ;
; -6.880 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 0.000        ; 7.880      ; 1.000      ;
; -6.806 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 0.000        ; 7.872      ; 1.066      ;
; -6.805 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 0.000        ; 7.877      ; 1.072      ;
; -6.455 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; -0.500       ; 7.490      ; 0.535      ;
; -6.071 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; IRQ         ; 0.000        ; 7.959      ; 1.888      ;
; -4.755 ; IRQ                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; IRQ         ; 0.000        ; 8.806      ; 4.051      ;
; -4.255 ; IRQ                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; IRQ         ; -0.500       ; 8.806      ; 4.051      ;
; -3.183 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; IRQ         ; 0.000        ; 3.718      ; 0.535      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.770 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 5.053      ; 1.283      ;
; -3.403 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 3.938      ; 0.535      ;
; -3.270 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 5.053      ; 1.283      ;
; -3.255 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 4.124      ; 0.869      ;
; -3.204 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 4.120      ; 0.916      ;
; -3.127 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 4.127      ; 1.000      ;
; -3.053 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 4.119      ; 1.066      ;
; -3.052 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 4.124      ; 1.072      ;
; -2.973 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 4.256      ; 1.283      ;
; -2.702 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 3.737      ; 0.535      ;
; -2.473 ; clk                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 4.256      ; 1.283      ;
; -2.405 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 2.940      ; 0.535      ;
; -2.318 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; 0.000        ; 4.206      ; 1.888      ;
; -2.106 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 3.141      ; 0.535      ;
; -1.958 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 3.327      ; 0.869      ;
; -1.907 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 3.323      ; 0.916      ;
; -1.830 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 3.330      ; 1.000      ;
; -1.756 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 3.322      ; 1.066      ;
; -1.755 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 3.327      ; 1.072      ;
; -1.021 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; clk          ; clk         ; -0.500       ; 3.409      ; 1.888      ;
; -1.002 ; IRQ                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; clk         ; 0.000        ; 5.053      ; 4.051      ;
; -0.502 ; IRQ                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; clk         ; -0.500       ; 5.053      ; 4.051      ;
; -0.205 ; IRQ                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; clk         ; 0.000        ; 4.256      ; 4.051      ;
; 0.239  ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.926      ; 1.165      ;
; 0.295  ; IRQ                                                                                                                                              ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; clk         ; -0.500       ; 4.256      ; 4.051      ;
; 0.385  ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.934      ; 1.319      ;
; 0.391  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.391      ;
; 0.396  ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.929      ; 1.325      ;
; 0.401  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.401      ;
; 0.475  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.475      ;
; 0.554  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.003      ; 0.557      ;
; 0.570  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; clk         ; 0.000        ; -0.035     ; 0.535      ;
; 0.739  ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 0.926      ; 1.165      ;
; 0.742  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.003     ; 0.739      ;
; 0.830  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.008     ; 0.822      ;
; 0.877  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.005      ; 0.882      ;
; 0.885  ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 0.934      ; 1.319      ;
; 0.896  ; clk                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; 0.929      ; 1.325      ;
; 0.900  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.008      ; 0.908      ;
; 0.930  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.189     ; 0.741      ;
; 0.975  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.005     ; 0.970      ;
; 1.065  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.181     ; 0.884      ;
; 1.075  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.186     ; 0.889      ;
; 1.342  ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.933      ; 2.275      ;
; 1.354  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 1.354      ;
; 1.366  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 1.366      ;
; 1.368  ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 1.235      ; 2.603      ;
; 1.402  ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 1.235      ; 2.637      ;
; 1.403  ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.929      ; 2.332      ;
; 1.448  ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.847      ; 2.295      ;
; 1.583  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 1.583      ;
; 1.631  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; -0.390     ; 0.741      ;
; 1.675  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.003     ; 1.672      ;
; 1.710  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 1.710      ;
; 1.735  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 1.735      ;
; 1.740  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.007     ; 1.733      ;
; 1.766  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; -0.382     ; 0.884      ;
; 1.772  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.851      ;
; 1.776  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; -0.500       ; -0.387     ; 0.889      ;
; 1.810  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.005      ; 1.815      ;
; 1.820  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.820      ;
; 1.842  ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; 0.933      ; 2.275      ;
; 1.867  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; IRQ          ; clk         ; -0.500       ; -0.832     ; 0.535      ;
; 1.868  ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; 1.235      ; 2.603      ;
; 1.875  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.001      ; 1.876      ;
; 1.885  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; -0.004     ; 1.881      ;
; 1.902  ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; 1.235      ; 2.637      ;
; 1.903  ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; 0.929      ; 2.332      ;
; 1.907  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.087      ; 1.994      ;
; 1.917  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; clk          ; clk         ; 0.000        ; 0.082      ; 1.999      ;
; 1.921  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.001     ; 1.920      ;
; 1.924  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.007      ; 1.931      ;
; 1.947  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.301      ; 2.248      ;
; 1.948  ; clk                                                                                                                                              ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; 0.847      ; 2.295      ;
; 1.950  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.309      ; 2.259      ;
; 1.981  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.301      ; 2.282      ;
; 1.982  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.005     ; 1.977      ;
; 1.984  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.309      ; 2.293      ;
; 1.985  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.003      ; 1.988      ;
; 2.027  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.087     ; 1.940      ;
; 2.030  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.079     ; 1.951      ;
; 2.057  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.182     ; 1.875      ;
; 2.083  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.120      ; 2.203      ;
; 2.117  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.120      ; 2.237      ;
; 2.118  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.186     ; 1.932      ;
; 2.163  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.268     ; 1.895      ;
; 2.164  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.004      ; 2.168      ;
; 2.190  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.306      ; 2.496      ;
; 2.224  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.306      ; 2.530      ;
; 2.225  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; 0.000      ; 2.225      ;
; 2.270  ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; 0.000        ; -0.082     ; 2.188      ;
; 2.758  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; -0.383     ; 1.875      ;
; 2.784  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; -0.081     ; 2.203      ;
; 2.818  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; -0.081     ; 2.237      ;
; 2.819  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; -0.387     ; 1.932      ;
; 2.864  ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ; clk          ; clk         ; -0.500       ; -0.469     ; 1.895      ;
; 4.307  ; IRQ                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IRQ          ; clk         ; 0.000        ; 0.926      ; 5.233      ;
; 4.442  ; IRQ                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ; IRQ          ; clk         ; 0.000        ; 0.934      ; 5.376      ;
; 4.452  ; IRQ                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ; IRQ          ; clk         ; 0.000        ; 0.929      ; 5.381      ;
; 4.807  ; IRQ                                                                                                                                              ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ; IRQ          ; clk         ; -0.500       ; 0.926      ; 5.233      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.438 ; -3.438       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -3.438 ; -3.438       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -3.438 ; -3.438       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output|combout                                                                                        ;
; -3.438 ; -3.438       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output|combout                                                                                        ;
; -3.438 ; -3.438       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_5|output~1|datac                                                               ;
; -3.438 ; -3.438       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_5|output~1|datac                                                               ;
; -2.951 ; -2.951       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output|datac                                                                                          ;
; -2.951 ; -2.951       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output|datac                                                                                          ;
; -2.951 ; -2.951       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|t_state_generator_0|or_2|output~1|combout                                                                                      ;
; -2.951 ; -2.951       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|t_state_generator_0|or_2|output~1|combout                                                                                      ;
; -2.880 ; -2.880       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output|datad                                                                                          ;
; -2.880 ; -2.880       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output|datad                                                                                          ;
; -2.880 ; -2.880       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output~0|combout                                                                                      ;
; -2.880 ; -2.880       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output~0|combout                                                                                      ;
; -2.880 ; -2.880       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output~0|datac                                                                                        ;
; -2.880 ; -2.880       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output~0|datac                                                                                        ;
; -2.880 ; -2.880       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|t_state_generator_0|and_2|output~0|combout                                                                                     ;
; -2.880 ; -2.880       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|t_state_generator_0|and_2|output~0|combout                                                                                     ;
; -2.440 ; -2.440       ; 0.000          ; High Pulse Width ; clk   ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -2.440 ; -2.440       ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -2.440 ; -2.440       ; 0.000          ; High Pulse Width ; clk   ; Fall       ; state_generator_0|s_state_generator_0|or_5|output|combout                                                                                        ;
; -2.440 ; -2.440       ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; state_generator_0|s_state_generator_0|or_5|output|combout                                                                                        ;
; -2.440 ; -2.440       ; 0.000          ; High Pulse Width ; clk   ; Fall       ; state_generator_0|s_state_generator_0|or_5|output|datad                                                                                          ;
; -2.440 ; -2.440       ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; state_generator_0|s_state_generator_0|or_5|output|datad                                                                                          ;
; -2.440 ; -2.440       ; 0.000          ; High Pulse Width ; clk   ; Fall       ; state_generator_0|s_state_generator_0|or_5|output~0|combout                                                                                      ;
; -2.440 ; -2.440       ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; state_generator_0|s_state_generator_0|or_5|output~0|combout                                                                                      ;
; -2.440 ; -2.440       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output~0|datad                                                                                        ;
; -2.440 ; -2.440       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output~0|datad                                                                                        ;
; -2.440 ; -2.440       ; 0.000          ; High Pulse Width ; clk   ; Fall       ; state_generator_0|s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_5|output~1|datac                                                               ;
; -2.440 ; -2.440       ; 0.000          ; Low Pulse Width  ; clk   ; Fall       ; state_generator_0|s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_5|output~1|datac                                                               ;
; -2.440 ; -2.440       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|combout                                                             ;
; -2.440 ; -2.440       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|combout                                                             ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk   ; Rise       ; clk                                                                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk|combout                                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk|combout                                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|inclk[0]                                                                                                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~clkctrl|outclk                                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_3|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit:register_5_bit_0|ms_jk_ff:ms_jk_ff_4|NAND_gate:nand_5|output~1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datac                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_0|nand_5|output~1|datac                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datac                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_1|nand_5|output~1|datac                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datad                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_2|nand_5|output~1|datad                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datad                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_3|nand_5|output~1|datad                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datad                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; register_5_bit_0|ms_jk_ff_4|nand_5|output~1|datad                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_1|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator:state_generator_0|t_state_generator:t_state_generator_0|counter_3_bit:counter_3_0|ms_jk_ff:ms_jk_ff_2|NAND_gate:nand_5|output~1  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_8|output|datad                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|and_8|output|datad                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output|dataa                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output|dataa                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|datad                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datac                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_5|output~1|datac                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_5|output~1|datac                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datac                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_5|output~1|datac                                                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'IRQ'                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.218 ; -3.218       ; 0.000          ; High Pulse Width ; IRQ   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -3.218 ; -3.218       ; 0.000          ; Low Pulse Width  ; IRQ   ; Rise       ; state_generator:state_generator_0|s_state_generator:s_state_generator_0|register_1_bit:reg_1_bit_0|ms_jk_ff:ms_jk_ff_0|NAND_gate:nand_5|output~1 ;
; -3.218 ; -3.218       ; 0.000          ; High Pulse Width ; IRQ   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output|combout                                                                                        ;
; -3.218 ; -3.218       ; 0.000          ; Low Pulse Width  ; IRQ   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output|combout                                                                                        ;
; -3.218 ; -3.218       ; 0.000          ; High Pulse Width ; IRQ   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_5|output~1|datac                                                               ;
; -3.218 ; -3.218       ; 0.000          ; Low Pulse Width  ; IRQ   ; Rise       ; state_generator_0|s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_5|output~1|datac                                                               ;
; -3.042 ; -3.042       ; 0.000          ; High Pulse Width ; IRQ   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output|datad                                                                                          ;
; -3.042 ; -3.042       ; 0.000          ; Low Pulse Width  ; IRQ   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output|datad                                                                                          ;
; -3.042 ; -3.042       ; 0.000          ; High Pulse Width ; IRQ   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output~0|combout                                                                                      ;
; -3.042 ; -3.042       ; 0.000          ; Low Pulse Width  ; IRQ   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output~0|combout                                                                                      ;
; -2.220 ; -2.220       ; 0.000          ; High Pulse Width ; IRQ   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output|datac                                                                                          ;
; -2.220 ; -2.220       ; 0.000          ; Low Pulse Width  ; IRQ   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output|datac                                                                                          ;
; -2.220 ; -2.220       ; 0.000          ; High Pulse Width ; IRQ   ; Rise       ; state_generator_0|t_state_generator_0|or_2|output~1|combout                                                                                      ;
; -2.220 ; -2.220       ; 0.000          ; Low Pulse Width  ; IRQ   ; Rise       ; state_generator_0|t_state_generator_0|or_2|output~1|combout                                                                                      ;
; -1.899 ; -1.899       ; 0.000          ; High Pulse Width ; IRQ   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output~0|datac                                                                                        ;
; -1.899 ; -1.899       ; 0.000          ; Low Pulse Width  ; IRQ   ; Rise       ; state_generator_0|s_state_generator_0|or_5|output~0|datac                                                                                        ;
; -1.899 ; -1.899       ; 0.000          ; High Pulse Width ; IRQ   ; Rise       ; state_generator_0|t_state_generator_0|and_2|output~0|combout                                                                                     ;
; -1.899 ; -1.899       ; 0.000          ; Low Pulse Width  ; IRQ   ; Rise       ; state_generator_0|t_state_generator_0|and_2|output~0|combout                                                                                     ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; IRQ   ; Rise       ; IRQ                                                                                                                                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IRQ   ; Rise       ; IRQ|combout                                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IRQ   ; Rise       ; IRQ|combout                                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IRQ   ; Rise       ; state_generator_0|s_state_generator_0|or_4|output~0|datab                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IRQ   ; Rise       ; state_generator_0|s_state_generator_0|or_4|output~0|datab                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IRQ   ; Fall       ; state_generator_0|s_state_generator_0|or_5|output~0|datad                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IRQ   ; Fall       ; state_generator_0|s_state_generator_0|or_5|output~0|datad                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; IRQ   ; Fall       ; state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|combout                                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; IRQ   ; Fall       ; state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|combout                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; IRQ        ; IRQ        ; 4.353  ; 4.353  ; Rise       ; IRQ             ;
; clk        ; IRQ        ; 0.600  ; 0.600  ; Rise       ; IRQ             ;
; not_reset  ; IRQ        ; 3.951  ; 3.951  ; Rise       ; IRQ             ;
; start      ; IRQ        ; -0.651 ; -0.651 ; Rise       ; IRQ             ;
; IRQ        ; clk        ; 8.363  ; 8.363  ; Rise       ; clk             ;
; MD_BUS[*]  ; clk        ; 4.208  ; 4.208  ; Rise       ; clk             ;
;  MD_BUS[0] ; clk        ; 4.079  ; 4.079  ; Rise       ; clk             ;
;  MD_BUS[1] ; clk        ; 4.117  ; 4.117  ; Rise       ; clk             ;
;  MD_BUS[2] ; clk        ; 4.208  ; 4.208  ; Rise       ; clk             ;
;  MD_BUS[3] ; clk        ; 4.176  ; 4.176  ; Rise       ; clk             ;
;  MD_BUS[4] ; clk        ; 4.016  ; 4.016  ; Rise       ; clk             ;
; clk        ; clk        ; 4.591  ; 4.591  ; Rise       ; clk             ;
; not_reset  ; clk        ; 7.924  ; 7.924  ; Rise       ; clk             ;
; start      ; clk        ; 3.322  ; 3.322  ; Rise       ; clk             ;
; IRQ        ; clk        ; 8.125  ; 8.125  ; Fall       ; clk             ;
; clk        ; clk        ; 4.372  ; 4.372  ; Fall       ; clk             ;
; not_reset  ; clk        ; 7.723  ; 7.723  ; Fall       ; clk             ;
; start      ; clk        ; 3.121  ; 3.121  ; Fall       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; IRQ        ; IRQ        ; 4.755  ; 4.755  ; Rise       ; IRQ             ;
; clk        ; IRQ        ; 7.523  ; 7.523  ; Rise       ; IRQ             ;
; not_reset  ; IRQ        ; 4.717  ; 4.717  ; Rise       ; IRQ             ;
; start      ; IRQ        ; 4.931  ; 4.931  ; Rise       ; IRQ             ;
; IRQ        ; clk        ; 1.002  ; 1.002  ; Rise       ; clk             ;
; MD_BUS[*]  ; clk        ; -3.682 ; -3.682 ; Rise       ; clk             ;
;  MD_BUS[0] ; clk        ; -3.739 ; -3.739 ; Rise       ; clk             ;
;  MD_BUS[1] ; clk        ; -3.838 ; -3.838 ; Rise       ; clk             ;
;  MD_BUS[2] ; clk        ; -3.855 ; -3.855 ; Rise       ; clk             ;
;  MD_BUS[3] ; clk        ; -3.823 ; -3.823 ; Rise       ; clk             ;
;  MD_BUS[4] ; clk        ; -3.682 ; -3.682 ; Rise       ; clk             ;
; clk        ; clk        ; 3.770  ; 3.770  ; Rise       ; clk             ;
; not_reset  ; clk        ; 0.964  ; 0.964  ; Rise       ; clk             ;
; start      ; clk        ; 1.178  ; 1.178  ; Rise       ; clk             ;
; IRQ        ; clk        ; 0.205  ; 0.205  ; Fall       ; clk             ;
; clk        ; clk        ; 2.973  ; 2.973  ; Fall       ; clk             ;
; not_reset  ; clk        ; 0.167  ; 0.167  ; Fall       ; clk             ;
; start      ; clk        ; 0.381  ; 0.381  ; Fall       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; AC_LOAD        ; IRQ        ; 15.894 ; 15.894 ; Rise       ; IRQ             ;
; ALU_CLEAR      ; IRQ        ; 15.912 ; 15.912 ; Rise       ; IRQ             ;
; ALU_COMP       ; IRQ        ; 11.766 ; 11.766 ; Rise       ; IRQ             ;
; ALU_FUNC_SEL_0 ; IRQ        ; 15.361 ; 15.361 ; Rise       ; IRQ             ;
; ALU_FUNC_SEL_1 ; IRQ        ; 15.610 ; 15.610 ; Rise       ; IRQ             ;
; ALU_FUNC_SEL_2 ; IRQ        ; 12.004 ; 12.004 ; Rise       ; IRQ             ;
; ALU_INC        ; IRQ        ; 16.111 ; 16.111 ; Rise       ; IRQ             ;
; ALU_OUT_SEL_0  ; IRQ        ; 15.951 ; 15.951 ; Rise       ; IRQ             ;
; ALU_OUT_SEL_1  ; IRQ        ; 16.021 ; 16.021 ; Rise       ; IRQ             ;
; ALU_OUT_SEL_2  ; IRQ        ; 11.806 ; 11.806 ; Rise       ; IRQ             ;
; ALU_ROT_1      ; IRQ        ; 11.961 ; 11.961 ; Rise       ; IRQ             ;
; ALU_ROT_2      ; IRQ        ; 12.058 ; 12.058 ; Rise       ; IRQ             ;
; IR_LOAD        ; IRQ        ; 11.109 ; 11.109 ; Rise       ; IRQ             ;
; LINK_COMP      ; IRQ        ; 15.826 ; 15.826 ; Rise       ; IRQ             ;
; LINK_LOAD      ; IRQ        ; 16.024 ; 16.024 ; Rise       ; IRQ             ;
; LINK_OUT_SEL   ; IRQ        ; 11.555 ; 11.555 ; Rise       ; IRQ             ;
; MA_CLR_HI      ; IRQ        ; 16.424 ; 16.424 ; Rise       ; IRQ             ;
; MA_CLR_LO      ; IRQ        ; 15.118 ; 15.118 ; Rise       ; IRQ             ;
; MA_LOAD_HI     ; IRQ        ; 16.574 ; 16.574 ; Rise       ; IRQ             ;
; MA_LOAD_LO     ; IRQ        ; 16.200 ; 16.200 ; Rise       ; IRQ             ;
; MD_BUS_SEL     ; IRQ        ; 16.548 ; 16.548 ; Rise       ; IRQ             ;
; MD_IN_SEL      ; IRQ        ; 15.875 ; 15.875 ; Rise       ; IRQ             ;
; MD_LOAD        ; IRQ        ; 15.641 ; 15.641 ; Rise       ; IRQ             ;
; MEM_READ       ; IRQ        ; 15.801 ; 15.801 ; Rise       ; IRQ             ;
; MEM_WRITE      ; IRQ        ; 16.612 ; 16.612 ; Rise       ; IRQ             ;
; PC_BUS_SEL     ; IRQ        ; 16.450 ; 16.450 ; Rise       ; IRQ             ;
; PC_CLR_HI      ; IRQ        ; 16.160 ; 16.160 ; Rise       ; IRQ             ;
; PC_LOAD_HI     ; IRQ        ; 16.434 ; 16.434 ; Rise       ; IRQ             ;
; PC_LOAD_LO     ; IRQ        ; 16.448 ; 16.448 ; Rise       ; IRQ             ;
; SR_BUS_SEL     ; IRQ        ; 12.003 ; 12.003 ; Rise       ; IRQ             ;
; AC_LOAD        ; IRQ        ; 10.633 ; 10.633 ; Fall       ; IRQ             ;
; ALU_CLEAR      ; IRQ        ; 10.651 ; 10.651 ; Fall       ; IRQ             ;
; ALU_FUNC_SEL_0 ; IRQ        ; 10.100 ; 10.100 ; Fall       ; IRQ             ;
; ALU_FUNC_SEL_1 ; IRQ        ; 10.349 ; 10.349 ; Fall       ; IRQ             ;
; ALU_INC        ; IRQ        ; 10.850 ; 10.850 ; Fall       ; IRQ             ;
; ALU_OUT_SEL_0  ; IRQ        ; 10.690 ; 10.690 ; Fall       ; IRQ             ;
; ALU_OUT_SEL_1  ; IRQ        ; 10.760 ; 10.760 ; Fall       ; IRQ             ;
; LINK_COMP      ; IRQ        ; 10.565 ; 10.565 ; Fall       ; IRQ             ;
; LINK_LOAD      ; IRQ        ; 10.763 ; 10.763 ; Fall       ; IRQ             ;
; MA_CLR_HI      ; IRQ        ; 11.163 ; 11.163 ; Fall       ; IRQ             ;
; MA_CLR_LO      ; IRQ        ; 7.120  ; 7.120  ; Fall       ; IRQ             ;
; MA_LOAD_HI     ; IRQ        ; 11.313 ; 11.313 ; Fall       ; IRQ             ;
; MA_LOAD_LO     ; IRQ        ; 10.939 ; 10.939 ; Fall       ; IRQ             ;
; MD_BUS_SEL     ; IRQ        ; 11.287 ; 11.287 ; Fall       ; IRQ             ;
; MD_IN_SEL      ; IRQ        ; 10.614 ; 10.614 ; Fall       ; IRQ             ;
; MD_LOAD        ; IRQ        ; 10.380 ; 10.380 ; Fall       ; IRQ             ;
; MEM_READ       ; IRQ        ; 10.540 ; 10.540 ; Fall       ; IRQ             ;
; MEM_WRITE      ; IRQ        ; 11.351 ; 11.351 ; Fall       ; IRQ             ;
; PC_BUS_SEL     ; IRQ        ; 11.189 ; 11.189 ; Fall       ; IRQ             ;
; PC_CLR_HI      ; IRQ        ; 10.899 ; 10.899 ; Fall       ; IRQ             ;
; PC_LOAD_HI     ; IRQ        ; 11.173 ; 11.173 ; Fall       ; IRQ             ;
; PC_LOAD_LO     ; IRQ        ; 11.187 ; 11.187 ; Fall       ; IRQ             ;
; AC_LOAD        ; clk        ; 12.141 ; 12.141 ; Rise       ; clk             ;
; ALU_CLEAR      ; clk        ; 12.159 ; 12.159 ; Rise       ; clk             ;
; ALU_COMP       ; clk        ; 8.013  ; 8.013  ; Rise       ; clk             ;
; ALU_FUNC_SEL_0 ; clk        ; 11.608 ; 11.608 ; Rise       ; clk             ;
; ALU_FUNC_SEL_1 ; clk        ; 11.857 ; 11.857 ; Rise       ; clk             ;
; ALU_FUNC_SEL_2 ; clk        ; 8.251  ; 8.251  ; Rise       ; clk             ;
; ALU_INC        ; clk        ; 12.358 ; 12.358 ; Rise       ; clk             ;
; ALU_OUT_SEL_0  ; clk        ; 12.198 ; 12.198 ; Rise       ; clk             ;
; ALU_OUT_SEL_1  ; clk        ; 12.268 ; 12.268 ; Rise       ; clk             ;
; ALU_OUT_SEL_2  ; clk        ; 8.053  ; 8.053  ; Rise       ; clk             ;
; ALU_ROT_1      ; clk        ; 8.208  ; 8.208  ; Rise       ; clk             ;
; ALU_ROT_2      ; clk        ; 8.305  ; 8.305  ; Rise       ; clk             ;
; IR_LOAD        ; clk        ; 7.356  ; 7.356  ; Rise       ; clk             ;
; LINK_COMP      ; clk        ; 12.073 ; 12.073 ; Rise       ; clk             ;
; LINK_LOAD      ; clk        ; 12.271 ; 12.271 ; Rise       ; clk             ;
; LINK_OUT_SEL   ; clk        ; 7.802  ; 7.802  ; Rise       ; clk             ;
; MA_CLR_HI      ; clk        ; 12.671 ; 12.671 ; Rise       ; clk             ;
; MA_CLR_LO      ; clk        ; 11.365 ; 11.365 ; Rise       ; clk             ;
; MA_LOAD_HI     ; clk        ; 12.821 ; 12.821 ; Rise       ; clk             ;
; MA_LOAD_LO     ; clk        ; 12.447 ; 12.447 ; Rise       ; clk             ;
; MD_BUS_SEL     ; clk        ; 12.795 ; 12.795 ; Rise       ; clk             ;
; MD_IN_SEL      ; clk        ; 12.122 ; 12.122 ; Rise       ; clk             ;
; MD_LOAD        ; clk        ; 11.888 ; 11.888 ; Rise       ; clk             ;
; MEM_READ       ; clk        ; 12.048 ; 12.048 ; Rise       ; clk             ;
; MEM_WRITE      ; clk        ; 12.859 ; 12.859 ; Rise       ; clk             ;
; PC_BUS_SEL     ; clk        ; 12.697 ; 12.697 ; Rise       ; clk             ;
; PC_CLR_HI      ; clk        ; 12.407 ; 12.407 ; Rise       ; clk             ;
; PC_LOAD_HI     ; clk        ; 12.681 ; 12.681 ; Rise       ; clk             ;
; PC_LOAD_LO     ; clk        ; 12.695 ; 12.695 ; Rise       ; clk             ;
; SR_BUS_SEL     ; clk        ; 8.250  ; 8.250  ; Rise       ; clk             ;
; AC_LOAD        ; clk        ; 11.344 ; 11.344 ; Fall       ; clk             ;
; ALU_CLEAR      ; clk        ; 11.362 ; 11.362 ; Fall       ; clk             ;
; ALU_COMP       ; clk        ; 7.216  ; 7.216  ; Fall       ; clk             ;
; ALU_FUNC_SEL_0 ; clk        ; 10.811 ; 10.811 ; Fall       ; clk             ;
; ALU_FUNC_SEL_1 ; clk        ; 11.060 ; 11.060 ; Fall       ; clk             ;
; ALU_FUNC_SEL_2 ; clk        ; 7.454  ; 7.454  ; Fall       ; clk             ;
; ALU_INC        ; clk        ; 11.561 ; 11.561 ; Fall       ; clk             ;
; ALU_OUT_SEL_0  ; clk        ; 11.401 ; 11.401 ; Fall       ; clk             ;
; ALU_OUT_SEL_1  ; clk        ; 11.471 ; 11.471 ; Fall       ; clk             ;
; ALU_OUT_SEL_2  ; clk        ; 7.256  ; 7.256  ; Fall       ; clk             ;
; ALU_ROT_1      ; clk        ; 7.411  ; 7.411  ; Fall       ; clk             ;
; ALU_ROT_2      ; clk        ; 7.508  ; 7.508  ; Fall       ; clk             ;
; IR_LOAD        ; clk        ; 6.559  ; 6.559  ; Fall       ; clk             ;
; LINK_COMP      ; clk        ; 11.276 ; 11.276 ; Fall       ; clk             ;
; LINK_LOAD      ; clk        ; 11.474 ; 11.474 ; Fall       ; clk             ;
; LINK_OUT_SEL   ; clk        ; 7.005  ; 7.005  ; Fall       ; clk             ;
; MA_CLR_HI      ; clk        ; 11.874 ; 11.874 ; Fall       ; clk             ;
; MA_CLR_LO      ; clk        ; 10.568 ; 10.568 ; Fall       ; clk             ;
; MA_LOAD_HI     ; clk        ; 12.024 ; 12.024 ; Fall       ; clk             ;
; MA_LOAD_LO     ; clk        ; 11.650 ; 11.650 ; Fall       ; clk             ;
; MD_BUS_SEL     ; clk        ; 11.998 ; 11.998 ; Fall       ; clk             ;
; MD_IN_SEL      ; clk        ; 11.325 ; 11.325 ; Fall       ; clk             ;
; MD_LOAD        ; clk        ; 11.091 ; 11.091 ; Fall       ; clk             ;
; MEM_READ       ; clk        ; 11.251 ; 11.251 ; Fall       ; clk             ;
; MEM_WRITE      ; clk        ; 12.062 ; 12.062 ; Fall       ; clk             ;
; PC_BUS_SEL     ; clk        ; 11.900 ; 11.900 ; Fall       ; clk             ;
; PC_CLR_HI      ; clk        ; 11.610 ; 11.610 ; Fall       ; clk             ;
; PC_LOAD_HI     ; clk        ; 11.884 ; 11.884 ; Fall       ; clk             ;
; PC_LOAD_LO     ; clk        ; 11.898 ; 11.898 ; Fall       ; clk             ;
; SR_BUS_SEL     ; clk        ; 7.453  ; 7.453  ; Fall       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; AC_LOAD        ; IRQ        ; 7.785 ; 7.785 ; Rise       ; IRQ             ;
; ALU_CLEAR      ; IRQ        ; 7.784 ; 7.784 ; Rise       ; IRQ             ;
; ALU_COMP       ; IRQ        ; 8.048 ; 8.048 ; Rise       ; IRQ             ;
; ALU_FUNC_SEL_0 ; IRQ        ; 7.701 ; 7.701 ; Rise       ; IRQ             ;
; ALU_FUNC_SEL_1 ; IRQ        ; 7.950 ; 7.950 ; Rise       ; IRQ             ;
; ALU_FUNC_SEL_2 ; IRQ        ; 8.286 ; 8.286 ; Rise       ; IRQ             ;
; ALU_INC        ; IRQ        ; 5.776 ; 5.776 ; Rise       ; IRQ             ;
; ALU_OUT_SEL_0  ; IRQ        ; 5.845 ; 5.845 ; Rise       ; IRQ             ;
; ALU_OUT_SEL_1  ; IRQ        ; 7.963 ; 7.963 ; Rise       ; IRQ             ;
; ALU_OUT_SEL_2  ; IRQ        ; 7.727 ; 7.727 ; Rise       ; IRQ             ;
; ALU_ROT_1      ; IRQ        ; 8.243 ; 8.243 ; Rise       ; IRQ             ;
; ALU_ROT_2      ; IRQ        ; 8.340 ; 8.340 ; Rise       ; IRQ             ;
; IR_LOAD        ; IRQ        ; 7.391 ; 7.391 ; Rise       ; IRQ             ;
; LINK_COMP      ; IRQ        ; 8.003 ; 8.003 ; Rise       ; IRQ             ;
; LINK_LOAD      ; IRQ        ; 7.783 ; 7.783 ; Rise       ; IRQ             ;
; LINK_OUT_SEL   ; IRQ        ; 7.837 ; 7.837 ; Rise       ; IRQ             ;
; MA_CLR_HI      ; IRQ        ; 6.140 ; 6.140 ; Rise       ; IRQ             ;
; MA_CLR_LO      ; IRQ        ; 5.652 ; 5.652 ; Rise       ; IRQ             ;
; MA_LOAD_HI     ; IRQ        ; 7.676 ; 7.676 ; Rise       ; IRQ             ;
; MA_LOAD_LO     ; IRQ        ; 8.030 ; 8.030 ; Rise       ; IRQ             ;
; MD_BUS_SEL     ; IRQ        ; 5.524 ; 5.524 ; Rise       ; IRQ             ;
; MD_IN_SEL      ; IRQ        ; 7.694 ; 7.694 ; Rise       ; IRQ             ;
; MD_LOAD        ; IRQ        ; 5.690 ; 5.690 ; Rise       ; IRQ             ;
; MEM_READ       ; IRQ        ; 7.620 ; 7.620 ; Rise       ; IRQ             ;
; MEM_WRITE      ; IRQ        ; 5.636 ; 5.636 ; Rise       ; IRQ             ;
; PC_BUS_SEL     ; IRQ        ; 7.792 ; 7.792 ; Rise       ; IRQ             ;
; PC_CLR_HI      ; IRQ        ; 8.500 ; 8.500 ; Rise       ; IRQ             ;
; PC_LOAD_HI     ; IRQ        ; 6.183 ; 6.183 ; Rise       ; IRQ             ;
; PC_LOAD_LO     ; IRQ        ; 6.184 ; 6.184 ; Rise       ; IRQ             ;
; SR_BUS_SEL     ; IRQ        ; 8.285 ; 8.285 ; Rise       ; IRQ             ;
; AC_LOAD        ; IRQ        ; 8.234 ; 8.234 ; Fall       ; IRQ             ;
; ALU_CLEAR      ; IRQ        ; 8.252 ; 8.252 ; Fall       ; IRQ             ;
; ALU_FUNC_SEL_0 ; IRQ        ; 7.701 ; 7.701 ; Fall       ; IRQ             ;
; ALU_FUNC_SEL_1 ; IRQ        ; 7.950 ; 7.950 ; Fall       ; IRQ             ;
; ALU_INC        ; IRQ        ; 5.776 ; 5.776 ; Fall       ; IRQ             ;
; ALU_OUT_SEL_0  ; IRQ        ; 5.845 ; 5.845 ; Fall       ; IRQ             ;
; ALU_OUT_SEL_1  ; IRQ        ; 8.361 ; 8.361 ; Fall       ; IRQ             ;
; LINK_COMP      ; IRQ        ; 8.166 ; 8.166 ; Fall       ; IRQ             ;
; LINK_LOAD      ; IRQ        ; 8.364 ; 8.364 ; Fall       ; IRQ             ;
; MA_CLR_HI      ; IRQ        ; 6.140 ; 6.140 ; Fall       ; IRQ             ;
; MA_CLR_LO      ; IRQ        ; 5.652 ; 5.652 ; Fall       ; IRQ             ;
; MA_LOAD_HI     ; IRQ        ; 8.121 ; 8.121 ; Fall       ; IRQ             ;
; MA_LOAD_LO     ; IRQ        ; 8.219 ; 8.219 ; Fall       ; IRQ             ;
; MD_BUS_SEL     ; IRQ        ; 5.524 ; 5.524 ; Fall       ; IRQ             ;
; MD_IN_SEL      ; IRQ        ; 7.894 ; 7.894 ; Fall       ; IRQ             ;
; MD_LOAD        ; IRQ        ; 5.690 ; 5.690 ; Fall       ; IRQ             ;
; MEM_READ       ; IRQ        ; 7.820 ; 7.820 ; Fall       ; IRQ             ;
; MEM_WRITE      ; IRQ        ; 5.636 ; 5.636 ; Fall       ; IRQ             ;
; PC_BUS_SEL     ; IRQ        ; 8.646 ; 8.646 ; Fall       ; IRQ             ;
; PC_CLR_HI      ; IRQ        ; 8.500 ; 8.500 ; Fall       ; IRQ             ;
; PC_LOAD_HI     ; IRQ        ; 6.183 ; 6.183 ; Fall       ; IRQ             ;
; PC_LOAD_LO     ; IRQ        ; 6.184 ; 6.184 ; Fall       ; IRQ             ;
; AC_LOAD        ; clk        ; 3.327 ; 3.327 ; Rise       ; clk             ;
; ALU_CLEAR      ; clk        ; 3.295 ; 3.295 ; Rise       ; clk             ;
; ALU_COMP       ; clk        ; 3.836 ; 3.836 ; Rise       ; clk             ;
; ALU_FUNC_SEL_0 ; clk        ; 3.143 ; 3.143 ; Rise       ; clk             ;
; ALU_FUNC_SEL_1 ; clk        ; 3.392 ; 3.392 ; Rise       ; clk             ;
; ALU_FUNC_SEL_2 ; clk        ; 3.723 ; 3.723 ; Rise       ; clk             ;
; ALU_INC        ; clk        ; 3.193 ; 3.193 ; Rise       ; clk             ;
; ALU_OUT_SEL_0  ; clk        ; 3.220 ; 3.220 ; Rise       ; clk             ;
; ALU_OUT_SEL_1  ; clk        ; 3.342 ; 3.342 ; Rise       ; clk             ;
; ALU_OUT_SEL_2  ; clk        ; 3.754 ; 3.754 ; Rise       ; clk             ;
; ALU_ROT_1      ; clk        ; 4.150 ; 4.150 ; Rise       ; clk             ;
; ALU_ROT_2      ; clk        ; 4.247 ; 4.247 ; Rise       ; clk             ;
; IR_LOAD        ; clk        ; 3.282 ; 3.282 ; Rise       ; clk             ;
; LINK_COMP      ; clk        ; 3.577 ; 3.577 ; Rise       ; clk             ;
; LINK_LOAD      ; clk        ; 3.806 ; 3.806 ; Rise       ; clk             ;
; LINK_OUT_SEL   ; clk        ; 3.625 ; 3.625 ; Rise       ; clk             ;
; MA_CLR_HI      ; clk        ; 3.550 ; 3.550 ; Rise       ; clk             ;
; MA_CLR_LO      ; clk        ; 3.276 ; 3.276 ; Rise       ; clk             ;
; MA_LOAD_HI     ; clk        ; 3.188 ; 3.188 ; Rise       ; clk             ;
; MA_LOAD_LO     ; clk        ; 3.176 ; 3.176 ; Rise       ; clk             ;
; MD_BUS_SEL     ; clk        ; 3.298 ; 3.298 ; Rise       ; clk             ;
; MD_IN_SEL      ; clk        ; 3.249 ; 3.249 ; Rise       ; clk             ;
; MD_LOAD        ; clk        ; 3.157 ; 3.157 ; Rise       ; clk             ;
; MEM_READ       ; clk        ; 3.175 ; 3.175 ; Rise       ; clk             ;
; MEM_WRITE      ; clk        ; 3.332 ; 3.332 ; Rise       ; clk             ;
; PC_BUS_SEL     ; clk        ; 3.533 ; 3.533 ; Rise       ; clk             ;
; PC_CLR_HI      ; clk        ; 3.533 ; 3.533 ; Rise       ; clk             ;
; PC_LOAD_HI     ; clk        ; 3.452 ; 3.452 ; Rise       ; clk             ;
; PC_LOAD_LO     ; clk        ; 3.647 ; 3.647 ; Rise       ; clk             ;
; SR_BUS_SEL     ; clk        ; 3.722 ; 3.722 ; Rise       ; clk             ;
; AC_LOAD        ; clk        ; 3.676 ; 3.676 ; Fall       ; clk             ;
; ALU_CLEAR      ; clk        ; 3.694 ; 3.694 ; Fall       ; clk             ;
; ALU_COMP       ; clk        ; 4.276 ; 4.276 ; Fall       ; clk             ;
; ALU_FUNC_SEL_0 ; clk        ; 3.143 ; 3.143 ; Fall       ; clk             ;
; ALU_FUNC_SEL_1 ; clk        ; 3.392 ; 3.392 ; Fall       ; clk             ;
; ALU_FUNC_SEL_2 ; clk        ; 4.514 ; 4.514 ; Fall       ; clk             ;
; ALU_INC        ; clk        ; 3.239 ; 3.239 ; Fall       ; clk             ;
; ALU_OUT_SEL_0  ; clk        ; 3.375 ; 3.375 ; Fall       ; clk             ;
; ALU_OUT_SEL_1  ; clk        ; 3.803 ; 3.803 ; Fall       ; clk             ;
; ALU_OUT_SEL_2  ; clk        ; 3.955 ; 3.955 ; Fall       ; clk             ;
; ALU_ROT_1      ; clk        ; 4.471 ; 4.471 ; Fall       ; clk             ;
; ALU_ROT_2      ; clk        ; 4.568 ; 4.568 ; Fall       ; clk             ;
; IR_LOAD        ; clk        ; 3.619 ; 3.619 ; Fall       ; clk             ;
; LINK_COMP      ; clk        ; 3.608 ; 3.608 ; Fall       ; clk             ;
; LINK_LOAD      ; clk        ; 3.806 ; 3.806 ; Fall       ; clk             ;
; LINK_OUT_SEL   ; clk        ; 4.065 ; 4.065 ; Fall       ; clk             ;
; MA_CLR_HI      ; clk        ; 3.550 ; 3.550 ; Fall       ; clk             ;
; MA_CLR_LO      ; clk        ; 3.348 ; 3.348 ; Fall       ; clk             ;
; MA_LOAD_HI     ; clk        ; 3.618 ; 3.618 ; Fall       ; clk             ;
; MA_LOAD_LO     ; clk        ; 3.716 ; 3.716 ; Fall       ; clk             ;
; MD_BUS_SEL     ; clk        ; 3.298 ; 3.298 ; Fall       ; clk             ;
; MD_IN_SEL      ; clk        ; 3.338 ; 3.338 ; Fall       ; clk             ;
; MD_LOAD        ; clk        ; 3.157 ; 3.157 ; Fall       ; clk             ;
; MEM_READ       ; clk        ; 3.264 ; 3.264 ; Fall       ; clk             ;
; MEM_WRITE      ; clk        ; 3.332 ; 3.332 ; Fall       ; clk             ;
; PC_BUS_SEL     ; clk        ; 4.020 ; 4.020 ; Fall       ; clk             ;
; PC_CLR_HI      ; clk        ; 3.942 ; 3.942 ; Fall       ; clk             ;
; PC_LOAD_HI     ; clk        ; 3.646 ; 3.646 ; Fall       ; clk             ;
; PC_LOAD_LO     ; clk        ; 3.647 ; 3.647 ; Fall       ; clk             ;
; SR_BUS_SEL     ; clk        ; 4.513 ; 4.513 ; Fall       ; clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------+
; Propagation Delay                                                  ;
+---------------+----------------+--------+--------+--------+--------+
; Input Port    ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+---------------+----------------+--------+--------+--------+--------+
; ADD_CARRY     ; LINK_COMP      ; 5.367  ;        ;        ; 5.367  ;
; INC_CARRY     ; LINK_COMP      ; 5.667  ;        ;        ; 5.667  ;
; IS_AUTO_INDEX ; ALU_INC        ; 5.189  ;        ;        ; 5.189  ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 5.430  ;        ;        ; 5.430  ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 5.542  ;        ;        ; 5.542  ;
; IS_AUTO_INDEX ; MD_LOAD        ; 5.133  ;        ;        ; 5.133  ;
; IS_ZERO_LAST  ; ALU_INC        ; 5.588  ;        ;        ; 5.588  ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 5.731  ;        ;        ; 5.731  ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 5.995  ;        ;        ; 5.995  ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 5.996  ;        ;        ; 5.996  ;
; LINK_VALUE    ; PC_BUS_SEL     ; 6.129  ;        ;        ; 6.129  ;
; LINK_VALUE    ; PC_LOAD_HI     ; 6.124  ;        ;        ; 6.124  ;
; LINK_VALUE    ; PC_LOAD_LO     ; 6.129  ;        ;        ; 6.129  ;
; MD_BUS[5]     ; LINK_LOAD      ; 6.224  ;        ;        ; 6.224  ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 5.302  ;        ;        ; 5.302  ;
; MD_BUS[5]     ; PC_BUS_SEL     ; 6.083  ;        ;        ; 6.083  ;
; MD_BUS[5]     ; PC_LOAD_HI     ; 6.078  ;        ;        ; 6.078  ;
; MD_BUS[5]     ; PC_LOAD_LO     ; 6.083  ;        ;        ; 6.083  ;
; MD_BUS[6]     ; AC_LOAD        ; 6.210  ;        ;        ; 6.210  ;
; MD_BUS[6]     ; ALU_COMP       ; 5.509  ;        ;        ; 5.509  ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 6.149  ;        ;        ; 6.149  ;
; MD_BUS[6]     ; PC_BUS_SEL     ; 6.093  ;        ;        ; 6.093  ;
; MD_BUS[6]     ; PC_LOAD_HI     ; 6.088  ;        ;        ; 6.088  ;
; MD_BUS[6]     ; PC_LOAD_LO     ; 6.093  ;        ;        ; 6.093  ;
; MD_BUS[7]     ; LINK_COMP      ; 5.755  ;        ;        ; 5.755  ;
; MD_BUS[7]     ; LINK_LOAD      ; 6.014  ;        ;        ; 6.014  ;
; MD_BUS[7]     ; PC_BUS_SEL     ; 6.142  ;        ;        ; 6.142  ;
; MD_BUS[7]     ; PC_LOAD_HI     ; 6.137  ;        ;        ; 6.137  ;
; MD_BUS[7]     ; PC_LOAD_LO     ; 6.142  ;        ;        ; 6.142  ;
; MD_BUS[8]     ; AC_LOAD        ; 6.596  ;        ;        ; 6.596  ;
; MD_BUS[8]     ; ALU_FUNC_SEL_2 ; 6.095  ;        ;        ; 6.095  ;
; MD_BUS[8]     ; ALU_OUT_SEL_1  ; 5.874  ;        ;        ; 5.874  ;
; MD_BUS[8]     ; ALU_OUT_SEL_2  ; 6.535  ;        ;        ; 6.535  ;
; MD_BUS[8]     ; ALU_ROT_1      ; 5.019  ;        ;        ; 5.019  ;
; MD_BUS[8]     ; LINK_LOAD      ; 6.505  ;        ;        ; 6.505  ;
; MD_BUS[8]     ; PC_BUS_SEL     ;        ; 5.954  ; 5.954  ;        ;
; MD_BUS[8]     ; PC_LOAD_HI     ;        ; 5.949  ; 5.949  ;        ;
; MD_BUS[8]     ; PC_LOAD_LO     ;        ; 5.954  ; 5.954  ;        ;
; MD_BUS[8]     ; SR_BUS_SEL     ; 6.094  ;        ;        ; 6.094  ;
; MD_BUS[9]     ; AC_LOAD        ; 6.494  ;        ;        ; 6.494  ;
; MD_BUS[9]     ; ALU_FUNC_SEL_2 ; 6.010  ;        ;        ; 6.010  ;
; MD_BUS[9]     ; ALU_OUT_SEL_1  ; 5.966  ;        ;        ; 5.966  ;
; MD_BUS[9]     ; ALU_OUT_SEL_2  ; 6.433  ;        ;        ; 6.433  ;
; MD_BUS[9]     ; ALU_ROT_2      ; 5.111  ;        ;        ; 5.111  ;
; MD_BUS[9]     ; LINK_LOAD      ; 6.402  ;        ;        ; 6.402  ;
; MD_BUS[9]     ; SR_BUS_SEL     ; 6.009  ;        ;        ; 6.009  ;
; MD_BUS[10]    ; AC_LOAD        ; 6.401  ;        ;        ; 6.401  ;
; MD_BUS[10]    ; ALU_OUT_SEL_2  ; 6.337  ;        ;        ; 6.337  ;
; MD_BUS[10]    ; ALU_ROT_1      ; 6.538  ;        ;        ; 6.538  ;
; MD_BUS[10]    ; ALU_ROT_2      ; 6.635  ;        ;        ; 6.635  ;
; MD_BUS[10]    ; LINK_LOAD      ; 6.438  ;        ;        ; 6.438  ;
; MD_BUS[11]    ; AC_LOAD        ; 6.398  ; 6.528  ; 6.528  ; 6.398  ;
; MD_BUS[11]    ; ALU_CLEAR      ;        ; 5.518  ; 5.518  ;        ;
; MD_BUS[11]    ; ALU_FUNC_SEL_2 ;        ; 5.942  ; 5.942  ;        ;
; MD_BUS[11]    ; ALU_INC        ; 5.457  ;        ;        ; 5.457  ;
; MD_BUS[11]    ; ALU_OUT_SEL_1  ;        ; 6.059  ; 6.059  ;        ;
; MD_BUS[11]    ; ALU_OUT_SEL_2  ; 6.337  ; 6.467  ; 6.467  ; 6.337  ;
; MD_BUS[11]    ; LINK_COMP      ; 5.549  ;        ;        ; 5.549  ;
; MD_BUS[11]    ; LINK_LOAD      ; 6.203  ;        ;        ; 6.203  ;
; MD_BUS[11]    ; PC_BUS_SEL     ;        ; 6.048  ; 6.048  ;        ;
; MD_BUS[11]    ; PC_LOAD_HI     ;        ; 6.043  ; 6.043  ;        ;
; MD_BUS[11]    ; PC_LOAD_LO     ;        ; 6.048  ; 6.048  ;        ;
; MD_BUS[11]    ; SR_BUS_SEL     ;        ; 5.941  ; 5.941  ;        ;
; not_reset     ; AC_LOAD        ; 10.407 ; 10.407 ; 10.407 ; 10.407 ;
; not_reset     ; ALU_CLEAR      ; 10.425 ; 10.425 ; 10.425 ; 10.425 ;
; not_reset     ; ALU_FUNC_SEL_0 ; 9.874  ; 9.874  ; 9.874  ; 9.874  ;
; not_reset     ; ALU_FUNC_SEL_1 ; 10.123 ; 10.123 ; 10.123 ; 10.123 ;
; not_reset     ; ALU_INC        ; 10.624 ; 10.624 ; 10.624 ; 10.624 ;
; not_reset     ; ALU_OUT_SEL_0  ; 10.106 ; 10.106 ; 10.106 ; 10.106 ;
; not_reset     ; ALU_OUT_SEL_1  ; 10.534 ; 10.534 ; 10.534 ; 10.534 ;
; not_reset     ; LINK_COMP      ; 10.339 ; 10.339 ; 10.339 ; 10.339 ;
; not_reset     ; LINK_LOAD      ; 10.537 ; 10.537 ; 10.537 ; 10.537 ;
; not_reset     ; MA_CLR_HI      ; 10.937 ; 10.937 ; 10.937 ; 10.937 ;
; not_reset     ; MA_CLR_LO      ; 9.581  ; 9.581  ; 9.581  ; 9.581  ;
; not_reset     ; MA_LOAD_HI     ; 11.087 ; 11.087 ; 11.087 ; 11.087 ;
; not_reset     ; MA_LOAD_LO     ; 10.454 ; 10.454 ; 10.454 ; 10.454 ;
; not_reset     ; MD_BUS_SEL     ; 11.061 ; 11.061 ; 11.061 ; 11.061 ;
; not_reset     ; MD_IN_SEL      ; 10.069 ; 10.069 ; 10.069 ; 10.069 ;
; not_reset     ; MD_LOAD        ; 9.966  ; 9.966  ; 9.966  ; 9.966  ;
; not_reset     ; MEM_READ       ; 9.995  ; 9.995  ; 9.995  ; 9.995  ;
; not_reset     ; MEM_WRITE      ; 11.125 ; 11.125 ; 11.125 ; 11.125 ;
; not_reset     ; PC_BUS_SEL     ; 10.963 ; 10.963 ; 10.963 ; 10.963 ;
; not_reset     ; PC_CLR_HI      ; 10.673 ; 10.673 ; 10.673 ; 10.673 ;
; not_reset     ; PC_LOAD_HI     ; 10.947 ; 10.947 ; 10.947 ; 10.947 ;
; not_reset     ; PC_LOAD_LO     ; 10.961 ; 10.961 ; 10.961 ; 10.961 ;
+---------------+----------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+---------------+----------------+-------+-------+-------+-------+
; Input Port    ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+---------------+----------------+-------+-------+-------+-------+
; ADD_CARRY     ; LINK_COMP      ; 5.367 ;       ;       ; 5.367 ;
; INC_CARRY     ; LINK_COMP      ; 5.667 ;       ;       ; 5.667 ;
; IS_AUTO_INDEX ; ALU_INC        ; 5.189 ;       ;       ; 5.189 ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 5.430 ;       ;       ; 5.430 ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 5.542 ;       ;       ; 5.542 ;
; IS_AUTO_INDEX ; MD_LOAD        ; 5.133 ;       ;       ; 5.133 ;
; IS_ZERO_LAST  ; ALU_INC        ; 5.588 ;       ;       ; 5.588 ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 5.731 ;       ;       ; 5.731 ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 5.995 ;       ;       ; 5.995 ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 5.996 ;       ;       ; 5.996 ;
; LINK_VALUE    ; PC_BUS_SEL     ; 6.129 ;       ;       ; 6.129 ;
; LINK_VALUE    ; PC_LOAD_HI     ; 6.124 ;       ;       ; 6.124 ;
; LINK_VALUE    ; PC_LOAD_LO     ; 6.129 ;       ;       ; 6.129 ;
; MD_BUS[5]     ; LINK_LOAD      ; 6.224 ;       ;       ; 6.224 ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 5.302 ;       ;       ; 5.302 ;
; MD_BUS[5]     ; PC_BUS_SEL     ; 6.083 ;       ;       ; 6.083 ;
; MD_BUS[5]     ; PC_LOAD_HI     ; 6.078 ;       ;       ; 6.078 ;
; MD_BUS[5]     ; PC_LOAD_LO     ; 6.083 ;       ;       ; 6.083 ;
; MD_BUS[6]     ; AC_LOAD        ; 6.210 ;       ;       ; 6.210 ;
; MD_BUS[6]     ; ALU_COMP       ; 5.509 ;       ;       ; 5.509 ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 6.149 ;       ;       ; 6.149 ;
; MD_BUS[6]     ; PC_BUS_SEL     ; 6.093 ;       ;       ; 6.093 ;
; MD_BUS[6]     ; PC_LOAD_HI     ; 6.088 ;       ;       ; 6.088 ;
; MD_BUS[6]     ; PC_LOAD_LO     ; 6.093 ;       ;       ; 6.093 ;
; MD_BUS[7]     ; LINK_COMP      ; 5.755 ;       ;       ; 5.755 ;
; MD_BUS[7]     ; LINK_LOAD      ; 6.014 ;       ;       ; 6.014 ;
; MD_BUS[7]     ; PC_BUS_SEL     ; 6.142 ;       ;       ; 6.142 ;
; MD_BUS[7]     ; PC_LOAD_HI     ; 6.137 ;       ;       ; 6.137 ;
; MD_BUS[7]     ; PC_LOAD_LO     ; 6.142 ;       ;       ; 6.142 ;
; MD_BUS[8]     ; AC_LOAD        ; 6.084 ;       ;       ; 6.084 ;
; MD_BUS[8]     ; ALU_FUNC_SEL_2 ; 6.095 ;       ;       ; 6.095 ;
; MD_BUS[8]     ; ALU_OUT_SEL_1  ; 5.874 ;       ;       ; 5.874 ;
; MD_BUS[8]     ; ALU_OUT_SEL_2  ; 6.020 ;       ;       ; 6.020 ;
; MD_BUS[8]     ; ALU_ROT_1      ; 5.019 ;       ;       ; 5.019 ;
; MD_BUS[8]     ; LINK_LOAD      ; 6.121 ;       ;       ; 6.121 ;
; MD_BUS[8]     ; PC_BUS_SEL     ;       ; 5.954 ; 5.954 ;       ;
; MD_BUS[8]     ; PC_LOAD_HI     ;       ; 5.949 ; 5.949 ;       ;
; MD_BUS[8]     ; PC_LOAD_LO     ;       ; 5.954 ; 5.954 ;       ;
; MD_BUS[8]     ; SR_BUS_SEL     ; 6.094 ;       ;       ; 6.094 ;
; MD_BUS[9]     ; AC_LOAD        ; 6.104 ;       ;       ; 6.104 ;
; MD_BUS[9]     ; ALU_FUNC_SEL_2 ; 6.010 ;       ;       ; 6.010 ;
; MD_BUS[9]     ; ALU_OUT_SEL_1  ; 5.966 ;       ;       ; 5.966 ;
; MD_BUS[9]     ; ALU_OUT_SEL_2  ; 6.040 ;       ;       ; 6.040 ;
; MD_BUS[9]     ; ALU_ROT_2      ; 5.111 ;       ;       ; 5.111 ;
; MD_BUS[9]     ; LINK_LOAD      ; 6.141 ;       ;       ; 6.141 ;
; MD_BUS[9]     ; SR_BUS_SEL     ; 6.009 ;       ;       ; 6.009 ;
; MD_BUS[10]    ; AC_LOAD        ; 6.401 ;       ;       ; 6.401 ;
; MD_BUS[10]    ; ALU_OUT_SEL_2  ; 6.337 ;       ;       ; 6.337 ;
; MD_BUS[10]    ; ALU_ROT_1      ; 6.538 ;       ;       ; 6.538 ;
; MD_BUS[10]    ; ALU_ROT_2      ; 6.635 ;       ;       ; 6.635 ;
; MD_BUS[10]    ; LINK_LOAD      ; 6.438 ;       ;       ; 6.438 ;
; MD_BUS[11]    ; AC_LOAD        ; 6.398 ; 6.207 ; 6.207 ; 6.398 ;
; MD_BUS[11]    ; ALU_CLEAR      ;       ; 5.518 ; 5.518 ;       ;
; MD_BUS[11]    ; ALU_FUNC_SEL_2 ;       ; 5.942 ; 5.942 ;       ;
; MD_BUS[11]    ; ALU_INC        ; 5.457 ;       ;       ; 5.457 ;
; MD_BUS[11]    ; ALU_OUT_SEL_1  ;       ; 6.059 ; 6.059 ;       ;
; MD_BUS[11]    ; ALU_OUT_SEL_2  ; 6.337 ; 6.146 ; 6.146 ; 6.337 ;
; MD_BUS[11]    ; LINK_COMP      ; 5.549 ;       ;       ; 5.549 ;
; MD_BUS[11]    ; LINK_LOAD      ; 6.203 ;       ;       ; 6.203 ;
; MD_BUS[11]    ; PC_BUS_SEL     ;       ; 6.048 ; 6.048 ;       ;
; MD_BUS[11]    ; PC_LOAD_HI     ;       ; 6.043 ; 6.043 ;       ;
; MD_BUS[11]    ; PC_LOAD_LO     ;       ; 6.048 ; 6.048 ;       ;
; MD_BUS[11]    ; SR_BUS_SEL     ;       ; 5.941 ; 5.941 ;       ;
; not_reset     ; AC_LOAD        ; 6.949 ; 7.597 ; 7.597 ; 6.949 ;
; not_reset     ; ALU_CLEAR      ; 6.967 ; 7.615 ; 7.615 ; 6.967 ;
; not_reset     ; ALU_FUNC_SEL_0 ; 6.416 ; 7.064 ; 7.064 ; 6.416 ;
; not_reset     ; ALU_FUNC_SEL_1 ; 6.665 ; 7.313 ; 7.313 ; 6.665 ;
; not_reset     ; ALU_INC        ; 6.512 ; 7.131 ; 7.131 ; 6.512 ;
; not_reset     ; ALU_OUT_SEL_0  ; 6.648 ; 7.296 ; 7.296 ; 6.648 ;
; not_reset     ; ALU_OUT_SEL_1  ; 7.076 ; 7.724 ; 7.724 ; 7.076 ;
; not_reset     ; LINK_COMP      ; 6.881 ; 7.529 ; 7.529 ; 6.881 ;
; not_reset     ; LINK_LOAD      ; 7.079 ; 7.727 ; 7.727 ; 7.079 ;
; not_reset     ; MA_CLR_HI      ; 6.901 ; 7.416 ; 7.416 ; 6.901 ;
; not_reset     ; MA_CLR_LO      ; 6.483 ; 7.670 ; 7.670 ; 6.483 ;
; not_reset     ; MA_LOAD_HI     ; 6.969 ; 7.484 ; 7.484 ; 6.969 ;
; not_reset     ; MA_LOAD_LO     ; 6.996 ; 7.582 ; 7.582 ; 6.996 ;
; not_reset     ; MD_BUS_SEL     ; 6.433 ; 7.445 ; 7.445 ; 6.433 ;
; not_reset     ; MD_IN_SEL      ; 6.611 ; 7.257 ; 7.257 ; 6.611 ;
; not_reset     ; MD_LOAD        ; 6.508 ; 7.023 ; 7.023 ; 6.508 ;
; not_reset     ; MEM_READ       ; 6.537 ; 7.183 ; 7.183 ; 6.537 ;
; not_reset     ; MEM_WRITE      ; 6.467 ; 7.635 ; 7.635 ; 6.467 ;
; not_reset     ; PC_BUS_SEL     ; 7.361 ; 8.009 ; 8.009 ; 7.361 ;
; not_reset     ; PC_CLR_HI      ; 7.215 ; 7.863 ; 7.863 ; 7.215 ;
; not_reset     ; PC_LOAD_HI     ; 6.919 ; 7.567 ; 7.567 ; 6.919 ;
; not_reset     ; PC_LOAD_LO     ; 6.920 ; 7.568 ; 7.568 ; 6.920 ;
+---------------+----------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+----------+---------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack ; -37.608  ; -19.970 ; N/A      ; N/A     ; -11.336             ;
;  IRQ             ; -28.174  ; -19.970 ; N/A      ; N/A     ; -10.738             ;
;  clk             ; -37.608  ; -11.323 ; N/A      ; N/A     ; -11.336             ;
; Design-wide TNS  ; -312.589 ; -31.293 ; 0.0      ; 0.0     ; -471.408            ;
;  IRQ             ; -28.174  ; -19.970 ; N/A      ; N/A     ; -163.789            ;
;  clk             ; -284.415 ; -11.323 ; N/A      ; N/A     ; -307.619            ;
+------------------+----------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; IRQ        ; IRQ        ; 13.193 ; 13.193 ; Rise       ; IRQ             ;
; clk        ; IRQ        ; 4.546  ; 4.546  ; Rise       ; IRQ             ;
; not_reset  ; IRQ        ; 11.891 ; 11.891 ; Rise       ; IRQ             ;
; start      ; IRQ        ; -0.651 ; -0.651 ; Rise       ; IRQ             ;
; IRQ        ; clk        ; 22.627 ; 22.627 ; Rise       ; clk             ;
; MD_BUS[*]  ; clk        ; 10.175 ; 10.175 ; Rise       ; clk             ;
;  MD_BUS[0] ; clk        ; 9.419  ; 9.419  ; Rise       ; clk             ;
;  MD_BUS[1] ; clk        ; 9.341  ; 9.341  ; Rise       ; clk             ;
;  MD_BUS[2] ; clk        ; 10.175 ; 10.175 ; Rise       ; clk             ;
;  MD_BUS[3] ; clk        ; 9.643  ; 9.643  ; Rise       ; clk             ;
;  MD_BUS[4] ; clk        ; 9.827  ; 9.827  ; Rise       ; clk             ;
; clk        ; clk        ; 13.980 ; 13.980 ; Rise       ; clk             ;
; not_reset  ; clk        ; 21.136 ; 21.136 ; Rise       ; clk             ;
; start      ; clk        ; 7.283  ; 7.283  ; Rise       ; clk             ;
; IRQ        ; clk        ; 21.840 ; 21.840 ; Fall       ; clk             ;
; clk        ; clk        ; 13.193 ; 13.193 ; Fall       ; clk             ;
; not_reset  ; clk        ; 20.538 ; 20.538 ; Fall       ; clk             ;
; start      ; clk        ; 6.685  ; 6.685  ; Fall       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; IRQ        ; IRQ        ; 14.436 ; 14.436 ; Rise       ; IRQ             ;
; clk        ; IRQ        ; 19.970 ; 19.970 ; Rise       ; IRQ             ;
; not_reset  ; IRQ        ; 14.257 ; 14.257 ; Rise       ; IRQ             ;
; start      ; IRQ        ; 14.975 ; 14.975 ; Rise       ; IRQ             ;
; IRQ        ; clk        ; 5.789  ; 5.789  ; Rise       ; clk             ;
; MD_BUS[*]  ; clk        ; -3.682 ; -3.682 ; Rise       ; clk             ;
;  MD_BUS[0] ; clk        ; -3.739 ; -3.739 ; Rise       ; clk             ;
;  MD_BUS[1] ; clk        ; -3.838 ; -3.838 ; Rise       ; clk             ;
;  MD_BUS[2] ; clk        ; -3.855 ; -3.855 ; Rise       ; clk             ;
;  MD_BUS[3] ; clk        ; -3.823 ; -3.823 ; Rise       ; clk             ;
;  MD_BUS[4] ; clk        ; -3.682 ; -3.682 ; Rise       ; clk             ;
; clk        ; clk        ; 11.323 ; 11.323 ; Rise       ; clk             ;
; not_reset  ; clk        ; 5.610  ; 5.610  ; Rise       ; clk             ;
; start      ; clk        ; 6.328  ; 6.328  ; Rise       ; clk             ;
; IRQ        ; clk        ; 3.645  ; 3.645  ; Fall       ; clk             ;
; clk        ; clk        ; 9.179  ; 9.179  ; Fall       ; clk             ;
; not_reset  ; clk        ; 3.466  ; 3.466  ; Fall       ; clk             ;
; start      ; clk        ; 4.184  ; 4.184  ; Fall       ; clk             ;
+------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; AC_LOAD        ; IRQ        ; 43.100 ; 43.100 ; Rise       ; IRQ             ;
; ALU_CLEAR      ; IRQ        ; 43.332 ; 43.332 ; Rise       ; IRQ             ;
; ALU_COMP       ; IRQ        ; 30.630 ; 30.630 ; Rise       ; IRQ             ;
; ALU_FUNC_SEL_0 ; IRQ        ; 41.777 ; 41.777 ; Rise       ; IRQ             ;
; ALU_FUNC_SEL_1 ; IRQ        ; 42.451 ; 42.451 ; Rise       ; IRQ             ;
; ALU_FUNC_SEL_2 ; IRQ        ; 31.363 ; 31.363 ; Rise       ; IRQ             ;
; ALU_INC        ; IRQ        ; 44.093 ; 44.093 ; Rise       ; IRQ             ;
; ALU_OUT_SEL_0  ; IRQ        ; 43.416 ; 43.416 ; Rise       ; IRQ             ;
; ALU_OUT_SEL_1  ; IRQ        ; 43.645 ; 43.645 ; Rise       ; IRQ             ;
; ALU_OUT_SEL_2  ; IRQ        ; 30.831 ; 30.831 ; Rise       ; IRQ             ;
; ALU_ROT_1      ; IRQ        ; 31.086 ; 31.086 ; Rise       ; IRQ             ;
; ALU_ROT_2      ; IRQ        ; 31.370 ; 31.370 ; Rise       ; IRQ             ;
; IR_LOAD        ; IRQ        ; 28.783 ; 28.783 ; Rise       ; IRQ             ;
; LINK_COMP      ; IRQ        ; 43.189 ; 43.189 ; Rise       ; IRQ             ;
; LINK_LOAD      ; IRQ        ; 43.606 ; 43.606 ; Rise       ; IRQ             ;
; LINK_OUT_SEL   ; IRQ        ; 30.020 ; 30.020 ; Rise       ; IRQ             ;
; MA_CLR_HI      ; IRQ        ; 44.921 ; 44.921 ; Rise       ; IRQ             ;
; MA_CLR_LO      ; IRQ        ; 41.064 ; 41.064 ; Rise       ; IRQ             ;
; MA_LOAD_HI     ; IRQ        ; 45.154 ; 45.154 ; Rise       ; IRQ             ;
; MA_LOAD_LO     ; IRQ        ; 44.072 ; 44.072 ; Rise       ; IRQ             ;
; MD_BUS_SEL     ; IRQ        ; 45.195 ; 45.195 ; Rise       ; IRQ             ;
; MD_IN_SEL      ; IRQ        ; 43.255 ; 43.255 ; Rise       ; IRQ             ;
; MD_LOAD        ; IRQ        ; 42.719 ; 42.719 ; Rise       ; IRQ             ;
; MEM_READ       ; IRQ        ; 43.197 ; 43.197 ; Rise       ; IRQ             ;
; MEM_WRITE      ; IRQ        ; 45.467 ; 45.467 ; Rise       ; IRQ             ;
; PC_BUS_SEL     ; IRQ        ; 44.698 ; 44.698 ; Rise       ; IRQ             ;
; PC_CLR_HI      ; IRQ        ; 44.041 ; 44.041 ; Rise       ; IRQ             ;
; PC_LOAD_HI     ; IRQ        ; 44.650 ; 44.650 ; Rise       ; IRQ             ;
; PC_LOAD_LO     ; IRQ        ; 44.703 ; 44.703 ; Rise       ; IRQ             ;
; SR_BUS_SEL     ; IRQ        ; 31.361 ; 31.361 ; Rise       ; IRQ             ;
; AC_LOAD        ; IRQ        ; 27.119 ; 27.119 ; Fall       ; IRQ             ;
; ALU_CLEAR      ; IRQ        ; 27.351 ; 27.351 ; Fall       ; IRQ             ;
; ALU_FUNC_SEL_0 ; IRQ        ; 25.796 ; 25.796 ; Fall       ; IRQ             ;
; ALU_FUNC_SEL_1 ; IRQ        ; 26.470 ; 26.470 ; Fall       ; IRQ             ;
; ALU_INC        ; IRQ        ; 28.112 ; 28.112 ; Fall       ; IRQ             ;
; ALU_OUT_SEL_0  ; IRQ        ; 27.435 ; 27.435 ; Fall       ; IRQ             ;
; ALU_OUT_SEL_1  ; IRQ        ; 27.664 ; 27.664 ; Fall       ; IRQ             ;
; LINK_COMP      ; IRQ        ; 27.208 ; 27.208 ; Fall       ; IRQ             ;
; LINK_LOAD      ; IRQ        ; 27.625 ; 27.625 ; Fall       ; IRQ             ;
; MA_CLR_HI      ; IRQ        ; 28.940 ; 28.940 ; Fall       ; IRQ             ;
; MA_CLR_LO      ; IRQ        ; 16.728 ; 16.728 ; Fall       ; IRQ             ;
; MA_LOAD_HI     ; IRQ        ; 29.173 ; 29.173 ; Fall       ; IRQ             ;
; MA_LOAD_LO     ; IRQ        ; 28.091 ; 28.091 ; Fall       ; IRQ             ;
; MD_BUS_SEL     ; IRQ        ; 29.214 ; 29.214 ; Fall       ; IRQ             ;
; MD_IN_SEL      ; IRQ        ; 27.274 ; 27.274 ; Fall       ; IRQ             ;
; MD_LOAD        ; IRQ        ; 26.738 ; 26.738 ; Fall       ; IRQ             ;
; MEM_READ       ; IRQ        ; 27.216 ; 27.216 ; Fall       ; IRQ             ;
; MEM_WRITE      ; IRQ        ; 29.486 ; 29.486 ; Fall       ; IRQ             ;
; PC_BUS_SEL     ; IRQ        ; 28.717 ; 28.717 ; Fall       ; IRQ             ;
; PC_CLR_HI      ; IRQ        ; 28.060 ; 28.060 ; Fall       ; IRQ             ;
; PC_LOAD_HI     ; IRQ        ; 28.669 ; 28.669 ; Fall       ; IRQ             ;
; PC_LOAD_LO     ; IRQ        ; 28.722 ; 28.722 ; Fall       ; IRQ             ;
; AC_LOAD        ; clk        ; 34.453 ; 34.453 ; Rise       ; clk             ;
; ALU_CLEAR      ; clk        ; 34.685 ; 34.685 ; Rise       ; clk             ;
; ALU_COMP       ; clk        ; 21.983 ; 21.983 ; Rise       ; clk             ;
; ALU_FUNC_SEL_0 ; clk        ; 33.130 ; 33.130 ; Rise       ; clk             ;
; ALU_FUNC_SEL_1 ; clk        ; 33.804 ; 33.804 ; Rise       ; clk             ;
; ALU_FUNC_SEL_2 ; clk        ; 22.716 ; 22.716 ; Rise       ; clk             ;
; ALU_INC        ; clk        ; 35.446 ; 35.446 ; Rise       ; clk             ;
; ALU_OUT_SEL_0  ; clk        ; 34.769 ; 34.769 ; Rise       ; clk             ;
; ALU_OUT_SEL_1  ; clk        ; 34.998 ; 34.998 ; Rise       ; clk             ;
; ALU_OUT_SEL_2  ; clk        ; 22.184 ; 22.184 ; Rise       ; clk             ;
; ALU_ROT_1      ; clk        ; 22.439 ; 22.439 ; Rise       ; clk             ;
; ALU_ROT_2      ; clk        ; 22.723 ; 22.723 ; Rise       ; clk             ;
; IR_LOAD        ; clk        ; 20.136 ; 20.136 ; Rise       ; clk             ;
; LINK_COMP      ; clk        ; 34.542 ; 34.542 ; Rise       ; clk             ;
; LINK_LOAD      ; clk        ; 34.959 ; 34.959 ; Rise       ; clk             ;
; LINK_OUT_SEL   ; clk        ; 21.373 ; 21.373 ; Rise       ; clk             ;
; MA_CLR_HI      ; clk        ; 36.274 ; 36.274 ; Rise       ; clk             ;
; MA_CLR_LO      ; clk        ; 32.417 ; 32.417 ; Rise       ; clk             ;
; MA_LOAD_HI     ; clk        ; 36.507 ; 36.507 ; Rise       ; clk             ;
; MA_LOAD_LO     ; clk        ; 35.425 ; 35.425 ; Rise       ; clk             ;
; MD_BUS_SEL     ; clk        ; 36.548 ; 36.548 ; Rise       ; clk             ;
; MD_IN_SEL      ; clk        ; 34.608 ; 34.608 ; Rise       ; clk             ;
; MD_LOAD        ; clk        ; 34.072 ; 34.072 ; Rise       ; clk             ;
; MEM_READ       ; clk        ; 34.550 ; 34.550 ; Rise       ; clk             ;
; MEM_WRITE      ; clk        ; 36.820 ; 36.820 ; Rise       ; clk             ;
; PC_BUS_SEL     ; clk        ; 36.051 ; 36.051 ; Rise       ; clk             ;
; PC_CLR_HI      ; clk        ; 35.394 ; 35.394 ; Rise       ; clk             ;
; PC_LOAD_HI     ; clk        ; 36.003 ; 36.003 ; Rise       ; clk             ;
; PC_LOAD_LO     ; clk        ; 36.056 ; 36.056 ; Rise       ; clk             ;
; SR_BUS_SEL     ; clk        ; 22.714 ; 22.714 ; Rise       ; clk             ;
; AC_LOAD        ; clk        ; 32.309 ; 32.309 ; Fall       ; clk             ;
; ALU_CLEAR      ; clk        ; 32.541 ; 32.541 ; Fall       ; clk             ;
; ALU_COMP       ; clk        ; 19.839 ; 19.839 ; Fall       ; clk             ;
; ALU_FUNC_SEL_0 ; clk        ; 30.986 ; 30.986 ; Fall       ; clk             ;
; ALU_FUNC_SEL_1 ; clk        ; 31.660 ; 31.660 ; Fall       ; clk             ;
; ALU_FUNC_SEL_2 ; clk        ; 20.572 ; 20.572 ; Fall       ; clk             ;
; ALU_INC        ; clk        ; 33.302 ; 33.302 ; Fall       ; clk             ;
; ALU_OUT_SEL_0  ; clk        ; 32.625 ; 32.625 ; Fall       ; clk             ;
; ALU_OUT_SEL_1  ; clk        ; 32.854 ; 32.854 ; Fall       ; clk             ;
; ALU_OUT_SEL_2  ; clk        ; 20.040 ; 20.040 ; Fall       ; clk             ;
; ALU_ROT_1      ; clk        ; 20.295 ; 20.295 ; Fall       ; clk             ;
; ALU_ROT_2      ; clk        ; 20.579 ; 20.579 ; Fall       ; clk             ;
; IR_LOAD        ; clk        ; 17.992 ; 17.992 ; Fall       ; clk             ;
; LINK_COMP      ; clk        ; 32.398 ; 32.398 ; Fall       ; clk             ;
; LINK_LOAD      ; clk        ; 32.815 ; 32.815 ; Fall       ; clk             ;
; LINK_OUT_SEL   ; clk        ; 19.229 ; 19.229 ; Fall       ; clk             ;
; MA_CLR_HI      ; clk        ; 34.130 ; 34.130 ; Fall       ; clk             ;
; MA_CLR_LO      ; clk        ; 30.273 ; 30.273 ; Fall       ; clk             ;
; MA_LOAD_HI     ; clk        ; 34.363 ; 34.363 ; Fall       ; clk             ;
; MA_LOAD_LO     ; clk        ; 33.281 ; 33.281 ; Fall       ; clk             ;
; MD_BUS_SEL     ; clk        ; 34.404 ; 34.404 ; Fall       ; clk             ;
; MD_IN_SEL      ; clk        ; 32.464 ; 32.464 ; Fall       ; clk             ;
; MD_LOAD        ; clk        ; 31.928 ; 31.928 ; Fall       ; clk             ;
; MEM_READ       ; clk        ; 32.406 ; 32.406 ; Fall       ; clk             ;
; MEM_WRITE      ; clk        ; 34.676 ; 34.676 ; Fall       ; clk             ;
; PC_BUS_SEL     ; clk        ; 33.907 ; 33.907 ; Fall       ; clk             ;
; PC_CLR_HI      ; clk        ; 33.250 ; 33.250 ; Fall       ; clk             ;
; PC_LOAD_HI     ; clk        ; 33.859 ; 33.859 ; Fall       ; clk             ;
; PC_LOAD_LO     ; clk        ; 33.912 ; 33.912 ; Fall       ; clk             ;
; SR_BUS_SEL     ; clk        ; 20.570 ; 20.570 ; Fall       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; AC_LOAD        ; IRQ        ; 7.785 ; 7.785 ; Rise       ; IRQ             ;
; ALU_CLEAR      ; IRQ        ; 7.784 ; 7.784 ; Rise       ; IRQ             ;
; ALU_COMP       ; IRQ        ; 8.048 ; 8.048 ; Rise       ; IRQ             ;
; ALU_FUNC_SEL_0 ; IRQ        ; 7.701 ; 7.701 ; Rise       ; IRQ             ;
; ALU_FUNC_SEL_1 ; IRQ        ; 7.950 ; 7.950 ; Rise       ; IRQ             ;
; ALU_FUNC_SEL_2 ; IRQ        ; 8.286 ; 8.286 ; Rise       ; IRQ             ;
; ALU_INC        ; IRQ        ; 5.776 ; 5.776 ; Rise       ; IRQ             ;
; ALU_OUT_SEL_0  ; IRQ        ; 5.845 ; 5.845 ; Rise       ; IRQ             ;
; ALU_OUT_SEL_1  ; IRQ        ; 7.963 ; 7.963 ; Rise       ; IRQ             ;
; ALU_OUT_SEL_2  ; IRQ        ; 7.727 ; 7.727 ; Rise       ; IRQ             ;
; ALU_ROT_1      ; IRQ        ; 8.243 ; 8.243 ; Rise       ; IRQ             ;
; ALU_ROT_2      ; IRQ        ; 8.340 ; 8.340 ; Rise       ; IRQ             ;
; IR_LOAD        ; IRQ        ; 7.391 ; 7.391 ; Rise       ; IRQ             ;
; LINK_COMP      ; IRQ        ; 8.003 ; 8.003 ; Rise       ; IRQ             ;
; LINK_LOAD      ; IRQ        ; 7.783 ; 7.783 ; Rise       ; IRQ             ;
; LINK_OUT_SEL   ; IRQ        ; 7.837 ; 7.837 ; Rise       ; IRQ             ;
; MA_CLR_HI      ; IRQ        ; 6.140 ; 6.140 ; Rise       ; IRQ             ;
; MA_CLR_LO      ; IRQ        ; 5.652 ; 5.652 ; Rise       ; IRQ             ;
; MA_LOAD_HI     ; IRQ        ; 7.676 ; 7.676 ; Rise       ; IRQ             ;
; MA_LOAD_LO     ; IRQ        ; 8.030 ; 8.030 ; Rise       ; IRQ             ;
; MD_BUS_SEL     ; IRQ        ; 5.524 ; 5.524 ; Rise       ; IRQ             ;
; MD_IN_SEL      ; IRQ        ; 7.694 ; 7.694 ; Rise       ; IRQ             ;
; MD_LOAD        ; IRQ        ; 5.690 ; 5.690 ; Rise       ; IRQ             ;
; MEM_READ       ; IRQ        ; 7.620 ; 7.620 ; Rise       ; IRQ             ;
; MEM_WRITE      ; IRQ        ; 5.636 ; 5.636 ; Rise       ; IRQ             ;
; PC_BUS_SEL     ; IRQ        ; 7.792 ; 7.792 ; Rise       ; IRQ             ;
; PC_CLR_HI      ; IRQ        ; 8.500 ; 8.500 ; Rise       ; IRQ             ;
; PC_LOAD_HI     ; IRQ        ; 6.183 ; 6.183 ; Rise       ; IRQ             ;
; PC_LOAD_LO     ; IRQ        ; 6.184 ; 6.184 ; Rise       ; IRQ             ;
; SR_BUS_SEL     ; IRQ        ; 8.285 ; 8.285 ; Rise       ; IRQ             ;
; AC_LOAD        ; IRQ        ; 8.234 ; 8.234 ; Fall       ; IRQ             ;
; ALU_CLEAR      ; IRQ        ; 8.252 ; 8.252 ; Fall       ; IRQ             ;
; ALU_FUNC_SEL_0 ; IRQ        ; 7.701 ; 7.701 ; Fall       ; IRQ             ;
; ALU_FUNC_SEL_1 ; IRQ        ; 7.950 ; 7.950 ; Fall       ; IRQ             ;
; ALU_INC        ; IRQ        ; 5.776 ; 5.776 ; Fall       ; IRQ             ;
; ALU_OUT_SEL_0  ; IRQ        ; 5.845 ; 5.845 ; Fall       ; IRQ             ;
; ALU_OUT_SEL_1  ; IRQ        ; 8.361 ; 8.361 ; Fall       ; IRQ             ;
; LINK_COMP      ; IRQ        ; 8.166 ; 8.166 ; Fall       ; IRQ             ;
; LINK_LOAD      ; IRQ        ; 8.364 ; 8.364 ; Fall       ; IRQ             ;
; MA_CLR_HI      ; IRQ        ; 6.140 ; 6.140 ; Fall       ; IRQ             ;
; MA_CLR_LO      ; IRQ        ; 5.652 ; 5.652 ; Fall       ; IRQ             ;
; MA_LOAD_HI     ; IRQ        ; 8.121 ; 8.121 ; Fall       ; IRQ             ;
; MA_LOAD_LO     ; IRQ        ; 8.219 ; 8.219 ; Fall       ; IRQ             ;
; MD_BUS_SEL     ; IRQ        ; 5.524 ; 5.524 ; Fall       ; IRQ             ;
; MD_IN_SEL      ; IRQ        ; 7.894 ; 7.894 ; Fall       ; IRQ             ;
; MD_LOAD        ; IRQ        ; 5.690 ; 5.690 ; Fall       ; IRQ             ;
; MEM_READ       ; IRQ        ; 7.820 ; 7.820 ; Fall       ; IRQ             ;
; MEM_WRITE      ; IRQ        ; 5.636 ; 5.636 ; Fall       ; IRQ             ;
; PC_BUS_SEL     ; IRQ        ; 8.646 ; 8.646 ; Fall       ; IRQ             ;
; PC_CLR_HI      ; IRQ        ; 8.500 ; 8.500 ; Fall       ; IRQ             ;
; PC_LOAD_HI     ; IRQ        ; 6.183 ; 6.183 ; Fall       ; IRQ             ;
; PC_LOAD_LO     ; IRQ        ; 6.184 ; 6.184 ; Fall       ; IRQ             ;
; AC_LOAD        ; clk        ; 3.327 ; 3.327 ; Rise       ; clk             ;
; ALU_CLEAR      ; clk        ; 3.295 ; 3.295 ; Rise       ; clk             ;
; ALU_COMP       ; clk        ; 3.836 ; 3.836 ; Rise       ; clk             ;
; ALU_FUNC_SEL_0 ; clk        ; 3.143 ; 3.143 ; Rise       ; clk             ;
; ALU_FUNC_SEL_1 ; clk        ; 3.392 ; 3.392 ; Rise       ; clk             ;
; ALU_FUNC_SEL_2 ; clk        ; 3.723 ; 3.723 ; Rise       ; clk             ;
; ALU_INC        ; clk        ; 3.193 ; 3.193 ; Rise       ; clk             ;
; ALU_OUT_SEL_0  ; clk        ; 3.220 ; 3.220 ; Rise       ; clk             ;
; ALU_OUT_SEL_1  ; clk        ; 3.342 ; 3.342 ; Rise       ; clk             ;
; ALU_OUT_SEL_2  ; clk        ; 3.754 ; 3.754 ; Rise       ; clk             ;
; ALU_ROT_1      ; clk        ; 4.150 ; 4.150 ; Rise       ; clk             ;
; ALU_ROT_2      ; clk        ; 4.247 ; 4.247 ; Rise       ; clk             ;
; IR_LOAD        ; clk        ; 3.282 ; 3.282 ; Rise       ; clk             ;
; LINK_COMP      ; clk        ; 3.577 ; 3.577 ; Rise       ; clk             ;
; LINK_LOAD      ; clk        ; 3.806 ; 3.806 ; Rise       ; clk             ;
; LINK_OUT_SEL   ; clk        ; 3.625 ; 3.625 ; Rise       ; clk             ;
; MA_CLR_HI      ; clk        ; 3.550 ; 3.550 ; Rise       ; clk             ;
; MA_CLR_LO      ; clk        ; 3.276 ; 3.276 ; Rise       ; clk             ;
; MA_LOAD_HI     ; clk        ; 3.188 ; 3.188 ; Rise       ; clk             ;
; MA_LOAD_LO     ; clk        ; 3.176 ; 3.176 ; Rise       ; clk             ;
; MD_BUS_SEL     ; clk        ; 3.298 ; 3.298 ; Rise       ; clk             ;
; MD_IN_SEL      ; clk        ; 3.249 ; 3.249 ; Rise       ; clk             ;
; MD_LOAD        ; clk        ; 3.157 ; 3.157 ; Rise       ; clk             ;
; MEM_READ       ; clk        ; 3.175 ; 3.175 ; Rise       ; clk             ;
; MEM_WRITE      ; clk        ; 3.332 ; 3.332 ; Rise       ; clk             ;
; PC_BUS_SEL     ; clk        ; 3.533 ; 3.533 ; Rise       ; clk             ;
; PC_CLR_HI      ; clk        ; 3.533 ; 3.533 ; Rise       ; clk             ;
; PC_LOAD_HI     ; clk        ; 3.452 ; 3.452 ; Rise       ; clk             ;
; PC_LOAD_LO     ; clk        ; 3.647 ; 3.647 ; Rise       ; clk             ;
; SR_BUS_SEL     ; clk        ; 3.722 ; 3.722 ; Rise       ; clk             ;
; AC_LOAD        ; clk        ; 3.676 ; 3.676 ; Fall       ; clk             ;
; ALU_CLEAR      ; clk        ; 3.694 ; 3.694 ; Fall       ; clk             ;
; ALU_COMP       ; clk        ; 4.276 ; 4.276 ; Fall       ; clk             ;
; ALU_FUNC_SEL_0 ; clk        ; 3.143 ; 3.143 ; Fall       ; clk             ;
; ALU_FUNC_SEL_1 ; clk        ; 3.392 ; 3.392 ; Fall       ; clk             ;
; ALU_FUNC_SEL_2 ; clk        ; 4.514 ; 4.514 ; Fall       ; clk             ;
; ALU_INC        ; clk        ; 3.239 ; 3.239 ; Fall       ; clk             ;
; ALU_OUT_SEL_0  ; clk        ; 3.375 ; 3.375 ; Fall       ; clk             ;
; ALU_OUT_SEL_1  ; clk        ; 3.803 ; 3.803 ; Fall       ; clk             ;
; ALU_OUT_SEL_2  ; clk        ; 3.955 ; 3.955 ; Fall       ; clk             ;
; ALU_ROT_1      ; clk        ; 4.471 ; 4.471 ; Fall       ; clk             ;
; ALU_ROT_2      ; clk        ; 4.568 ; 4.568 ; Fall       ; clk             ;
; IR_LOAD        ; clk        ; 3.619 ; 3.619 ; Fall       ; clk             ;
; LINK_COMP      ; clk        ; 3.608 ; 3.608 ; Fall       ; clk             ;
; LINK_LOAD      ; clk        ; 3.806 ; 3.806 ; Fall       ; clk             ;
; LINK_OUT_SEL   ; clk        ; 4.065 ; 4.065 ; Fall       ; clk             ;
; MA_CLR_HI      ; clk        ; 3.550 ; 3.550 ; Fall       ; clk             ;
; MA_CLR_LO      ; clk        ; 3.348 ; 3.348 ; Fall       ; clk             ;
; MA_LOAD_HI     ; clk        ; 3.618 ; 3.618 ; Fall       ; clk             ;
; MA_LOAD_LO     ; clk        ; 3.716 ; 3.716 ; Fall       ; clk             ;
; MD_BUS_SEL     ; clk        ; 3.298 ; 3.298 ; Fall       ; clk             ;
; MD_IN_SEL      ; clk        ; 3.338 ; 3.338 ; Fall       ; clk             ;
; MD_LOAD        ; clk        ; 3.157 ; 3.157 ; Fall       ; clk             ;
; MEM_READ       ; clk        ; 3.264 ; 3.264 ; Fall       ; clk             ;
; MEM_WRITE      ; clk        ; 3.332 ; 3.332 ; Fall       ; clk             ;
; PC_BUS_SEL     ; clk        ; 4.020 ; 4.020 ; Fall       ; clk             ;
; PC_CLR_HI      ; clk        ; 3.942 ; 3.942 ; Fall       ; clk             ;
; PC_LOAD_HI     ; clk        ; 3.646 ; 3.646 ; Fall       ; clk             ;
; PC_LOAD_LO     ; clk        ; 3.647 ; 3.647 ; Fall       ; clk             ;
; SR_BUS_SEL     ; clk        ; 4.513 ; 4.513 ; Fall       ; clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------+
; Progagation Delay                                                  ;
+---------------+----------------+--------+--------+--------+--------+
; Input Port    ; Output Port    ; RR     ; RF     ; FR     ; FF     ;
+---------------+----------------+--------+--------+--------+--------+
; ADD_CARRY     ; LINK_COMP      ; 11.456 ;        ;        ; 11.456 ;
; INC_CARRY     ; LINK_COMP      ; 12.379 ;        ;        ; 12.379 ;
; IS_AUTO_INDEX ; ALU_INC        ; 11.155 ;        ;        ; 11.155 ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 11.717 ;        ;        ; 11.717 ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 12.081 ;        ;        ; 12.081 ;
; IS_AUTO_INDEX ; MD_LOAD        ; 11.009 ;        ;        ; 11.009 ;
; IS_ZERO_LAST  ; ALU_INC        ; 12.404 ;        ;        ; 12.404 ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 12.647 ;        ;        ; 12.647 ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 13.194 ;        ;        ; 13.194 ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 13.195 ;        ;        ; 13.195 ;
; LINK_VALUE    ; PC_BUS_SEL     ; 13.554 ;        ;        ; 13.554 ;
; LINK_VALUE    ; PC_LOAD_HI     ; 13.549 ;        ;        ; 13.549 ;
; LINK_VALUE    ; PC_LOAD_LO     ; 13.551 ;        ;        ; 13.551 ;
; MD_BUS[5]     ; LINK_LOAD      ; 13.962 ;        ;        ; 13.962 ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 11.204 ;        ;        ; 11.204 ;
; MD_BUS[5]     ; PC_BUS_SEL     ; 13.445 ;        ;        ; 13.445 ;
; MD_BUS[5]     ; PC_LOAD_HI     ; 13.440 ;        ;        ; 13.440 ;
; MD_BUS[5]     ; PC_LOAD_LO     ; 13.442 ;        ;        ; 13.442 ;
; MD_BUS[6]     ; AC_LOAD        ; 13.918 ;        ;        ; 13.918 ;
; MD_BUS[6]     ; ALU_COMP       ; 11.820 ;        ;        ; 11.820 ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 13.836 ;        ;        ; 13.836 ;
; MD_BUS[6]     ; PC_BUS_SEL     ; 13.505 ;        ;        ; 13.505 ;
; MD_BUS[6]     ; PC_LOAD_HI     ; 13.500 ;        ;        ; 13.500 ;
; MD_BUS[6]     ; PC_LOAD_LO     ; 13.502 ;        ;        ; 13.502 ;
; MD_BUS[7]     ; LINK_COMP      ; 12.597 ;        ;        ; 12.597 ;
; MD_BUS[7]     ; LINK_LOAD      ; 13.178 ;        ;        ; 13.178 ;
; MD_BUS[7]     ; PC_BUS_SEL     ; 13.503 ;        ;        ; 13.503 ;
; MD_BUS[7]     ; PC_LOAD_HI     ; 13.498 ;        ;        ; 13.498 ;
; MD_BUS[7]     ; PC_LOAD_LO     ; 13.500 ;        ;        ; 13.500 ;
; MD_BUS[8]     ; AC_LOAD        ; 14.925 ;        ;        ; 14.925 ;
; MD_BUS[8]     ; ALU_FUNC_SEL_2 ; 13.352 ;        ;        ; 13.352 ;
; MD_BUS[8]     ; ALU_OUT_SEL_1  ; 12.760 ;        ;        ; 12.760 ;
; MD_BUS[8]     ; ALU_OUT_SEL_2  ; 14.843 ;        ;        ; 14.843 ;
; MD_BUS[8]     ; ALU_ROT_1      ; 10.465 ;        ;        ; 10.465 ;
; MD_BUS[8]     ; LINK_LOAD      ; 14.631 ;        ;        ; 14.631 ;
; MD_BUS[8]     ; PC_BUS_SEL     ;        ; 12.825 ; 12.825 ;        ;
; MD_BUS[8]     ; PC_LOAD_HI     ;        ; 12.820 ; 12.820 ;        ;
; MD_BUS[8]     ; PC_LOAD_LO     ;        ; 12.822 ; 12.822 ;        ;
; MD_BUS[8]     ; SR_BUS_SEL     ; 13.350 ;        ;        ; 13.350 ;
; MD_BUS[9]     ; AC_LOAD        ; 14.581 ;        ;        ; 14.581 ;
; MD_BUS[9]     ; ALU_FUNC_SEL_2 ; 13.090 ;        ;        ; 13.090 ;
; MD_BUS[9]     ; ALU_OUT_SEL_1  ; 13.033 ;        ;        ; 13.033 ;
; MD_BUS[9]     ; ALU_OUT_SEL_2  ; 14.499 ;        ;        ; 14.499 ;
; MD_BUS[9]     ; ALU_ROT_2      ; 10.742 ;        ;        ; 10.742 ;
; MD_BUS[9]     ; LINK_LOAD      ; 14.288 ;        ;        ; 14.288 ;
; MD_BUS[9]     ; SR_BUS_SEL     ; 13.088 ;        ;        ; 13.088 ;
; MD_BUS[10]    ; AC_LOAD        ; 14.226 ;        ;        ; 14.226 ;
; MD_BUS[10]    ; ALU_OUT_SEL_2  ; 14.142 ;        ;        ; 14.142 ;
; MD_BUS[10]    ; ALU_ROT_1      ; 14.587 ;        ;        ; 14.587 ;
; MD_BUS[10]    ; ALU_ROT_2      ; 14.871 ;        ;        ; 14.871 ;
; MD_BUS[10]    ; LINK_LOAD      ; 14.395 ;        ;        ; 14.395 ;
; MD_BUS[11]    ; AC_LOAD        ; 14.333 ; 14.635 ; 14.635 ; 14.333 ;
; MD_BUS[11]    ; ALU_CLEAR      ;        ; 11.742 ; 11.742 ;        ;
; MD_BUS[11]    ; ALU_FUNC_SEL_2 ;        ; 12.945 ; 12.945 ;        ;
; MD_BUS[11]    ; ALU_INC        ; 11.781 ;        ;        ; 11.781 ;
; MD_BUS[11]    ; ALU_OUT_SEL_1  ;        ; 13.327 ; 13.327 ;        ;
; MD_BUS[11]    ; ALU_OUT_SEL_2  ; 14.251 ; 14.553 ; 14.553 ; 14.251 ;
; MD_BUS[11]    ; LINK_COMP      ; 11.873 ;        ;        ; 11.873 ;
; MD_BUS[11]    ; LINK_LOAD      ; 13.702 ;        ;        ; 13.702 ;
; MD_BUS[11]    ; PC_BUS_SEL     ;        ; 13.147 ; 13.147 ;        ;
; MD_BUS[11]    ; PC_LOAD_HI     ;        ; 13.142 ; 13.142 ;        ;
; MD_BUS[11]    ; PC_LOAD_LO     ;        ; 13.144 ; 13.144 ;        ;
; MD_BUS[11]    ; SR_BUS_SEL     ;        ; 12.943 ; 12.943 ;        ;
; not_reset     ; AC_LOAD        ; 26.432 ; 26.432 ; 26.432 ; 26.432 ;
; not_reset     ; ALU_CLEAR      ; 26.664 ; 26.664 ; 26.664 ; 26.664 ;
; not_reset     ; ALU_FUNC_SEL_0 ; 25.109 ; 25.109 ; 25.109 ; 25.109 ;
; not_reset     ; ALU_FUNC_SEL_1 ; 25.783 ; 25.783 ; 25.783 ; 25.783 ;
; not_reset     ; ALU_INC        ; 27.425 ; 27.425 ; 27.425 ; 27.425 ;
; not_reset     ; ALU_OUT_SEL_0  ; 25.846 ; 25.846 ; 25.846 ; 25.846 ;
; not_reset     ; ALU_OUT_SEL_1  ; 26.977 ; 26.977 ; 26.977 ; 26.977 ;
; not_reset     ; LINK_COMP      ; 26.521 ; 26.521 ; 26.521 ; 26.521 ;
; not_reset     ; LINK_LOAD      ; 26.938 ; 26.938 ; 26.938 ; 26.938 ;
; not_reset     ; MA_CLR_HI      ; 28.253 ; 28.253 ; 28.253 ; 28.253 ;
; not_reset     ; MA_CLR_LO      ; 24.339 ; 24.339 ; 24.339 ; 24.339 ;
; not_reset     ; MA_LOAD_HI     ; 28.486 ; 28.486 ; 28.486 ; 28.486 ;
; not_reset     ; MA_LOAD_LO     ; 26.758 ; 26.758 ; 26.758 ; 26.758 ;
; not_reset     ; MD_BUS_SEL     ; 28.527 ; 28.527 ; 28.527 ; 28.527 ;
; not_reset     ; MD_IN_SEL      ; 25.654 ; 25.654 ; 25.654 ; 25.654 ;
; not_reset     ; MD_LOAD        ; 25.573 ; 25.573 ; 25.573 ; 25.573 ;
; not_reset     ; MEM_READ       ; 25.596 ; 25.596 ; 25.596 ; 25.596 ;
; not_reset     ; MEM_WRITE      ; 28.799 ; 28.799 ; 28.799 ; 28.799 ;
; not_reset     ; PC_BUS_SEL     ; 28.030 ; 28.030 ; 28.030 ; 28.030 ;
; not_reset     ; PC_CLR_HI      ; 27.373 ; 27.373 ; 27.373 ; 27.373 ;
; not_reset     ; PC_LOAD_HI     ; 27.982 ; 27.982 ; 27.982 ; 27.982 ;
; not_reset     ; PC_LOAD_LO     ; 28.035 ; 28.035 ; 28.035 ; 28.035 ;
+---------------+----------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Progagation Delay                                      ;
+---------------+----------------+-------+-------+-------+-------+
; Input Port    ; Output Port    ; RR    ; RF    ; FR    ; FF    ;
+---------------+----------------+-------+-------+-------+-------+
; ADD_CARRY     ; LINK_COMP      ; 5.367 ;       ;       ; 5.367 ;
; INC_CARRY     ; LINK_COMP      ; 5.667 ;       ;       ; 5.667 ;
; IS_AUTO_INDEX ; ALU_INC        ; 5.189 ;       ;       ; 5.189 ;
; IS_AUTO_INDEX ; ALU_OUT_SEL_0  ; 5.430 ;       ;       ; 5.430 ;
; IS_AUTO_INDEX ; MD_BUS_SEL     ; 5.542 ;       ;       ; 5.542 ;
; IS_AUTO_INDEX ; MD_LOAD        ; 5.133 ;       ;       ; 5.133 ;
; IS_ZERO_LAST  ; ALU_INC        ; 5.588 ;       ;       ; 5.588 ;
; IS_ZERO_LAST  ; ALU_OUT_SEL_0  ; 5.731 ;       ;       ; 5.731 ;
; IS_ZERO_LAST  ; PC_LOAD_HI     ; 5.995 ;       ;       ; 5.995 ;
; IS_ZERO_LAST  ; PC_LOAD_LO     ; 5.996 ;       ;       ; 5.996 ;
; LINK_VALUE    ; PC_BUS_SEL     ; 6.129 ;       ;       ; 6.129 ;
; LINK_VALUE    ; PC_LOAD_HI     ; 6.124 ;       ;       ; 6.124 ;
; LINK_VALUE    ; PC_LOAD_LO     ; 6.129 ;       ;       ; 6.129 ;
; MD_BUS[5]     ; LINK_LOAD      ; 6.224 ;       ;       ; 6.224 ;
; MD_BUS[5]     ; LINK_OUT_SEL   ; 5.302 ;       ;       ; 5.302 ;
; MD_BUS[5]     ; PC_BUS_SEL     ; 6.083 ;       ;       ; 6.083 ;
; MD_BUS[5]     ; PC_LOAD_HI     ; 6.078 ;       ;       ; 6.078 ;
; MD_BUS[5]     ; PC_LOAD_LO     ; 6.083 ;       ;       ; 6.083 ;
; MD_BUS[6]     ; AC_LOAD        ; 6.210 ;       ;       ; 6.210 ;
; MD_BUS[6]     ; ALU_COMP       ; 5.509 ;       ;       ; 5.509 ;
; MD_BUS[6]     ; ALU_OUT_SEL_2  ; 6.149 ;       ;       ; 6.149 ;
; MD_BUS[6]     ; PC_BUS_SEL     ; 6.093 ;       ;       ; 6.093 ;
; MD_BUS[6]     ; PC_LOAD_HI     ; 6.088 ;       ;       ; 6.088 ;
; MD_BUS[6]     ; PC_LOAD_LO     ; 6.093 ;       ;       ; 6.093 ;
; MD_BUS[7]     ; LINK_COMP      ; 5.755 ;       ;       ; 5.755 ;
; MD_BUS[7]     ; LINK_LOAD      ; 6.014 ;       ;       ; 6.014 ;
; MD_BUS[7]     ; PC_BUS_SEL     ; 6.142 ;       ;       ; 6.142 ;
; MD_BUS[7]     ; PC_LOAD_HI     ; 6.137 ;       ;       ; 6.137 ;
; MD_BUS[7]     ; PC_LOAD_LO     ; 6.142 ;       ;       ; 6.142 ;
; MD_BUS[8]     ; AC_LOAD        ; 6.084 ;       ;       ; 6.084 ;
; MD_BUS[8]     ; ALU_FUNC_SEL_2 ; 6.095 ;       ;       ; 6.095 ;
; MD_BUS[8]     ; ALU_OUT_SEL_1  ; 5.874 ;       ;       ; 5.874 ;
; MD_BUS[8]     ; ALU_OUT_SEL_2  ; 6.020 ;       ;       ; 6.020 ;
; MD_BUS[8]     ; ALU_ROT_1      ; 5.019 ;       ;       ; 5.019 ;
; MD_BUS[8]     ; LINK_LOAD      ; 6.121 ;       ;       ; 6.121 ;
; MD_BUS[8]     ; PC_BUS_SEL     ;       ; 5.954 ; 5.954 ;       ;
; MD_BUS[8]     ; PC_LOAD_HI     ;       ; 5.949 ; 5.949 ;       ;
; MD_BUS[8]     ; PC_LOAD_LO     ;       ; 5.954 ; 5.954 ;       ;
; MD_BUS[8]     ; SR_BUS_SEL     ; 6.094 ;       ;       ; 6.094 ;
; MD_BUS[9]     ; AC_LOAD        ; 6.104 ;       ;       ; 6.104 ;
; MD_BUS[9]     ; ALU_FUNC_SEL_2 ; 6.010 ;       ;       ; 6.010 ;
; MD_BUS[9]     ; ALU_OUT_SEL_1  ; 5.966 ;       ;       ; 5.966 ;
; MD_BUS[9]     ; ALU_OUT_SEL_2  ; 6.040 ;       ;       ; 6.040 ;
; MD_BUS[9]     ; ALU_ROT_2      ; 5.111 ;       ;       ; 5.111 ;
; MD_BUS[9]     ; LINK_LOAD      ; 6.141 ;       ;       ; 6.141 ;
; MD_BUS[9]     ; SR_BUS_SEL     ; 6.009 ;       ;       ; 6.009 ;
; MD_BUS[10]    ; AC_LOAD        ; 6.401 ;       ;       ; 6.401 ;
; MD_BUS[10]    ; ALU_OUT_SEL_2  ; 6.337 ;       ;       ; 6.337 ;
; MD_BUS[10]    ; ALU_ROT_1      ; 6.538 ;       ;       ; 6.538 ;
; MD_BUS[10]    ; ALU_ROT_2      ; 6.635 ;       ;       ; 6.635 ;
; MD_BUS[10]    ; LINK_LOAD      ; 6.438 ;       ;       ; 6.438 ;
; MD_BUS[11]    ; AC_LOAD        ; 6.398 ; 6.207 ; 6.207 ; 6.398 ;
; MD_BUS[11]    ; ALU_CLEAR      ;       ; 5.518 ; 5.518 ;       ;
; MD_BUS[11]    ; ALU_FUNC_SEL_2 ;       ; 5.942 ; 5.942 ;       ;
; MD_BUS[11]    ; ALU_INC        ; 5.457 ;       ;       ; 5.457 ;
; MD_BUS[11]    ; ALU_OUT_SEL_1  ;       ; 6.059 ; 6.059 ;       ;
; MD_BUS[11]    ; ALU_OUT_SEL_2  ; 6.337 ; 6.146 ; 6.146 ; 6.337 ;
; MD_BUS[11]    ; LINK_COMP      ; 5.549 ;       ;       ; 5.549 ;
; MD_BUS[11]    ; LINK_LOAD      ; 6.203 ;       ;       ; 6.203 ;
; MD_BUS[11]    ; PC_BUS_SEL     ;       ; 6.048 ; 6.048 ;       ;
; MD_BUS[11]    ; PC_LOAD_HI     ;       ; 6.043 ; 6.043 ;       ;
; MD_BUS[11]    ; PC_LOAD_LO     ;       ; 6.048 ; 6.048 ;       ;
; MD_BUS[11]    ; SR_BUS_SEL     ;       ; 5.941 ; 5.941 ;       ;
; not_reset     ; AC_LOAD        ; 6.949 ; 7.597 ; 7.597 ; 6.949 ;
; not_reset     ; ALU_CLEAR      ; 6.967 ; 7.615 ; 7.615 ; 6.967 ;
; not_reset     ; ALU_FUNC_SEL_0 ; 6.416 ; 7.064 ; 7.064 ; 6.416 ;
; not_reset     ; ALU_FUNC_SEL_1 ; 6.665 ; 7.313 ; 7.313 ; 6.665 ;
; not_reset     ; ALU_INC        ; 6.512 ; 7.131 ; 7.131 ; 6.512 ;
; not_reset     ; ALU_OUT_SEL_0  ; 6.648 ; 7.296 ; 7.296 ; 6.648 ;
; not_reset     ; ALU_OUT_SEL_1  ; 7.076 ; 7.724 ; 7.724 ; 7.076 ;
; not_reset     ; LINK_COMP      ; 6.881 ; 7.529 ; 7.529 ; 6.881 ;
; not_reset     ; LINK_LOAD      ; 7.079 ; 7.727 ; 7.727 ; 7.079 ;
; not_reset     ; MA_CLR_HI      ; 6.901 ; 7.416 ; 7.416 ; 6.901 ;
; not_reset     ; MA_CLR_LO      ; 6.483 ; 7.670 ; 7.670 ; 6.483 ;
; not_reset     ; MA_LOAD_HI     ; 6.969 ; 7.484 ; 7.484 ; 6.969 ;
; not_reset     ; MA_LOAD_LO     ; 6.996 ; 7.582 ; 7.582 ; 6.996 ;
; not_reset     ; MD_BUS_SEL     ; 6.433 ; 7.445 ; 7.445 ; 6.433 ;
; not_reset     ; MD_IN_SEL      ; 6.611 ; 7.257 ; 7.257 ; 6.611 ;
; not_reset     ; MD_LOAD        ; 6.508 ; 7.023 ; 7.023 ; 6.508 ;
; not_reset     ; MEM_READ       ; 6.537 ; 7.183 ; 7.183 ; 6.537 ;
; not_reset     ; MEM_WRITE      ; 6.467 ; 7.635 ; 7.635 ; 6.467 ;
; not_reset     ; PC_BUS_SEL     ; 7.361 ; 8.009 ; 8.009 ; 7.361 ;
; not_reset     ; PC_CLR_HI      ; 7.215 ; 7.863 ; 7.863 ; 7.215 ;
; not_reset     ; PC_LOAD_HI     ; 6.919 ; 7.567 ; 7.567 ; 6.919 ;
; not_reset     ; PC_LOAD_LO     ; 6.920 ; 7.568 ; 7.568 ; 6.920 ;
+---------------+----------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 462      ; 124      ; 326      ; 86       ;
; IRQ        ; clk      ; 78       ; 17       ; 58       ; 14       ;
; clk        ; IRQ      ; 163      ; 43       ; 0        ; 0        ;
; IRQ        ; IRQ      ; 29       ; 7        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 462      ; 124      ; 326      ; 86       ;
; IRQ        ; clk      ; 78       ; 17       ; 58       ; 14       ;
; clk        ; IRQ      ; 163      ; 43       ; 0        ; 0        ;
; IRQ        ; IRQ      ; 29       ; 7        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 21    ; 21   ;
; Unconstrained Input Port Paths  ; 144   ; 144  ;
; Unconstrained Output Ports      ; 30    ; 30   ;
; Unconstrained Output Port Paths ; 370   ; 370  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Jan  8 16:25:32 2017
Info: Command: quartus_sta control_subsystem -c control_subsystem
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'control_subsystem.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name IRQ IRQ
    Info (332105): create_clock -period 1.000 -name clk clk
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_1|output~2|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_1|output~1|datab"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_1|output~1|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_4|nand_1|output~2|datac"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_1|output~2|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_1|output~1|datab"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_1|output~1|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_2|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_1|output~2|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_1|output~1|datad"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_1|output~1|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_3|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_0|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_0|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_1|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_1|output~2|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_1|output~1|datad"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_1|output~1|combout"
    Warning (332126): Node "register_5_bit_0|ms_jk_ff_1|nand_1|output~2|dataa"
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|counter_3_0|ms_jk_ff_2|nand_1|output~3|datab"
Warning (332125): Found combinational loop of 4 nodes
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_0|ms_jk_ff_0|nand_1|output~2|datab"
Warning (332125): Found combinational loop of 50 nodes
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|or_2|output~2|datab"
    Warning (332126): Node "state_generator_0|t_state_generator_0|or_2|output~2|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|or_2|output~1|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|or_2|output~1|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|and_8|output|dataa"
    Warning (332126): Node "state_generator_0|s_state_generator_0|and_8|output|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_1|output~1|datad"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_1|output~2|dataa"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_1|output~2|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_1|output~2|datad"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "state_generator_0|t_state_generator_0|and_2|output~0|dataa"
    Warning (332126): Node "state_generator_0|t_state_generator_0|and_2|output~0|combout"
    Warning (332126): Node "state_generator_0|t_state_generator_0|or_2|output~2|dataa"
    Warning (332126): Node "state_generator_0|s_state_generator_0|and_8|output|datab"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "state_generator_0|s_state_generator_0|or_4|output~0|dataa"
    Warning (332126): Node "state_generator_0|s_state_generator_0|or_4|output~0|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_1|output~2|datab"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_1|output~1|datac"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_1|output~1|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_3_3|output~0|datad"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_3_3|output~0|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_1|output~1|datab"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "state_generator_0|t_state_generator_0|or_2|output~2|datad"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_1|output~1|dataa"
    Warning (332126): Node "state_generator_0|s_state_generator_0|or_3|output|dataa"
    Warning (332126): Node "state_generator_0|s_state_generator_0|or_3|output|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_1|output~2|datac"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|datab"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|datac"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|dataa"
    Warning (332126): Node "state_generator_0|s_state_generator_0|and_8|output~3|dataa"
    Warning (332126): Node "state_generator_0|s_state_generator_0|and_8|output~3|combout"
    Warning (332126): Node "state_generator_0|s_state_generator_0|and_8|output|datac"
    Warning (332126): Node "state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_1|output~2|datad"
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: state_generator_0|s_state_generator_0|and_8|output|datad  to: state_generator_0|t_state_generator_0|and_2|output~0|combout
    Info (332098): From: state_generator_0|s_state_generator_0|or_4|output~0|datab  to: state_generator_0|t_state_generator_0|and_2|output~0|combout
    Info (332098): From: state_generator_0|s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|datad  to: state_generator_0|t_state_generator_0|and_2|output~0|combout
    Info (332098): From: state_generator_0|s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|datad  to: state_generator_0|t_state_generator_0|and_2|output~0|combout
    Info (332098): From: state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|datad  to: state_generator_0|t_state_generator_0|and_2|output~0|combout
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -37.608
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -37.608      -284.415 clk 
    Info (332119):   -28.174       -28.174 IRQ 
Info (332146): Worst-case hold slack is -19.970
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -19.970       -19.970 IRQ 
    Info (332119):   -11.323       -11.323 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -11.336
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.336      -307.619 clk 
    Info (332119):   -10.738      -163.789 IRQ 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): From: state_generator_0|s_state_generator_0|and_8|output|datad  to: state_generator_0|t_state_generator_0|and_2|output~0|combout
    Info (332098): From: state_generator_0|s_state_generator_0|or_4|output~0|datab  to: state_generator_0|t_state_generator_0|and_2|output~0|combout
    Info (332098): From: state_generator_0|s_state_generator_0|reg_1_bit_1|ms_jk_ff_0|nand_5|output~1|datad  to: state_generator_0|t_state_generator_0|and_2|output~0|combout
    Info (332098): From: state_generator_0|s_state_generator_0|reg_1_bit_2|ms_jk_ff_0|nand_5|output~1|datad  to: state_generator_0|t_state_generator_0|and_2|output~0|combout
    Info (332098): From: state_generator_0|s_state_generator_0|reg_1_bit_3|ms_jk_ff_0|nand_5|output~1|datad  to: state_generator_0|t_state_generator_0|and_2|output~0|combout
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -12.886
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.886       -96.249 clk 
    Info (332119):    -8.614        -8.614 IRQ 
Info (332146): Worst-case hold slack is -7.523
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.523        -7.523 IRQ 
    Info (332119):    -3.770        -3.770 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.438
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.438       -91.012 clk 
    Info (332119):    -3.218       -49.174 IRQ 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 97 warnings
    Info: Peak virtual memory: 588 megabytes
    Info: Processing ended: Sun Jan  8 16:25:33 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


