Warning (10268): Verilog HDL information at rectangle.v(156): always construct contains both blocking and non-blocking assignments File: W:/DE1_SoC_TV/DE1_SoC_TV/rectangle.v Line: 156
