<strong>verilog-include-file-regexp</strong> is a variable defined in `<code>verilog-mode.el</code>'.</br>
Its value is <pre>"^`include\\s-+\"\\([^
\"]*\\)\""</pre></br>
<ul><li>  This variable may be risky if used as a file-local variable.</li></ul></br>
<strong id="documentation">Documentation:</strong></br>
Regexp that matches the include file.