--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 10
-n 3 -fastpaths -xml ISERDES_8bit.twx ISERDES_8bit.ncd -o ISERDES_8bit.twr
ISERDES_8bit.pcf -ucf Pre.ucf

Design file:              ISERDES_8bit.ncd
Physical constraint file: ISERDES_8bit.pcf
Device,package,speed:     xc4vlx60,ff1148,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% 
INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 168 paths analyzed, 58 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.543ns.
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_15 (SLICE_X52Y215.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_0 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.355ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_0 to PhaseSwitch/TimingCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y208.XQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_0
    SLICE_X52Y208.F3     net (fanout=2)        0.407   PhaseSwitch/TimingCnt/count<0>
    SLICE_X52Y208.COUT   Topcyf                0.576   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/Mcount_count_lut<0>_INV_0
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<0>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X52Y209.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X52Y209.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X52Y210.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X52Y210.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X52Y211.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X52Y211.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X52Y212.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X52Y212.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X52Y213.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X52Y213.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X52Y214.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X52Y214.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X52Y215.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X52Y215.CLK    Tcinck                0.478   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/TimingCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.355ns (1.948ns logic, 0.407ns route)
                                                       (82.7% logic, 17.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.508ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_1 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.304ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_1 to PhaseSwitch/TimingCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y208.YQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_1
    SLICE_X52Y208.G4     net (fanout=2)        0.371   PhaseSwitch/TimingCnt/count<1>
    SLICE_X52Y208.COUT   Topcyg                0.561   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count<1>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X52Y209.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X52Y209.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X52Y210.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X52Y210.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X52Y211.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X52Y211.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X52Y212.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X52Y212.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X52Y213.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X52Y213.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X52Y214.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X52Y214.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X52Y215.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X52Y215.CLK    Tcinck                0.478   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/TimingCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.304ns (1.933ns logic, 0.371ns route)
                                                       (83.9% logic, 16.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_5 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.286ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_5 to PhaseSwitch/TimingCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y210.YQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count_5
    SLICE_X52Y210.G2     net (fanout=2)        0.531   PhaseSwitch/TimingCnt/count<5>
    SLICE_X52Y210.COUT   Topcyg                0.561   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count<5>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X52Y211.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X52Y211.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X52Y212.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X52Y212.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X52Y213.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X52Y213.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X52Y214.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X52Y214.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X52Y215.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X52Y215.CLK    Tcinck                0.478   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/TimingCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.286ns (1.755ns logic, 0.531ns route)
                                                       (76.8% logic, 23.2% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_14 (SLICE_X52Y215.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_0 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.300ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_0 to PhaseSwitch/TimingCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y208.XQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_0
    SLICE_X52Y208.F3     net (fanout=2)        0.407   PhaseSwitch/TimingCnt/count<0>
    SLICE_X52Y208.COUT   Topcyf                0.576   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/Mcount_count_lut<0>_INV_0
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<0>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X52Y209.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X52Y209.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X52Y210.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X52Y210.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X52Y211.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X52Y211.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X52Y212.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X52Y212.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X52Y213.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X52Y213.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X52Y214.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X52Y214.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X52Y215.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X52Y215.CLK    Tcinck                0.423   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/TimingCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.300ns (1.893ns logic, 0.407ns route)
                                                       (82.3% logic, 17.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_1 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.249ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_1 to PhaseSwitch/TimingCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y208.YQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count_1
    SLICE_X52Y208.G4     net (fanout=2)        0.371   PhaseSwitch/TimingCnt/count<1>
    SLICE_X52Y208.COUT   Topcyg                0.561   PhaseSwitch/TimingCnt/count<0>
                                                       PhaseSwitch/TimingCnt/count<1>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X52Y209.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<1>
    SLICE_X52Y209.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X52Y210.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<3>
    SLICE_X52Y210.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X52Y211.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X52Y211.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X52Y212.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X52Y212.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X52Y213.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X52Y213.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X52Y214.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X52Y214.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X52Y215.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X52Y215.CLK    Tcinck                0.423   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/TimingCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.249ns (1.878ns logic, 0.371ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_5 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.231ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_5 to PhaseSwitch/TimingCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y210.YQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count_5
    SLICE_X52Y210.G2     net (fanout=2)        0.531   PhaseSwitch/TimingCnt/count<5>
    SLICE_X52Y210.COUT   Topcyg                0.561   PhaseSwitch/TimingCnt/count<4>
                                                       PhaseSwitch/TimingCnt/count<5>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X52Y211.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<5>
    SLICE_X52Y211.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X52Y212.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<7>
    SLICE_X52Y212.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X52Y213.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<9>
    SLICE_X52Y213.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X52Y214.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<11>
    SLICE_X52Y214.COUT   Tbyp                  0.089   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X52Y215.CIN    net (fanout=1)        0.000   PhaseSwitch/TimingCnt/Mcount_count_cy<13>
    SLICE_X52Y215.CLK    Tcinck                0.423   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/TimingCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.231ns (1.700ns logic, 0.531ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/Sync_TRG1 (SLICE_X53Y208.F1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_15 (FF)
  Destination:          PhaseSwitch/Sync_TRG1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.082ns (Levels of Logic = 2)
  Clock Path Skew:      -0.186ns (0.275 - 0.461)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_15 to PhaseSwitch/Sync_TRG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y215.YQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<14>
                                                       PhaseSwitch/TimingCnt/count_15
    SLICE_X53Y215.F1     net (fanout=2)        0.575   PhaseSwitch/TimingCnt/count<15>
    SLICE_X53Y215.X      Tilo                  0.194   PhaseSwitch/GND_11_o_GND_11_o_equal_1_o<15>9
                                                       PhaseSwitch/GND_11_o_GND_11_o_equal_1_o<15>9
    SLICE_X53Y208.F1     net (fanout=1)        0.718   PhaseSwitch/GND_11_o_GND_11_o_equal_1_o<15>9
    SLICE_X53Y208.CLK    Tfck                  0.235   PhaseSwitch/Sync_TRG1
                                                       PhaseSwitch/GND_11_o_GND_11_o_equal_1_o<15>46
                                                       PhaseSwitch/Sync_TRG1
    -------------------------------------------------  ---------------------------
    Total                                      2.082ns (0.789ns logic, 1.293ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_13 (FF)
  Destination:          PhaseSwitch/Sync_TRG1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.037ns (Levels of Logic = 2)
  Clock Path Skew:      -0.186ns (0.275 - 0.461)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_13 to PhaseSwitch/Sync_TRG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y214.YQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/count_13
    SLICE_X53Y215.F2     net (fanout=2)        0.530   PhaseSwitch/TimingCnt/count<13>
    SLICE_X53Y215.X      Tilo                  0.194   PhaseSwitch/GND_11_o_GND_11_o_equal_1_o<15>9
                                                       PhaseSwitch/GND_11_o_GND_11_o_equal_1_o<15>9
    SLICE_X53Y208.F1     net (fanout=1)        0.718   PhaseSwitch/GND_11_o_GND_11_o_equal_1_o<15>9
    SLICE_X53Y208.CLK    Tfck                  0.235   PhaseSwitch/Sync_TRG1
                                                       PhaseSwitch/GND_11_o_GND_11_o_equal_1_o<15>46
                                                       PhaseSwitch/Sync_TRG1
    -------------------------------------------------  ---------------------------
    Total                                      2.037ns (0.789ns logic, 1.248ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/TimingCnt/count_12 (FF)
  Destination:          PhaseSwitch/Sync_TRG1 (FF)
  Requirement:          25.000ns
  Data Path Delay:      1.923ns (Levels of Logic = 2)
  Clock Path Skew:      -0.186ns (0.275 - 0.461)
  Source Clock:         Quarts rising at 0.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/TimingCnt/count_12 to PhaseSwitch/Sync_TRG1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y214.XQ     Tcko                  0.360   PhaseSwitch/TimingCnt/count<12>
                                                       PhaseSwitch/TimingCnt/count_12
    SLICE_X53Y215.F3     net (fanout=2)        0.416   PhaseSwitch/TimingCnt/count<12>
    SLICE_X53Y215.X      Tilo                  0.194   PhaseSwitch/GND_11_o_GND_11_o_equal_1_o<15>9
                                                       PhaseSwitch/GND_11_o_GND_11_o_equal_1_o<15>9
    SLICE_X53Y208.F1     net (fanout=1)        0.718   PhaseSwitch/GND_11_o_GND_11_o_equal_1_o<15>9
    SLICE_X53Y208.CLK    Tfck                  0.235   PhaseSwitch/Sync_TRG1
                                                       PhaseSwitch/GND_11_o_GND_11_o_equal_1_o<15>46
                                                       PhaseSwitch/Sync_TRG1
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (0.789ns logic, 1.134ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_7 (SLICE_X52Y211.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_7 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_7 to PhaseSwitch/TimingCnt/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y211.YQ     Tcko                  0.331   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/count_7
    SLICE_X52Y211.G4     net (fanout=2)        0.331   PhaseSwitch/TimingCnt/count<7>
    SLICE_X52Y211.CLK    Tckg        (-Th)    -0.136   PhaseSwitch/TimingCnt/count<6>
                                                       PhaseSwitch/TimingCnt/count<7>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<7>
                                                       PhaseSwitch/TimingCnt/count_7
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.467ns logic, 0.331ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_9 (SLICE_X52Y212.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_9 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_9 to PhaseSwitch/TimingCnt/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y212.YQ     Tcko                  0.331   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/count_9
    SLICE_X52Y212.G4     net (fanout=2)        0.331   PhaseSwitch/TimingCnt/count<9>
    SLICE_X52Y212.CLK    Tckg        (-Th)    -0.136   PhaseSwitch/TimingCnt/count<8>
                                                       PhaseSwitch/TimingCnt/count<9>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<9>
                                                       PhaseSwitch/TimingCnt/count_9
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.467ns logic, 0.331ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/TimingCnt/count_11 (SLICE_X52Y213.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.798ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/TimingCnt/count_11 (FF)
  Destination:          PhaseSwitch/TimingCnt/count_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.798ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Quarts rising at 25.000ns
  Destination Clock:    Quarts rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/TimingCnt/count_11 to PhaseSwitch/TimingCnt/count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y213.YQ     Tcko                  0.331   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/count_11
    SLICE_X52Y213.G4     net (fanout=2)        0.331   PhaseSwitch/TimingCnt/count<11>
    SLICE_X52Y213.CLK    Tckg        (-Th)    -0.136   PhaseSwitch/TimingCnt/count<10>
                                                       PhaseSwitch/TimingCnt/count<11>_rt
                                                       PhaseSwitch/TimingCnt/Mcount_count_xor<11>
                                                       PhaseSwitch/TimingCnt/count_11
    -------------------------------------------------  ---------------------------
    Total                                      0.798ns (0.467ns logic, 0.331ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Qclock = PERIOD TIMEGRP "Qclock" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/TimingCnt/count<0>/CLK
  Logical resource: PhaseSwitch/TimingCnt/count_0/CK
  Location pin: SLICE_X52Y208.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/TimingCnt/count<0>/CLK
  Logical resource: PhaseSwitch/TimingCnt/count_1/CK
  Location pin: SLICE_X52Y208.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/TimingCnt/count<2>/CLK
  Logical resource: PhaseSwitch/TimingCnt/count_2/CK
  Location pin: SLICE_X52Y209.CLK
  Clock network: Quarts
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_FCT_40 = PERIOD TIMEGRP "FCT_40" 25 ns HIGH 50% 
INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 136 paths analyzed, 38 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.677ns.
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_15 (SLICE_X49Y192.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.323ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_0 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.489ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_0 to PhaseSwitch/SysClkCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y185.XQ     Tcko                  0.340   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count_0
    SLICE_X49Y185.F1     net (fanout=2)        0.581   PhaseSwitch/SysClkCnt/count<0>
    SLICE_X49Y185.COUT   Topcyf                0.573   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_lut<0>_INV_0
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<0>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X49Y186.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X49Y186.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X49Y187.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X49Y187.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X49Y188.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X49Y188.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X49Y189.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X49Y189.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X49Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X49Y190.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X49Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X49Y191.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X49Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X49Y192.CLK    Tcinck                0.479   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/SysClkCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.489ns (1.908ns logic, 0.581ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_3 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.389ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_3 to PhaseSwitch/SysClkCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y186.YQ     Tcko                  0.340   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count_3
    SLICE_X49Y186.G1     net (fanout=2)        0.581   PhaseSwitch/SysClkCnt/count<3>
    SLICE_X49Y186.COUT   Topcyg                0.559   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count<3>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X49Y187.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X49Y187.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X49Y188.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X49Y188.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X49Y189.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X49Y189.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X49Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X49Y190.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X49Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X49Y191.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X49Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X49Y192.CLK    Tcinck                0.479   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/SysClkCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.389ns (1.808ns logic, 0.581ns route)
                                                       (75.7% logic, 24.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_1 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_15 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.320ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_1 to PhaseSwitch/SysClkCnt/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y185.YQ     Tcko                  0.340   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count_1
    SLICE_X49Y185.G3     net (fanout=2)        0.426   PhaseSwitch/SysClkCnt/count<1>
    SLICE_X49Y185.COUT   Topcyg                0.559   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count<1>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X49Y186.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X49Y186.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X49Y187.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X49Y187.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X49Y188.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X49Y188.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X49Y189.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X49Y189.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X49Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X49Y190.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X49Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X49Y191.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X49Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X49Y192.CLK    Tcinck                0.479   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<15>
                                                       PhaseSwitch/SysClkCnt/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.320ns (1.894ns logic, 0.426ns route)
                                                       (81.6% logic, 18.4% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_14 (SLICE_X49Y192.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_0 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.437ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_0 to PhaseSwitch/SysClkCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y185.XQ     Tcko                  0.340   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count_0
    SLICE_X49Y185.F1     net (fanout=2)        0.581   PhaseSwitch/SysClkCnt/count<0>
    SLICE_X49Y185.COUT   Topcyf                0.573   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_lut<0>_INV_0
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<0>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X49Y186.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X49Y186.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X49Y187.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X49Y187.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X49Y188.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X49Y188.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X49Y189.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X49Y189.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X49Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X49Y190.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X49Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X49Y191.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X49Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X49Y192.CLK    Tcinck                0.427   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/SysClkCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.437ns (1.856ns logic, 0.581ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.475ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_3 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.337ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_3 to PhaseSwitch/SysClkCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y186.YQ     Tcko                  0.340   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count_3
    SLICE_X49Y186.G1     net (fanout=2)        0.581   PhaseSwitch/SysClkCnt/count<3>
    SLICE_X49Y186.COUT   Topcyg                0.559   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count<3>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X49Y187.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X49Y187.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X49Y188.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X49Y188.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X49Y189.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X49Y189.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X49Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X49Y190.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X49Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X49Y191.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X49Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X49Y192.CLK    Tcinck                0.427   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/SysClkCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.337ns (1.756ns logic, 0.581ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_1 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_14 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.268ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_1 to PhaseSwitch/SysClkCnt/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y185.YQ     Tcko                  0.340   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count_1
    SLICE_X49Y185.G3     net (fanout=2)        0.426   PhaseSwitch/SysClkCnt/count<1>
    SLICE_X49Y185.COUT   Topcyg                0.559   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count<1>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X49Y186.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X49Y186.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X49Y187.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X49Y187.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X49Y188.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X49Y188.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X49Y189.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X49Y189.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X49Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X49Y190.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X49Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X49Y191.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X49Y192.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<13>
    SLICE_X49Y192.CLK    Tcinck                0.427   PhaseSwitch/SysClkCnt/count<14>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<14>
                                                       PhaseSwitch/SysClkCnt/count_14
    -------------------------------------------------  ---------------------------
    Total                                      2.268ns (1.842ns logic, 0.426ns route)
                                                       (81.2% logic, 18.8% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_13 (SLICE_X49Y191.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_0 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.403ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_0 to PhaseSwitch/SysClkCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y185.XQ     Tcko                  0.340   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count_0
    SLICE_X49Y185.F1     net (fanout=2)        0.581   PhaseSwitch/SysClkCnt/count<0>
    SLICE_X49Y185.COUT   Topcyf                0.573   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_lut<0>_INV_0
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<0>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X49Y186.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X49Y186.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X49Y187.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X49Y187.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X49Y188.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X49Y188.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X49Y189.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X49Y189.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X49Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X49Y190.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X49Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X49Y191.CLK    Tcinck                0.479   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/SysClkCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.403ns (1.822ns logic, 0.581ns route)
                                                       (75.8% logic, 24.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.509ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_3 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.303ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_3 to PhaseSwitch/SysClkCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y186.YQ     Tcko                  0.340   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count_3
    SLICE_X49Y186.G1     net (fanout=2)        0.581   PhaseSwitch/SysClkCnt/count<3>
    SLICE_X49Y186.COUT   Topcyg                0.559   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count<3>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X49Y187.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X49Y187.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X49Y188.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X49Y188.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X49Y189.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X49Y189.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X49Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X49Y190.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X49Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X49Y191.CLK    Tcinck                0.479   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/SysClkCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.303ns (1.722ns logic, 0.581ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PhaseSwitch/SysClkCnt/count_1 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_13 (FF)
  Requirement:          25.000ns
  Data Path Delay:      2.234ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 0.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.188ns

  Clock Uncertainty:          0.188ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: PhaseSwitch/SysClkCnt/count_1 to PhaseSwitch/SysClkCnt/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y185.YQ     Tcko                  0.340   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count_1
    SLICE_X49Y185.G3     net (fanout=2)        0.426   PhaseSwitch/SysClkCnt/count<1>
    SLICE_X49Y185.COUT   Topcyg                0.559   PhaseSwitch/SysClkCnt/count<0>
                                                       PhaseSwitch/SysClkCnt/count<1>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X49Y186.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<1>
    SLICE_X49Y186.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<2>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X49Y187.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<3>
    SLICE_X49Y187.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<4>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X49Y188.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<5>
    SLICE_X49Y188.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<6>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X49Y189.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<7>
    SLICE_X49Y189.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<8>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X49Y190.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<9>
    SLICE_X49Y190.COUT   Tbyp                  0.086   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<10>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X49Y191.CIN    net (fanout=1)        0.000   PhaseSwitch/SysClkCnt/Mcount_count_cy<11>
    SLICE_X49Y191.CLK    Tcinck                0.479   PhaseSwitch/SysClkCnt/count<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_cy<12>
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<13>
                                                       PhaseSwitch/SysClkCnt/count_13
    -------------------------------------------------  ---------------------------
    Total                                      2.234ns (1.808ns logic, 0.426ns route)
                                                       (80.9% logic, 19.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_FCT_40 = PERIOD TIMEGRP "FCT_40" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_2 (SLICE_X49Y186.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.802ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/SysClkCnt/count_2 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.802ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 25.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/SysClkCnt/count_2 to PhaseSwitch/SysClkCnt/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y186.XQ     Tcko                  0.313   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count_2
    SLICE_X49Y186.F4     net (fanout=2)        0.325   PhaseSwitch/SysClkCnt/count<2>
    SLICE_X49Y186.CLK    Tckf        (-Th)    -0.164   PhaseSwitch/SysClkCnt/count<2>
                                                       PhaseSwitch/SysClkCnt/count<2>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<2>
                                                       PhaseSwitch/SysClkCnt/count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.477ns logic, 0.325ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_9 (SLICE_X49Y189.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.802ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/SysClkCnt/count_9 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.802ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 25.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/SysClkCnt/count_9 to PhaseSwitch/SysClkCnt/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y189.YQ     Tcko                  0.313   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/count_9
    SLICE_X49Y189.G4     net (fanout=3)        0.336   PhaseSwitch/SysClkCnt/count<9>
    SLICE_X49Y189.CLK    Tckg        (-Th)    -0.153   PhaseSwitch/SysClkCnt/count<8>
                                                       PhaseSwitch/SysClkCnt/count<9>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<9>
                                                       PhaseSwitch/SysClkCnt/count_9
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.466ns logic, 0.336ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point PhaseSwitch/SysClkCnt/count_11 (SLICE_X49Y190.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.802ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PhaseSwitch/SysClkCnt/count_11 (FF)
  Destination:          PhaseSwitch/SysClkCnt/count_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.802ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         FCT40 rising at 25.000ns
  Destination Clock:    FCT40 rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: PhaseSwitch/SysClkCnt/count_11 to PhaseSwitch/SysClkCnt/count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y190.YQ     Tcko                  0.313   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/count_11
    SLICE_X49Y190.G4     net (fanout=3)        0.336   PhaseSwitch/SysClkCnt/count<11>
    SLICE_X49Y190.CLK    Tckg        (-Th)    -0.153   PhaseSwitch/SysClkCnt/count<10>
                                                       PhaseSwitch/SysClkCnt/count<11>_rt
                                                       PhaseSwitch/SysClkCnt/Mcount_count_xor<11>
                                                       PhaseSwitch/SysClkCnt/count_11
    -------------------------------------------------  ---------------------------
    Total                                      0.802ns (0.466ns logic, 0.336ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_FCT_40 = PERIOD TIMEGRP "FCT_40" 25 ns HIGH 50% INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/SysClkCnt/count<0>/CLK
  Logical resource: PhaseSwitch/SysClkCnt/count_0/CK
  Location pin: SLICE_X49Y185.CLK
  Clock network: FCT40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/SysClkCnt/count<0>/CLK
  Logical resource: PhaseSwitch/SysClkCnt/count_1/CK
  Location pin: SLICE_X49Y185.CLK
  Clock network: FCT40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: PhaseSwitch/SysClkCnt/count<2>/CLK
  Logical resource: PhaseSwitch/SysClkCnt/count_2/CK
  Location pin: SLICE_X49Y186.CLK
  Clock network: FCT40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% 
INPUT_JITTER         0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_MuxClock_in = PERIOD TIMEGRP "MuxClock_in" 25 ns HIGH 50% INPUT_JITTER
        0.375 ns;
--------------------------------------------------------------------------------
Slack: 1.489ns (period - min period limit)
  Period: 6.250ns
  Min period limit: 4.761ns (210.040MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLKFX
  Logical resource: DLL/DCM_ADV_INST/CLKFX
  Location pin: DCM_ADV_X0Y7.CLKFX
  Clock network: DLL/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 3.126ns (max period limit - period)
  Period: 12.500ns
  Max period limit: 15.626ns (63.996MHz) (Tdcmpco)
  Physical resource: DLL/DCM_ADV_INST/CLK2X
  Logical resource: DLL/DCM_ADV_INST/CLK2X
  Location pin: DCM_ADV_X0Y7.CLK2X
  Clock network: DLL/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: DLL/DCM_ADV_INST/CLKIN
  Logical resource: DLL/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y7.CLKIN
  Clock network: DLL/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.721ns.
--------------------------------------------------------------------------------

Paths for end point Mshreg_DataP_01/SRL16E (SLICE_X42Y137.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDDR_inst/FF2 (FF)
  Destination:          Mshreg_DataP_01/SRL16E (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.721ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 0.000ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: IDDR_inst/FF2 to Mshreg_DataP_01/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y89.Q1      Tickq                 0.594   Data_p
                                                       IDDR_inst/FF2
    SLICE_X42Y137.BY     net (fanout=1)        1.831   Data_p
    SLICE_X42Y137.CLK    Tds                   0.296   DataP_1
                                                       Mshreg_DataP_01/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      2.721ns (0.890ns logic, 1.831ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------

Paths for end point Mshreg_DataN_01/SRL16E (SLICE_X38Y135.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               IDDR_inst/FF3 (FF)
  Destination:          Mshreg_DataN_01/SRL16E (FF)
  Requirement:          3.125ns
  Data Path Delay:      2.711ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 0.000ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: IDDR_inst/FF3 to Mshreg_DataN_01/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y89.Q2      Tickq                 0.575   Data_p
                                                       IDDR_inst/FF3
    SLICE_X38Y135.BY     net (fanout=1)        1.840   Data_n
    SLICE_X38Y135.CLK    Tds                   0.296   DataN_1
                                                       Mshreg_DataN_01/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      2.711ns (0.871ns logic, 1.840ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point DataP_del_3 (SLICE_X45Y138.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DataP_2 (FF)
  Destination:          DataP_del_3 (FF)
  Requirement:          3.125ns
  Data Path Delay:      1.750ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 0.000ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DataP_2 to DataP_del_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y136.YQ     Tcko                  0.360   DataP_2
                                                       DataP_2
    SLICE_X45Y138.BY     net (fanout=3)        1.098   DataP_2
    SLICE_X45Y138.CLK    Tdick                 0.292   DataP_del_3
                                                       DataP_del_3
    -------------------------------------------------  ---------------------------
    Total                                      1.750ns (0.652ns logic, 1.098ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point DataN_del_3 (SLICE_X45Y139.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DataN_2 (FF)
  Destination:          DataN_del_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.748ns (Levels of Logic = 0)
  Clock Path Skew:      0.457ns (1.116 - 0.659)
  Source Clock:         DCO rising at 3.125ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DataN_2 to DataN_del_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y136.YQ     Tcko                  0.313   DataN_2
                                                       DataN_2
    SLICE_X45Y139.BY     net (fanout=3)        0.503   DataN_2
    SLICE_X45Y139.CLK    Tckdi       (-Th)     0.068   DataN_del_3
                                                       DataN_del_3
    -------------------------------------------------  ---------------------------
    Total                                      0.748ns (0.245ns logic, 0.503ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point DataN_1 (SLICE_X38Y135.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.556ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DataN_01 (FF)
  Destination:          DataN_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 3.125ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DataN_01 to DataN_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y135.YQ     Tcko                  0.331   DataN_1
                                                       DataN_01
    SLICE_X38Y135.BX     net (fanout=3)        0.307   DataN_01
    SLICE_X38Y135.CLK    Tckdi       (-Th)     0.082   DataN_1
                                                       DataN_1
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.249ns logic, 0.307ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point DataP_1 (SLICE_X42Y137.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.573ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DataP_01 (FF)
  Destination:          DataP_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.573ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         DCO rising at 3.125ns
  Destination Clock:    DCO rising at 3.125ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: DataP_01 to DataP_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y137.YQ     Tcko                  0.331   DataP_1
                                                       DataP_01
    SLICE_X42Y137.BX     net (fanout=3)        0.324   DataP_01
    SLICE_X42Y137.CLK    Tckdi       (-Th)     0.082   DataP_1
                                                       DataP_1
    -------------------------------------------------  ---------------------------
    Total                                      0.573ns (0.249ns logic, 0.324ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DCO0 = PERIOD TIMEGRP "ADC_DCO_LVDS0" 3.125 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.725ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: DataN_1/CLK
  Logical resource: Mshreg_DataN_01/SRL16E/WS
  Location pin: SLICE_X38Y135.CLK
  Clock network: DCO
--------------------------------------------------------------------------------
Slack: 1.725ns (period - (min low pulse limit / (low pulse / period)))
  Period: 3.125ns
  Low pulse: 1.562ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: DataP_1/CLK
  Logical resource: Mshreg_DataP_01/SRL16E/WS
  Location pin: SLICE_X42Y137.CLK
  Clock network: DCO
--------------------------------------------------------------------------------
Slack: 1.753ns (period - (min high pulse limit / (high pulse / period)))
  Period: 3.125ns
  High pulse: 1.562ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: DataN_1/CLK
  Logical resource: Mshreg_DataN_01/SRL16E/WS
  Location pin: SLICE_X38Y135.CLK
  Clock network: DCO
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" 
TS_MuxClock_in HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19 paths analyzed, 19 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.936ns.
--------------------------------------------------------------------------------

Paths for end point TriggerData_5 (SLICE_X90Y144.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_5 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.600ns (Levels of Logic = 0)
  Clock Path Skew:      -1.706ns (5.856 - 7.562)
  Source Clock:         Clk160 rising at 18.750ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y172.YQ     Tcko                  0.340   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X90Y144.SR     net (fanout=7)        1.169   FastTrigDes_o
    SLICE_X90Y144.CLK    Tsrck                 1.091   TriggerData_5
                                                       TriggerData_5
    -------------------------------------------------  ---------------------------
    Total                                      2.600ns (1.431ns logic, 1.169ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_4 (SLICE_X90Y144.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.516ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_4 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.600ns (Levels of Logic = 0)
  Clock Path Skew:      -1.706ns (5.856 - 7.562)
  Source Clock:         Clk160 rising at 18.750ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y172.YQ     Tcko                  0.340   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X90Y144.SR     net (fanout=7)        1.169   FastTrigDes_o
    SLICE_X90Y144.CLK    Tsrck                 1.091   TriggerData_5
                                                       TriggerData_4
    -------------------------------------------------  ---------------------------
    Total                                      2.600ns (1.431ns logic, 1.169ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_3 (SLICE_X90Y147.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          TriggerData_3 (FF)
  Requirement:          6.250ns
  Data Path Delay:      2.596ns (Levels of Logic = 0)
  Clock Path Skew:      -1.703ns (5.859 - 7.562)
  Source Clock:         Clk160 rising at 18.750ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to TriggerData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y172.YQ     Tcko                  0.340   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X90Y147.SR     net (fanout=7)        1.165   FastTrigDes_o
    SLICE_X90Y147.CLK    Tsrck                 1.091   TriggerData_3
                                                       TriggerData_3
    -------------------------------------------------  ---------------------------
    Total                                      2.596ns (1.431ns logic, 1.165ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point TriggerData_15 (SLICE_X102Y187.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.955ns (requirement - (clock path skew + uncertainty - data path))
  Source:               TrigDes_o (FF)
  Destination:          TriggerData_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.731ns (Levels of Logic = 0)
  Clock Path Skew:      -1.652ns (5.962 - 7.614)
  Source Clock:         Clk160 rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: TrigDes_o to TriggerData_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y191.YQ    Tcko                  0.331   TrigDes_o
                                                       TrigDes_o
    SLICE_X102Y187.BX    net (fanout=2)        0.482   TrigDes_o
    SLICE_X102Y187.CLK   Tckdi       (-Th)     0.082   TriggerData_15
                                                       TriggerData_15
    -------------------------------------------------  ---------------------------
    Total                                      0.731ns (0.249ns logic, 0.482ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_5 (SLICE_X90Y144.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupAmp_5 (FF)
  Destination:          TriggerData_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.925ns (Levels of Logic = 0)
  Clock Path Skew:      -1.602ns (5.856 - 7.458)
  Source Clock:         Clk160 rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: GroupAmp_5 to TriggerData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y145.XQ     Tcko                  0.313   GroupAmp<5>
                                                       GroupAmp_5
    SLICE_X90Y144.BX     net (fanout=1)        0.694   GroupAmp<5>
    SLICE_X90Y144.CLK    Tckdi       (-Th)     0.082   TriggerData_5
                                                       TriggerData_5
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (0.231ns logic, 0.694ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Paths for end point TriggerData_3 (SLICE_X90Y147.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupAmp_3 (FF)
  Destination:          TriggerData_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.925ns (Levels of Logic = 0)
  Clock Path Skew:      -1.603ns (5.859 - 7.462)
  Source Clock:         Clk160 rising at 25.000ns
  Destination Clock:    Clk40 rising at 25.000ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: GroupAmp_3 to TriggerData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y147.XQ     Tcko                  0.313   GroupAmp<3>
                                                       GroupAmp_3
    SLICE_X90Y147.BX     net (fanout=1)        0.694   GroupAmp<3>
    SLICE_X90Y147.CLK    Tckdi       (-Th)     0.082   TriggerData_3
                                                       TriggerData_3
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (0.231ns logic, 0.694ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK0_BUF = PERIOD TIMEGRP "DLL_CLK0_BUF" TS_MuxClock_in HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: TriggerData_15/CLK
  Logical resource: TriggerData_15/CK
  Location pin: SLICE_X102Y187.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: TriggerData_15/CLK
  Logical resource: TriggerData_12/CK
  Location pin: SLICE_X102Y187.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------
Slack: 23.942ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: TriggerData_3/CLK
  Logical resource: TriggerData_3/CK
  Location pin: SLICE_X90Y147.CLK
  Clock network: Clk40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" 
TS_MuxClock_in / 2 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 447 paths analyzed, 118 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.246ns.
--------------------------------------------------------------------------------

Paths for end point Led_B/ES1/Trig0 (SLICE_X59Y172.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FastTrigDes_o (FF)
  Destination:          Led_B/ES1/Trig0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      1.990ns (Levels of Logic = 0)
  Clock Path Skew:      -0.205ns (7.357 - 7.562)
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: FastTrigDes_o to Led_B/ES1/Trig0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X91Y172.YQ     Tcko                  0.340   FastTrigDes_o
                                                       FastTrigDes_o
    SLICE_X59Y172.BY     net (fanout=7)        1.358   FastTrigDes_o
    SLICE_X59Y172.CLK    Tdick                 0.292   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    -------------------------------------------------  ---------------------------
    Total                                      1.990ns (0.632ns logic, 1.358ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point DelayReset_0 (SLICE_X75Y155.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LT_Trig/Trig (FF)
  Destination:          DelayReset_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      1.798ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (7.394 - 7.400)
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: LT_Trig/Trig to DelayReset_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y154.YQ     Tcko                  0.360   LT_Trig/Trig
                                                       LT_Trig/Trig
    SLICE_X75Y155.SR     net (fanout=6)        0.467   LT_Trig/Trig
    SLICE_X75Y155.CLK    Tsrck                 0.971   DelayReset_0
                                                       DelayReset_0
    -------------------------------------------------  ---------------------------
    Total                                      1.798ns (1.331ns logic, 0.467ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------

Paths for end point DelayReset_0 (SLICE_X75Y155.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Amp_Trig/Trig (FF)
  Destination:          DelayReset_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      0.971ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (7.394 - 7.400)
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: Amp_Trig/Trig to DelayReset_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y154.YQ     Tcko                  0.340   Amp_Trig/Trig
                                                       Amp_Trig/Trig
    SLICE_X75Y155.BY     net (fanout=5)        0.339   Amp_Trig/Trig
    SLICE_X75Y155.CLK    Tdick                 0.292   DelayReset_0
                                                       DelayReset_0
    -------------------------------------------------  ---------------------------
    Total                                      0.971ns (0.632ns logic, 0.339ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point DelayReset_0 (SLICE_X75Y155.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Amp_Trig/Trig (FF)
  Destination:          DelayReset_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.557ns (Levels of Logic = 0)
  Clock Path Skew:      -0.006ns (7.394 - 7.400)
  Source Clock:         Clk160 rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Minimum Data Path: Amp_Trig/Trig to DelayReset_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y154.YQ     Tcko                  0.313   Amp_Trig/Trig
                                                       Amp_Trig/Trig
    SLICE_X75Y155.BY     net (fanout=5)        0.312   Amp_Trig/Trig
    SLICE_X75Y155.CLK    Tckdi       (-Th)     0.068   DelayReset_0
                                                       DelayReset_0
    -------------------------------------------------  ---------------------------
    Total                                      0.557ns (0.245ns logic, 0.312ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X58Y173.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/DurTrig_SRFF/Trig (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.525ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/DurTrig_SRFF/Trig to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y173.YQ     Tcko                  0.331   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Trig
    SLICE_X58Y173.G4     net (fanout=2)        0.337   Led_B/DurTrig_SRFF/Trig
    SLICE_X58Y173.CLK    Tckg        (-Th)     0.143   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Mmux_Trig_PWR_10_o_MUX_4_o11
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.525ns (0.188ns logic, 0.337ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point Led_B/DurTrig_SRFF/Trig (SLICE_X58Y173.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.572ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Led_B/ES1/Trig0 (FF)
  Destination:          Led_B/DurTrig_SRFF/Trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.572ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 12.500ns
  Destination Clock:    ADC_CLK_OBUF rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Led_B/ES1/Trig0 to Led_B/DurTrig_SRFF/Trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y172.YQ     Tcko                  0.313   Led_B/ES1/Trig1
                                                       Led_B/ES1/Trig0
    SLICE_X58Y173.G3     net (fanout=3)        0.402   Led_B/ES1/Trig0
    SLICE_X58Y173.CLK    Tckg        (-Th)     0.143   Led_B/DurTrig_SRFF/Trig
                                                       Led_B/DurTrig_SRFF/Mmux_Trig_PWR_10_o_MUX_4_o11
                                                       Led_B/DurTrig_SRFF/Trig
    -------------------------------------------------  ---------------------------
    Total                                      0.572ns (0.170ns logic, 0.402ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLK2X_BUF = PERIOD TIMEGRP "DLL_CLK2X_BUF" TS_MuxClock_in / 2 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 11.100ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.700ns (Twpl)
  Physical resource: DelayReset_2/CLK
  Logical resource: Mshreg_DelayReset_2/SRL16E/WS
  Location pin: SLICE_X68Y150.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------
Slack: 11.128ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.500ns
  High pulse: 6.250ns
  High pulse limit: 0.686ns (Twph)
  Physical resource: DelayReset_2/CLK
  Logical resource: Mshreg_DelayReset_2/SRL16E/WS
  Location pin: SLICE_X68Y150.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------
Slack: 11.442ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: CntTest/count<0>/CLK
  Logical resource: CntTest/count_0/CK
  Location pin: SLICE_X53Y190.CLK
  Clock network: ADC_CLK_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" 
TS_MuxClock_in / 4 HIGH 50%         INPUT_JITTER 0.375 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 296 paths analyzed, 167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.716ns.
--------------------------------------------------------------------------------

Paths for end point GroupValue_Amp_Done (SLICE_X74Y155.G3), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GroupSum_4 (FF)
  Destination:          GroupValue_Amp_Done (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.428ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: GroupSum_4 to GroupValue_Amp_Done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y142.YQ     Tcko                  0.360   GroupSum<5>
                                                       GroupSum_4
    SLICE_X70Y144.F3     net (fanout=2)        0.872   GroupSum<4>
    SLICE_X70Y144.COUT   Topcyf                0.576   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<3>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_lut<2>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<2>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<3>
    SLICE_X70Y145.CIN    net (fanout=1)        0.000   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<3>
    SLICE_X70Y145.COUT   Tbyp                  0.089   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<5>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<4>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<5>
    SLICE_X70Y146.CIN    net (fanout=1)        0.000   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<5>
    SLICE_X70Y146.COUT   Tbyp                  0.089   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<7>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<6>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<7>
    SLICE_X74Y155.G3     net (fanout=1)        1.229   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<7>
    SLICE_X74Y155.CLK    Tgck                  0.213   GroupValue_Amp_Done
                                                       GroupValue_Amp_Done_rstpot
                                                       GroupValue_Amp_Done
    -------------------------------------------------  ---------------------------
    Total                                      3.428ns (1.327ns logic, 2.101ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               GroupSum_4 (FF)
  Destination:          GroupValue_Amp_Done (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.427ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: GroupSum_4 to GroupValue_Amp_Done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y142.YQ     Tcko                  0.360   GroupSum<5>
                                                       GroupSum_4
    SLICE_X70Y144.F3     net (fanout=2)        0.872   GroupSum<4>
    SLICE_X70Y144.COUT   Topcyf                0.575   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<3>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<2>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<3>
    SLICE_X70Y145.CIN    net (fanout=1)        0.000   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<3>
    SLICE_X70Y145.COUT   Tbyp                  0.089   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<5>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<4>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<5>
    SLICE_X70Y146.CIN    net (fanout=1)        0.000   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<5>
    SLICE_X70Y146.COUT   Tbyp                  0.089   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<7>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<6>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<7>
    SLICE_X74Y155.G3     net (fanout=1)        1.229   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<7>
    SLICE_X74Y155.CLK    Tgck                  0.213   GroupValue_Amp_Done
                                                       GroupValue_Amp_Done_rstpot
                                                       GroupValue_Amp_Done
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (1.326ns logic, 2.101ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DelayGroupAmp_mid_3 (FF)
  Destination:          GroupValue_Amp_Done (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.202ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.288ns

  Clock Uncertainty:          0.288ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: DelayGroupAmp_mid_3 to GroupValue_Amp_Done
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y142.XQ     Tcko                  0.360   DelayGroupAmp_mid<3>
                                                       DelayGroupAmp_mid_3
    SLICE_X70Y143.G1     net (fanout=2)        0.572   DelayGroupAmp_mid<3>
    SLICE_X70Y143.COUT   Topcyg                0.561   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<1>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_lut<1>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<1>
    SLICE_X70Y144.CIN    net (fanout=1)        0.000   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<1>
    SLICE_X70Y144.COUT   Tbyp                  0.089   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<3>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<2>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<3>
    SLICE_X70Y145.CIN    net (fanout=1)        0.000   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<3>
    SLICE_X70Y145.COUT   Tbyp                  0.089   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<5>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<4>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<5>
    SLICE_X70Y146.CIN    net (fanout=1)        0.000   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<5>
    SLICE_X70Y146.COUT   Tbyp                  0.089   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<7>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<6>
                                                       Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<7>
    SLICE_X74Y155.G3     net (fanout=1)        1.229   Mcompar_GroupSum[9]_DelayGroupAmp_mid[9]_LessThan_16_o_cy<7>
    SLICE_X74Y155.CLK    Tgck                  0.213   GroupValue_Amp_Done
                                                       GroupValue_Amp_Done_rstpot
                                                       GroupValue_Amp_Done
    -------------------------------------------------  ---------------------------
    Total                                      3.202ns (1.401ns logic, 1.801ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point Sub_ped_delay_1 (SLICE_X50Y132.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Reset_Trig/Trig (FF)
  Destination:          Sub_ped_delay_1 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.249ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: Reset_Trig/Trig to Sub_ped_delay_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y148.YQ     Tcko                  0.360   Reset_Trig/Trig
                                                       Reset_Trig/Trig
    SLICE_X50Y132.CE     net (fanout=39)       2.402   Reset_Trig/Trig
    SLICE_X50Y132.CLK    Tceck                 0.487   Sub_ped_delay<1>
                                                       Sub_ped_delay_1
    -------------------------------------------------  ---------------------------
    Total                                      3.249ns (0.847ns logic, 2.402ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Paths for end point Sub_ped_delay_0 (SLICE_X50Y132.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Reset_Trig/Trig (FF)
  Destination:          Sub_ped_delay_0 (FF)
  Requirement:          6.250ns
  Data Path Delay:      3.249ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC_CLK_OBUF rising at 0.000ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.428ns

  Clock Uncertainty:          0.428ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.375ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.140ns

  Maximum Data Path: Reset_Trig/Trig to Sub_ped_delay_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y148.YQ     Tcko                  0.360   Reset_Trig/Trig
                                                       Reset_Trig/Trig
    SLICE_X50Y132.CE     net (fanout=39)       2.402   Reset_Trig/Trig
    SLICE_X50Y132.CLK    Tceck                 0.487   Sub_ped_delay<1>
                                                       Sub_ped_delay_0
    -------------------------------------------------  ---------------------------
    Total                                      3.249ns (0.847ns logic, 2.402ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" TS_MuxClock_in / 4 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------

Paths for end point Sub_ped_delay_5 (SLICE_X50Y134.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.529ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Sub_Ped_5 (FF)
  Destination:          Sub_ped_delay_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.743 - 0.734)
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Sub_Ped_5 to Sub_ped_delay_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y134.XQ     Tcko                  0.313   Sub_Ped_5
                                                       Sub_Ped_5
    SLICE_X50Y134.BX     net (fanout=2)        0.307   Sub_Ped_5
    SLICE_X50Y134.CLK    Tckdi       (-Th)     0.082   Sub_ped_delay<5>
                                                       Sub_ped_delay_5
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.231ns logic, 0.307ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point DelayGroupAmp_mid_3 (SLICE_X70Y142.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupSum_3 (FF)
  Destination:          DelayGroupAmp_mid_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.556ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.741 - 0.721)
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: GroupSum_3 to DelayGroupAmp_mid_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y143.XQ     Tcko                  0.331   GroupSum<3>
                                                       GroupSum_3
    SLICE_X70Y142.BX     net (fanout=2)        0.307   GroupSum<3>
    SLICE_X70Y142.CLK    Tckdi       (-Th)     0.082   DelayGroupAmp_mid<3>
                                                       DelayGroupAmp_mid_3
    -------------------------------------------------  ---------------------------
    Total                                      0.556ns (0.249ns logic, 0.307ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point DelayGroupAmp_mid_7 (SLICE_X71Y142.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.551ns (requirement - (clock path skew + uncertainty - data path))
  Source:               GroupSum_7 (FF)
  Destination:          DelayGroupAmp_mid_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.551ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk160 rising at 6.250ns
  Destination Clock:    Clk160 rising at 6.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: GroupSum_7 to DelayGroupAmp_mid_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y143.XQ     Tcko                  0.313   GroupSum<7>
                                                       GroupSum_7
    SLICE_X71Y142.BX     net (fanout=2)        0.317   GroupSum<7>
    SLICE_X71Y142.CLK    Tckdi       (-Th)     0.079   DelayGroupAmp_mid<7>
                                                       DelayGroupAmp_mid_7
    -------------------------------------------------  ---------------------------
    Total                                      0.551ns (0.234ns logic, 0.317ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DLL_CLKFX_BUF = PERIOD TIMEGRP "DLL_CLKFX_BUF" TS_MuxClock_in / 4 HIGH 50%
        INPUT_JITTER 0.375 ns;
--------------------------------------------------------------------------------
Slack: 5.192ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: AverData_med<1>/CLK
  Logical resource: AverData_med_1/CK
  Location pin: SLICE_X51Y133.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------
Slack: 5.192ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: AverData_med<2>/CLK
  Logical resource: AverData_med_2/CK
  Location pin: SLICE_X51Y134.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------
Slack: 5.192ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.250ns
  Low pulse: 3.125ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: AverData_med<2>/CLK
  Logical resource: AverData_med_3/CK
  Location pin: SLICE_X51Y134.CLK
  Clock network: Clk160
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_MuxClock_in
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MuxClock_in                 |     25.000ns|     10.000ns|     18.936ns|            0|            0|            0|          762|
| TS_DLL_CLK0_BUF               |     25.000ns|     18.936ns|          N/A|            0|            0|           19|            0|
| TS_DLL_CLK2X_BUF              |     12.500ns|      5.246ns|          N/A|            0|            0|          447|            0|
| TS_DLL_CLKFX_BUF              |      6.250ns|      3.716ns|          N/A|            0|            0|          296|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ADC_DCO_LVDS<0>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<0>  |    2.721|         |         |         |
ADC_DCO_LVDS_n<0>|    2.721|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock ADC_DCO_LVDS_n<0>
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
ADC_DCO_LVDS<0>  |    2.721|         |         |         |
ADC_DCO_LVDS_n<0>|    2.721|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock FCT_40
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FCT_40         |    2.677|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock MuxClock_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
MuxClock_in    |    4.734|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Qclock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Qclock         |    2.543|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1074 paths, 0 nets, and 444 connections

Design statistics:
   Minimum period:  18.936ns{1}   (Maximum frequency:  52.809MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Feb 09 11:21:52 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 342 MB



