// Seed: 696543797
module module_0;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input wor id_2,
    output wand id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output tri id_7,
    input wire id_8,
    input wand id_9,
    input tri id_10,
    input uwire id_11,
    input uwire id_12,
    output wor id_13,
    input wor id_14,
    output uwire id_15
);
  logic [7:0] id_17;
  logic id_18;
  module_0 modCall_1 ();
  assign id_17[~-1] = -1;
endmodule
