<html><head><title>Icestorm: LD2 (multiple, post-index, 4S) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>LD2 (multiple, post-index, 4S)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ld2 { v0.4s, v1.4s }, [x6], x8
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 60 nops): 4.000</p><p>Issues: 5.002</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 2.000</p><p>SIMD/FP unit issues: 2.002</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td></tr></thead><tr><td>64005</td><td>29616</td><td>5035</td><td>1003</td><td>2028</td><td>2004</td><td>1002</td><td>2004</td><td>2000</td><td>3000</td><td>6000</td><td>15274</td><td>5000</td><td>2000</td><td>2000</td><td>3000</td><td>4000</td><td>1001</td><td>2000</td><td>2000</td></tr><tr><td>64004</td><td>29423</td><td>5003</td><td>1001</td><td>2002</td><td>2000</td><td>1000</td><td>2000</td><td>2000</td><td>3000</td><td>6000</td><td>15274</td><td>5000</td><td>2000</td><td>2000</td><td>3000</td><td>4000</td><td>1001</td><td>2000</td><td>2000</td></tr><tr><td>64004</td><td>29415</td><td>5003</td><td>1001</td><td>2002</td><td>2000</td><td>1000</td><td>2000</td><td>2000</td><td>3000</td><td>6000</td><td>15274</td><td>5000</td><td>2000</td><td>2000</td><td>3000</td><td>4000</td><td>1001</td><td>2000</td><td>2000</td></tr><tr><td>64004</td><td>29408</td><td>5003</td><td>1001</td><td>2002</td><td>2000</td><td>1000</td><td>2000</td><td>2000</td><td>3000</td><td>6000</td><td>15274</td><td>5000</td><td>2000</td><td>2000</td><td>3000</td><td>4000</td><td>1001</td><td>2000</td><td>2000</td></tr><tr><td>64004</td><td>29409</td><td>5003</td><td>1001</td><td>2002</td><td>2000</td><td>1000</td><td>2000</td><td>2000</td><td>3000</td><td>6000</td><td>15274</td><td>5000</td><td>2000</td><td>2000</td><td>3000</td><td>4000</td><td>1001</td><td>2000</td><td>2000</td></tr><tr><td>64004</td><td>29423</td><td>5003</td><td>1001</td><td>2002</td><td>2000</td><td>1000</td><td>2000</td><td>2000</td><td>3000</td><td>6000</td><td>15274</td><td>5000</td><td>2000</td><td>2000</td><td>3000</td><td>4000</td><td>1001</td><td>2000</td><td>2000</td></tr><tr><td>64004</td><td>29423</td><td>5003</td><td>1001</td><td>2002</td><td>2000</td><td>1000</td><td>2000</td><td>2000</td><td>3000</td><td>6000</td><td>15274</td><td>5000</td><td>2000</td><td>2000</td><td>3000</td><td>4000</td><td>1001</td><td>2000</td><td>2000</td></tr><tr><td>64004</td><td>29406</td><td>5003</td><td>1001</td><td>2002</td><td>2000</td><td>1000</td><td>2000</td><td>2000</td><td>3000</td><td>6000</td><td>15274</td><td>5000</td><td>2000</td><td>2000</td><td>3000</td><td>4000</td><td>1001</td><td>2000</td><td>2000</td></tr><tr><td>64004</td><td>29409</td><td>5003</td><td>1001</td><td>2002</td><td>2000</td><td>1000</td><td>2000</td><td>2000</td><td>3000</td><td>6000</td><td>15274</td><td>5000</td><td>2000</td><td>2000</td><td>3000</td><td>4000</td><td>1001</td><td>2000</td><td>2000</td></tr><tr><td>64004</td><td>29423</td><td>5003</td><td>1001</td><td>2002</td><td>2000</td><td>1000</td><td>2000</td><td>2000</td><td>3000</td><td>6000</td><td>15274</td><td>5000</td><td>2000</td><td>2000</td><td>3000</td><td>4000</td><td>1001</td><td>2000</td><td>2000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->3 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ld2 { v0.4s, v1.4s }, [x6], x8
  fmov x0, d0
  eor x8, x8, x0
  eor x8, x8, x0
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.0040</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>80205</td><td>120153</td><td>100122</td><td>50102</td><td>30018</td><td>20002</td><td>40132</td><td>30030</td><td>20006</td><td>3198925</td><td>1898310</td><td>2903093</td><td>90118</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>30009</td><td>50015</td><td>50001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80205</td><td>120073</td><td>100118</td><td>50109</td><td>30007</td><td>20002</td><td>40137</td><td>30033</td><td>20006</td><td>3199073</td><td>1898732</td><td>2903654</td><td>90118</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>30009</td><td>50015</td><td>50001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120040</td><td>100104</td><td>50101</td><td>30003</td><td>20000</td><td>40104</td><td>30008</td><td>20006</td><td>3199073</td><td>1898732</td><td>2903654</td><td>90118</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>30009</td><td>50015</td><td>50001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120040</td><td>100104</td><td>50101</td><td>30003</td><td>20000</td><td>40104</td><td>30008</td><td>20006</td><td>3199073</td><td>1898732</td><td>2903654</td><td>90118</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>30009</td><td>50015</td><td>50001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120040</td><td>100104</td><td>50101</td><td>30003</td><td>20000</td><td>40104</td><td>30008</td><td>20006</td><td>3199073</td><td>1898732</td><td>2903654</td><td>90118</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>30009</td><td>50015</td><td>50001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120040</td><td>100104</td><td>50101</td><td>30003</td><td>20000</td><td>40104</td><td>30008</td><td>20006</td><td>3199073</td><td>1898732</td><td>2903654</td><td>90118</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>30009</td><td>50015</td><td>50001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120040</td><td>100104</td><td>50101</td><td>30003</td><td>20000</td><td>40104</td><td>30008</td><td>20006</td><td>3199073</td><td>1898732</td><td>2903654</td><td>90118</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>30009</td><td>50015</td><td>50001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120040</td><td>100104</td><td>50101</td><td>30003</td><td>20000</td><td>40104</td><td>30008</td><td>20006</td><td>3199073</td><td>1898732</td><td>2903654</td><td>90118</td><td>30209</td><td>20006</td><td>30009</td><td>60272</td><td>30036</td><td>50060</td><td>50007</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120040</td><td>100104</td><td>50101</td><td>30003</td><td>20000</td><td>40104</td><td>30008</td><td>20006</td><td>3199073</td><td>1898732</td><td>2903654</td><td>90118</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>30009</td><td>50015</td><td>50001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120040</td><td>100104</td><td>50101</td><td>30003</td><td>20000</td><td>40104</td><td>30008</td><td>20006</td><td>3199073</td><td>1898732</td><td>2903654</td><td>90118</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>30009</td><td>50015</td><td>50001</td><td>20000</td><td>20000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.0047</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>80025</td><td>120149</td><td>100032</td><td>50012</td><td>30018</td><td>20002</td><td>40042</td><td>30030</td><td>20006</td><td>3199302</td><td>1899240</td><td>2904504</td><td>90028</td><td>30029</td><td>20006</td><td>30009</td><td>60020</td><td>30000</td><td>50000</td><td>50001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120047</td><td>100017</td><td>50011</td><td>30006</td><td>20000</td><td>40010</td><td>30000</td><td>20000</td><td>3199326</td><td>1899282</td><td>2904547</td><td>90010</td><td>30020</td><td>20000</td><td>30000</td><td>60020</td><td>30000</td><td>50000</td><td>50001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120047</td><td>100017</td><td>50011</td><td>30006</td><td>20000</td><td>40010</td><td>30000</td><td>20000</td><td>3199326</td><td>1899282</td><td>2904547</td><td>90010</td><td>30020</td><td>20000</td><td>30000</td><td>60020</td><td>30000</td><td>50000</td><td>50001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80025</td><td>120080</td><td>100029</td><td>50017</td><td>30010</td><td>20002</td><td>40045</td><td>30035</td><td>20000</td><td>3199326</td><td>1899282</td><td>2904547</td><td>90010</td><td>30020</td><td>20000</td><td>30000</td><td>60020</td><td>30000</td><td>50000</td><td>50001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120047</td><td>100017</td><td>50011</td><td>30006</td><td>20000</td><td>40010</td><td>30000</td><td>20000</td><td>3199326</td><td>1899282</td><td>2904547</td><td>90010</td><td>30020</td><td>20000</td><td>30000</td><td>60020</td><td>30000</td><td>50000</td><td>50001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120047</td><td>100017</td><td>50011</td><td>30006</td><td>20000</td><td>40010</td><td>30000</td><td>20000</td><td>3199326</td><td>1899282</td><td>2904547</td><td>90010</td><td>30020</td><td>20000</td><td>30000</td><td>60020</td><td>30000</td><td>50000</td><td>50001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120047</td><td>100017</td><td>50011</td><td>30006</td><td>20000</td><td>40010</td><td>30000</td><td>20000</td><td>3199326</td><td>1899282</td><td>2904547</td><td>90010</td><td>30020</td><td>20000</td><td>30000</td><td>60020</td><td>30000</td><td>50000</td><td>50001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120047</td><td>100017</td><td>50011</td><td>30006</td><td>20000</td><td>40010</td><td>30000</td><td>20000</td><td>3199326</td><td>1899282</td><td>2904547</td><td>90010</td><td>30020</td><td>20000</td><td>30000</td><td>60092</td><td>30036</td><td>50060</td><td>50007</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120062</td><td>100017</td><td>50011</td><td>30006</td><td>20000</td><td>40010</td><td>30000</td><td>20000</td><td>3199326</td><td>1899282</td><td>2904547</td><td>90010</td><td>30020</td><td>20000</td><td>30000</td><td>60020</td><td>30000</td><td>50000</td><td>50001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120047</td><td>100017</td><td>50011</td><td>30006</td><td>20000</td><td>40010</td><td>30000</td><td>20000</td><td>3199326</td><td>1899282</td><td>2904547</td><td>90010</td><td>30020</td><td>20000</td><td>30000</td><td>60020</td><td>30000</td><td>50000</td><td>50001</td><td>20000</td><td>20000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 3: Latency 2->3 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ld2 { v0.4s, v1.4s }, [x6], x8
  fmov x1, d1
  eor x8, x8, x1
  eor x8, x8, x1
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.0075</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>80205</td><td>120179</td><td>100122</td><td>50102</td><td>30018</td><td>20002</td><td>40132</td><td>30030</td><td>20006</td><td>3199895</td><td>1899000</td><td>2904044</td><td>90118</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>30009</td><td>50015</td><td>50001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120075</td><td>100107</td><td>50101</td><td>30006</td><td>20000</td><td>40104</td><td>30008</td><td>20006</td><td>3200018</td><td>1899292</td><td>2904424</td><td>90118</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>30009</td><td>50015</td><td>50001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120075</td><td>100107</td><td>50101</td><td>30006</td><td>20000</td><td>40104</td><td>30008</td><td>20006</td><td>3200018</td><td>1899292</td><td>2904424</td><td>90118</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>30009</td><td>50015</td><td>50001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120075</td><td>100107</td><td>50101</td><td>30006</td><td>20000</td><td>40104</td><td>30008</td><td>20006</td><td>3200018</td><td>1899292</td><td>2904424</td><td>90118</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>30009</td><td>50015</td><td>50001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120081</td><td>100107</td><td>50101</td><td>30006</td><td>20000</td><td>40104</td><td>30008</td><td>20006</td><td>3200018</td><td>1899292</td><td>2904424</td><td>90118</td><td>30209</td><td>20006</td><td>30009</td><td>60274</td><td>30036</td><td>50056</td><td>50007</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120075</td><td>100107</td><td>50101</td><td>30006</td><td>20000</td><td>40104</td><td>30008</td><td>20006</td><td>3200018</td><td>1899292</td><td>2904424</td><td>90118</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>30009</td><td>50015</td><td>50001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120075</td><td>100107</td><td>50101</td><td>30006</td><td>20000</td><td>40104</td><td>30008</td><td>20006</td><td>3200018</td><td>1899292</td><td>2904424</td><td>90118</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>30009</td><td>50015</td><td>50001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120075</td><td>100107</td><td>50101</td><td>30006</td><td>20000</td><td>40104</td><td>30008</td><td>20006</td><td>3200018</td><td>1899292</td><td>2904424</td><td>90118</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>30009</td><td>50015</td><td>50001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120075</td><td>100107</td><td>50101</td><td>30006</td><td>20000</td><td>40104</td><td>30008</td><td>20006</td><td>3200018</td><td>1899292</td><td>2904424</td><td>90118</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>30009</td><td>50015</td><td>50001</td><td>20000</td><td>20000</td><td>40100</td></tr><tr><td>80204</td><td>120075</td><td>100107</td><td>50101</td><td>30006</td><td>20000</td><td>40104</td><td>30008</td><td>20006</td><td>3200018</td><td>1899292</td><td>2904424</td><td>90118</td><td>30209</td><td>20006</td><td>30009</td><td>60218</td><td>30009</td><td>50015</td><td>50001</td><td>20000</td><td>20000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 9.0053</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>80026</td><td>120184</td><td>100044</td><td>50018</td><td>30022</td><td>20004</td><td>40073</td><td>30057</td><td>20006</td><td>3199409</td><td>1899304</td><td>2904592</td><td>90028</td><td>30029</td><td>20006</td><td>30009</td><td>60020</td><td>30000</td><td>50000</td><td>50001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120053</td><td>100017</td><td>50011</td><td>30006</td><td>20000</td><td>40010</td><td>30000</td><td>20000</td><td>3199488</td><td>1899378</td><td>2904679</td><td>90010</td><td>30020</td><td>20000</td><td>30000</td><td>60020</td><td>30000</td><td>50000</td><td>50001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120053</td><td>100017</td><td>50011</td><td>30006</td><td>20000</td><td>40010</td><td>30000</td><td>20000</td><td>3199488</td><td>1899378</td><td>2904679</td><td>90010</td><td>30020</td><td>20000</td><td>30000</td><td>60020</td><td>30000</td><td>50000</td><td>50001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120053</td><td>100017</td><td>50011</td><td>30006</td><td>20000</td><td>40010</td><td>30000</td><td>20000</td><td>3199488</td><td>1899378</td><td>2904679</td><td>90010</td><td>30020</td><td>20000</td><td>30000</td><td>60020</td><td>30000</td><td>50000</td><td>50001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120053</td><td>100017</td><td>50011</td><td>30006</td><td>20000</td><td>40010</td><td>30000</td><td>20000</td><td>3199488</td><td>1899378</td><td>2904679</td><td>90010</td><td>30020</td><td>20000</td><td>30000</td><td>60020</td><td>30000</td><td>50000</td><td>50001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80025</td><td>120084</td><td>100029</td><td>50017</td><td>30010</td><td>20002</td><td>40045</td><td>30035</td><td>20000</td><td>3200055</td><td>1899714</td><td>2905141</td><td>90010</td><td>30020</td><td>20000</td><td>30000</td><td>60020</td><td>30000</td><td>50000</td><td>50001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120053</td><td>100017</td><td>50011</td><td>30006</td><td>20000</td><td>40010</td><td>30000</td><td>20000</td><td>3199488</td><td>1899378</td><td>2904679</td><td>90010</td><td>30020</td><td>20000</td><td>30000</td><td>60020</td><td>30000</td><td>50000</td><td>50001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120053</td><td>100017</td><td>50011</td><td>30006</td><td>20000</td><td>40010</td><td>30000</td><td>20000</td><td>3199488</td><td>1899378</td><td>2904679</td><td>90010</td><td>30020</td><td>20000</td><td>30000</td><td>60020</td><td>30000</td><td>50000</td><td>50001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120053</td><td>100017</td><td>50011</td><td>30006</td><td>20000</td><td>40010</td><td>30000</td><td>20000</td><td>3199488</td><td>1899378</td><td>2904679</td><td>90010</td><td>30020</td><td>20000</td><td>30000</td><td>60020</td><td>30000</td><td>50000</td><td>50001</td><td>20000</td><td>20000</td><td>40010</td></tr><tr><td>80024</td><td>120053</td><td>100017</td><td>50011</td><td>30006</td><td>20000</td><td>40010</td><td>30000</td><td>20000</td><td>3199488</td><td>1899378</td><td>2904679</td><td>90010</td><td>30020</td><td>20000</td><td>30000</td><td>60020</td><td>30000</td><td>50000</td><td>50001</td><td>20000</td><td>20000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 4: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ld2 { v0.4s, v1.4s }, [x6], x8
  ld2 { v0.4s, v1.4s }, [x6], x8
  ld2 { v0.4s, v1.4s }, [x6], x8
  ld2 { v0.4s, v1.4s }, [x6], x8
  ld2 { v0.4s, v1.4s }, [x6], x8
  ld2 { v0.4s, v1.4s }, [x6], x8
  ld2 { v0.4s, v1.4s }, [x6], x8
  ld2 { v0.4s, v1.4s }, [x6], x8</pre><div><input type="checkbox" id="checkbox-8" checked="checked"><label for="checkbox-8"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.2512</p><div><input type="checkbox" id="checkbox-9" checked="checked"><label for="checkbox-9"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>320205</td><td>100219</td><td>400287</td><td>80121</td><td>160128</td><td>160038</td><td>80122</td><td>160038</td><td>160052</td><td>240378</td><td>486780</td><td>1287276</td><td>400230</td><td>200</td><td>160052</td><td>160052</td><td>200</td><td>240018</td><td>320024</td><td>80005</td><td>160000</td><td>160000</td><td>100</td></tr><tr><td>320204</td><td>100100</td><td>400143</td><td>80105</td><td>160030</td><td>160008</td><td>80106</td><td>160012</td><td>160012</td><td>240318</td><td>480184</td><td>1280314</td><td>400130</td><td>200</td><td>160012</td><td>160012</td><td>200</td><td>240018</td><td>320024</td><td>80005</td><td>160000</td><td>160000</td><td>100</td></tr><tr><td>320204</td><td>100100</td><td>400143</td><td>80105</td><td>160030</td><td>160008</td><td>80106</td><td>160012</td><td>160012</td><td>240318</td><td>480184</td><td>1280314</td><td>400130</td><td>200</td><td>160012</td><td>160012</td><td>200</td><td>240018</td><td>320024</td><td>80005</td><td>160000</td><td>160000</td><td>100</td></tr><tr><td>320204</td><td>100100</td><td>400143</td><td>80105</td><td>160030</td><td>160008</td><td>80106</td><td>160012</td><td>160012</td><td>240318</td><td>480184</td><td>1280314</td><td>400130</td><td>200</td><td>160012</td><td>160012</td><td>200</td><td>240018</td><td>320024</td><td>80005</td><td>160000</td><td>160000</td><td>100</td></tr><tr><td>320204</td><td>100099</td><td>400140</td><td>80104</td><td>160030</td><td>160006</td><td>80105</td><td>160010</td><td>160012</td><td>240318</td><td>480184</td><td>1280314</td><td>400130</td><td>200</td><td>160012</td><td>160012</td><td>200</td><td>240015</td><td>320020</td><td>80004</td><td>160000</td><td>160000</td><td>100</td></tr><tr><td>320204</td><td>100100</td><td>400143</td><td>80105</td><td>160030</td><td>160008</td><td>80106</td><td>160012</td><td>160012</td><td>240318</td><td>480184</td><td>1280314</td><td>400130</td><td>200</td><td>160012</td><td>160012</td><td>200</td><td>240018</td><td>320024</td><td>80005</td><td>160000</td><td>160000</td><td>100</td></tr><tr><td>320204</td><td>100100</td><td>400143</td><td>80105</td><td>160030</td><td>160008</td><td>80106</td><td>160012</td><td>160012</td><td>240318</td><td>480184</td><td>1280314</td><td>400130</td><td>200</td><td>160012</td><td>160012</td><td>200</td><td>240018</td><td>320024</td><td>80005</td><td>160000</td><td>160000</td><td>100</td></tr><tr><td>320204</td><td>100100</td><td>400143</td><td>80105</td><td>160030</td><td>160008</td><td>80106</td><td>160012</td><td>160010</td><td>240315</td><td>480178</td><td>1280302</td><td>400125</td><td>200</td><td>160010</td><td>160010</td><td>200</td><td>240018</td><td>320024</td><td>80005</td><td>160000</td><td>160000</td><td>100</td></tr><tr><td>320204</td><td>100099</td><td>400140</td><td>80104</td><td>160030</td><td>160006</td><td>80105</td><td>160010</td><td>160050</td><td>240375</td><td>480602</td><td>1280914</td><td>400225</td><td>200</td><td>160050</td><td>160050</td><td>200</td><td>240018</td><td>320024</td><td>80005</td><td>160000</td><td>160000</td><td>100</td></tr><tr><td>320204</td><td>100099</td><td>400140</td><td>80104</td><td>160030</td><td>160006</td><td>80105</td><td>160010</td><td>160012</td><td>240318</td><td>480184</td><td>1280314</td><td>400130</td><td>200</td><td>160012</td><td>160012</td><td>200</td><td>240018</td><td>320024</td><td>80005</td><td>160000</td><td>160000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.2507</p><div><input type="checkbox" id="checkbox-10" checked="checked"><label for="checkbox-10"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>320025</td><td>100169</td><td>400197</td><td>80031</td><td>160128</td><td>160038</td><td>80032</td><td>160038</td><td>160012</td><td>240048</td><td>480292</td><td>1280652</td><td>400040</td><td>20</td><td>160012</td><td>160012</td><td>20</td><td>240000</td><td>320000</td><td>80001</td><td>160000</td><td>160000</td><td>10</td></tr><tr><td>320024</td><td>100058</td><td>400047</td><td>80011</td><td>160036</td><td>160000</td><td>80010</td><td>160000</td><td>160000</td><td>240030</td><td>481596</td><td>1281750</td><td>400010</td><td>20</td><td>160000</td><td>160000</td><td>20</td><td>240000</td><td>320000</td><td>80001</td><td>160000</td><td>160000</td><td>10</td></tr><tr><td>320024</td><td>100052</td><td>400047</td><td>80011</td><td>160036</td><td>160000</td><td>80010</td><td>160000</td><td>160000</td><td>240030</td><td>480256</td><td>1280574</td><td>400010</td><td>20</td><td>160000</td><td>160000</td><td>20</td><td>240000</td><td>320000</td><td>80001</td><td>160000</td><td>160000</td><td>10</td></tr><tr><td>320024</td><td>100051</td><td>400047</td><td>80011</td><td>160036</td><td>160000</td><td>80010</td><td>160000</td><td>160000</td><td>240030</td><td>480256</td><td>1280574</td><td>400010</td><td>20</td><td>160000</td><td>160000</td><td>20</td><td>240078</td><td>320104</td><td>80025</td><td>160000</td><td>160000</td><td>10</td></tr><tr><td>320024</td><td>100051</td><td>400047</td><td>80011</td><td>160036</td><td>160000</td><td>80010</td><td>160000</td><td>160000</td><td>240030</td><td>480256</td><td>1280574</td><td>400010</td><td>20</td><td>160000</td><td>160000</td><td>20</td><td>240000</td><td>320000</td><td>80001</td><td>160000</td><td>160000</td><td>10</td></tr><tr><td>320024</td><td>100052</td><td>400047</td><td>80011</td><td>160036</td><td>160000</td><td>80010</td><td>160000</td><td>160000</td><td>240030</td><td>480256</td><td>1280574</td><td>400010</td><td>20</td><td>160000</td><td>160000</td><td>20</td><td>240000</td><td>320000</td><td>80001</td><td>160000</td><td>160000</td><td>10</td></tr><tr><td>320024</td><td>100051</td><td>400047</td><td>80011</td><td>160036</td><td>160000</td><td>80010</td><td>160000</td><td>160000</td><td>240030</td><td>480256</td><td>1280574</td><td>400010</td><td>20</td><td>160000</td><td>160000</td><td>20</td><td>240000</td><td>320000</td><td>80001</td><td>160000</td><td>160000</td><td>10</td></tr><tr><td>320024</td><td>100051</td><td>400047</td><td>80011</td><td>160036</td><td>160000</td><td>80010</td><td>160000</td><td>160000</td><td>240030</td><td>480256</td><td>1280574</td><td>400010</td><td>20</td><td>160000</td><td>160000</td><td>20</td><td>240000</td><td>320000</td><td>80001</td><td>160000</td><td>160000</td><td>10</td></tr><tr><td>320024</td><td>100052</td><td>400047</td><td>80011</td><td>160036</td><td>160000</td><td>80010</td><td>160000</td><td>160000</td><td>240030</td><td>480256</td><td>1280574</td><td>400010</td><td>20</td><td>160000</td><td>160000</td><td>20</td><td>240000</td><td>320000</td><td>80001</td><td>160000</td><td>160000</td><td>10</td></tr><tr><td>320024</td><td>100053</td><td>400047</td><td>80011</td><td>160036</td><td>160000</td><td>80010</td><td>160000</td><td>160000</td><td>240030</td><td>480256</td><td>1280574</td><td>400010</td><td>20</td><td>160000</td><td>160000</td><td>20</td><td>240078</td><td>320104</td><td>80025</td><td>160000</td><td>160000</td><td>10</td></tr></table></div></div></div></div></body></html>