#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Dec 21 00:04:29 2024
# Process ID: 28252
# Current directory: C:/logic_design/final_project/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20508 C:\logic_design\final_project\project_1\project_1.xpr
# Log file: C:/logic_design/final_project/project_1/vivado.log
# Journal file: C:/logic_design/final_project/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/logic_design/final_project/project_1/project_1.xpr
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/logic_design/final_project/project_1/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Write_Width_A {12} CONFIG.Write_Depth_A {76800} CONFIG.Read_Width_A {12} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/logic_design/final_project/img/out.coe}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/logic_design/final_project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/logic_design/final_project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/logic_design/final_project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/logic_design/final_project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 4 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files c:/logic_design/final_project/project_1/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/logic_design/final_project/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/logic_design/final_project/project_1/project_1.ip_user_files -ipstatic_source_dir C:/logic_design/final_project/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/logic_design/final_project/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/logic_design/final_project/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/logic_design/final_project/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/logic_design/final_project/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
