puts "Start to source [info script]"
global SLR2_DPU_V3_TOP  
set_property LOC RAMB36_X0Y120  [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[0].ram_18_0_6_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X0Y124  [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[1].ram_18_0_6_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X0Y128  [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[2].ram_18_0_6_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X0Y132 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[3].ram_18_0_6_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X0Y136 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[4].ram_18_0_6_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X0Y140 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[5].ram_18_0_6_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X0Y144 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[6].ram_18_0_6_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X0Y148 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[7].ram_18_7_13_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X0Y152 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[8].ram_18_7_13_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X0Y156 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[9].ram_18_7_13_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X0Y160 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[10].ram_18_7_13_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X0Y164 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[11].ram_18_7_13_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X0Y168 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[12].ram_18_7_13_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X0Y172 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[13].ram_18_7_13_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X0Y176 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[14].ram_18_14_b0.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y120 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[15].ram_18_15_21_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y124 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[16].ram_18_15_21_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y128 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[17].ram_18_15_21_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y132 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[18].ram_18_15_21_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y136 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[19].ram_18_15_21_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y140 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[20].ram_18_15_21_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y144 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[21].ram_18_15_21_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y148 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[22].ram_18_22_28_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y152 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[23].ram_18_22_28_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y156 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[24].ram_18_22_28_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y160 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[25].ram_18_22_28_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y164 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[26].ram_18_22_28_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y168 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[27].ram_18_22_28_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y172 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[28].ram_18_22_28_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X1Y176 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[29].ram_18_29_b1.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y120 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[30].ram_18_30_36_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y124 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[31].ram_18_30_36_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y128 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[32].ram_18_30_36_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y132 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[33].ram_18_30_36_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y136 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[34].ram_18_30_36_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y140 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[35].ram_18_30_36_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y144 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[36].ram_18_30_36_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y148 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[37].ram_18_37_43_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y152 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[38].ram_18_37_43_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y156 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[39].ram_18_37_43_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y160 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[40].ram_18_37_43_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y164 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[41].ram_18_37_43_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y168 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[42].ram_18_37_43_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y172 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[43].ram_18_37_43_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X2Y176 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[44].ram_18_44_b2.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y120 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[45].ram_18_45_51_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y124 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[46].ram_18_45_51_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y128 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[47].ram_18_45_51_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y132 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[48].ram_18_45_51_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y136 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[49].ram_18_45_51_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y140 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[50].ram_18_45_51_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y144 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[51].ram_18_45_51_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y148 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[52].ram_18_52_58_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y152 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[53].ram_18_52_58_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y156 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[54].ram_18_52_58_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y160 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[55].ram_18_52_58_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y164 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[56].ram_18_52_58_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y168 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[57].ram_18_52_58_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y172 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[58].ram_18_52_58_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X3Y176 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[59].ram_18_59_b3.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X4Y120 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[60].ram_18_60_66_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X4Y124 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[61].ram_18_60_66_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X4Y128 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[62].ram_18_60_66_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X4Y132 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[63].ram_18_60_66_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X4Y136 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[64].ram_18_60_66_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X4Y140 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[65].ram_18_60_66_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X4Y144 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[66].ram_18_60_66_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X4Y148 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[67].ram_18_67_73_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X4Y152 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[68].ram_18_67_73_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X4Y156 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[69].ram_18_67_73_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X4Y160 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[70].ram_18_67_73_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X4Y164 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[71].ram_18_67_73_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X4Y168 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[72].ram_18_67_73_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X4Y172 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[73].ram_18_67_73_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X4Y176 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[74].ram_18_74_b4.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y120 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[75].ram_18_75_81_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y124 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[76].ram_18_75_81_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y128 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[77].ram_18_75_81_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y132 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[78].ram_18_75_81_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y136 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[79].ram_18_75_81_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y140 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[80].ram_18_75_81_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y144 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[81].ram_18_75_81_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y148 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[82].ram_18_82_88_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y152 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[83].ram_18_82_88_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y156 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[84].ram_18_82_88_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y160 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[85].ram_18_82_88_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y164 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[86].ram_18_82_88_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y168 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[87].ram_18_82_88_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y172 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[88].ram_18_82_88_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X5Y176 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[89].ram_18_89_b5.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y120 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[90].ram_18_90_96_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y124 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[91].ram_18_90_96_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y128 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[92].ram_18_90_96_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y132 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[93].ram_18_90_96_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y136 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[94].ram_18_90_96_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y140 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[95].ram_18_90_96_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y144 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[96].ram_18_90_96_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y148 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[97].ram_18_97_103_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y152 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[98].ram_18_97_103_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y156 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[99].ram_18_97_103_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y160 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[100].ram_18_97_103_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y164 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[101].ram_18_97_103_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y168 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[102].ram_18_97_103_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y172 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[103].ram_18_97_103_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X6Y176 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[104].ram_18_104_b6.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y120 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[105].ram_18_105_111_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y124 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[106].ram_18_105_111_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y128 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[107].ram_18_105_111_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y132 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[108].ram_18_105_111_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y136 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[109].ram_18_105_111_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y140 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[110].ram_18_105_111_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y144 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[111].ram_18_105_111_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y148 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[112].ram_18_112_118_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y152 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[113].ram_18_112_118_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y156 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[114].ram_18_112_118_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y160 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[115].ram_18_112_118_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y164 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[116].ram_18_112_118_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y168 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[117].ram_18_112_118_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y172 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[118].ram_18_112_118_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
set_property LOC RAMB36_X7Y176 [get_cells $SLR2_DPU_V3_TOP/u_wbuf/bram_sdp_2048b_8k/gen_rams[119].ram_18_119_b7.u_buf_ram_18bx8k_1r1w1c_w_i/gen_brams[0].gen_brams_first.RAMB36E2_ins]
puts "Start to source [info script]"
global SLR2_DPU_V3_TOP  

set_property  LOC	DSP48E2_X10Y280  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X10Y288  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X11Y280  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X11Y288  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X12Y280  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X12Y288  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y280  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y288  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y280  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y288  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y280  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y288  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X10Y296  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X10Y304  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X11Y296  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X11Y304  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
	          
set_property  LOC	DSP48E2_X11Y264  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X11Y272  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X12Y264  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X12Y272  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y264  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y272  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y264  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y272  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y264  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y272  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X16Y264  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X16Y272  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X16Y280  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X16Y288  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X17Y280  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X17Y288  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
              
set_property  LOC	DSP48E2_X9Y248    [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X9Y256   [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X10Y248   [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X10Y256  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X11Y248   [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X11Y256  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X12Y248   [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X12Y256  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y248   [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y256  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y248   [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y256  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X9Y264   [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X9Y272   [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X10Y264  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X10Y272  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
              
set_property  LOC	DSP48E2_X9Y240    [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X10Y240   [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X11Y240   [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X12Y240   [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y240   [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y240   [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y240   [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X16Y240   [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y248   [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y256  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X16Y248   [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X16Y256  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X17Y256  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X17Y264  [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X17Y240   [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X17Y248   [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]



set_property LOC DSP48E2_X0Y280   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X0Y288   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X1Y280   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X1Y288   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X2Y280   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X2Y288   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X3Y280   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X3Y288   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X4Y280   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X4Y288   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X5Y280   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X5Y288   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X6Y296   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X6Y304   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X7Y296   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X7Y304   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]

set_property LOC DSP48E2_X0Y264   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X0Y272   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X1Y264   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X1Y272   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X2Y264   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X2Y272   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X3Y264   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X3Y272   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X4Y264   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X4Y272   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X5Y264   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X5Y272   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X6Y280   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X6Y288   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X7Y280   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X7Y288   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]

set_property LOC DSP48E2_X0Y248    [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X0Y256   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X1Y248    [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X1Y256   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X2Y248    [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X2Y256   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X3Y248    [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X3Y256   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X4Y248    [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X4Y256   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X5Y248    [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X5Y256   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X6Y264   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X6Y272   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X7Y264   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X7Y272   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]

set_property LOC DSP48E2_X0Y240    [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X1Y240    [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X2Y240    [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X3Y240    [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X4Y240    [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X5Y240    [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X6Y240    [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X7Y240    [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X6Y248    [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X6Y256   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X7Y248    [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X7Y256   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X8Y256   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X8Y264   [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X8Y240    [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property LOC DSP48E2_X8Y248    [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]




set_property  LOC	DSP48E2_X9Y344   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X9Y352   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X10Y344  [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X10Y352  [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X11Y344  [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X11Y352  [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X12Y344  [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X12Y352  [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y344  [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y352  [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y344  [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y352  [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y344  [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y352  [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X16Y352  [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X17Y352  [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
	                                                                                                                    
set_property  LOC	DSP48E2_X10Y328   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X10Y336   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X11Y328   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X11Y336   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X12Y328   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X12Y336   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y328   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y336   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y328   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y336   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y328   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y336   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X16Y336   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X16Y344   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X17Y328   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X17Y336   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
                                                                                                                         
set_property  LOC	DSP48E2_X9Y328    [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X9Y336    [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X9Y312    [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X9Y320    [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X10Y312   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X10Y320   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X11Y312   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X11Y320   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X12Y312   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X12Y320   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y312   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y320   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y312   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y320   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y312   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y320   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
                                                                                                                         
set_property  LOC	DSP48E2_X12Y296   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X12Y304   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y296   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X13Y304   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y296   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X14Y304   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y296   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X15Y304   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X16Y304   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X16Y312   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X17Y296   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X17Y304   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X16Y320   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X16Y328   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X17Y312   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X17Y320   [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]


set_property  LOC	DSP48E2_X0Y344   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X0Y352   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X1Y344  [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X1Y352  [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X2Y344  [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X2Y352  [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X3Y344  [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X3Y352  [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X4Y344  [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X4Y352  [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X5Y344  [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X5Y352  [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X6Y344  [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X6Y352  [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[0].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X7Y344  [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X7Y352  [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[1].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
	                                                                                                                     
set_property  LOC	DSP48E2_X2Y328   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X2Y336   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X3Y328   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X3Y336   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X4Y328   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X4Y336   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X5Y328   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X5Y336   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X6Y328   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X6Y336   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X7Y328   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X7Y336   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X8Y328   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X8Y336   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[2].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X8Y344  [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X8Y352  [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[3].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
                                                                                                                         
set_property  LOC	DSP48E2_X0Y328    [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X0Y336    [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X1Y328   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X1Y336   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X0Y312   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X0Y320   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X1Y312   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X1Y320   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X2Y312   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X2Y320   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X3Y312   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X3Y320   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X4Y312   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X4Y320   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[4].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X5Y312   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X5Y320   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[5].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
                                                                                                                         
set_property  LOC	DSP48E2_X0Y296   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X0Y304   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X1Y296   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X1Y304   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[0].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X2Y296   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X2Y304   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X3Y296   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X3Y304   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[1].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X4Y296   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X4Y304   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X5Y296   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X5Y304   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[2].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X6Y312   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X6Y320   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[6].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X7Y312   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[0].u_conv_dsp_cascade_i/DSP48E2_inst]
set_property  LOC	DSP48E2_X7Y320   [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_conv_top_core/u_conv_calc_part/gen_dsp_block_col[7].u_conv_dsp_block_i/gen_dsp_chain_col[3].u_conv_dsp_chain_i/gen_alu_dsp[8].u_conv_dsp_cascade_i/DSP48E2_inst]
puts "Start to source [info script]"

global SLR2_DPU_V3_TOP  
set_property LOC URAM288_X0Y160 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y161 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y163 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X0Y165 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y166 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y168 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X0Y170 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y171 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y173 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X0Y175 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y176 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y178 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y180 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y181 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y183 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X0Y185 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y186 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y188 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X0Y190 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y191 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y193 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X0Y195 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y196 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y198 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X1Y160 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y161 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y163 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X1Y165 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y166 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y168 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X1Y170 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y171 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y173 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X1Y175 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y176 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y178 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y180 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y181 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y183 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X1Y185 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y186 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y188 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X1Y190 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y191 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y193 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X1Y195 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y196 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y198 [get_cells $SLR2_DPU_V3_TOP/core_array[1].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]







set_property LOC URAM288_X2Y160 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y161 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y163 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X2Y165 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y166 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y168 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X2Y170 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y171 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y173 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X2Y175 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y176 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y178 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y180 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y181 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y183 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X2Y185 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y186 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y188 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X2Y190 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y191 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y193 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X2Y195 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y196 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y198 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X3Y160 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y161 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y163 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X3Y165 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y166 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y168 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X3Y170 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y171 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y173 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X3Y175 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y176 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y178 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y180 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y181 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y183 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X3Y185 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y186 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y188 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X3Y190 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y191 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y193 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X3Y195 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y196 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y198 [get_cells $SLR2_DPU_V3_TOP/core_array[0].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]








set_property LOC URAM288_X0Y200 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y201 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y203 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X0Y205 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y206 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y208 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X0Y210 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y211 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y213 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X0Y215 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y216 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y218 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y220 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y221 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y223 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X0Y225 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y226 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y228 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X0Y230 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y231 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y233 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X0Y235 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X0Y236 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X0Y238 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X1Y200 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y201 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y203 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X1Y205 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y206 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y208 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X1Y210 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y211 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y213 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X1Y215 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y216 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y218 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y220 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y221 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y223 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X1Y225 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y226 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y228 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X1Y230 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y231 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y233 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X1Y235 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X1Y236 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X1Y238 [get_cells $SLR2_DPU_V3_TOP/core_array[3].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]












set_property LOC URAM288_X2Y200 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y201 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y203 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X2Y205 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y206 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y208 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X2Y210 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y211 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y213 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X2Y215 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y216 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y218 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y220 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y221 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y223 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X2Y225 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y226 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y228 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]


set_property LOC URAM288_X2Y230 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y231 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y233 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]

set_property LOC URAM288_X2Y235 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_left]
set_property LOC URAM288_X2Y236 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X2Y238 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_left_0]
set_property LOC URAM288_X3Y200 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[0].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y201 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y203 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[0].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X3Y205 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[1].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y206 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y208 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[1].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X3Y210 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[2].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y211 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y213 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[2].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X3Y215 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[3].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y216 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y218 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[3].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y220 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[4].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y221 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y223 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[4].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X3Y225 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[5].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y226 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y228 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[5].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


set_property LOC URAM288_X3Y230 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[6].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y231 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y233 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[6].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]

set_property LOC URAM288_X3Y235 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[2].gen_normal.u_buf_ram_bank_grp_i/gen_banks[7].gen_normal.u_buf_ram_bank_128bx4k_1r1w1c_i/URAM288_right]
set_property LOC URAM288_X3Y236 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[1].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]
set_property LOC URAM288_X3Y238 [get_cells $SLR2_DPU_V3_TOP/core_array[2].u_core/u_buf_ppe/u_buf_img/gen_img_bank_grps[0].gen_large.u_buf_ram_bank_grp_i/gen_banks[7].gen_large.u_buf_ram_bank_128bx8k_1r1w1c_i/URAM288_right_0]


