# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"Top_tb_time_synth.v" \
"../../../../../TP2.2.srcs/sources_1/new/BaudrateGen1.v" \
"../../../../../TP2.2.srcs/sources_1/new/RX1.v" \
"../../../../../TP2.2.srcs/sources_1/new/TX1.v" \
"../../../../../TP2.2.srcs/sources_1/new/UART.v" \
"../../../../../TP2.2.srcs/sim_1/new/Top_tb.v" \

# Do not sort compile order
nosort
