
always @(posedge clk) begin
  if (!resetn) begin
    q <= 16'b0;
  end else begin
    // Update lower byte if byteena[0] is enabled
    if (byteena[0]) begin
      q[7:0] <= d[7:0];
    end
    
    // Update upper byte if byteena[1] is enabled
    if (byteena[1]) begin
      q[15:8] <= d[15:8];
    end
  end
end
endmodule