irq_set_chained_handler	,	F_16
IRQ_NOREQUEST	,	V_47
num	,	V_15
EXYNOS4_IRQ_TIMER3_VIC	,	V_35
irq_gc_mask_clr_bit	,	V_42
IRQ_NOPROBE	,	V_48
"s3c-timer"	,	L_1
IRQ_TIMER4_VIC	,	V_22
u32	,	T_1
EXYNOS5_IRQ_TIMER1_VIC	,	V_28
EXYNOS4_IRQ_TIMER4_VIC	,	V_36
irq_desc	,	V_2
EXYNOS5_IRQ_TIMER0_VIC	,	V_27
"%s: irq_alloc_generic_chip for IRQ %d failed\n"	,	L_2
handler_data	,	V_7
s3c_irq_demux_vic_timer	,	F_1
IRQ_TIMER3_VIC	,	V_21
__func__	,	V_39
s3c_irq_timer_ack	,	F_6
pr_err	,	F_13
generic_handle_irq	,	F_4
chained_irq_enter	,	F_3
IRQ_TIMER2_VIC	,	V_20
mask_cache	,	V_13
irq_data	,	V_6
soc_is_exynos5250	,	F_11
desc	,	V_3
irq_mask	,	V_41
irq_get_chip	,	F_2
chained_irq_exit	,	F_5
irq_alloc_generic_chip	,	F_12
chip_types	,	V_40
s3c_tgc	,	V_23
EXYNOS5_IRQ_TIMER4_VIC	,	V_31
S3C64XX_TINT_CSTAT	,	V_37
irq_chip_type	,	V_24
pirq	,	V_17
handle_level_irq	,	V_38
IRQ_TIMER1_VIC	,	V_19
IRQ_GC_INIT_MASK_CACHE	,	V_46
irq_data_get_irq_chip_data	,	F_7
irq_base	,	V_12
IRQ_MSK	,	F_15
irq_chip_generic	,	V_9
reg_base	,	V_14
gc	,	V_10
irq_chip	,	V_4
IRQ_TIMER0_VIC	,	V_18
mask	,	V_11
timer_irq	,	V_16
irq_gc_mask_set_bit	,	V_44
chip	,	V_5
d	,	V_8
EXYNOS5_IRQ_TIMER2_VIC	,	V_29
EXYNOS4_IRQ_TIMER1_VIC	,	V_33
irq_setup_generic_chip	,	F_14
irq	,	V_1
i	,	V_26
CONFIG_ARCH_EXYNOS	,	F_10
irq_unmask	,	V_43
irq_ack	,	V_45
EXYNOS4_IRQ_TIMER0_VIC	,	V_32
s3c_init_vic_timer_irq	,	F_9
EXYNOS5_IRQ_TIMER3_VIC	,	V_30
EXYNOS4_IRQ_TIMER2_VIC	,	V_34
irq_reg_writel	,	F_8
ct	,	V_25
__init	,	T_2
irq_set_handler_data	,	F_17
