

================================================================
== Vitis HLS Report for 'bin_dense'
================================================================
* Date:           Fri Dec 13 13:11:41 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.204 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      153|     4801|  1.530 us|  48.010 us|  153|  4801|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_bin_dense_Pipeline_LOOP_DENSE_I_fu_225  |bin_dense_Pipeline_LOOP_DENSE_I  |       11|       67|  0.110 us|  0.670 us|   11|   67|       no|
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- LOOP_DENSE_O  |      152|     4800|   19 ~ 75|          -|          -|  8 ~ 64|        no|
        +----------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 10 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%best_out_V = alloca i32 1"   --->   Operation 11 'alloca' 'best_out_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ret = alloca i32 1"   --->   Operation 12 'alloca' 'ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%rhs = alloca i32 1"   --->   Operation 13 'alloca' 'rhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%n_outputs_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %n_outputs"   --->   Operation 14 'read' 'n_outputs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%n_inputs_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %n_inputs"   --->   Operation 15 'read' 'n_inputs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%o_index_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %o_index"   --->   Operation 16 'read' 'o_index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%d_o_idx_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %d_o_idx"   --->   Operation 17 'read' 'd_o_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%d_i_idx_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %d_i_idx"   --->   Operation 18 'read' 'd_i_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%layer_type_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %layer_type"   --->   Operation 19 'read' 'layer_type_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sum_V_loc = alloca i64 1"   --->   Operation 20 'alloca' 'sum_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%lhs = zext i16 %o_index_read"   --->   Operation 21 'zext' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %d_o_idx_read, i11 0" [Accel.cpp:694]   --->   Operation 22 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln694 = zext i12 %tmp" [Accel.cpp:694]   --->   Operation 23 'zext' 'zext_ln694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%dmem_V_addr_4 = getelementptr i64 %dmem_V, i64 0, i64 %zext_ln694" [Accel.cpp:694]   --->   Operation 24 'getelementptr' 'dmem_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln617 = zext i16 %n_inputs_read" [Accel.cpp:617]   --->   Operation 25 'zext' 'zext_ln617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.34ns)   --->   "%cmp_i_i508 = icmp_eq  i2 %layer_type_read, i2 2"   --->   Operation 26 'icmp' 'cmp_i_i508' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln1495 = trunc i16 %o_index_read"   --->   Operation 27 'trunc' 'trunc_ln1495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln1495_1 = trunc i16 %o_index_read"   --->   Operation 28 'trunc' 'trunc_ln1495_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %rhs"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 255, i8 %ret"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 49152, i16 %best_out_V"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln0 = store i20 0, i20 %phi_mul"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %LOOP_DENSE_I"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%phi_mul_load = load i20 %phi_mul" [Accel.cpp:608]   --->   Operation 34 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%o_V_1 = load i16 %rhs"   --->   Operation 35 'load' 'o_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.80ns)   --->   "%add_ln608 = add i20 %phi_mul_load, i20 %zext_ln617" [Accel.cpp:608]   --->   Operation 36 'add' 'add_ln608' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.67ns)   --->   "%icmp_ln608 = icmp_eq  i16 %o_V_1, i16 %n_outputs_read" [Accel.cpp:608]   --->   Operation 37 'icmp' 'icmp_ln608' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.78ns)   --->   "%o_V = add i16 %o_V_1, i16 1"   --->   Operation 38 'add' 'o_V' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln608 = br i1 %icmp_ln608, void %LOOP_DENSE_I.split, void %for.end148.loopexit" [Accel.cpp:608]   --->   Operation 39 'br' 'br_ln608' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln1027 = trunc i16 %o_V_1"   --->   Operation 40 'trunc' 'trunc_ln1027' <Predicate = (!icmp_ln608)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i16 %o_V_1"   --->   Operation 41 'zext' 'zext_ln186' <Predicate = (!icmp_ln608)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln1495_2 = trunc i16 %o_V_1"   --->   Operation 42 'trunc' 'trunc_ln1495_2' <Predicate = (!icmp_ln608 & cmp_i_i508)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.78ns)   --->   "%ret_V = add i17 %zext_ln186, i17 %lhs"   --->   Operation 43 'add' 'ret_V' <Predicate = (!icmp_ln608)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.70ns)   --->   "%add_ln1495_3 = add i7 %trunc_ln1027, i7 %trunc_ln1495_1"   --->   Operation 44 'add' 'add_ln1495_3' <Predicate = (!icmp_ln608)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%o_addr_V = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln1495_3, i32 6"   --->   Operation 45 'bitselect' 'o_addr_V' <Predicate = (!icmp_ln608)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.70ns)   --->   "%o_offset_V = add i6 %trunc_ln1495_2, i6 %trunc_ln1495"   --->   Operation 46 'add' 'o_offset_V' <Predicate = (!icmp_ln608 & cmp_i_i508)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %ret_V, i32 7, i32 16"   --->   Operation 47 'partselect' 'lshr_ln' <Predicate = (!icmp_ln608)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10, i1 %d_o_idx_read, i1 %o_addr_V, i10 %lshr_ln" [Accel.cpp:612]   --->   Operation 48 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln608)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln612 = zext i12 %tmp_35" [Accel.cpp:612]   --->   Operation 49 'zext' 'zext_ln612' <Predicate = (!icmp_ln608)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%dmem_V_addr = getelementptr i64 %dmem_V, i64 0, i64 %zext_ln612" [Accel.cpp:612]   --->   Operation 50 'getelementptr' 'dmem_V_addr' <Predicate = (!icmp_ln608)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (1.64ns)   --->   "%o_word_V_3 = load i12 %dmem_V_addr" [Accel.cpp:612]   --->   Operation 51 'load' 'o_word_V_3' <Predicate = (!icmp_ln608)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 52 [1/1] (0.38ns)   --->   "%store_ln608 = store i16 %o_V, i16 %rhs" [Accel.cpp:608]   --->   Operation 52 'store' 'store_ln608' <Predicate = (!icmp_ln608)> <Delay = 0.38>
ST_2 : Operation 53 [1/1] (0.38ns)   --->   "%store_ln608 = store i20 %add_ln608, i20 %phi_mul" [Accel.cpp:608]   --->   Operation 53 'store' 'store_ln608' <Predicate = (!icmp_ln608)> <Delay = 0.38>
ST_2 : Operation 54 [1/1] (0.34ns)   --->   "%icmp_ln1019 = icmp_eq  i2 %layer_type_read, i2 3"   --->   Operation 54 'icmp' 'icmp_ln1019' <Predicate = (icmp_ln608)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln690 = br i1 %icmp_ln1019, void %if.end161, void %if.then150" [Accel.cpp:690]   --->   Operation 55 'br' 'br_ln690' <Predicate = (icmp_ln608)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%ret_load_1 = load i8 %ret"   --->   Operation 56 'load' 'ret_load_1' <Predicate = (icmp_ln608 & icmp_ln1019)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 0, i8 %ret_load_1"   --->   Operation 57 'bitconcatenate' 'p_Result_1' <Predicate = (icmp_ln608 & icmp_ln1019)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln345 = zext i9 %p_Result_1"   --->   Operation 58 'zext' 'zext_ln345' <Predicate = (icmp_ln608 & icmp_ln1019)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.64ns)   --->   "%store_ln694 = store i64 %zext_ln345, i12 %dmem_V_addr_4" [Accel.cpp:694]   --->   Operation 59 'store' 'store_ln694' <Predicate = (icmp_ln608 & icmp_ln1019)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln695 = br void %if.end161" [Accel.cpp:695]   --->   Operation 60 'br' 'br_ln695' <Predicate = (icmp_ln608 & icmp_ln1019)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln696 = ret" [Accel.cpp:696]   --->   Operation 61 'ret' 'ret_ln696' <Predicate = (icmp_ln608)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 62 [1/2] (1.64ns)   --->   "%o_word_V_3 = load i12 %dmem_V_addr" [Accel.cpp:612]   --->   Operation 62 'load' 'o_word_V_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 4.54>
ST_4 : Operation 63 [2/2] (4.54ns)   --->   "%call_ln608 = call void @bin_dense_Pipeline_LOOP_DENSE_I, i16 %n_inputs_read, i20 %phi_mul_load, i1 %d_i_idx_read, i16 %sum_V_loc, i64 %dmem_V, i64 %wt_mem_V" [Accel.cpp:608]   --->   Operation 63 'call' 'call_ln608' <Predicate = true> <Delay = 4.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.71>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%prediction_V = trunc i16 %o_V_1"   --->   Operation 64 'trunc' 'prediction_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/2] (0.00ns)   --->   "%call_ln608 = call void @bin_dense_Pipeline_LOOP_DENSE_I, i16 %n_inputs_read, i20 %phi_mul_load, i1 %d_i_idx_read, i16 %sum_V_loc, i64 %dmem_V, i64 %wt_mem_V" [Accel.cpp:608]   --->   Operation 65 'call' 'call_ln608' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%ret_V_s = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %o_V_1, i32 2, i32 7"   --->   Operation 66 'partselect' 'ret_V_s' <Predicate = (cmp_i_i508)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i6 %ret_V_s"   --->   Operation 67 'zext' 'zext_ln541' <Predicate = (cmp_i_i508)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%kh_mem_V_addr = getelementptr i64 %kh_mem_V, i64 0, i64 %zext_ln541" [Accel.cpp:649]   --->   Operation 68 'getelementptr' 'kh_mem_V_addr' <Predicate = (cmp_i_i508)> <Delay = 0.00>
ST_5 : Operation 69 [2/2] (0.71ns)   --->   "%kh_word_V = load i6 %kh_mem_V_addr" [Accel.cpp:649]   --->   Operation 69 'load' 'kh_word_V' <Predicate = (cmp_i_i508)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%kh_off_V = trunc i16 %o_V_1"   --->   Operation 70 'trunc' 'kh_off_V' <Predicate = (cmp_i_i508)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%kh_off_V_1 = trunc i16 %o_V_1"   --->   Operation 71 'trunc' 'kh_off_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%ret_V_1 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %o_V_1, i32 1, i32 6"   --->   Operation 72 'partselect' 'ret_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i6 %ret_V_1"   --->   Operation 73 'zext' 'zext_ln541_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%kh_mem_V_addr_1 = getelementptr i64 %kh_mem_V, i64 0, i64 %zext_ln541_1" [Accel.cpp:665]   --->   Operation 74 'getelementptr' 'kh_mem_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [2/2] (0.71ns)   --->   "%kh_word_V_2 = load i6 %kh_mem_V_addr_1" [Accel.cpp:665]   --->   Operation 75 'load' 'kh_word_V_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 76 [1/1] (0.67ns)   --->   "%icmp_ln1649 = icmp_ne  i16 %o_V_1, i16 0"   --->   Operation 76 'icmp' 'icmp_ln1649' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.93>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%sum_V_loc_load = load i16 %sum_V_loc"   --->   Operation 77 'load' 'sum_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/2] (0.71ns)   --->   "%kh_word_V = load i6 %kh_mem_V_addr" [Accel.cpp:649]   --->   Operation 78 'load' 'kh_word_V' <Predicate = (cmp_i_i508)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_6 : Operation 79 [1/2] (0.71ns)   --->   "%kh_word_V_2 = load i6 %kh_mem_V_addr_1" [Accel.cpp:665]   --->   Operation 79 'load' 'kh_word_V_2' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln653_1)   --->   "%nc_V = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %kh_word_V, i32 48, i32 63"   --->   Operation 80 'partselect' 'nc_V' <Predicate = (cmp_i_i508)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln653_1)   --->   "%nc_V_9 = trunc i64 %kh_word_V"   --->   Operation 81 'trunc' 'nc_V_9' <Predicate = (cmp_i_i508)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node nc_V_12)   --->   "%nc_V_10 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %kh_word_V, i32 16, i32 31"   --->   Operation 82 'partselect' 'nc_V_10' <Predicate = (cmp_i_i508)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node nc_V_12)   --->   "%nc_V_11 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %kh_word_V, i32 32, i32 47"   --->   Operation 83 'partselect' 'nc_V_11' <Predicate = (cmp_i_i508)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%ki_V = trunc i64 %kh_word_V_2"   --->   Operation 84 'trunc' 'ki_V' <Predicate = (!kh_off_V_1)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%ki_V_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %kh_word_V_2, i32 32, i32 47"   --->   Operation 85 'partselect' 'ki_V_1' <Predicate = (kh_off_V_1)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.34ns)   --->   "%icmp_ln653 = icmp_eq  i2 %kh_off_V, i2 0" [Accel.cpp:653]   --->   Operation 86 'icmp' 'icmp_ln653' <Predicate = (cmp_i_i508)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.34ns)   --->   "%icmp_ln653_1 = icmp_eq  i2 %kh_off_V, i2 1" [Accel.cpp:653]   --->   Operation 87 'icmp' 'icmp_ln653_1' <Predicate = (cmp_i_i508)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.34ns)   --->   "%icmp_ln653_2 = icmp_eq  i2 %kh_off_V, i2 2" [Accel.cpp:653]   --->   Operation 88 'icmp' 'icmp_ln653_2' <Predicate = (cmp_i_i508)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node nc_V_12)   --->   "%select_ln653 = select i1 %icmp_ln653_2, i16 %nc_V_11, i16 %nc_V_10" [Accel.cpp:653]   --->   Operation 89 'select' 'select_ln653' <Predicate = (cmp_i_i508)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node nc_V_12)   --->   "%or_ln653 = or i1 %icmp_ln653_2, i1 %icmp_ln653_1" [Accel.cpp:653]   --->   Operation 90 'or' 'or_ln653' <Predicate = (cmp_i_i508)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln653_1 = select i1 %icmp_ln653, i16 %nc_V_9, i16 %nc_V" [Accel.cpp:653]   --->   Operation 91 'select' 'select_ln653_1' <Predicate = (cmp_i_i508)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.24ns) (out node of the LUT)   --->   "%nc_V_12 = select i1 %or_ln653, i16 %select_ln653, i16 %select_ln653_1" [Accel.cpp:653]   --->   Operation 92 'select' 'nc_V_12' <Predicate = (cmp_i_i508)> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln552 = zext i6 %o_offset_V"   --->   Operation 93 'zext' 'zext_ln552' <Predicate = (cmp_i_i508)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.67ns) (out node of the LUT)   --->   "%icmp_ln804 = icmp_slt  i16 %sum_V_loc_load, i16 %nc_V_12"   --->   Operation 94 'icmp' 'icmp_ln804' <Predicate = (cmp_i_i508)> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%p_Result_s = bitset i64 @_ssdm_op_BitSet.i64.i64.i32.i1, i64 %o_word_V_3, i32 %zext_ln552, i1 %icmp_ln804"   --->   Operation 95 'bitset' 'p_Result_s' <Predicate = (cmp_i_i508)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.24ns)   --->   "%ki_V_2 = select i1 %kh_off_V_1, i16 %ki_V_1, i16 %ki_V"   --->   Operation 96 'select' 'ki_V_2' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln838 = trunc i16 %sum_V_loc_load"   --->   Operation 97 'trunc' 'trunc_ln838' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%r_V = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %trunc_ln838, i10 0"   --->   Operation 98 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln837 = sext i20 %r_V"   --->   Operation 99 'sext' 'sext_ln837' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln837_1 = sext i16 %ki_V_2"   --->   Operation 100 'sext' 'sext_ln837_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [3/3] (0.99ns) (grouped into DSP with root node ret_V_14)   --->   "%mul_ln837 = mul i34 %sext_ln837, i34 %sext_ln837_1"   --->   Operation 101 'mul' 'mul_ln837' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %kh_word_V_2, i32 48, i32 63"   --->   Operation 102 'partselect' 'tmp_s' <Predicate = (kh_off_V_1)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_117 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %kh_word_V_2, i32 16, i32 31"   --->   Operation 103 'partselect' 'tmp_117' <Predicate = (!kh_off_V_1)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.24ns)   --->   "%select_ln1019 = select i1 %kh_off_V_1, i16 %tmp_s, i16 %tmp_117"   --->   Operation 104 'select' 'select_ln1019' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.41ns)   --->   "%o_word_V_1 = select i1 %cmp_i_i508, i64 %p_Result_s, i64 %o_word_V_3"   --->   Operation 105 'select' 'o_word_V_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (1.64ns)   --->   "%store_ln686 = store i64 %o_word_V_1, i12 %dmem_V_addr" [Accel.cpp:686]   --->   Operation 106 'store' 'store_ln686' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 0.99>
ST_7 : Operation 107 [2/3] (0.99ns) (grouped into DSP with root node ret_V_14)   --->   "%mul_ln837 = mul i34 %sext_ln837, i34 %sext_ln837_1"   --->   Operation 107 'mul' 'mul_ln837' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 0.64>
ST_8 : Operation 108 [1/3] (0.00ns) (grouped into DSP with root node ret_V_14)   --->   "%mul_ln837 = mul i34 %sext_ln837, i34 %sext_ln837_1"   --->   Operation 108 'mul' 'mul_ln837' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%rhs_2 = bitconcatenate i28 @_ssdm_op_BitConcatenate.i28.i16.i12, i16 %select_ln1019, i12 0"   --->   Operation 109 'bitconcatenate' 'rhs_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i28 %rhs_2"   --->   Operation 110 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_14 = add i34 %sext_ln1347, i34 %mul_ln837"   --->   Operation 111 'add' 'ret_V_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.20>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%best_out_V_load = load i16 %best_out_V"   --->   Operation 112 'load' 'best_out_V_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%ret_load = load i8 %ret"   --->   Operation 113 'load' 'ret_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%speclooptripcount_ln609 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 64, i64 36" [Accel.cpp:609]   --->   Operation 114 'speclooptripcount' 'speclooptripcount_ln609' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln602 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [Accel.cpp:602]   --->   Operation 115 'specloopname' 'specloopname_ln602' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_14 = add i34 %sext_ln1347, i34 %mul_ln837"   --->   Operation 116 'add' 'ret_V_14' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%out_V = partselect i20 @_ssdm_op_PartSelect.i20.i34.i32.i32, i34 %ret_V_14, i32 14, i32 33"   --->   Operation 117 'partselect' 'out_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln837_2 = sext i20 %out_V"   --->   Operation 118 'sext' 'sext_ln837_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %best_out_V_load, i6 0"   --->   Operation 119 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%best_out_V_1 = partselect i14 @_ssdm_op_PartSelect.i14.i34.i32.i32, i34 %ret_V_14, i32 20, i32 33"   --->   Operation 120 'partselect' 'best_out_V_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i14 %best_out_V_1"   --->   Operation 121 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [1/1] (0.74ns)   --->   "%icmp_ln1649_1 = icmp_slt  i22 %shl_ln1, i22 %sext_ln837_2"   --->   Operation 122 'icmp' 'icmp_ln1649_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node or_ln1649)   --->   "%xor_ln1649 = xor i1 %icmp_ln1649_1, i1 1"   --->   Operation 123 'xor' 'xor_ln1649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node or_ln1649)   --->   "%and_ln1649 = and i1 %xor_ln1649, i1 %icmp_ln1649"   --->   Operation 124 'and' 'and_ln1649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln1649 = or i1 %cmp_i_i508, i1 %and_ln1649"   --->   Operation 125 'or' 'or_ln1649' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.24ns)   --->   "%best_out_V_2 = select i1 %or_ln1649, i16 %best_out_V_load, i16 %sext_ln818"   --->   Operation 126 'select' 'best_out_V_2' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.30ns)   --->   "%prediction_V_1 = select i1 %or_ln1649, i8 %ret_load, i8 %prediction_V"   --->   Operation 127 'select' 'prediction_V_1' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.38ns)   --->   "%store_ln608 = store i8 %prediction_V_1, i8 %ret" [Accel.cpp:608]   --->   Operation 128 'store' 'store_ln608' <Predicate = true> <Delay = 0.38>
ST_9 : Operation 129 [1/1] (0.38ns)   --->   "%store_ln608 = store i16 %best_out_V_2, i16 %best_out_V" [Accel.cpp:608]   --->   Operation 129 'store' 'store_ln608' <Predicate = true> <Delay = 0.38>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln608 = br void %LOOP_DENSE_I" [Accel.cpp:608]   --->   Operation 130 'br' 'br_ln608' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer_type]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_i_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_o_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ o_index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_inputs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_outputs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dmem_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ wt_mem_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ kh_mem_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul                 (alloca           ) [ 0111111111]
best_out_V              (alloca           ) [ 0111111111]
ret                     (alloca           ) [ 0111111111]
rhs                     (alloca           ) [ 0111111111]
n_outputs_read          (read             ) [ 0011111111]
n_inputs_read           (read             ) [ 0011111111]
o_index_read            (read             ) [ 0000000000]
d_o_idx_read            (read             ) [ 0011111111]
d_i_idx_read            (read             ) [ 0011111111]
layer_type_read         (read             ) [ 0011111111]
sum_V_loc               (alloca           ) [ 0011111111]
lhs                     (zext             ) [ 0011111111]
tmp                     (bitconcatenate   ) [ 0000000000]
zext_ln694              (zext             ) [ 0000000000]
dmem_V_addr_4           (getelementptr    ) [ 0011111111]
zext_ln617              (zext             ) [ 0011111111]
cmp_i_i508              (icmp             ) [ 0011111111]
trunc_ln1495            (trunc            ) [ 0011111111]
trunc_ln1495_1          (trunc            ) [ 0011111111]
store_ln0               (store            ) [ 0000000000]
store_ln0               (store            ) [ 0000000000]
store_ln0               (store            ) [ 0000000000]
store_ln0               (store            ) [ 0000000000]
br_ln0                  (br               ) [ 0000000000]
phi_mul_load            (load             ) [ 0001110000]
o_V_1                   (load             ) [ 0001110000]
add_ln608               (add              ) [ 0000000000]
icmp_ln608              (icmp             ) [ 0011111111]
o_V                     (add              ) [ 0000000000]
br_ln608                (br               ) [ 0000000000]
trunc_ln1027            (trunc            ) [ 0000000000]
zext_ln186              (zext             ) [ 0000000000]
trunc_ln1495_2          (trunc            ) [ 0000000000]
ret_V                   (add              ) [ 0000000000]
add_ln1495_3            (add              ) [ 0000000000]
o_addr_V                (bitselect        ) [ 0000000000]
o_offset_V              (add              ) [ 0001111000]
lshr_ln                 (partselect       ) [ 0000000000]
tmp_35                  (bitconcatenate   ) [ 0000000000]
zext_ln612              (zext             ) [ 0000000000]
dmem_V_addr             (getelementptr    ) [ 0001111000]
store_ln608             (store            ) [ 0000000000]
store_ln608             (store            ) [ 0000000000]
icmp_ln1019             (icmp             ) [ 0011111111]
br_ln690                (br               ) [ 0000000000]
ret_load_1              (load             ) [ 0000000000]
p_Result_1              (bitconcatenate   ) [ 0000000000]
zext_ln345              (zext             ) [ 0000000000]
store_ln694             (store            ) [ 0000000000]
br_ln695                (br               ) [ 0000000000]
ret_ln696               (ret              ) [ 0000000000]
o_word_V_3              (load             ) [ 0000111000]
prediction_V            (trunc            ) [ 0000001111]
call_ln608              (call             ) [ 0000000000]
ret_V_s                 (partselect       ) [ 0000000000]
zext_ln541              (zext             ) [ 0000000000]
kh_mem_V_addr           (getelementptr    ) [ 0000001000]
kh_off_V                (trunc            ) [ 0000001000]
kh_off_V_1              (trunc            ) [ 0000001000]
ret_V_1                 (partselect       ) [ 0000000000]
zext_ln541_1            (zext             ) [ 0000000000]
kh_mem_V_addr_1         (getelementptr    ) [ 0000001000]
icmp_ln1649             (icmp             ) [ 0000001111]
sum_V_loc_load          (load             ) [ 0000000000]
kh_word_V               (load             ) [ 0000000000]
kh_word_V_2             (load             ) [ 0000000000]
nc_V                    (partselect       ) [ 0000000000]
nc_V_9                  (trunc            ) [ 0000000000]
nc_V_10                 (partselect       ) [ 0000000000]
nc_V_11                 (partselect       ) [ 0000000000]
ki_V                    (trunc            ) [ 0000000000]
ki_V_1                  (partselect       ) [ 0000000000]
icmp_ln653              (icmp             ) [ 0000000000]
icmp_ln653_1            (icmp             ) [ 0000000000]
icmp_ln653_2            (icmp             ) [ 0000000000]
select_ln653            (select           ) [ 0000000000]
or_ln653                (or               ) [ 0000000000]
select_ln653_1          (select           ) [ 0000000000]
nc_V_12                 (select           ) [ 0000000000]
zext_ln552              (zext             ) [ 0000000000]
icmp_ln804              (icmp             ) [ 0000000000]
p_Result_s              (bitset           ) [ 0000000000]
ki_V_2                  (select           ) [ 0000000000]
trunc_ln838             (trunc            ) [ 0000000000]
r_V                     (bitconcatenate   ) [ 0000000000]
sext_ln837              (sext             ) [ 0000000110]
sext_ln837_1            (sext             ) [ 0000000110]
tmp_s                   (partselect       ) [ 0000000000]
tmp_117                 (partselect       ) [ 0000000000]
select_ln1019           (select           ) [ 0000000110]
o_word_V_1              (select           ) [ 0000000000]
store_ln686             (store            ) [ 0000000000]
mul_ln837               (mul              ) [ 0000000001]
rhs_2                   (bitconcatenate   ) [ 0000000000]
sext_ln1347             (sext             ) [ 0000000001]
best_out_V_load         (load             ) [ 0000000000]
ret_load                (load             ) [ 0000000000]
speclooptripcount_ln609 (speclooptripcount) [ 0000000000]
specloopname_ln602      (specloopname     ) [ 0000000000]
ret_V_14                (add              ) [ 0000000000]
out_V                   (partselect       ) [ 0000000000]
sext_ln837_2            (sext             ) [ 0000000000]
shl_ln1                 (bitconcatenate   ) [ 0000000000]
best_out_V_1            (partselect       ) [ 0000000000]
sext_ln818              (sext             ) [ 0000000000]
icmp_ln1649_1           (icmp             ) [ 0000000000]
xor_ln1649              (xor              ) [ 0000000000]
and_ln1649              (and              ) [ 0000000000]
or_ln1649               (or               ) [ 0000000000]
best_out_V_2            (select           ) [ 0000000000]
prediction_V_1          (select           ) [ 0000000000]
store_ln608             (store            ) [ 0000000000]
store_ln608             (store            ) [ 0000000000]
br_ln608                (br               ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer_type">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_type"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_i_idx">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_i_idx"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="d_o_idx">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_o_idx"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="o_index">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_index"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n_inputs">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_inputs"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="n_outputs">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_outputs"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dmem_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="wt_mem_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_mem_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kh_mem_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_mem_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i1.i10"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bin_dense_Pipeline_LOOP_DENSE_I"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i64.i64.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i16.i12"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i16.i6"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="phi_mul_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="best_out_V_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="best_out_V/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="ret_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ret/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="rhs_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sum_V_loc_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_V_loc/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="n_outputs_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_outputs_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="n_inputs_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_inputs_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="o_index_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="o_index_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="d_o_idx_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_o_idx_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="d_i_idx_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_i_idx_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="layer_type_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="0"/>
<pin id="176" dir="0" index="1" bw="2" slack="0"/>
<pin id="177" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_type_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="dmem_V_addr_4_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="12" slack="0"/>
<pin id="184" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr_4/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="dmem_V_addr_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="12" slack="0"/>
<pin id="191" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="12" slack="0"/>
<pin id="196" dir="0" index="1" bw="64" slack="0"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="o_word_V_3/2 store_ln694/2 store_ln686/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="kh_mem_V_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="6" slack="0"/>
<pin id="204" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kh_mem_V_addr/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="0" slack="0"/>
<pin id="212" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="213" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="214" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="64" slack="0"/>
<pin id="215" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kh_word_V/5 kh_word_V_2/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="kh_mem_V_addr_1_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="6" slack="0"/>
<pin id="221" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kh_mem_V_addr_1/5 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_bin_dense_Pipeline_LOOP_DENSE_I_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="16" slack="3"/>
<pin id="228" dir="0" index="2" bw="20" slack="2"/>
<pin id="229" dir="0" index="3" bw="1" slack="3"/>
<pin id="230" dir="0" index="4" bw="16" slack="3"/>
<pin id="231" dir="0" index="5" bw="64" slack="0"/>
<pin id="232" dir="0" index="6" bw="64" slack="0"/>
<pin id="233" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln608/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="1"/>
<pin id="239" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ret_load_1/2 ret_load/9 "/>
</bind>
</comp>

<comp id="240" class="1004" name="lhs_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="tmp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="12" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln694_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="12" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln694/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln617_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="0"/>
<pin id="259" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln617/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="cmp_i_i508_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="0"/>
<pin id="263" dir="0" index="1" bw="2" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i508/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="trunc_ln1495_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="0"/>
<pin id="269" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1495/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln1495_1_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="0"/>
<pin id="273" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1495_1/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="store_ln0_store_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="16" slack="0"/>
<pin id="278" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="store_ln0_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="8" slack="0"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln0_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="15" slack="0"/>
<pin id="287" dir="0" index="1" bw="16" slack="0"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln0_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="20" slack="0"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="phi_mul_load_load_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="20" slack="1"/>
<pin id="297" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="o_V_1_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="1"/>
<pin id="300" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_V_1/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="add_ln608_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="20" slack="0"/>
<pin id="303" dir="0" index="1" bw="16" slack="1"/>
<pin id="304" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln608/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln608_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="0"/>
<pin id="308" dir="0" index="1" bw="16" slack="1"/>
<pin id="309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln608/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="o_V_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_V/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="trunc_ln1027_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="16" slack="0"/>
<pin id="319" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1027/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln186_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="0"/>
<pin id="323" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="trunc_ln1495_2_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="0"/>
<pin id="327" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1495_2/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="ret_V_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="16" slack="0"/>
<pin id="331" dir="0" index="1" bw="16" slack="1"/>
<pin id="332" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln1495_3_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="7" slack="0"/>
<pin id="336" dir="0" index="1" bw="7" slack="1"/>
<pin id="337" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1495_3/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="o_addr_V_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="7" slack="0"/>
<pin id="342" dir="0" index="2" bw="4" slack="0"/>
<pin id="343" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="o_addr_V/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="o_offset_V_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="6" slack="0"/>
<pin id="349" dir="0" index="1" bw="6" slack="1"/>
<pin id="350" dir="1" index="2" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_offset_V/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="lshr_ln_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="10" slack="0"/>
<pin id="354" dir="0" index="1" bw="17" slack="0"/>
<pin id="355" dir="0" index="2" bw="4" slack="0"/>
<pin id="356" dir="0" index="3" bw="6" slack="0"/>
<pin id="357" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_35_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="12" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="1"/>
<pin id="365" dir="0" index="2" bw="1" slack="0"/>
<pin id="366" dir="0" index="3" bw="10" slack="0"/>
<pin id="367" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_35/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln612_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="12" slack="0"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln612/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln608_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="0" index="1" bw="16" slack="1"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln608/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="store_ln608_store_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="20" slack="0"/>
<pin id="383" dir="0" index="1" bw="20" slack="1"/>
<pin id="384" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln608/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln1019_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="2" slack="1"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="p_Result_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="9" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="8" slack="0"/>
<pin id="395" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="zext_ln345_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="9" slack="0"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln345/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="prediction_V_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="16" slack="3"/>
<pin id="406" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="prediction_V/5 "/>
</bind>
</comp>

<comp id="407" class="1004" name="ret_V_s_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="6" slack="0"/>
<pin id="409" dir="0" index="1" bw="16" slack="3"/>
<pin id="410" dir="0" index="2" bw="3" slack="0"/>
<pin id="411" dir="0" index="3" bw="4" slack="0"/>
<pin id="412" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_s/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln541_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="6" slack="0"/>
<pin id="418" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="kh_off_V_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="3"/>
<pin id="423" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="kh_off_V/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="kh_off_V_1_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="16" slack="3"/>
<pin id="426" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="kh_off_V_1/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="ret_V_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="6" slack="0"/>
<pin id="429" dir="0" index="1" bw="16" slack="3"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="0" index="3" bw="4" slack="0"/>
<pin id="432" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_1/5 "/>
</bind>
</comp>

<comp id="436" class="1004" name="zext_ln541_1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="6" slack="0"/>
<pin id="438" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_1/5 "/>
</bind>
</comp>

<comp id="441" class="1004" name="icmp_ln1649_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="3"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1649/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sum_V_loc_load_load_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="5"/>
<pin id="448" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_V_loc_load/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="nc_V_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="0"/>
<pin id="451" dir="0" index="1" bw="64" slack="0"/>
<pin id="452" dir="0" index="2" bw="7" slack="0"/>
<pin id="453" dir="0" index="3" bw="7" slack="0"/>
<pin id="454" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="nc_V/6 "/>
</bind>
</comp>

<comp id="459" class="1004" name="nc_V_9_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="0"/>
<pin id="461" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="nc_V_9/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="nc_V_10_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="16" slack="0"/>
<pin id="465" dir="0" index="1" bw="64" slack="0"/>
<pin id="466" dir="0" index="2" bw="6" slack="0"/>
<pin id="467" dir="0" index="3" bw="6" slack="0"/>
<pin id="468" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="nc_V_10/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="nc_V_11_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="16" slack="0"/>
<pin id="475" dir="0" index="1" bw="64" slack="0"/>
<pin id="476" dir="0" index="2" bw="7" slack="0"/>
<pin id="477" dir="0" index="3" bw="7" slack="0"/>
<pin id="478" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="nc_V_11/6 "/>
</bind>
</comp>

<comp id="483" class="1004" name="ki_V_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="64" slack="0"/>
<pin id="485" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ki_V/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="ki_V_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="0"/>
<pin id="489" dir="0" index="1" bw="64" slack="0"/>
<pin id="490" dir="0" index="2" bw="7" slack="0"/>
<pin id="491" dir="0" index="3" bw="7" slack="0"/>
<pin id="492" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ki_V_1/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="icmp_ln653_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="2" slack="1"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln653/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="icmp_ln653_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="2" slack="1"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln653_1/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="icmp_ln653_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="2" slack="1"/>
<pin id="509" dir="0" index="1" bw="2" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln653_2/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="select_ln653_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="16" slack="0"/>
<pin id="515" dir="0" index="2" bw="16" slack="0"/>
<pin id="516" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln653/6 "/>
</bind>
</comp>

<comp id="520" class="1004" name="or_ln653_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln653/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="select_ln653_1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="16" slack="0"/>
<pin id="529" dir="0" index="2" bw="16" slack="0"/>
<pin id="530" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln653_1/6 "/>
</bind>
</comp>

<comp id="534" class="1004" name="nc_V_12_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="16" slack="0"/>
<pin id="537" dir="0" index="2" bw="16" slack="0"/>
<pin id="538" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nc_V_12/6 "/>
</bind>
</comp>

<comp id="542" class="1004" name="zext_ln552_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="6" slack="4"/>
<pin id="544" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln552/6 "/>
</bind>
</comp>

<comp id="545" class="1004" name="icmp_ln804_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="16" slack="0"/>
<pin id="547" dir="0" index="1" bw="16" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln804/6 "/>
</bind>
</comp>

<comp id="551" class="1004" name="p_Result_s_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="64" slack="0"/>
<pin id="553" dir="0" index="1" bw="64" slack="3"/>
<pin id="554" dir="0" index="2" bw="6" slack="0"/>
<pin id="555" dir="0" index="3" bw="1" slack="0"/>
<pin id="556" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_s/6 "/>
</bind>
</comp>

<comp id="560" class="1004" name="ki_V_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="0" index="1" bw="16" slack="0"/>
<pin id="563" dir="0" index="2" bw="16" slack="0"/>
<pin id="564" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ki_V_2/6 "/>
</bind>
</comp>

<comp id="567" class="1004" name="trunc_ln838_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="16" slack="0"/>
<pin id="569" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln838/6 "/>
</bind>
</comp>

<comp id="571" class="1004" name="r_V_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="20" slack="0"/>
<pin id="573" dir="0" index="1" bw="10" slack="0"/>
<pin id="574" dir="0" index="2" bw="1" slack="0"/>
<pin id="575" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/6 "/>
</bind>
</comp>

<comp id="579" class="1004" name="sext_ln837_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="20" slack="0"/>
<pin id="581" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln837/6 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sext_ln837_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="16" slack="0"/>
<pin id="585" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln837_1/6 "/>
</bind>
</comp>

<comp id="587" class="1004" name="tmp_s_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="16" slack="0"/>
<pin id="589" dir="0" index="1" bw="64" slack="0"/>
<pin id="590" dir="0" index="2" bw="7" slack="0"/>
<pin id="591" dir="0" index="3" bw="7" slack="0"/>
<pin id="592" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_117_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="16" slack="0"/>
<pin id="599" dir="0" index="1" bw="64" slack="0"/>
<pin id="600" dir="0" index="2" bw="6" slack="0"/>
<pin id="601" dir="0" index="3" bw="6" slack="0"/>
<pin id="602" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_117/6 "/>
</bind>
</comp>

<comp id="607" class="1004" name="select_ln1019_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="1" slack="1"/>
<pin id="609" dir="0" index="1" bw="16" slack="0"/>
<pin id="610" dir="0" index="2" bw="16" slack="0"/>
<pin id="611" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1019/6 "/>
</bind>
</comp>

<comp id="614" class="1004" name="o_word_V_1_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="1" slack="5"/>
<pin id="616" dir="0" index="1" bw="64" slack="0"/>
<pin id="617" dir="0" index="2" bw="64" slack="3"/>
<pin id="618" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="o_word_V_1/6 "/>
</bind>
</comp>

<comp id="621" class="1004" name="rhs_2_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="28" slack="0"/>
<pin id="623" dir="0" index="1" bw="16" slack="2"/>
<pin id="624" dir="0" index="2" bw="1" slack="0"/>
<pin id="625" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_2/8 "/>
</bind>
</comp>

<comp id="628" class="1004" name="sext_ln1347_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="28" slack="0"/>
<pin id="630" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1347/8 "/>
</bind>
</comp>

<comp id="632" class="1004" name="best_out_V_load_load_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="16" slack="8"/>
<pin id="634" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="best_out_V_load/9 "/>
</bind>
</comp>

<comp id="635" class="1004" name="out_V_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="20" slack="0"/>
<pin id="637" dir="0" index="1" bw="34" slack="0"/>
<pin id="638" dir="0" index="2" bw="5" slack="0"/>
<pin id="639" dir="0" index="3" bw="7" slack="0"/>
<pin id="640" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="out_V/9 "/>
</bind>
</comp>

<comp id="644" class="1004" name="sext_ln837_2_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="20" slack="0"/>
<pin id="646" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln837_2/9 "/>
</bind>
</comp>

<comp id="648" class="1004" name="shl_ln1_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="22" slack="0"/>
<pin id="650" dir="0" index="1" bw="16" slack="0"/>
<pin id="651" dir="0" index="2" bw="1" slack="0"/>
<pin id="652" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/9 "/>
</bind>
</comp>

<comp id="656" class="1004" name="best_out_V_1_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="14" slack="0"/>
<pin id="658" dir="0" index="1" bw="34" slack="0"/>
<pin id="659" dir="0" index="2" bw="6" slack="0"/>
<pin id="660" dir="0" index="3" bw="7" slack="0"/>
<pin id="661" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="best_out_V_1/9 "/>
</bind>
</comp>

<comp id="665" class="1004" name="sext_ln818_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="14" slack="0"/>
<pin id="667" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln818/9 "/>
</bind>
</comp>

<comp id="669" class="1004" name="icmp_ln1649_1_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="22" slack="0"/>
<pin id="671" dir="0" index="1" bw="20" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1649_1/9 "/>
</bind>
</comp>

<comp id="675" class="1004" name="xor_ln1649_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1649/9 "/>
</bind>
</comp>

<comp id="681" class="1004" name="and_ln1649_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="4"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1649/9 "/>
</bind>
</comp>

<comp id="686" class="1004" name="or_ln1649_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="8"/>
<pin id="688" dir="0" index="1" bw="1" slack="0"/>
<pin id="689" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1649/9 "/>
</bind>
</comp>

<comp id="691" class="1004" name="best_out_V_2_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="16" slack="0"/>
<pin id="694" dir="0" index="2" bw="14" slack="0"/>
<pin id="695" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="best_out_V_2/9 "/>
</bind>
</comp>

<comp id="699" class="1004" name="prediction_V_1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="8" slack="0"/>
<pin id="702" dir="0" index="2" bw="8" slack="4"/>
<pin id="703" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="prediction_V_1/9 "/>
</bind>
</comp>

<comp id="706" class="1004" name="store_ln608_store_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="8" slack="0"/>
<pin id="708" dir="0" index="1" bw="8" slack="8"/>
<pin id="709" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln608/9 "/>
</bind>
</comp>

<comp id="711" class="1004" name="store_ln608_store_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="16" slack="0"/>
<pin id="713" dir="0" index="1" bw="16" slack="8"/>
<pin id="714" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln608/9 "/>
</bind>
</comp>

<comp id="716" class="1007" name="grp_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="20" slack="0"/>
<pin id="718" dir="0" index="1" bw="16" slack="0"/>
<pin id="719" dir="0" index="2" bw="28" slack="0"/>
<pin id="720" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln837/6 ret_V_14/8 "/>
</bind>
</comp>

<comp id="726" class="1005" name="phi_mul_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="20" slack="0"/>
<pin id="728" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="733" class="1005" name="best_out_V_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="16" slack="0"/>
<pin id="735" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="best_out_V "/>
</bind>
</comp>

<comp id="740" class="1005" name="ret_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="8" slack="0"/>
<pin id="742" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="747" class="1005" name="rhs_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="0"/>
<pin id="749" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="rhs "/>
</bind>
</comp>

<comp id="754" class="1005" name="n_outputs_read_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="16" slack="1"/>
<pin id="756" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="n_outputs_read "/>
</bind>
</comp>

<comp id="759" class="1005" name="n_inputs_read_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="16" slack="3"/>
<pin id="761" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="n_inputs_read "/>
</bind>
</comp>

<comp id="764" class="1005" name="d_o_idx_read_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="1"/>
<pin id="766" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="d_o_idx_read "/>
</bind>
</comp>

<comp id="769" class="1005" name="d_i_idx_read_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="3"/>
<pin id="771" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="d_i_idx_read "/>
</bind>
</comp>

<comp id="774" class="1005" name="layer_type_read_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="2" slack="1"/>
<pin id="776" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="layer_type_read "/>
</bind>
</comp>

<comp id="779" class="1005" name="sum_V_loc_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="16" slack="3"/>
<pin id="781" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="sum_V_loc "/>
</bind>
</comp>

<comp id="785" class="1005" name="lhs_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="17" slack="1"/>
<pin id="787" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

<comp id="790" class="1005" name="dmem_V_addr_4_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="12" slack="1"/>
<pin id="792" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="dmem_V_addr_4 "/>
</bind>
</comp>

<comp id="795" class="1005" name="zext_ln617_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="20" slack="1"/>
<pin id="797" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln617 "/>
</bind>
</comp>

<comp id="800" class="1005" name="cmp_i_i508_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="1"/>
<pin id="802" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="cmp_i_i508 "/>
</bind>
</comp>

<comp id="806" class="1005" name="trunc_ln1495_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="6" slack="1"/>
<pin id="808" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1495 "/>
</bind>
</comp>

<comp id="811" class="1005" name="trunc_ln1495_1_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="7" slack="1"/>
<pin id="813" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1495_1 "/>
</bind>
</comp>

<comp id="816" class="1005" name="phi_mul_load_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="20" slack="2"/>
<pin id="818" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="phi_mul_load "/>
</bind>
</comp>

<comp id="821" class="1005" name="o_V_1_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="16" slack="3"/>
<pin id="823" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="o_V_1 "/>
</bind>
</comp>

<comp id="834" class="1005" name="o_offset_V_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="6" slack="4"/>
<pin id="836" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="o_offset_V "/>
</bind>
</comp>

<comp id="839" class="1005" name="dmem_V_addr_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="12" slack="1"/>
<pin id="841" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="dmem_V_addr "/>
</bind>
</comp>

<comp id="847" class="1005" name="o_word_V_3_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="64" slack="3"/>
<pin id="849" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="o_word_V_3 "/>
</bind>
</comp>

<comp id="853" class="1005" name="prediction_V_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="8" slack="4"/>
<pin id="855" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="prediction_V "/>
</bind>
</comp>

<comp id="858" class="1005" name="kh_mem_V_addr_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="6" slack="1"/>
<pin id="860" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="kh_mem_V_addr "/>
</bind>
</comp>

<comp id="863" class="1005" name="kh_off_V_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="2" slack="1"/>
<pin id="865" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kh_off_V "/>
</bind>
</comp>

<comp id="870" class="1005" name="kh_off_V_1_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="1"/>
<pin id="872" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="kh_off_V_1 "/>
</bind>
</comp>

<comp id="876" class="1005" name="kh_mem_V_addr_1_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="6" slack="1"/>
<pin id="878" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="kh_mem_V_addr_1 "/>
</bind>
</comp>

<comp id="881" class="1005" name="icmp_ln1649_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="4"/>
<pin id="883" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln1649 "/>
</bind>
</comp>

<comp id="886" class="1005" name="sext_ln837_reg_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="34" slack="1"/>
<pin id="888" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln837 "/>
</bind>
</comp>

<comp id="891" class="1005" name="sext_ln837_1_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="34" slack="1"/>
<pin id="893" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln837_1 "/>
</bind>
</comp>

<comp id="896" class="1005" name="select_ln1019_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="16" slack="2"/>
<pin id="898" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="select_ln1019 "/>
</bind>
</comp>

<comp id="901" class="1005" name="sext_ln1347_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="34" slack="1"/>
<pin id="903" dir="1" index="1" bw="34" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1347 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="18" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="8" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="6" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="4" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="32" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="12" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="16" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="216"><net_src comp="200" pin="3"/><net_sink comp="207" pin=2"/></net>

<net id="222"><net_src comp="16" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="234"><net_src comp="64" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="12" pin="0"/><net_sink comp="225" pin=5"/></net>

<net id="236"><net_src comp="14" pin="0"/><net_sink comp="225" pin=6"/></net>

<net id="243"><net_src comp="156" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="28" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="162" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="30" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="244" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="260"><net_src comp="150" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="174" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="34" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="156" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="156" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="36" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="38" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="40" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="42" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="298" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="298" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="44" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="298" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="298" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="298" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="333"><net_src comp="321" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="317" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="344"><net_src comp="46" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="334" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="48" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="351"><net_src comp="325" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="358"><net_src comp="50" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="329" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="52" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="54" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="368"><net_src comp="56" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="339" pin="3"/><net_sink comp="362" pin=2"/></net>

<net id="370"><net_src comp="352" pin="4"/><net_sink comp="362" pin=3"/></net>

<net id="374"><net_src comp="362" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="380"><net_src comp="311" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="385"><net_src comp="301" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="390"><net_src comp="58" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="60" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="62" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="237" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="402"><net_src comp="391" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="413"><net_src comp="66" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="68" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="415"><net_src comp="52" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="419"><net_src comp="407" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="433"><net_src comp="66" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="18" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="435"><net_src comp="48" pin="0"/><net_sink comp="427" pin=3"/></net>

<net id="439"><net_src comp="427" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="445"><net_src comp="36" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="455"><net_src comp="70" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="207" pin="7"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="72" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="458"><net_src comp="74" pin="0"/><net_sink comp="449" pin=3"/></net>

<net id="462"><net_src comp="207" pin="7"/><net_sink comp="459" pin=0"/></net>

<net id="469"><net_src comp="70" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="207" pin="7"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="54" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="472"><net_src comp="76" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="479"><net_src comp="70" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="207" pin="7"/><net_sink comp="473" pin=1"/></net>

<net id="481"><net_src comp="78" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="482"><net_src comp="80" pin="0"/><net_sink comp="473" pin=3"/></net>

<net id="486"><net_src comp="207" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="493"><net_src comp="70" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="207" pin="3"/><net_sink comp="487" pin=1"/></net>

<net id="495"><net_src comp="78" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="496"><net_src comp="80" pin="0"/><net_sink comp="487" pin=3"/></net>

<net id="501"><net_src comp="82" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="84" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="34" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="507" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="473" pin="4"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="463" pin="4"/><net_sink comp="512" pin=2"/></net>

<net id="524"><net_src comp="507" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="502" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="531"><net_src comp="497" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="459" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="449" pin="4"/><net_sink comp="526" pin=2"/></net>

<net id="539"><net_src comp="520" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="512" pin="3"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="526" pin="3"/><net_sink comp="534" pin=2"/></net>

<net id="549"><net_src comp="446" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="534" pin="3"/><net_sink comp="545" pin=1"/></net>

<net id="557"><net_src comp="86" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="542" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="559"><net_src comp="545" pin="2"/><net_sink comp="551" pin=3"/></net>

<net id="565"><net_src comp="487" pin="4"/><net_sink comp="560" pin=1"/></net>

<net id="566"><net_src comp="483" pin="1"/><net_sink comp="560" pin=2"/></net>

<net id="570"><net_src comp="446" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="576"><net_src comp="88" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="567" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="90" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="582"><net_src comp="571" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="560" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="593"><net_src comp="70" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="207" pin="3"/><net_sink comp="587" pin=1"/></net>

<net id="595"><net_src comp="72" pin="0"/><net_sink comp="587" pin=2"/></net>

<net id="596"><net_src comp="74" pin="0"/><net_sink comp="587" pin=3"/></net>

<net id="603"><net_src comp="70" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="207" pin="3"/><net_sink comp="597" pin=1"/></net>

<net id="605"><net_src comp="54" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="606"><net_src comp="76" pin="0"/><net_sink comp="597" pin=3"/></net>

<net id="612"><net_src comp="587" pin="4"/><net_sink comp="607" pin=1"/></net>

<net id="613"><net_src comp="597" pin="4"/><net_sink comp="607" pin=2"/></net>

<net id="619"><net_src comp="551" pin="4"/><net_sink comp="614" pin=1"/></net>

<net id="620"><net_src comp="614" pin="3"/><net_sink comp="194" pin=1"/></net>

<net id="626"><net_src comp="92" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="94" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="631"><net_src comp="621" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="641"><net_src comp="108" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="110" pin="0"/><net_sink comp="635" pin=2"/></net>

<net id="643"><net_src comp="112" pin="0"/><net_sink comp="635" pin=3"/></net>

<net id="647"><net_src comp="635" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="653"><net_src comp="114" pin="0"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="632" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="116" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="662"><net_src comp="118" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="120" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="664"><net_src comp="112" pin="0"/><net_sink comp="656" pin=3"/></net>

<net id="668"><net_src comp="656" pin="4"/><net_sink comp="665" pin=0"/></net>

<net id="673"><net_src comp="648" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="644" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="669" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="122" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="675" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="690"><net_src comp="681" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="686" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="697"><net_src comp="632" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="698"><net_src comp="665" pin="1"/><net_sink comp="691" pin=2"/></net>

<net id="704"><net_src comp="686" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="237" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="710"><net_src comp="699" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="715"><net_src comp="691" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="721"><net_src comp="579" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="583" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="723"><net_src comp="628" pin="1"/><net_sink comp="716" pin=2"/></net>

<net id="724"><net_src comp="716" pin="3"/><net_sink comp="635" pin=1"/></net>

<net id="725"><net_src comp="716" pin="3"/><net_sink comp="656" pin=1"/></net>

<net id="729"><net_src comp="124" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="732"><net_src comp="726" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="736"><net_src comp="128" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="739"><net_src comp="733" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="743"><net_src comp="132" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="746"><net_src comp="740" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="750"><net_src comp="136" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="753"><net_src comp="747" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="757"><net_src comp="144" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="762"><net_src comp="150" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="767"><net_src comp="162" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="772"><net_src comp="168" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="225" pin=3"/></net>

<net id="777"><net_src comp="174" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="782"><net_src comp="140" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="225" pin=4"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="788"><net_src comp="240" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="793"><net_src comp="180" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="798"><net_src comp="257" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="803"><net_src comp="261" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="805"><net_src comp="800" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="809"><net_src comp="267" pin="1"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="814"><net_src comp="271" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="819"><net_src comp="295" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="824"><net_src comp="298" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="827"><net_src comp="821" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="828"><net_src comp="821" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="829"><net_src comp="821" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="830"><net_src comp="821" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="837"><net_src comp="347" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="842"><net_src comp="187" pin="3"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="850"><net_src comp="194" pin="3"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="551" pin=1"/></net>

<net id="852"><net_src comp="847" pin="1"/><net_sink comp="614" pin=2"/></net>

<net id="856"><net_src comp="404" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="699" pin=2"/></net>

<net id="861"><net_src comp="200" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="866"><net_src comp="421" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="869"><net_src comp="863" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="873"><net_src comp="424" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="875"><net_src comp="870" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="879"><net_src comp="217" pin="3"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="884"><net_src comp="441" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="889"><net_src comp="579" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="890"><net_src comp="886" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="894"><net_src comp="583" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="899"><net_src comp="607" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="904"><net_src comp="628" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="716" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dmem_V | {2 6 }
 - Input state : 
	Port: bin_dense : layer_type | {1 }
	Port: bin_dense : d_i_idx | {1 }
	Port: bin_dense : d_o_idx | {1 }
	Port: bin_dense : o_index | {1 }
	Port: bin_dense : n_inputs | {1 }
	Port: bin_dense : n_outputs | {1 }
	Port: bin_dense : dmem_V | {2 3 4 5 }
	Port: bin_dense : wt_mem_V | {4 5 }
	Port: bin_dense : kh_mem_V | {5 6 }
  - Chain level:
	State 1
		zext_ln694 : 1
		dmem_V_addr_4 : 2
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		add_ln608 : 1
		icmp_ln608 : 1
		o_V : 1
		br_ln608 : 2
		trunc_ln1027 : 1
		zext_ln186 : 1
		trunc_ln1495_2 : 1
		ret_V : 2
		add_ln1495_3 : 2
		o_addr_V : 3
		o_offset_V : 2
		lshr_ln : 3
		tmp_35 : 4
		zext_ln612 : 5
		dmem_V_addr : 6
		o_word_V_3 : 7
		store_ln608 : 2
		store_ln608 : 2
		br_ln690 : 1
		p_Result_1 : 1
		zext_ln345 : 2
		store_ln694 : 3
	State 3
	State 4
	State 5
		zext_ln541 : 1
		kh_mem_V_addr : 2
		kh_word_V : 3
		zext_ln541_1 : 1
		kh_mem_V_addr_1 : 2
		kh_word_V_2 : 3
	State 6
		nc_V : 1
		nc_V_9 : 1
		nc_V_10 : 1
		nc_V_11 : 1
		ki_V : 1
		ki_V_1 : 1
		select_ln653 : 2
		or_ln653 : 1
		select_ln653_1 : 2
		nc_V_12 : 3
		icmp_ln804 : 4
		p_Result_s : 5
		ki_V_2 : 2
		trunc_ln838 : 1
		r_V : 2
		sext_ln837 : 3
		sext_ln837_1 : 3
		mul_ln837 : 4
		tmp_s : 1
		tmp_117 : 1
		select_ln1019 : 2
		o_word_V_1 : 6
		store_ln686 : 7
	State 7
	State 8
		sext_ln1347 : 1
		ret_V_14 : 2
	State 9
		out_V : 1
		sext_ln837_2 : 2
		shl_ln1 : 1
		best_out_V_1 : 1
		sext_ln818 : 2
		icmp_ln1649_1 : 3
		xor_ln1649 : 4
		and_ln1649 : 4
		or_ln1649 : 4
		best_out_V_2 : 4
		prediction_V_1 : 4
		store_ln608 : 5
		store_ln608 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   call   | grp_bin_dense_Pipeline_LOOP_DENSE_I_fu_225 |    0    |  1.548  |   211   |   1728  |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |             select_ln653_fu_512            |    0    |    0    |    0    |    16   |
|          |            select_ln653_1_fu_526           |    0    |    0    |    0    |    16   |
|          |               nc_V_12_fu_534               |    0    |    0    |    0    |    16   |
|  select  |                ki_V_2_fu_560               |    0    |    0    |    0    |    16   |
|          |            select_ln1019_fu_607            |    0    |    0    |    0    |    16   |
|          |              o_word_V_1_fu_614             |    0    |    0    |    0    |    63   |
|          |             best_out_V_2_fu_691            |    0    |    0    |    0    |    16   |
|          |            prediction_V_1_fu_699           |    0    |    0    |    0    |    8    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |              add_ln608_fu_301              |    0    |    0    |    0    |    27   |
|          |                 o_V_fu_311                 |    0    |    0    |    0    |    23   |
|    add   |                ret_V_fu_329                |    0    |    0    |    0    |    23   |
|          |             add_ln1495_3_fu_334            |    0    |    0    |    0    |    14   |
|          |              o_offset_V_fu_347             |    0    |    0    |    0    |    13   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |              cmp_i_i508_fu_261             |    0    |    0    |    0    |    8    |
|          |              icmp_ln608_fu_306             |    0    |    0    |    0    |    13   |
|          |             icmp_ln1019_fu_386             |    0    |    0    |    0    |    8    |
|          |             icmp_ln1649_fu_441             |    0    |    0    |    0    |    13   |
|   icmp   |              icmp_ln653_fu_497             |    0    |    0    |    0    |    8    |
|          |             icmp_ln653_1_fu_502            |    0    |    0    |    0    |    8    |
|          |             icmp_ln653_2_fu_507            |    0    |    0    |    0    |    8    |
|          |              icmp_ln804_fu_545             |    0    |    0    |    0    |    13   |
|          |            icmp_ln1649_1_fu_669            |    0    |    0    |    0    |    15   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|    or    |               or_ln653_fu_520              |    0    |    0    |    0    |    2    |
|          |              or_ln1649_fu_686              |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|    xor   |              xor_ln1649_fu_675             |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|    and   |              and_ln1649_fu_681             |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|  muladd  |                 grp_fu_716                 |    1    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |         n_outputs_read_read_fu_144         |    0    |    0    |    0    |    0    |
|          |          n_inputs_read_read_fu_150         |    0    |    0    |    0    |    0    |
|   read   |          o_index_read_read_fu_156          |    0    |    0    |    0    |    0    |
|          |          d_o_idx_read_read_fu_162          |    0    |    0    |    0    |    0    |
|          |          d_i_idx_read_read_fu_168          |    0    |    0    |    0    |    0    |
|          |         layer_type_read_read_fu_174        |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |                 lhs_fu_240                 |    0    |    0    |    0    |    0    |
|          |              zext_ln694_fu_252             |    0    |    0    |    0    |    0    |
|          |              zext_ln617_fu_257             |    0    |    0    |    0    |    0    |
|          |              zext_ln186_fu_321             |    0    |    0    |    0    |    0    |
|   zext   |              zext_ln612_fu_371             |    0    |    0    |    0    |    0    |
|          |              zext_ln345_fu_399             |    0    |    0    |    0    |    0    |
|          |              zext_ln541_fu_416             |    0    |    0    |    0    |    0    |
|          |             zext_ln541_1_fu_436            |    0    |    0    |    0    |    0    |
|          |              zext_ln552_fu_542             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |                 tmp_fu_244                 |    0    |    0    |    0    |    0    |
|          |                tmp_35_fu_362               |    0    |    0    |    0    |    0    |
|bitconcatenate|              p_Result_1_fu_391             |    0    |    0    |    0    |    0    |
|          |                 r_V_fu_571                 |    0    |    0    |    0    |    0    |
|          |                rhs_2_fu_621                |    0    |    0    |    0    |    0    |
|          |               shl_ln1_fu_648               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |             trunc_ln1495_fu_267            |    0    |    0    |    0    |    0    |
|          |            trunc_ln1495_1_fu_271           |    0    |    0    |    0    |    0    |
|          |             trunc_ln1027_fu_317            |    0    |    0    |    0    |    0    |
|          |            trunc_ln1495_2_fu_325           |    0    |    0    |    0    |    0    |
|   trunc  |             prediction_V_fu_404            |    0    |    0    |    0    |    0    |
|          |               kh_off_V_fu_421              |    0    |    0    |    0    |    0    |
|          |              kh_off_V_1_fu_424             |    0    |    0    |    0    |    0    |
|          |                nc_V_9_fu_459               |    0    |    0    |    0    |    0    |
|          |                 ki_V_fu_483                |    0    |    0    |    0    |    0    |
|          |             trunc_ln838_fu_567             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
| bitselect|               o_addr_V_fu_339              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |               lshr_ln_fu_352               |    0    |    0    |    0    |    0    |
|          |               ret_V_s_fu_407               |    0    |    0    |    0    |    0    |
|          |               ret_V_1_fu_427               |    0    |    0    |    0    |    0    |
|          |                 nc_V_fu_449                |    0    |    0    |    0    |    0    |
|          |               nc_V_10_fu_463               |    0    |    0    |    0    |    0    |
|partselect|               nc_V_11_fu_473               |    0    |    0    |    0    |    0    |
|          |                ki_V_1_fu_487               |    0    |    0    |    0    |    0    |
|          |                tmp_s_fu_587                |    0    |    0    |    0    |    0    |
|          |               tmp_117_fu_597               |    0    |    0    |    0    |    0    |
|          |                out_V_fu_635                |    0    |    0    |    0    |    0    |
|          |             best_out_V_1_fu_656            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|  bitset  |              p_Result_s_fu_551             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |              sext_ln837_fu_579             |    0    |    0    |    0    |    0    |
|          |             sext_ln837_1_fu_583            |    0    |    0    |    0    |    0    |
|   sext   |             sext_ln1347_fu_628             |    0    |    0    |    0    |    0    |
|          |             sext_ln837_2_fu_644            |    0    |    0    |    0    |    0    |
|          |              sext_ln818_fu_665             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   Total  |                                            |    1    |  1.548  |   211   |   2097  |
|----------|--------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   best_out_V_reg_733  |   16   |
|   cmp_i_i508_reg_800  |    1   |
|  d_i_idx_read_reg_769 |    1   |
|  d_o_idx_read_reg_764 |    1   |
| dmem_V_addr_4_reg_790 |   12   |
|  dmem_V_addr_reg_839  |   12   |
|  icmp_ln1649_reg_881  |    1   |
|kh_mem_V_addr_1_reg_876|    6   |
| kh_mem_V_addr_reg_858 |    6   |
|   kh_off_V_1_reg_870  |    1   |
|    kh_off_V_reg_863   |    2   |
|layer_type_read_reg_774|    2   |
|      lhs_reg_785      |   17   |
| n_inputs_read_reg_759 |   16   |
| n_outputs_read_reg_754|   16   |
|     o_V_1_reg_821     |   16   |
|   o_offset_V_reg_834  |    6   |
|   o_word_V_3_reg_847  |   64   |
|  phi_mul_load_reg_816 |   20   |
|    phi_mul_reg_726    |   20   |
|  prediction_V_reg_853 |    8   |
|      ret_reg_740      |    8   |
|      rhs_reg_747      |   16   |
| select_ln1019_reg_896 |   16   |
|  sext_ln1347_reg_901  |   34   |
|  sext_ln837_1_reg_891 |   34   |
|   sext_ln837_reg_886  |   34   |
|   sum_V_loc_reg_779   |   16   |
| trunc_ln1495_1_reg_811|    7   |
|  trunc_ln1495_reg_806 |    6   |
|   zext_ln617_reg_795  |   20   |
+-----------------------+--------+
|         Total         |   435  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_194 |  p0  |   3  |  12  |   36   ||    14   |
| grp_access_fu_194 |  p1  |   2  |  64  |   128  ||    9    |
| grp_access_fu_207 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_207 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_716    |  p0  |   3  |  20  |   60   ||    14   |
|     grp_fu_716    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   268  || 2.38771 ||    64   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    1   |   211  |  2097  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   64   |
|  Register |    -   |    -   |   435  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   646  |  2161  |
+-----------+--------+--------+--------+--------+
