---
layout: default
title: 5.4 LVSã®ä»•çµ„ã¿ã¨ç­‰ä¾¡æ€§åˆ¤å®šã®è«–ç†
---

---

# ğŸ§ª 5.4 LVSã®ä»•çµ„ã¿ã¨ç­‰ä¾¡æ€§åˆ¤å®šã®è«–ç†  
**Understanding LVS and Logical Equivalence Checking**

---

## ğŸ¯ æœ¬ç¯€ã®ç›®çš„ï½œObjectives

- **LVSï¼ˆLayout vs. Schematicï¼‰ã®æ„ç¾©ã¨ç›®çš„**ã‚’ç†è§£ã™ã‚‹  
  **Understand the purpose and role of LVS checks**
- **Netgenã‚’ç”¨ã„ãŸSky130ç’°å¢ƒã§ã®LVSå®Ÿè¡Œæ–¹æ³•**ã‚’å­¦ã¶  
  **Learn how to run LVS using Netgen in Sky130 PDK**
- **ç‰©ç†ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã¨è«–ç†ãƒãƒƒãƒˆãƒªã‚¹ãƒˆã®ç­‰ä¾¡æ€§ç¢ºèªæ‰‹æ³•**ã‚’æŠŠæ¡ã™ã‚‹  
  **Grasp the process for ensuring logical and layout equivalence**

---

## ğŸ§ª LVSã¨ã¯ï¼Ÿï½œWhat is LVS?

**LVSï¼ˆLayout vs. Schematicï¼‰** ã¨ã¯ã€ä»¥ä¸‹ã®2ã¤ãŒ**ç­‰ä¾¡ã‹ã©ã†ã‹ã‚’æ¤œè¨¼ã™ã‚‹å·¥ç¨‹**ã§ã™ï¼š

- ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã§ä½œæˆã•ã‚ŒãŸ**ç‰©ç†æ§‹é€ ï¼ˆPhysical Layoutï¼‰**  
- å›è·¯å›³ã¾ãŸã¯Verilogã‹ã‚‰å¾—ã‚‰ã‚Œã‚‹**è«–ç†æ§‹é€ ï¼ˆNetlist / Schematicï¼‰**

ğŸ“Œ ç­‰ä¾¡æ€§ã®ç¢ºèªã«ã‚ˆã‚Šã€è£½é€ ã•ã‚Œã‚‹ãƒãƒƒãƒ—ãŒ**è¨­è¨ˆé€šã‚Šå‹•ä½œã™ã‚‹ã“ã¨ã‚’ä¿è¨¼**ã—ã¾ã™ã€‚

---

## ğŸ”§ ä½¿ç”¨ãƒ„ãƒ¼ãƒ«ï¼šNetgenï½œTool: Netgen

Sky130 PDK ã«ã¯ã€LVS ç”¨ã®è¨­å®šãƒ•ã‚¡ã‚¤ãƒ«ï¼ˆ`setup.tcl`ï¼‰ãŒä»˜å±ã—ã¦ã„ã¾ã™ã€‚  
**Netgen** ã¯ã€ç‰©ç†ã¨è«–ç†ã®ãƒãƒƒãƒˆãƒªã‚¹ãƒˆã‚’æ¯”è¼ƒã—ã¦ç­‰ä¾¡æ€§ã‚’æ¤œè¨¼ã—ã¾ã™ã€‚

---

## ğŸ” LVSå®Ÿè¡Œã®åŸºæœ¬æ‰‹é †ï¼ˆNetgenï¼‰ï½œRunning LVS with Netgen

### ã€1ã€‘ğŸ§ª å®Ÿè¡Œä¾‹ï¼šFSMãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã®LVSãƒã‚§ãƒƒã‚¯

```bash
netgen -batch lvs \
  "fsm_engine.spice fsm_engine" \
  "fsm_engine.scs fsm_engine" \
  setup.tcl | tee lvs_report.log
```

| ãƒ•ã‚¡ã‚¤ãƒ«å | èª¬æ˜ï¼ˆJPï¼‰ | èª¬æ˜ï¼ˆENï¼‰ |
|------------|------------|------------|
| `fsm_engine.spice` | Magicã§æŠ½å‡ºã—ãŸãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆSPICE | Extracted layout netlist |
| `fsm_engine.scs`   | Verilogã‚’å¤‰æ›ã—ãŸå‚ç…§SPICE    | Reference schematic netlist |
| `setup.tcl`        | Sky130ä»˜å±ã®LVSãƒ«ãƒ¼ãƒ«è¨­å®š      | LVS rules provided in PDK |

---

## ğŸ“‹ LVSãƒã‚§ãƒƒã‚¯é …ç›®ã®ä¾‹ï½œLVS Check Items

| âœ… **ãƒã‚§ãƒƒã‚¯é …ç›®**<br>Check Item | ğŸ” **å†…å®¹**<br>Description |
|----------------------------|-----------------------------|
| ãƒãƒ¼ãƒ‰æ•°ä¸€è‡´<br>Node Count Match | ãƒ”ãƒ³ãƒ»é…ç·šã®ãƒãƒ¼ãƒ‰æ•°ãŒä¸€è‡´ã—ã¦ã„ã‚‹ã‹<br>Matching number of nodes |
| æ¥ç¶šé–¢ä¿‚ä¸€è‡´<br>Connectivity Match | å„ãƒ”ãƒ³ãŒæ­£ã—ãæ¥ç¶šã•ã‚Œã¦ã„ã‚‹ã‹<br>Correct wiring of each pin |
| ãƒ‡ãƒã‚¤ã‚¹ä¸€è‡´<br>Device Match | ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã‚„ã‚»ãƒ«ã®ç¨®é¡ãƒ»æ•°ã®ä¸€è‡´<br>Same number and type of devices |

---

## âš ï¸ LVSä¸ä¸€è‡´ã®åŸå› ã¨å¯¾ç­–ï½œMismatch Causes and Solutions

| âŒ **åŸå› **<br>Cause | âœ… **å¯¾ç­–**<br>Solution |
|--------------------|--------------------------|
| ãƒãƒƒãƒˆåä¸ä¸€è‡´<br>Net name mismatch | Verilogã¨æŠ½å‡ºçµæœã®åå‰ã‚’çµ±ä¸€ã™ã‚‹<br>Ensure consistent naming |
| æŠ½å‡ºå¤±æ•—ï¼ˆDRCæœªè§£æ±ºï¼‰<br>Extraction failure due to DRC errors | å…ˆã«DRCã‚’å®Œå…¨ã‚¯ãƒªã‚¢<br>Clear all DRC issues first |
| I/Oãƒ”ãƒ³æœªæ•´åˆ<br>I/O port mismatch | å…¥å‡ºåŠ›ã®æ–¹å‘ãƒ»å‘½åã‚’è¦‹ç›´ã™<br>Review I/O declaration and order |

---

## âœ… æœ¬ç¯€ã¾ã¨ã‚ï½œSummary

- LVSã¯ã€**ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã¨è«–ç†ã®æ•´åˆæ€§ã‚’ä¿è¨¼ã™ã‚‹é‡è¦å·¥ç¨‹**ã§ã™  
  **LVS ensures the layout matches the intended logic design**
- **Netgen + setup.tcl** ã‚’ç”¨ã„ã‚Œã°ã€Sky130ã§ã®LVSã‚’è‡ªå‹•åŒ–å¯èƒ½  
  **LVS can be scripted with Netgen for reproducible checks**
- LVSæˆåŠŸã«ã¯ã€**DRCã®å®Œäº†ãƒ»ãƒãƒƒãƒˆåæ•´åˆãƒ»è¨­è¨ˆãƒ«ãƒ¼ãƒ«æº–æ‹ **ãŒä¸å¯æ¬   
  **Success requires DRC completion and naming consistency**

---

## ğŸ”— å‰å¾Œã®ãƒªãƒ³ã‚¯ï½œNavigation

- â¬…ï¸ [5.3 DRCãƒ«ãƒ¼ãƒ«ã¨ãã®æ ¹æ‹ ï¼ˆä¾‹ï¼šmetal spacingï¼‰](5_3_drc_check.md)  
- â–¶ï¸ [5.5 DFMè¨­è¨ˆï¼šé‡ç”£å¯¾å¿œã®ãŸã‚ã®ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆæŒ‡é‡](5_5_dfm_guideline.md)  
- ğŸ  [ç‰¹åˆ¥ç·¨ ç¬¬5ç«  README ã«æˆ»ã‚‹](README.md)
