<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>BreakFalseDeps.cpp source code [llvm/llvm/lib/CodeGen/BreakFalseDeps.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::BreakFalseDeps "/>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/BreakFalseDeps.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='BreakFalseDeps.cpp.html'>BreakFalseDeps.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//==- llvm/CodeGen/BreakFalseDeps.cpp - Break False Dependency Fix -*- C++ -*==//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file Break False Dependency pass.</i></td></tr>
<tr><th id="10">10</th><td><i>///</i></td></tr>
<tr><th id="11">11</th><td><i>/// Some instructions have false dependencies which cause unnecessary stalls.</i></td></tr>
<tr><th id="12">12</th><td><i>/// For exmaple, instructions that only write part of a register, and implicitly</i></td></tr>
<tr><th id="13">13</th><td><i>/// need to read the other parts of the register.  This may cause unwanted</i></td></tr>
<tr><th id="14">14</th><td><i>/// stalls preventing otherwise unrelated instructions from executing in</i></td></tr>
<tr><th id="15">15</th><td><i>/// parallel in an out-of-order CPU.</i></td></tr>
<tr><th id="16">16</th><td><i>/// This pass is aimed at identifying and avoiding these depepndencies when</i></td></tr>
<tr><th id="17">17</th><td><i>/// possible.</i></td></tr>
<tr><th id="18">18</th><td><i>//</i></td></tr>
<tr><th id="19">19</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../include/llvm/CodeGen/LivePhysRegs.h.html">"llvm/CodeGen/LivePhysRegs.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/llvm/CodeGen/ReachingDefAnalysis.h.html">"llvm/CodeGen/ReachingDefAnalysis.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/llvm/CodeGen/RegisterClassInfo.h.html">"llvm/CodeGen/RegisterClassInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>class</b> <dfn class="type def" id="llvm::BreakFalseDeps" title='llvm::BreakFalseDeps' data-ref="llvm::BreakFalseDeps">BreakFalseDeps</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="34">34</th><td><b>private</b>:</td></tr>
<tr><th id="35">35</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="tu decl" id="llvm::BreakFalseDeps::MF" title='llvm::BreakFalseDeps::MF' data-type='llvm::MachineFunction *' data-ref="llvm::BreakFalseDeps::MF">MF</dfn>;</td></tr>
<tr><th id="36">36</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl" id="llvm::BreakFalseDeps::TII" title='llvm::BreakFalseDeps::TII' data-type='const llvm::TargetInstrInfo *' data-ref="llvm::BreakFalseDeps::TII">TII</dfn>;</td></tr>
<tr><th id="37">37</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="llvm::BreakFalseDeps::TRI" title='llvm::BreakFalseDeps::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="llvm::BreakFalseDeps::TRI">TRI</dfn>;</td></tr>
<tr><th id="38">38</th><td>  <a class="type" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</a> <dfn class="tu decl" id="llvm::BreakFalseDeps::RegClassInfo" title='llvm::BreakFalseDeps::RegClassInfo' data-type='llvm::RegisterClassInfo' data-ref="llvm::BreakFalseDeps::RegClassInfo">RegClassInfo</dfn>;</td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td>  <i class="doc" data-doc="llvm::BreakFalseDeps::UndefReads">/// List of undefined register reads in this block in forward order.</i></td></tr>
<tr><th id="41">41</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <em>unsigned</em>&gt;&gt; <dfn class="tu decl" id="llvm::BreakFalseDeps::UndefReads" title='llvm::BreakFalseDeps::UndefReads' data-type='std::vector&lt;std::pair&lt;MachineInstr *, unsigned int&gt; &gt;' data-ref="llvm::BreakFalseDeps::UndefReads">UndefReads</dfn>;</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>  <i class="doc" data-doc="llvm::BreakFalseDeps::LiveRegSet">/// Storage for register unit liveness.</i></td></tr>
<tr><th id="44">44</th><td>  <a class="type" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs">LivePhysRegs</a> <dfn class="tu decl" id="llvm::BreakFalseDeps::LiveRegSet" title='llvm::BreakFalseDeps::LiveRegSet' data-type='llvm::LivePhysRegs' data-ref="llvm::BreakFalseDeps::LiveRegSet">LiveRegSet</dfn>;</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>  <a class="type" href="../../include/llvm/CodeGen/ReachingDefAnalysis.h.html#llvm::ReachingDefAnalysis" title='llvm::ReachingDefAnalysis' data-ref="llvm::ReachingDefAnalysis">ReachingDefAnalysis</a> *<dfn class="tu decl" id="llvm::BreakFalseDeps::RDA" title='llvm::BreakFalseDeps::RDA' data-type='llvm::ReachingDefAnalysis *' data-ref="llvm::BreakFalseDeps::RDA">RDA</dfn>;</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><b>public</b>:</td></tr>
<tr><th id="49">49</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="llvm::BreakFalseDeps::ID" title='llvm::BreakFalseDeps::ID' data-type='char' data-ref="llvm::BreakFalseDeps::ID">ID</dfn>; <i  data-doc="llvm::BreakFalseDeps::ID">// Pass identification, replacement for typeid</i></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <dfn class="tu decl def" id="_ZN4llvm14BreakFalseDepsC1Ev" title='llvm::BreakFalseDeps::BreakFalseDeps' data-type='void llvm::BreakFalseDeps::BreakFalseDeps()' data-ref="_ZN4llvm14BreakFalseDepsC1Ev">BreakFalseDeps</dfn>() : <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#llvm::BreakFalseDeps::ID" title='llvm::BreakFalseDeps::ID' data-use='a' data-ref="llvm::BreakFalseDeps::ID">ID</a>) {</td></tr>
<tr><th id="52">52</th><td>    <a class="ref" href="#103" title='llvm::initializeBreakFalseDepsPass' data-ref="_ZN4llvm28initializeBreakFalseDepsPassERNS_12PassRegistryE">initializeBreakFalseDepsPass</a>(<span class='refarg'>*<a class="type" href="../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="53">53</th><td>  }</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>  <em>void</em> <dfn class="virtual decl def" id="_ZNK4llvm14BreakFalseDeps16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::BreakFalseDeps::getAnalysisUsage' data-ref="_ZNK4llvm14BreakFalseDeps16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col5 decl" id="15AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="15AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="56">56</th><td>    <a class="local col5 ref" href="#15AU" title='AU' data-ref="15AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesAllEv" title='llvm::AnalysisUsage::setPreservesAll' data-ref="_ZN4llvm13AnalysisUsage15setPreservesAllEv">setPreservesAll</a>();</td></tr>
<tr><th id="57">57</th><td>    <a class="local col5 ref" href="#15AU" title='AU' data-ref="15AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ReachingDefAnalysis.h.html#llvm::ReachingDefAnalysis" title='llvm::ReachingDefAnalysis' data-ref="llvm::ReachingDefAnalysis">ReachingDefAnalysis</a>&gt;();</td></tr>
<tr><th id="58">58</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col5 ref" href="#15AU" title='AU' data-ref="15AU">AU</a></span>);</td></tr>
<tr><th id="59">59</th><td>  }</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <em>bool</em> <a class="virtual decl" href="#_ZN4llvm14BreakFalseDeps20runOnMachineFunctionERNS_15MachineFunctionE" title='llvm::BreakFalseDeps::runOnMachineFunction' data-ref="_ZN4llvm14BreakFalseDeps20runOnMachineFunctionERNS_15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col6 decl" id="16MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="16MF">MF</dfn>) override;</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual decl def" id="_ZNK4llvm14BreakFalseDeps21getRequiredPropertiesEv" title='llvm::BreakFalseDeps::getRequiredProperties' data-ref="_ZNK4llvm14BreakFalseDeps21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="64">64</th><td>    <b>return</b> <a class="ref fake" href="../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="65">65</th><td>      <a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="66">66</th><td>  }</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><b>private</b>:</td></tr>
<tr><th id="69">69</th><td>  <i class="doc" data-doc="_ZN4llvm14BreakFalseDeps17processBasicBlockEPNS_17MachineBasicBlockE">/// Process he given basic block.</i></td></tr>
<tr><th id="70">70</th><td>  <em>void</em> <a class="tu decl" href="#_ZN4llvm14BreakFalseDeps17processBasicBlockEPNS_17MachineBasicBlockE" title='llvm::BreakFalseDeps::processBasicBlock' data-type='void llvm::BreakFalseDeps::processBasicBlock(llvm::MachineBasicBlock * MBB)' data-ref="_ZN4llvm14BreakFalseDeps17processBasicBlockEPNS_17MachineBasicBlockE">processBasicBlock</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="17MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="17MBB">MBB</dfn>);</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <i class="doc" data-doc="_ZN4llvm14BreakFalseDeps11processDefsEPNS_12MachineInstrE">/// Update def-ages for registers defined by MI.</i></td></tr>
<tr><th id="73">73</th><td><i class="doc" data-doc="_ZN4llvm14BreakFalseDeps11processDefsEPNS_12MachineInstrE">  /// Also break dependencies on partial defs and undef uses.</i></td></tr>
<tr><th id="74">74</th><td>  <em>void</em> <a class="tu decl" href="#_ZN4llvm14BreakFalseDeps11processDefsEPNS_12MachineInstrE" title='llvm::BreakFalseDeps::processDefs' data-type='void llvm::BreakFalseDeps::processDefs(llvm::MachineInstr * MI)' data-ref="_ZN4llvm14BreakFalseDeps11processDefsEPNS_12MachineInstrE">processDefs</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="18MI" title='MI' data-type='llvm::MachineInstr *' data-ref="18MI">MI</dfn>);</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <i class="doc" data-doc="_ZN4llvm14BreakFalseDeps24pickBestRegisterForUndefEPNS_12MachineInstrEjj">/// Helps avoid false dependencies on undef registers by updating the</i></td></tr>
<tr><th id="77">77</th><td><i class="doc" data-doc="_ZN4llvm14BreakFalseDeps24pickBestRegisterForUndefEPNS_12MachineInstrEjj">  /// machine instructions' undef operand to use a register that the instruction</i></td></tr>
<tr><th id="78">78</th><td><i class="doc" data-doc="_ZN4llvm14BreakFalseDeps24pickBestRegisterForUndefEPNS_12MachineInstrEjj">  /// is truly dependent on, or use a register with clearance higher than Pref.</i></td></tr>
<tr><th id="79">79</th><td><i class="doc" data-doc="_ZN4llvm14BreakFalseDeps24pickBestRegisterForUndefEPNS_12MachineInstrEjj">  /// Returns true if it was able to find a true dependency, thus not requiring</i></td></tr>
<tr><th id="80">80</th><td><i class="doc" data-doc="_ZN4llvm14BreakFalseDeps24pickBestRegisterForUndefEPNS_12MachineInstrEjj">  /// a dependency breaking instruction regardless of clearance.</i></td></tr>
<tr><th id="81">81</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN4llvm14BreakFalseDeps24pickBestRegisterForUndefEPNS_12MachineInstrEjj" title='llvm::BreakFalseDeps::pickBestRegisterForUndef' data-type='bool llvm::BreakFalseDeps::pickBestRegisterForUndef(llvm::MachineInstr * MI, unsigned int OpIdx, unsigned int Pref)' data-ref="_ZN4llvm14BreakFalseDeps24pickBestRegisterForUndefEPNS_12MachineInstrEjj">pickBestRegisterForUndef</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="19MI" title='MI' data-type='llvm::MachineInstr *' data-ref="19MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="20OpIdx" title='OpIdx' data-type='unsigned int' data-ref="20OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="82">82</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="21Pref" title='Pref' data-type='unsigned int' data-ref="21Pref">Pref</dfn>);</td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td>  <i class="doc" data-doc="_ZN4llvm14BreakFalseDeps21shouldBreakDependenceEPNS_12MachineInstrEjj">/// Return true to if it makes sense to break dependence on a partial</i></td></tr>
<tr><th id="85">85</th><td><i class="doc" data-doc="_ZN4llvm14BreakFalseDeps21shouldBreakDependenceEPNS_12MachineInstrEjj">  /// def or undef use.</i></td></tr>
<tr><th id="86">86</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN4llvm14BreakFalseDeps21shouldBreakDependenceEPNS_12MachineInstrEjj" title='llvm::BreakFalseDeps::shouldBreakDependence' data-type='bool llvm::BreakFalseDeps::shouldBreakDependence(llvm::MachineInstr * , unsigned int OpIdx, unsigned int Pref)' data-ref="_ZN4llvm14BreakFalseDeps21shouldBreakDependenceEPNS_12MachineInstrEjj">shouldBreakDependence</a>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *, <em>unsigned</em> <dfn class="local col2 decl" id="22OpIdx" title='OpIdx' data-type='unsigned int' data-ref="22OpIdx">OpIdx</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="23Pref" title='Pref' data-type='unsigned int' data-ref="23Pref">Pref</dfn>);</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <i class="doc" data-doc="_ZN4llvm14BreakFalseDeps17processUndefReadsEPNS_17MachineBasicBlockE">/// Break false dependencies on undefined register reads.</i></td></tr>
<tr><th id="89">89</th><td><i class="doc" data-doc="_ZN4llvm14BreakFalseDeps17processUndefReadsEPNS_17MachineBasicBlockE">  /// Walk the block backward computing precise liveness. This is expensive, so</i></td></tr>
<tr><th id="90">90</th><td><i class="doc" data-doc="_ZN4llvm14BreakFalseDeps17processUndefReadsEPNS_17MachineBasicBlockE">  /// we only do it on demand. Note that the occurrence of undefined register</i></td></tr>
<tr><th id="91">91</th><td><i class="doc" data-doc="_ZN4llvm14BreakFalseDeps17processUndefReadsEPNS_17MachineBasicBlockE">  /// reads that should be broken is very rare, but when they occur we may have</i></td></tr>
<tr><th id="92">92</th><td><i class="doc" data-doc="_ZN4llvm14BreakFalseDeps17processUndefReadsEPNS_17MachineBasicBlockE">  /// many in a single block.</i></td></tr>
<tr><th id="93">93</th><td>  <em>void</em> <a class="tu decl" href="#_ZN4llvm14BreakFalseDeps17processUndefReadsEPNS_17MachineBasicBlockE" title='llvm::BreakFalseDeps::processUndefReads' data-type='void llvm::BreakFalseDeps::processUndefReads(llvm::MachineBasicBlock * )' data-ref="_ZN4llvm14BreakFalseDeps17processUndefReadsEPNS_17MachineBasicBlockE">processUndefReads</a>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *);</td></tr>
<tr><th id="94">94</th><td>};</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>} <i>// namespace llvm</i></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"break-false-deps"</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><em>char</em> <a class="type" href="#llvm::BreakFalseDeps" title='llvm::BreakFalseDeps' data-ref="llvm::BreakFalseDeps">BreakFalseDeps</a>::<dfn class="tu decl def" id="llvm::BreakFalseDeps::ID" title='llvm::BreakFalseDeps::ID' data-type='char' data-ref="llvm::BreakFalseDeps::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="101">101</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#47" title="static void *initializeBreakFalseDepsPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(BreakFalseDeps, DEBUG_TYPE, <q>"BreakFalseDeps"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="102">102</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#50" title="initializeReachingDefAnalysisPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(ReachingDefAnalysis)</td></tr>
<tr><th id="103">103</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;BreakFalseDeps&quot;, &quot;break-false-deps&quot;, &amp;BreakFalseDeps::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;BreakFalseDeps&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeBreakFalseDepsPassFlag; void llvm::initializeBreakFalseDepsPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeBreakFalseDepsPassFlag, initializeBreakFalseDepsPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="type" href="#llvm::BreakFalseDeps" title='llvm::BreakFalseDeps' data-ref="llvm::BreakFalseDeps">BreakFalseDeps</a>, <a class="macro" href="#98" title="&quot;break-false-deps&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"BreakFalseDeps"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><a class="type" href="../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm20createBreakFalseDepsEv" title='llvm::createBreakFalseDeps' data-ref="_ZN4llvm20createBreakFalseDepsEv">createBreakFalseDeps</dfn>() { <b>return</b> <b>new</b> <a class="type" href="#llvm::BreakFalseDeps" title='llvm::BreakFalseDeps' data-ref="llvm::BreakFalseDeps">BreakFalseDeps</a><a class="tu ref" href="#_ZN4llvm14BreakFalseDepsC1Ev" title='llvm::BreakFalseDeps::BreakFalseDeps' data-use='c' data-ref="_ZN4llvm14BreakFalseDepsC1Ev">(</a>); }</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><em>bool</em> <a class="type" href="#llvm::BreakFalseDeps" title='llvm::BreakFalseDeps' data-ref="llvm::BreakFalseDeps">BreakFalseDeps</a>::<dfn class="tu decl def" id="_ZN4llvm14BreakFalseDeps24pickBestRegisterForUndefEPNS_12MachineInstrEjj" title='llvm::BreakFalseDeps::pickBestRegisterForUndef' data-type='bool llvm::BreakFalseDeps::pickBestRegisterForUndef(llvm::MachineInstr * MI, unsigned int OpIdx, unsigned int Pref)' data-ref="_ZN4llvm14BreakFalseDeps24pickBestRegisterForUndefEPNS_12MachineInstrEjj">pickBestRegisterForUndef</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="24MI" title='MI' data-type='llvm::MachineInstr *' data-ref="24MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="25OpIdx" title='OpIdx' data-type='unsigned int' data-ref="25OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="108">108</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="26Pref" title='Pref' data-type='unsigned int' data-ref="26Pref">Pref</dfn>) {</td></tr>
<tr><th id="109">109</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="27MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="27MO">MO</dfn> = <a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#25OpIdx" title='OpIdx' data-ref="25OpIdx">OpIdx</a>);</td></tr>
<tr><th id="110">110</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (MO.isUndef() &amp;&amp; &quot;Expected undef machine operand&quot;) ? void (0) : __assert_fail (&quot;MO.isUndef() &amp;&amp; \&quot;Expected undef machine operand\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/BreakFalseDeps.cpp&quot;, 110, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#27MO" title='MO' data-ref="27MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() &amp;&amp; <q>"Expected undef machine operand"</q>);</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="28OriginalReg" title='OriginalReg' data-type='unsigned int' data-ref="28OriginalReg">OriginalReg</dfn> = <a class="local col7 ref" href="#27MO" title='MO' data-ref="27MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>  <i>// Update only undef operands that have reg units that are mapped to one root.</i></td></tr>
<tr><th id="115">115</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitIterator" title='llvm::MCRegUnitIterator' data-ref="llvm::MCRegUnitIterator">MCRegUnitIterator</a> <dfn class="local col9 decl" id="29Unit" title='Unit' data-type='llvm::MCRegUnitIterator' data-ref="29Unit">Unit</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitIterator::MCRegUnitIterator' data-ref="_ZN4llvm17MCRegUnitIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="local col8 ref" href="#28OriginalReg" title='OriginalReg' data-ref="28OriginalReg">OriginalReg</a>, <a class="tu member" href="#llvm::BreakFalseDeps::TRI" title='llvm::BreakFalseDeps::TRI' data-use='r' data-ref="llvm::BreakFalseDeps::TRI">TRI</a>); <a class="local col9 ref" href="#29Unit" title='Unit' data-ref="29Unit">Unit</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv" title='llvm::MCRegisterInfo::DiffListIterator::isValid' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv" title='llvm::MCRegisterInfo::DiffListIterator::operator++' data-ref="_ZN4llvm14MCRegisterInfo16DiffListIteratorppEv">++</a><a class="local col9 ref" href="#29Unit" title='Unit' data-ref="29Unit">Unit</a>) {</td></tr>
<tr><th id="116">116</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="30NumRoots" title='NumRoots' data-type='unsigned int' data-ref="30NumRoots">NumRoots</dfn> = <var>0</var>;</td></tr>
<tr><th id="117">117</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegUnitRootIterator" title='llvm::MCRegUnitRootIterator' data-ref="llvm::MCRegUnitRootIterator">MCRegUnitRootIterator</a> <dfn class="local col1 decl" id="31Root" title='Root' data-type='llvm::MCRegUnitRootIterator' data-ref="31Root">Root</dfn><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitRootIteratorC1EjPKNS_14MCRegisterInfoE" title='llvm::MCRegUnitRootIterator::MCRegUnitRootIterator' data-ref="_ZN4llvm21MCRegUnitRootIteratorC1EjPKNS_14MCRegisterInfoE">(</a><a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv" title='llvm::MCRegisterInfo::DiffListIterator::operator*' data-ref="_ZNK4llvm14MCRegisterInfo16DiffListIteratordeEv">*</a><a class="local col9 ref" href="#29Unit" title='Unit' data-ref="29Unit">Unit</a>, <a class="tu member" href="#llvm::BreakFalseDeps::TRI" title='llvm::BreakFalseDeps::TRI' data-use='r' data-ref="llvm::BreakFalseDeps::TRI">TRI</a>); <a class="local col1 ref" href="#31Root" title='Root' data-ref="31Root">Root</a>.<a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm21MCRegUnitRootIterator7isValidEv" title='llvm::MCRegUnitRootIterator::isValid' data-ref="_ZNK4llvm21MCRegUnitRootIterator7isValidEv">isValid</a>(); <a class="ref" href="../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm21MCRegUnitRootIteratorppEv" title='llvm::MCRegUnitRootIterator::operator++' data-ref="_ZN4llvm21MCRegUnitRootIteratorppEv">++</a><a class="local col1 ref" href="#31Root" title='Root' data-ref="31Root">Root</a>) {</td></tr>
<tr><th id="118">118</th><td>      <a class="local col0 ref" href="#30NumRoots" title='NumRoots' data-ref="30NumRoots">NumRoots</a>++;</td></tr>
<tr><th id="119">119</th><td>      <b>if</b> (<a class="local col0 ref" href="#30NumRoots" title='NumRoots' data-ref="30NumRoots">NumRoots</a> &gt; <var>1</var>)</td></tr>
<tr><th id="120">120</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="121">121</th><td>    }</td></tr>
<tr><th id="122">122</th><td>  }</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>  <i>// Get the undef operand's register class</i></td></tr>
<tr><th id="125">125</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="32OpRC" title='OpRC' data-type='const llvm::TargetRegisterClass *' data-ref="32OpRC">OpRC</dfn> =</td></tr>
<tr><th id="126">126</th><td>    <a class="tu member" href="#llvm::BreakFalseDeps::TII" title='llvm::BreakFalseDeps::TII' data-use='r' data-ref="llvm::BreakFalseDeps::TII">TII</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>(), <a class="local col5 ref" href="#25OpIdx" title='OpIdx' data-ref="25OpIdx">OpIdx</a>, <a class="tu member" href="#llvm::BreakFalseDeps::TRI" title='llvm::BreakFalseDeps::TRI' data-use='r' data-ref="llvm::BreakFalseDeps::TRI">TRI</a>, *<a class="tu member" href="#llvm::BreakFalseDeps::MF" title='llvm::BreakFalseDeps::MF' data-use='r' data-ref="llvm::BreakFalseDeps::MF">MF</a>);</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <i>// If the instruction has a true dependency, we can hide the false depdency</i></td></tr>
<tr><th id="129">129</th><td><i>  // behind it.</i></td></tr>
<tr><th id="130">130</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="33CurrMO" title='CurrMO' data-type='llvm::MachineOperand &amp;' data-ref="33CurrMO">CurrMO</dfn> : <a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="131">131</th><td>    <b>if</b> (!<a class="local col3 ref" href="#33CurrMO" title='CurrMO' data-ref="33CurrMO">CurrMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col3 ref" href="#33CurrMO" title='CurrMO' data-ref="33CurrMO">CurrMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || <a class="local col3 ref" href="#33CurrMO" title='CurrMO' data-ref="33CurrMO">CurrMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() ||</td></tr>
<tr><th id="132">132</th><td>      !<a class="local col2 ref" href="#32OpRC" title='OpRC' data-ref="32OpRC">OpRC</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsEj" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsEj">contains</a>(<a class="local col3 ref" href="#33CurrMO" title='CurrMO' data-ref="33CurrMO">CurrMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="133">133</th><td>      <b>continue</b>;</td></tr>
<tr><th id="134">134</th><td>    <i>// We found a true dependency - replace the undef register with the true</i></td></tr>
<tr><th id="135">135</th><td><i>    // dependency.</i></td></tr>
<tr><th id="136">136</th><td>    <a class="local col7 ref" href="#27MO" title='MO' data-ref="27MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col3 ref" href="#33CurrMO" title='CurrMO' data-ref="33CurrMO">CurrMO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="137">137</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="138">138</th><td>  }</td></tr>
<tr><th id="139">139</th><td></td></tr>
<tr><th id="140">140</th><td>  <i>// Go over all registers in the register class and find the register with</i></td></tr>
<tr><th id="141">141</th><td><i>  // max clearance or clearance higher than Pref.</i></td></tr>
<tr><th id="142">142</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="34MaxClearance" title='MaxClearance' data-type='unsigned int' data-ref="34MaxClearance">MaxClearance</dfn> = <var>0</var>;</td></tr>
<tr><th id="143">143</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="35MaxClearanceReg" title='MaxClearanceReg' data-type='unsigned int' data-ref="35MaxClearanceReg">MaxClearanceReg</dfn> = <a class="local col8 ref" href="#28OriginalReg" title='OriginalReg' data-ref="28OriginalReg">OriginalReg</a>;</td></tr>
<tr><th id="144">144</th><td>  <a class="type" href="../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a>&gt; <dfn class="local col6 decl" id="36Order" title='Order' data-type='ArrayRef&lt;MCPhysReg&gt;' data-ref="36Order">Order</dfn> = <a class="tu member" href="#llvm::BreakFalseDeps::RegClassInfo" title='llvm::BreakFalseDeps::RegClassInfo' data-use='m' data-ref="llvm::BreakFalseDeps::RegClassInfo">RegClassInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::getOrder' data-ref="_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE">getOrder</a>(<a class="local col2 ref" href="#32OpRC" title='OpRC' data-ref="32OpRC">OpRC</a>);</td></tr>
<tr><th id="145">145</th><td>  <b>for</b> (<a class="typedef" href="../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col7 decl" id="37Reg" title='Reg' data-type='MCPhysReg' data-ref="37Reg">Reg</dfn> : <a class="local col6 ref" href="#36Order" title='Order' data-ref="36Order">Order</a>) {</td></tr>
<tr><th id="146">146</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="38Clearance" title='Clearance' data-type='unsigned int' data-ref="38Clearance">Clearance</dfn> = <a class="tu member" href="#llvm::BreakFalseDeps::RDA" title='llvm::BreakFalseDeps::RDA' data-use='r' data-ref="llvm::BreakFalseDeps::RDA">RDA</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ReachingDefAnalysis.h.html#_ZN4llvm19ReachingDefAnalysis12getClearanceEPNS_12MachineInstrEt" title='llvm::ReachingDefAnalysis::getClearance' data-ref="_ZN4llvm19ReachingDefAnalysis12getClearanceEPNS_12MachineInstrEt">getClearance</a>(<a class="local col4 ref" href="#24MI" title='MI' data-ref="24MI">MI</a>, <a class="local col7 ref" href="#37Reg" title='Reg' data-ref="37Reg">Reg</a>);</td></tr>
<tr><th id="147">147</th><td>    <b>if</b> (<a class="local col8 ref" href="#38Clearance" title='Clearance' data-ref="38Clearance">Clearance</a> &lt;= <a class="local col4 ref" href="#34MaxClearance" title='MaxClearance' data-ref="34MaxClearance">MaxClearance</a>)</td></tr>
<tr><th id="148">148</th><td>      <b>continue</b>;</td></tr>
<tr><th id="149">149</th><td>    <a class="local col4 ref" href="#34MaxClearance" title='MaxClearance' data-ref="34MaxClearance">MaxClearance</a> = <a class="local col8 ref" href="#38Clearance" title='Clearance' data-ref="38Clearance">Clearance</a>;</td></tr>
<tr><th id="150">150</th><td>    <a class="local col5 ref" href="#35MaxClearanceReg" title='MaxClearanceReg' data-ref="35MaxClearanceReg">MaxClearanceReg</a> = <a class="local col7 ref" href="#37Reg" title='Reg' data-ref="37Reg">Reg</a>;</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>    <b>if</b> (<a class="local col4 ref" href="#34MaxClearance" title='MaxClearance' data-ref="34MaxClearance">MaxClearance</a> &gt; <a class="local col6 ref" href="#26Pref" title='Pref' data-ref="26Pref">Pref</a>)</td></tr>
<tr><th id="153">153</th><td>      <b>break</b>;</td></tr>
<tr><th id="154">154</th><td>  }</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>  <i>// Update the operand if we found a register with better clearance.</i></td></tr>
<tr><th id="157">157</th><td>  <b>if</b> (<a class="local col5 ref" href="#35MaxClearanceReg" title='MaxClearanceReg' data-ref="35MaxClearanceReg">MaxClearanceReg</a> != <a class="local col8 ref" href="#28OriginalReg" title='OriginalReg' data-ref="28OriginalReg">OriginalReg</a>)</td></tr>
<tr><th id="158">158</th><td>    <a class="local col7 ref" href="#27MO" title='MO' data-ref="27MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col5 ref" href="#35MaxClearanceReg" title='MaxClearanceReg' data-ref="35MaxClearanceReg">MaxClearanceReg</a>);</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="161">161</th><td>}</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><em>bool</em> <a class="type" href="#llvm::BreakFalseDeps" title='llvm::BreakFalseDeps' data-ref="llvm::BreakFalseDeps">BreakFalseDeps</a>::<dfn class="tu decl def" id="_ZN4llvm14BreakFalseDeps21shouldBreakDependenceEPNS_12MachineInstrEjj" title='llvm::BreakFalseDeps::shouldBreakDependence' data-type='bool llvm::BreakFalseDeps::shouldBreakDependence(llvm::MachineInstr * MI, unsigned int OpIdx, unsigned int Pref)' data-ref="_ZN4llvm14BreakFalseDeps21shouldBreakDependenceEPNS_12MachineInstrEjj">shouldBreakDependence</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="39MI" title='MI' data-type='llvm::MachineInstr *' data-ref="39MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="40OpIdx" title='OpIdx' data-type='unsigned int' data-ref="40OpIdx">OpIdx</dfn>,</td></tr>
<tr><th id="164">164</th><td>                                           <em>unsigned</em> <dfn class="local col1 decl" id="41Pref" title='Pref' data-type='unsigned int' data-ref="41Pref">Pref</dfn>) {</td></tr>
<tr><th id="165">165</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="42reg" title='reg' data-type='unsigned int' data-ref="42reg">reg</dfn> = <a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#40OpIdx" title='OpIdx' data-ref="40OpIdx">OpIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="166">166</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="43Clearance" title='Clearance' data-type='unsigned int' data-ref="43Clearance">Clearance</dfn> = <a class="tu member" href="#llvm::BreakFalseDeps::RDA" title='llvm::BreakFalseDeps::RDA' data-use='r' data-ref="llvm::BreakFalseDeps::RDA">RDA</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/ReachingDefAnalysis.h.html#_ZN4llvm19ReachingDefAnalysis12getClearanceEPNS_12MachineInstrEt" title='llvm::ReachingDefAnalysis::getClearance' data-ref="_ZN4llvm19ReachingDefAnalysis12getClearanceEPNS_12MachineInstrEt">getClearance</a>(<a class="local col9 ref" href="#39MI" title='MI' data-ref="39MI">MI</a>, <a class="local col2 ref" href="#42reg" title='reg' data-ref="42reg">reg</a>);</td></tr>
<tr><th id="167">167</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;break-false-deps&quot;)) { dbgs() &lt;&lt; &quot;Clearance: &quot; &lt;&lt; Clearance &lt;&lt; &quot;, want &quot; &lt;&lt; Pref; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Clearance: "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#43Clearance" title='Clearance' data-ref="43Clearance">Clearance</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", want "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col1 ref" href="#41Pref" title='Pref' data-ref="41Pref">Pref</a>);</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>  <b>if</b> (<a class="local col1 ref" href="#41Pref" title='Pref' data-ref="41Pref">Pref</a> &gt; <a class="local col3 ref" href="#43Clearance" title='Clearance' data-ref="43Clearance">Clearance</a>) {</td></tr>
<tr><th id="170">170</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;break-false-deps&quot;)) { dbgs() &lt;&lt; &quot;: Break dependency.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": Break dependency.\n"</q>);</td></tr>
<tr><th id="171">171</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="172">172</th><td>  }</td></tr>
<tr><th id="173">173</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;break-false-deps&quot;)) { dbgs() &lt;&lt; &quot;: OK .\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": OK .\n"</q>);</td></tr>
<tr><th id="174">174</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="175">175</th><td>}</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><em>void</em> <a class="type" href="#llvm::BreakFalseDeps" title='llvm::BreakFalseDeps' data-ref="llvm::BreakFalseDeps">BreakFalseDeps</a>::<dfn class="tu decl def" id="_ZN4llvm14BreakFalseDeps11processDefsEPNS_12MachineInstrE" title='llvm::BreakFalseDeps::processDefs' data-type='void llvm::BreakFalseDeps::processDefs(llvm::MachineInstr * MI)' data-ref="_ZN4llvm14BreakFalseDeps11processDefsEPNS_12MachineInstrE">processDefs</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="44MI" title='MI' data-type='llvm::MachineInstr *' data-ref="44MI">MI</dfn>) {</td></tr>
<tr><th id="178">178</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!MI-&gt;isDebugInstr() &amp;&amp; &quot;Won&apos;t process debug values&quot;) ? void (0) : __assert_fail (&quot;!MI-&gt;isDebugInstr() &amp;&amp; \&quot;Won&apos;t process debug values\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/BreakFalseDeps.cpp&quot;, 178, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>() &amp;&amp; <q>"Won't process debug values"</q>);</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <i>// Break dependence on undef uses. Do this before updating LiveRegs below.</i></td></tr>
<tr><th id="181">181</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="45OpNum" title='OpNum' data-type='unsigned int' data-ref="45OpNum">OpNum</dfn>;</td></tr>
<tr><th id="182">182</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="46Pref" title='Pref' data-type='unsigned int' data-ref="46Pref">Pref</dfn> = <a class="tu member" href="#llvm::BreakFalseDeps::TII" title='llvm::BreakFalseDeps::TII' data-use='r' data-ref="llvm::BreakFalseDeps::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo20getUndefRegClearanceERKNS_12MachineInstrERjPKNS_18TargetRegisterInfoE" title='llvm::TargetInstrInfo::getUndefRegClearance' data-ref="_ZNK4llvm15TargetInstrInfo20getUndefRegClearanceERKNS_12MachineInstrERjPKNS_18TargetRegisterInfoE">getUndefRegClearance</a>(*<a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI">MI</a>, <span class='refarg'><a class="local col5 ref" href="#45OpNum" title='OpNum' data-ref="45OpNum">OpNum</a></span>, <a class="tu member" href="#llvm::BreakFalseDeps::TRI" title='llvm::BreakFalseDeps::TRI' data-use='r' data-ref="llvm::BreakFalseDeps::TRI">TRI</a>);</td></tr>
<tr><th id="183">183</th><td>  <b>if</b> (<a class="local col6 ref" href="#46Pref" title='Pref' data-ref="46Pref">Pref</a>) {</td></tr>
<tr><th id="184">184</th><td>    <em>bool</em> <dfn class="local col7 decl" id="47HadTrueDependency" title='HadTrueDependency' data-type='bool' data-ref="47HadTrueDependency">HadTrueDependency</dfn> = <a class="tu member" href="#_ZN4llvm14BreakFalseDeps24pickBestRegisterForUndefEPNS_12MachineInstrEjj" title='llvm::BreakFalseDeps::pickBestRegisterForUndef' data-use='c' data-ref="_ZN4llvm14BreakFalseDeps24pickBestRegisterForUndefEPNS_12MachineInstrEjj">pickBestRegisterForUndef</a>(<a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI">MI</a>, <a class="local col5 ref" href="#45OpNum" title='OpNum' data-ref="45OpNum">OpNum</a>, <a class="local col6 ref" href="#46Pref" title='Pref' data-ref="46Pref">Pref</a>);</td></tr>
<tr><th id="185">185</th><td>    <i>// We don't need to bother trying to break a dependency if this</i></td></tr>
<tr><th id="186">186</th><td><i>    // instruction has a true dependency on that register through another</i></td></tr>
<tr><th id="187">187</th><td><i>    // operand - we'll have to wait for it to be available regardless.</i></td></tr>
<tr><th id="188">188</th><td>    <b>if</b> (!<a class="local col7 ref" href="#47HadTrueDependency" title='HadTrueDependency' data-ref="47HadTrueDependency">HadTrueDependency</a> &amp;&amp; <a class="tu member" href="#_ZN4llvm14BreakFalseDeps21shouldBreakDependenceEPNS_12MachineInstrEjj" title='llvm::BreakFalseDeps::shouldBreakDependence' data-use='c' data-ref="_ZN4llvm14BreakFalseDeps21shouldBreakDependenceEPNS_12MachineInstrEjj">shouldBreakDependence</a>(<a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI">MI</a>, <a class="local col5 ref" href="#45OpNum" title='OpNum' data-ref="45OpNum">OpNum</a>, <a class="local col6 ref" href="#46Pref" title='Pref' data-ref="46Pref">Pref</a>))</td></tr>
<tr><th id="189">189</th><td>      <a class="tu member" href="#llvm::BreakFalseDeps::UndefReads" title='llvm::BreakFalseDeps::UndefReads' data-use='m' data-ref="llvm::BreakFalseDeps::UndefReads">UndefReads</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI">MI</a></span>, <span class='refarg'><a class="local col5 ref" href="#45OpNum" title='OpNum' data-ref="45OpNum">OpNum</a></span>));</td></tr>
<tr><th id="190">190</th><td>  }</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>  <em>const</em> <a class="type" href="../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="48MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="48MCID">MCID</dfn> = <a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="193">193</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="49i" title='i' data-type='unsigned int' data-ref="49i">i</dfn> = <var>0</var>,</td></tr>
<tr><th id="194">194</th><td>    <dfn class="local col0 decl" id="50e" title='e' data-type='unsigned int' data-ref="50e">e</dfn> = <a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isVariadicENS0_9QueryTypeE" title='llvm::MachineInstr::isVariadic' data-ref="_ZNK4llvm12MachineInstr10isVariadicENS0_9QueryTypeE">isVariadic</a>() ? <a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() : <a class="local col8 ref" href="#48MCID" title='MCID' data-ref="48MCID">MCID</a>.<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>();</td></tr>
<tr><th id="195">195</th><td>    <a class="local col9 ref" href="#49i" title='i' data-ref="49i">i</a> != <a class="local col0 ref" href="#50e" title='e' data-ref="50e">e</a>; ++<a class="local col9 ref" href="#49i" title='i' data-ref="49i">i</a>) {</td></tr>
<tr><th id="196">196</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="51MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="51MO">MO</dfn> = <a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI">MI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#49i" title='i' data-ref="49i">i</a>);</td></tr>
<tr><th id="197">197</th><td>    <b>if</b> (!<a class="local col1 ref" href="#51MO" title='MO' data-ref="51MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col1 ref" href="#51MO" title='MO' data-ref="51MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="198">198</th><td>      <b>continue</b>;</td></tr>
<tr><th id="199">199</th><td>    <b>if</b> (<a class="local col1 ref" href="#51MO" title='MO' data-ref="51MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="200">200</th><td>      <b>continue</b>;</td></tr>
<tr><th id="201">201</th><td>    <i>// Check clearance before partial register updates.</i></td></tr>
<tr><th id="202">202</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="52Pref" title='Pref' data-type='unsigned int' data-ref="52Pref">Pref</dfn> = <a class="tu member" href="#llvm::BreakFalseDeps::TII" title='llvm::BreakFalseDeps::TII' data-use='r' data-ref="llvm::BreakFalseDeps::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo28getPartialRegUpdateClearanceERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" title='llvm::TargetInstrInfo::getPartialRegUpdateClearance' data-ref="_ZNK4llvm15TargetInstrInfo28getPartialRegUpdateClearanceERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoE">getPartialRegUpdateClearance</a>(*<a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI">MI</a>, <a class="local col9 ref" href="#49i" title='i' data-ref="49i">i</a>, <a class="tu member" href="#llvm::BreakFalseDeps::TRI" title='llvm::BreakFalseDeps::TRI' data-use='r' data-ref="llvm::BreakFalseDeps::TRI">TRI</a>);</td></tr>
<tr><th id="203">203</th><td>    <b>if</b> (<a class="local col2 ref" href="#52Pref" title='Pref' data-ref="52Pref">Pref</a> &amp;&amp; <a class="tu member" href="#_ZN4llvm14BreakFalseDeps21shouldBreakDependenceEPNS_12MachineInstrEjj" title='llvm::BreakFalseDeps::shouldBreakDependence' data-use='c' data-ref="_ZN4llvm14BreakFalseDeps21shouldBreakDependenceEPNS_12MachineInstrEjj">shouldBreakDependence</a>(<a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI">MI</a>, <a class="local col9 ref" href="#49i" title='i' data-ref="49i">i</a>, <a class="local col2 ref" href="#52Pref" title='Pref' data-ref="52Pref">Pref</a>))</td></tr>
<tr><th id="204">204</th><td>      <a class="tu member" href="#llvm::BreakFalseDeps::TII" title='llvm::BreakFalseDeps::TII' data-use='r' data-ref="llvm::BreakFalseDeps::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo25breakPartialRegDependencyERNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" title='llvm::TargetInstrInfo::breakPartialRegDependency' data-ref="_ZNK4llvm15TargetInstrInfo25breakPartialRegDependencyERNS_12MachineInstrEjPKNS_18TargetRegisterInfoE">breakPartialRegDependency</a>(<span class='refarg'>*<a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI">MI</a></span>, <a class="local col9 ref" href="#49i" title='i' data-ref="49i">i</a>, <a class="tu member" href="#llvm::BreakFalseDeps::TRI" title='llvm::BreakFalseDeps::TRI' data-use='r' data-ref="llvm::BreakFalseDeps::TRI">TRI</a>);</td></tr>
<tr><th id="205">205</th><td>  }</td></tr>
<tr><th id="206">206</th><td>}</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><em>void</em> <a class="type" href="#llvm::BreakFalseDeps" title='llvm::BreakFalseDeps' data-ref="llvm::BreakFalseDeps">BreakFalseDeps</a>::<dfn class="tu decl def" id="_ZN4llvm14BreakFalseDeps17processUndefReadsEPNS_17MachineBasicBlockE" title='llvm::BreakFalseDeps::processUndefReads' data-type='void llvm::BreakFalseDeps::processUndefReads(llvm::MachineBasicBlock * MBB)' data-ref="_ZN4llvm14BreakFalseDeps17processUndefReadsEPNS_17MachineBasicBlockE">processUndefReads</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="53MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="53MBB">MBB</dfn>) {</td></tr>
<tr><th id="209">209</th><td>  <b>if</b> (<a class="tu member" href="#llvm::BreakFalseDeps::UndefReads" title='llvm::BreakFalseDeps::UndefReads' data-use='m' data-ref="llvm::BreakFalseDeps::UndefReads">UndefReads</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="210">210</th><td>    <b>return</b>;</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <i>// Collect this block's live out register units.</i></td></tr>
<tr><th id="213">213</th><td>  <a class="tu member" href="#llvm::BreakFalseDeps::LiveRegSet" title='llvm::BreakFalseDeps::LiveRegSet' data-use='m' data-ref="llvm::BreakFalseDeps::LiveRegSet">LiveRegSet</a>.<a class="ref" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE" title='llvm::LivePhysRegs::init' data-ref="_ZN4llvm12LivePhysRegs4initERKNS_18TargetRegisterInfoE">init</a>(*<a class="tu member" href="#llvm::BreakFalseDeps::TRI" title='llvm::BreakFalseDeps::TRI' data-use='r' data-ref="llvm::BreakFalseDeps::TRI">TRI</a>);</td></tr>
<tr><th id="214">214</th><td>  <i>// We do not need to care about pristine registers as they are just preserved</i></td></tr>
<tr><th id="215">215</th><td><i>  // but not actually used in the function.</i></td></tr>
<tr><th id="216">216</th><td>  <a class="tu member" href="#llvm::BreakFalseDeps::LiveRegSet" title='llvm::BreakFalseDeps::LiveRegSet' data-use='m' data-ref="llvm::BreakFalseDeps::LiveRegSet">LiveRegSet</a>.<a class="ref" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs22addLiveOutsNoPristinesERKNS_17MachineBasicBlockE" title='llvm::LivePhysRegs::addLiveOutsNoPristines' data-ref="_ZN4llvm12LivePhysRegs22addLiveOutsNoPristinesERKNS_17MachineBasicBlockE">addLiveOutsNoPristines</a>(*<a class="local col3 ref" href="#53MBB" title='MBB' data-ref="53MBB">MBB</a>);</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td>  <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="54UndefMI" title='UndefMI' data-type='llvm::MachineInstr *' data-ref="54UndefMI">UndefMI</dfn> = <a class="tu member" href="#llvm::BreakFalseDeps::UndefReads" title='llvm::BreakFalseDeps::UndefReads' data-use='m' data-ref="llvm::BreakFalseDeps::UndefReads">UndefReads</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="219">219</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="55OpIdx" title='OpIdx' data-type='unsigned int' data-ref="55OpIdx">OpIdx</dfn> = <a class="tu member" href="#llvm::BreakFalseDeps::UndefReads" title='llvm::BreakFalseDeps::UndefReads' data-use='m' data-ref="llvm::BreakFalseDeps::UndefReads">UndefReads</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="56I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="56I">I</dfn> : <a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="local col3 ref" href="#53MBB" title='MBB' data-ref="53MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(), <a class="local col3 ref" href="#53MBB" title='MBB' data-ref="53MBB">MBB</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>())) {</td></tr>
<tr><th id="222">222</th><td>    <i>// Update liveness, including the current instruction's defs.</i></td></tr>
<tr><th id="223">223</th><td>    <a class="tu member" href="#llvm::BreakFalseDeps::LiveRegSet" title='llvm::BreakFalseDeps::LiveRegSet' data-use='m' data-ref="llvm::BreakFalseDeps::LiveRegSet">LiveRegSet</a>.<a class="ref" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE" title='llvm::LivePhysRegs::stepBackward' data-ref="_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE">stepBackward</a>(<a class="local col6 ref" href="#56I" title='I' data-ref="56I">I</a>);</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>    <b>if</b> (<a class="local col4 ref" href="#54UndefMI" title='UndefMI' data-ref="54UndefMI">UndefMI</a> == &amp;<a class="local col6 ref" href="#56I" title='I' data-ref="56I">I</a>) {</td></tr>
<tr><th id="226">226</th><td>      <b>if</b> (!<a class="tu member" href="#llvm::BreakFalseDeps::LiveRegSet" title='llvm::BreakFalseDeps::LiveRegSet' data-use='m' data-ref="llvm::BreakFalseDeps::LiveRegSet">LiveRegSet</a>.<a class="ref" href="../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZNK4llvm12LivePhysRegs8containsEt" title='llvm::LivePhysRegs::contains' data-ref="_ZNK4llvm12LivePhysRegs8containsEt">contains</a>(<a class="local col4 ref" href="#54UndefMI" title='UndefMI' data-ref="54UndefMI">UndefMI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#55OpIdx" title='OpIdx' data-ref="55OpIdx">OpIdx</a>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="227">227</th><td>        <a class="tu member" href="#llvm::BreakFalseDeps::TII" title='llvm::BreakFalseDeps::TII' data-use='r' data-ref="llvm::BreakFalseDeps::TII">TII</a>-&gt;<a class="virtual ref" href="../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo25breakPartialRegDependencyERNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" title='llvm::TargetInstrInfo::breakPartialRegDependency' data-ref="_ZNK4llvm15TargetInstrInfo25breakPartialRegDependencyERNS_12MachineInstrEjPKNS_18TargetRegisterInfoE">breakPartialRegDependency</a>(<span class='refarg'>*<a class="local col4 ref" href="#54UndefMI" title='UndefMI' data-ref="54UndefMI">UndefMI</a></span>, <a class="local col5 ref" href="#55OpIdx" title='OpIdx' data-ref="55OpIdx">OpIdx</a>, <a class="tu member" href="#llvm::BreakFalseDeps::TRI" title='llvm::BreakFalseDeps::TRI' data-use='r' data-ref="llvm::BreakFalseDeps::TRI">TRI</a>);</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>      <a class="tu member" href="#llvm::BreakFalseDeps::UndefReads" title='llvm::BreakFalseDeps::UndefReads' data-use='m' data-ref="llvm::BreakFalseDeps::UndefReads">UndefReads</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector8pop_backEv" title='std::vector::pop_back' data-ref="_ZNSt6vector8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="230">230</th><td>      <b>if</b> (<a class="tu member" href="#llvm::BreakFalseDeps::UndefReads" title='llvm::BreakFalseDeps::UndefReads' data-use='m' data-ref="llvm::BreakFalseDeps::UndefReads">UndefReads</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>())</td></tr>
<tr><th id="231">231</th><td>        <b>return</b>;</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>      <a class="local col4 ref" href="#54UndefMI" title='UndefMI' data-ref="54UndefMI">UndefMI</a> = <a class="tu member" href="#llvm::BreakFalseDeps::UndefReads" title='llvm::BreakFalseDeps::UndefReads' data-use='m' data-ref="llvm::BreakFalseDeps::UndefReads">UndefReads</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::first" title='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;::first' data-ref="std::pair::first">first</a>;</td></tr>
<tr><th id="234">234</th><td>      <a class="local col5 ref" href="#55OpIdx" title='OpIdx' data-ref="55OpIdx">OpIdx</a> = <a class="tu member" href="#llvm::BreakFalseDeps::UndefReads" title='llvm::BreakFalseDeps::UndefReads' data-use='m' data-ref="llvm::BreakFalseDeps::UndefReads">UndefReads</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector4backEv" title='std::vector::back' data-ref="_ZNSt6vector4backEv">back</a>().<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::MachineInstr *, unsigned int&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="235">235</th><td>    }</td></tr>
<tr><th id="236">236</th><td>  }</td></tr>
<tr><th id="237">237</th><td>}</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><em>void</em> <a class="type" href="#llvm::BreakFalseDeps" title='llvm::BreakFalseDeps' data-ref="llvm::BreakFalseDeps">BreakFalseDeps</a>::<dfn class="tu decl def" id="_ZN4llvm14BreakFalseDeps17processBasicBlockEPNS_17MachineBasicBlockE" title='llvm::BreakFalseDeps::processBasicBlock' data-type='void llvm::BreakFalseDeps::processBasicBlock(llvm::MachineBasicBlock * MBB)' data-ref="_ZN4llvm14BreakFalseDeps17processBasicBlockEPNS_17MachineBasicBlockE">processBasicBlock</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="57MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="57MBB">MBB</dfn>) {</td></tr>
<tr><th id="240">240</th><td>  <a class="tu member" href="#llvm::BreakFalseDeps::UndefReads" title='llvm::BreakFalseDeps::UndefReads' data-use='m' data-ref="llvm::BreakFalseDeps::UndefReads">UndefReads</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="241">241</th><td>  <i>// If this block is not done, it makes little sense to make any decisions</i></td></tr>
<tr><th id="242">242</th><td><i>  // based on clearance information. We need to make a second pass anyway,</i></td></tr>
<tr><th id="243">243</th><td><i>  // and by then we'll have better information, so we can avoid doing the work</i></td></tr>
<tr><th id="244">244</th><td><i>  // to try and break dependencies now.</i></td></tr>
<tr><th id="245">245</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="58MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="58MI">MI</dfn> : *<a class="local col7 ref" href="#57MBB" title='MBB' data-ref="57MBB">MBB</a>) {</td></tr>
<tr><th id="246">246</th><td>    <b>if</b> (!<a class="local col8 ref" href="#58MI" title='MI' data-ref="58MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="247">247</th><td>      <a class="tu member" href="#_ZN4llvm14BreakFalseDeps11processDefsEPNS_12MachineInstrE" title='llvm::BreakFalseDeps::processDefs' data-use='c' data-ref="_ZN4llvm14BreakFalseDeps11processDefsEPNS_12MachineInstrE">processDefs</a>(&amp;<a class="local col8 ref" href="#58MI" title='MI' data-ref="58MI">MI</a>);</td></tr>
<tr><th id="248">248</th><td>  }</td></tr>
<tr><th id="249">249</th><td>  <a class="tu member" href="#_ZN4llvm14BreakFalseDeps17processUndefReadsEPNS_17MachineBasicBlockE" title='llvm::BreakFalseDeps::processUndefReads' data-use='c' data-ref="_ZN4llvm14BreakFalseDeps17processUndefReadsEPNS_17MachineBasicBlockE">processUndefReads</a>(<a class="local col7 ref" href="#57MBB" title='MBB' data-ref="57MBB">MBB</a>);</td></tr>
<tr><th id="250">250</th><td>}</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><em>bool</em> <a class="type" href="#llvm::BreakFalseDeps" title='llvm::BreakFalseDeps' data-ref="llvm::BreakFalseDeps">BreakFalseDeps</a>::<dfn class="virtual decl def" id="_ZN4llvm14BreakFalseDeps20runOnMachineFunctionERNS_15MachineFunctionE" title='llvm::BreakFalseDeps::runOnMachineFunction' data-ref="_ZN4llvm14BreakFalseDeps20runOnMachineFunctionERNS_15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="59mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="59mf">mf</dfn>) {</td></tr>
<tr><th id="253">253</th><td>  <b>if</b> (<a class="member" href="../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col9 ref" href="#59mf" title='mf' data-ref="59mf">mf</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="254">254</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="255">255</th><td>  <a class="tu member" href="#llvm::BreakFalseDeps::MF" title='llvm::BreakFalseDeps::MF' data-use='w' data-ref="llvm::BreakFalseDeps::MF">MF</a> = &amp;<a class="local col9 ref" href="#59mf" title='mf' data-ref="59mf">mf</a>;</td></tr>
<tr><th id="256">256</th><td>  <a class="tu member" href="#llvm::BreakFalseDeps::TII" title='llvm::BreakFalseDeps::TII' data-use='w' data-ref="llvm::BreakFalseDeps::TII">TII</a> = <a class="tu member" href="#llvm::BreakFalseDeps::MF" title='llvm::BreakFalseDeps::MF' data-use='r' data-ref="llvm::BreakFalseDeps::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="257">257</th><td>  <a class="tu member" href="#llvm::BreakFalseDeps::TRI" title='llvm::BreakFalseDeps::TRI' data-use='w' data-ref="llvm::BreakFalseDeps::TRI">TRI</a> = <a class="tu member" href="#llvm::BreakFalseDeps::MF" title='llvm::BreakFalseDeps::MF' data-use='r' data-ref="llvm::BreakFalseDeps::MF">MF</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="258">258</th><td>  <a class="tu member" href="#llvm::BreakFalseDeps::RDA" title='llvm::BreakFalseDeps::RDA' data-use='w' data-ref="llvm::BreakFalseDeps::RDA">RDA</a> = &amp;<a class="member" href="../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../include/llvm/CodeGen/ReachingDefAnalysis.h.html#llvm::ReachingDefAnalysis" title='llvm::ReachingDefAnalysis' data-ref="llvm::ReachingDefAnalysis">ReachingDefAnalysis</a>&gt;();</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>  <a class="tu member" href="#llvm::BreakFalseDeps::RegClassInfo" title='llvm::BreakFalseDeps::RegClassInfo' data-use='m' data-ref="llvm::BreakFalseDeps::RegClassInfo">RegClassInfo</a>.<a class="ref" href="../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE" title='llvm::RegisterClassInfo::runOnMachineFunction' data-ref="_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE">runOnMachineFunction</a>(<a class="local col9 ref" href="#59mf" title='mf' data-ref="59mf">mf</a>);</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;break-false-deps&quot;)) { dbgs() &lt;&lt; &quot;********** BREAK FALSE DEPENDENCIES **********\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** BREAK FALSE DEPENDENCIES **********\n"</q>);</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td>  <i>// Traverse the basic blocks.</i></td></tr>
<tr><th id="265">265</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="60MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="60MBB">MBB</dfn> : <a class="local col9 ref" href="#59mf" title='mf' data-ref="59mf">mf</a>) {</td></tr>
<tr><th id="266">266</th><td>    <a class="tu member" href="#_ZN4llvm14BreakFalseDeps17processBasicBlockEPNS_17MachineBasicBlockE" title='llvm::BreakFalseDeps::processBasicBlock' data-use='c' data-ref="_ZN4llvm14BreakFalseDeps17processBasicBlockEPNS_17MachineBasicBlockE">processBasicBlock</a>(&amp;<a class="local col0 ref" href="#60MBB" title='MBB' data-ref="60MBB">MBB</a>);</td></tr>
<tr><th id="267">267</th><td>  }</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="270">270</th><td>}</td></tr>
<tr><th id="271">271</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
