0.7
2020.2
Apr 18 2022
16:05:34
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sim_1/new/ContolUnit_test.v,1668739619,verilog,,,,ContolUnit_test,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/ControlUnit.v,1668739699,verilog,,C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sim_1/new/ContolUnit_test.v,,ControlUnit,,,,,,,,
C:/Users/frezy/NYU-6463-RV32I_Processor_Design/final_project/final_project.srcs/sources_1/new/RegisterFile.v,1668726297,verilog,,,,RegisterFile,,,,,,,,
