<root><simulation><result_generated_time />2023-11-08 21:17:45<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 56, 'OX': 56, 'IY': 113, 'IX': 113, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 96}<im2col_enable />False<total_MAC_operation />2709504<total_data_size_element />{'W': 864, 'I': 1225824, 'O': 301056}<total_data_reuse />{'W': 3136, 'I': 2.2103531991542016, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C']}, {'Row': ['K']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [1, 1, 1], 'O': [1, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 1)], [('K', 1)]], [], []]<I />[[[], [('K', 1)]], [[('C', 1)], []], [], []]<O />[[[('C', 1)], []], [[], [('K', 1)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 7), ('OX', 2), ('OY', 2), ('FY', 3), ('FX', 3), ('OX', 28), ('OY', 4)], [], []]<I />[[('OY', 7), ('OX', 2), ('OY', 2), ('FY', 3)], [('FX', 3), ('OX', 28), ('OY', 4)], []]<O />[[('OY', 7), ('OX', 2), ('OY', 2), ('FY', 3), ('FX', 3)], [('OX', 28), ('OY', 4)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 3136, 1, 1], 'I': [1.0, 2.15, 1.03, 1.0], 'O': [1.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [72, 72, 72], 'I': [464, 102152, 102152], 'O': [224, 25088, 25088], 'O_partial': [224, 0, 0], 'O_final': [0, 25088, 25088]}<actual_mem_utilization_individual />{'W': [0.14, 0.0, 0.0], 'I': [0.91, 0.0, 0.0], 'O': [0.44, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.14, 0.0, 0.0], 'I': [0.91, 0.0, 0.0], 'O': [0.44, 0.0, 0.0]}<effective_mem_size_bit />{'W': [72, 72, 72], 'I': [464, 102152, 102152], 'O': [224, 896, 25088], 'O_partial': [224, 0, 0], 'O_final': [0, 896, 25088]}<total_unit_count />{'W': [1, 1, 1, 1], 'I': [1, 1, 1, 1], 'O': [1, 1, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [1, 1, 1, 1], 'O': [1, 1, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[96768, 864], [864, 864], [864, 0]]<I />[[2709504, 1258272], [1258272, 1225824], [1225824, 0]]<O />[[(2408448, 2709504), (301056, 0)], [(0, 301056), (301056, 0)], [(0, 301056), (0, 0)]]<O_partial />[[(2408448, 2709504), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (301056, 0)], [(0, 301056), (301056, 0)], [(0, 301056), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[12096, 108], [14, 14], [3, 0]]<I />[[338688, 157284], [19660, 19154], [4788, 0]]<O />[[(301056, 338688), (37632, 0)], [(0, 4704), (4704, 0)], [(0, 1176), (0, 0)]]<O_partial />[([301056, 338688], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [37632, 0]), ([0, 4704], [4704, 0]), ([0, 1176], [0, 0])]</mem_access_count_word><mac_count><active />2709504<idle />2771822592</mac_count></basic_info><energy><total_energy />144527250.3<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[172.8, 3849.6000000000004, 6374.400000000001]<O />[240.0, 931.1999999999999, 1564.8000000000002]</mem_energy_breakdown><MAC_energy><active_MAC />5922975.7<idle_MAC />138591129.6<total />144514105.29999998</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.001<utilization_without_data_loading />0.001<utilization_spatial />0.001<utilization_temporal_with_data_loading />0.9929<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />2728992<latency_cycle_without_data_loading />2709504<ideal_computing_cycle />2709504<data_loading><load_cycle_total />19488<load_cycle_individual />{'W': [192, 96, 0], 'I': [768, 19200, 0]}<load_cycle_combined />{'W': 288, 'I': 19200}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-2709408], [-2709504, -2709504], [-2709504, -2709504]], 'I': [[-2709408], [-675360, -868320], [-2709504, -2709504]], 'O': [[-2709504], [-2666496, -2709504], [-2704800, -2708352]]}<mem_stall_cycle_shared />{'W': [[-2709408], [-2709504, 0], [0, 0]], 'I': [[-2709408], [-675360, 0], [0, 0]], 'O': [[-2709504], [-2666496, -2709504], [-2704800, -2708352]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [72, 72, 72], 'I': [464, 102152, 102152], 'O': [224, 25088, 25088], 'O_partial': [224, 0, 0], 'O_final': [0, 25088, 25088]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [464, 102152, 102152], 'O': [224, 25088, 25088]}<loop_cycles_each_level />{'W': [28224, 28224, 28224], 'I': [84, 28224, 28224], 'O': [252, 28224, 28224]}<top_ir_loop_size />{'W': [112, 1, 1], 'I': [3, 1, 1], 'O': [9, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.0, 0.0], [0.0, 0.0]], 'I': [[8.0, 5.5], [5.5, 3.6], [3.6, 3.6]], 'O': [[8.0, 0.9], [0.9, 0.9], [0.9, 0.9]]}<req_inst_mem_bw />{'W': [[8.0, 0.3], [0.3, 0.0], [0.0, 0.0]], 'I': [[8.0, 16.6], [16.6, 3.6], [3.6, 3.6]], 'O': [[8.0, 8.0], [8.0, 0.9], [0.9, 0.9]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.0, 0.0], [0.0, 0]], 'I': [[8.0, 16.6], [16.6, 3.6], [3.6, 0]], 'O': [[8.0, 0.9], [0.9, 0.9], [0.9, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [17.5, 4.5], [3.6, 0.9]], 'I': [[8.0, 16.6], [17.5, 4.5], [3.6, 0.9]], 'O': [[8.0, 0.9], [17.5, 4.5], [3.6, 0.9]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 28224], [28224, 28224, 1], [28224, 28224, 1]], 'I': [[1, 1, 28224], [28, 84, 336], [28224, 28224, 1]], 'O': [[1, 1, 28224], [252, 252, 112], [28224, 28224, 1]]}<trans_time_real />{'W': [[0, 1, 28224], [[1, 28224, 1], [0, 28224, 1]], [[0, 28224, 1], [0, 28224, 1]]], 'I': [[0, 1, 28224], [[7, 84, 336], [1, 84, 336]], [[200, 28224, 1], [50, 28224, 1]]], 'O': [[0, 1, 28224], [[4, 252, 112], [0, 252, 112]], [[49, 28224, 1], [12, 28224, 1]]]}<single_stall_cycle />{'W': [[-1], [-28223, -28224], [-28224, -28224]], 'I': [[-1], [-21, -27], [-28024, -28174]], 'O': [[-1], [-248, -252], [-28175, -28212]]}<single_stall_count />{'W': [28223, 0, 0], 'I': [28223, 335, 0], 'O': [28224, 112, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [2345, 0], 'O': [448, 49]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [49, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-25879, -28224], [-27776, -28175]], 1: [[-28224, -28224], [-28175, -28224]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.3<mem_area />120.3<mem_area_percentage />100.0 %</area></results><elapsed_time_second />7</simulation></root>