# State-Machine_verilog


Design a State Machine