-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_dense_array_ap_ufixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    layer17_out_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    layer17_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    layer17_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    layer17_out_empty_n : IN STD_LOGIC;
    layer17_out_read : OUT STD_LOGIC;
    layer18_out_TREADY : IN STD_LOGIC;
    layer18_out_TDATA : OUT STD_LOGIC_VECTOR (39 downto 0);
    layer18_out_TVALID : OUT STD_LOGIC );
end;


architecture behav of myproject_dense_array_ap_ufixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv8_12 : STD_LOGIC_VECTOR (7 downto 0) := "00010010";
    constant ap_const_lv8_16 : STD_LOGIC_VECTOR (7 downto 0) := "00010110";
    constant ap_const_lv8_EA : STD_LOGIC_VECTOR (7 downto 0) := "11101010";
    constant ap_const_lv8_F0 : STD_LOGIC_VECTOR (7 downto 0) := "11110000";
    constant ap_const_lv8_F2 : STD_LOGIC_VECTOR (7 downto 0) := "11110010";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_9F : STD_LOGIC_VECTOR (7 downto 0) := "10011111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_F7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110111";
    constant ap_const_lv32_F8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_87 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000111";
    constant ap_const_lv32_88 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010111";
    constant ap_const_lv32_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100111";
    constant ap_const_lv32_A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110111";
    constant ap_const_lv32_B8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_C7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000111";
    constant ap_const_lv32_C8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001000";
    constant ap_const_lv32_CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001111";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010111";
    constant ap_const_lv32_D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_E7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100111";
    constant ap_const_lv32_E8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal icmp_ln124_fu_1221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_phi_mux_do_init_phi_fu_267_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal icmp_ln124_reg_1874 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln124_reg_1874_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_io : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal icmp_ln124_reg_1874_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_layer18_out_U_apdone_blk : STD_LOGIC;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_io : BOOLEAN;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal outidx_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal outidx_ce0 : STD_LOGIC;
    signal outidx_q0 : STD_LOGIC_VECTOR (2 downto 0);
    signal w18_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal w18_V_ce0 : STD_LOGIC;
    signal w18_V_q0 : STD_LOGIC_VECTOR (5 downto 0);
    signal layer17_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal layer18_out_TDATA_blk_n : STD_LOGIC;
    signal do_init_reg_263 : STD_LOGIC_VECTOR (0 downto 0);
    signal ir19_reg_279 : STD_LOGIC_VECTOR (7 downto 0);
    signal in_index20_reg_741 : STD_LOGIC_VECTOR (4 downto 0);
    signal data_V_28_phi_reg_755 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_27_phi_reg_767 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_26_phi_reg_779 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_25_phi_reg_791 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_24_phi_reg_803 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_23_phi_reg_815 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_22_phi_reg_827 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_21_phi_reg_839 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_20_phi_reg_851 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_19_phi_reg_863 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_18_phi_reg_875 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_17_phi_reg_887 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_16_phi_reg_899 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_15_phi_reg_911 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_14_phi_reg_923 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_13_phi_reg_935 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_12_phi_reg_947 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_11_phi_reg_959 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_10_phi_reg_971 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_29_phi_reg_983 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_9_phi_reg_995 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_8_phi_reg_1007 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_7_phi_reg_1019 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_6_phi_reg_1031 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_5_phi_reg_1043 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_4_phi_reg_1055 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_3_phi_reg_1067 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_2_phi_reg_1079 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_1_phi_reg_1091 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_30_phi_reg_1103 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_31_phi_reg_1115 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_phi_reg_1127 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V18_reg_1139 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V_7516_reg_1153 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V_7614_reg_1167 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V_7712_reg_1181 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V_7810_reg_1195 : STD_LOGIC_VECTOR (7 downto 0);
    signal ir_fu_1215_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ir_reg_1869 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_index_reg_1878 : STD_LOGIC_VECTOR (2 downto 0);
    signal a_V_fu_1577_p34 : STD_LOGIC_VECTOR (7 downto 0);
    signal a_V_reg_1887 : STD_LOGIC_VECTOR (7 downto 0);
    signal w_V_reg_1892 : STD_LOGIC_VECTOR (5 downto 0);
    signal in_index_fu_1667_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal in_index_reg_1897 : STD_LOGIC_VECTOR (4 downto 0);
    signal acc_V_82_fu_1802_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V_82_reg_1902 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V_81_fu_1810_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V_81_reg_1907 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V_80_fu_1818_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V_80_reg_1912 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V_79_fu_1826_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V_79_reg_1917 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V_fu_1834_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V_reg_1922 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_ir19_phi_fu_283_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_in_index20_phi_fu_745_p6 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_data_V_28_phi_phi_fu_759_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_28_phi_reg_755 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_27_phi_phi_fu_771_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_27_phi_reg_767 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_26_phi_phi_fu_783_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_26_phi_reg_779 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_25_phi_phi_fu_795_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_25_phi_reg_791 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_24_phi_phi_fu_807_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_24_phi_reg_803 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_23_phi_phi_fu_819_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_23_phi_reg_815 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_22_phi_phi_fu_831_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_22_phi_reg_827 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_21_phi_phi_fu_843_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_21_phi_reg_839 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_20_phi_phi_fu_855_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_20_phi_reg_851 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_19_phi_phi_fu_867_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_19_phi_reg_863 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_18_phi_phi_fu_879_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_18_phi_reg_875 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_17_phi_phi_fu_891_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_17_phi_reg_887 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_16_phi_phi_fu_903_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_16_phi_reg_899 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_15_phi_phi_fu_915_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_15_phi_reg_911 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_14_phi_phi_fu_927_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_14_phi_reg_923 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_13_phi_phi_fu_939_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_13_phi_reg_935 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_12_phi_phi_fu_951_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_12_phi_reg_947 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_11_phi_phi_fu_963_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_11_phi_reg_959 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_10_phi_phi_fu_975_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_10_phi_reg_971 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_29_phi_phi_fu_987_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_29_phi_reg_983 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_9_phi_phi_fu_999_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_9_phi_reg_995 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_8_phi_phi_fu_1011_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_8_phi_reg_1007 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_7_phi_phi_fu_1023_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_7_phi_reg_1019 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_6_phi_phi_fu_1035_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_6_phi_reg_1031 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_5_phi_phi_fu_1047_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_5_phi_reg_1043 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_4_phi_phi_fu_1059_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_4_phi_reg_1055 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_3_phi_phi_fu_1071_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_3_phi_reg_1067 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_2_phi_phi_fu_1083_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_2_phi_reg_1079 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_1_phi_phi_fu_1095_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_1_phi_reg_1091 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_30_phi_phi_fu_1107_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_30_phi_reg_1103 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_data_V_31_phi_phi_fu_1119_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_data_V_31_phi_reg_1115 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_p_phi_phi_fu_1131_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_V_fu_1227_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_p_phi_reg_1127 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_acc_V18_phi_fu_1143_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_acc_V_7516_phi_fu_1157_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_acc_V_7614_phi_fu_1171_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_acc_V_7712_phi_fu_1185_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_acc_V_7810_phi_fu_1199_p6 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln124_fu_1209_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln124_5_fu_1573_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal in_index_3_fu_1647_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_fu_1659_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln109_fu_1653_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal mul_ln1270_fu_1681_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln1270_fu_1681_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal lhs_fu_1697_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal rhs_fu_1687_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln813_fu_1712_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln813_30_fu_1716_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln1420_fu_1720_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln808_fu_1726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1420_fu_1746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln808_4_fu_1736_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln808_5_fu_1741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln808_6_fu_1758_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln808_3_fu_1731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln808_7_fu_1764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln808_fu_1752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln808_8_fu_1770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln813_fu_1790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln813_2_fu_1796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal acc_V_77_fu_1776_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal acc_V_78_fu_1784_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_idle_pp0_0to2 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal layer18_out_TDATA_int_regslice : STD_LOGIC_VECTOR (39 downto 0);
    signal layer18_out_TVALID_int_regslice : STD_LOGIC;
    signal layer18_out_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_layer18_out_U_vld_out : STD_LOGIC;
    signal mul_ln1270_fu_1681_p00 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_condition_107 : BOOLEAN;
    signal ap_condition_274 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component myproject_mux_325_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (7 downto 0);
        din6 : IN STD_LOGIC_VECTOR (7 downto 0);
        din7 : IN STD_LOGIC_VECTOR (7 downto 0);
        din8 : IN STD_LOGIC_VECTOR (7 downto 0);
        din9 : IN STD_LOGIC_VECTOR (7 downto 0);
        din10 : IN STD_LOGIC_VECTOR (7 downto 0);
        din11 : IN STD_LOGIC_VECTOR (7 downto 0);
        din12 : IN STD_LOGIC_VECTOR (7 downto 0);
        din13 : IN STD_LOGIC_VECTOR (7 downto 0);
        din14 : IN STD_LOGIC_VECTOR (7 downto 0);
        din15 : IN STD_LOGIC_VECTOR (7 downto 0);
        din16 : IN STD_LOGIC_VECTOR (7 downto 0);
        din17 : IN STD_LOGIC_VECTOR (7 downto 0);
        din18 : IN STD_LOGIC_VECTOR (7 downto 0);
        din19 : IN STD_LOGIC_VECTOR (7 downto 0);
        din20 : IN STD_LOGIC_VECTOR (7 downto 0);
        din21 : IN STD_LOGIC_VECTOR (7 downto 0);
        din22 : IN STD_LOGIC_VECTOR (7 downto 0);
        din23 : IN STD_LOGIC_VECTOR (7 downto 0);
        din24 : IN STD_LOGIC_VECTOR (7 downto 0);
        din25 : IN STD_LOGIC_VECTOR (7 downto 0);
        din26 : IN STD_LOGIC_VECTOR (7 downto 0);
        din27 : IN STD_LOGIC_VECTOR (7 downto 0);
        din28 : IN STD_LOGIC_VECTOR (7 downto 0);
        din29 : IN STD_LOGIC_VECTOR (7 downto 0);
        din30 : IN STD_LOGIC_VECTOR (7 downto 0);
        din31 : IN STD_LOGIC_VECTOR (7 downto 0);
        din32 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component myproject_mul_8ns_6s_13_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component myproject_mux_53_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (7 downto 0);
        din4 : IN STD_LOGIC_VECTOR (7 downto 0);
        din5 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component myproject_dense_array_ap_ufixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s_outidx_ROM_Acfu IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component myproject_dense_array_ap_ufixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s_w18_V_ROM_AUcgu IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component myproject_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    outidx_U : component myproject_dense_array_ap_ufixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s_outidx_ROM_Acfu
    generic map (
        DataWidth => 3,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => outidx_address0,
        ce0 => outidx_ce0,
        q0 => outidx_q0);

    w18_V_U : component myproject_dense_array_ap_ufixed_32u_array_ap_fixed_8_2_5_3_0_5u_config18_s_w18_V_ROM_AUcgu
    generic map (
        DataWidth => 6,
        AddressRange => 160,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w18_V_address0,
        ce0 => w18_V_ce0,
        q0 => w18_V_q0);

    mux_325_8_1_1_U644 : component myproject_mux_325_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 8,
        din6_WIDTH => 8,
        din7_WIDTH => 8,
        din8_WIDTH => 8,
        din9_WIDTH => 8,
        din10_WIDTH => 8,
        din11_WIDTH => 8,
        din12_WIDTH => 8,
        din13_WIDTH => 8,
        din14_WIDTH => 8,
        din15_WIDTH => 8,
        din16_WIDTH => 8,
        din17_WIDTH => 8,
        din18_WIDTH => 8,
        din19_WIDTH => 8,
        din20_WIDTH => 8,
        din21_WIDTH => 8,
        din22_WIDTH => 8,
        din23_WIDTH => 8,
        din24_WIDTH => 8,
        din25_WIDTH => 8,
        din26_WIDTH => 8,
        din27_WIDTH => 8,
        din28_WIDTH => 8,
        din29_WIDTH => 8,
        din30_WIDTH => 8,
        din31_WIDTH => 8,
        din32_WIDTH => 5,
        dout_WIDTH => 8)
    port map (
        din0 => ap_phi_mux_p_phi_phi_fu_1131_p4,
        din1 => ap_phi_mux_data_V_1_phi_phi_fu_1095_p4,
        din2 => ap_phi_mux_data_V_2_phi_phi_fu_1083_p4,
        din3 => ap_phi_mux_data_V_3_phi_phi_fu_1071_p4,
        din4 => ap_phi_mux_data_V_4_phi_phi_fu_1059_p4,
        din5 => ap_phi_mux_data_V_5_phi_phi_fu_1047_p4,
        din6 => ap_phi_mux_data_V_6_phi_phi_fu_1035_p4,
        din7 => ap_phi_mux_data_V_7_phi_phi_fu_1023_p4,
        din8 => ap_phi_mux_data_V_8_phi_phi_fu_1011_p4,
        din9 => ap_phi_mux_data_V_9_phi_phi_fu_999_p4,
        din10 => ap_phi_mux_data_V_29_phi_phi_fu_987_p4,
        din11 => ap_phi_mux_data_V_10_phi_phi_fu_975_p4,
        din12 => ap_phi_mux_data_V_11_phi_phi_fu_963_p4,
        din13 => ap_phi_mux_data_V_12_phi_phi_fu_951_p4,
        din14 => ap_phi_mux_data_V_13_phi_phi_fu_939_p4,
        din15 => ap_phi_mux_data_V_14_phi_phi_fu_927_p4,
        din16 => ap_phi_mux_data_V_15_phi_phi_fu_915_p4,
        din17 => ap_phi_mux_data_V_16_phi_phi_fu_903_p4,
        din18 => ap_phi_mux_data_V_17_phi_phi_fu_891_p4,
        din19 => ap_phi_mux_data_V_18_phi_phi_fu_879_p4,
        din20 => ap_phi_mux_data_V_19_phi_phi_fu_867_p4,
        din21 => ap_phi_mux_data_V_20_phi_phi_fu_855_p4,
        din22 => ap_phi_mux_data_V_21_phi_phi_fu_843_p4,
        din23 => ap_phi_mux_data_V_22_phi_phi_fu_831_p4,
        din24 => ap_phi_mux_data_V_23_phi_phi_fu_819_p4,
        din25 => ap_phi_mux_data_V_24_phi_phi_fu_807_p4,
        din26 => ap_phi_mux_data_V_25_phi_phi_fu_795_p4,
        din27 => ap_phi_mux_data_V_26_phi_phi_fu_783_p4,
        din28 => ap_phi_mux_data_V_27_phi_phi_fu_771_p4,
        din29 => ap_phi_mux_data_V_28_phi_phi_fu_759_p4,
        din30 => ap_phi_mux_data_V_31_phi_phi_fu_1119_p4,
        din31 => ap_phi_mux_data_V_30_phi_phi_fu_1107_p4,
        din32 => ap_phi_mux_in_index20_phi_fu_745_p6,
        dout => a_V_fu_1577_p34);

    mul_8ns_6s_13_1_1_U645 : component myproject_mul_8ns_6s_13_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 6,
        dout_WIDTH => 13)
    port map (
        din0 => mul_ln1270_fu_1681_p0,
        din1 => w_V_reg_1892,
        dout => mul_ln1270_fu_1681_p2);

    mux_53_8_1_1_U646 : component myproject_mux_53_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 8,
        din4_WIDTH => 8,
        din5_WIDTH => 3,
        dout_WIDTH => 8)
    port map (
        din0 => ap_phi_mux_acc_V18_phi_fu_1143_p6,
        din1 => ap_phi_mux_acc_V_7516_phi_fu_1157_p6,
        din2 => ap_phi_mux_acc_V_7614_phi_fu_1171_p6,
        din3 => ap_phi_mux_acc_V_7712_phi_fu_1185_p6,
        din4 => ap_phi_mux_acc_V_7810_phi_fu_1199_p6,
        din5 => out_index_reg_1878,
        dout => lhs_fu_1697_p7);

    regslice_both_layer18_out_U : component myproject_regslice_both
    generic map (
        DataWidth => 40)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => layer18_out_TDATA_int_regslice,
        vld_in => layer18_out_TVALID_int_regslice,
        ack_in => layer18_out_TREADY_int_regslice,
        data_out => layer18_out_TDATA,
        vld_out => regslice_both_layer18_out_U_vld_out,
        ack_out => layer18_out_TREADY,
        apdone_blk => regslice_both_layer18_out_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_1874_pp0_iter2_reg = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                elsif ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    acc_V18_reg_1139_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_1874_pp0_iter2_reg = ap_const_lv1_0))) then 
                acc_V18_reg_1139 <= acc_V_reg_1922;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_1874_pp0_iter2_reg = ap_const_lv1_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_V18_reg_1139 <= ap_const_lv8_12;
            end if; 
        end if;
    end process;

    acc_V_7516_reg_1153_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_1874_pp0_iter2_reg = ap_const_lv1_0))) then 
                acc_V_7516_reg_1153 <= acc_V_79_reg_1917;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_1874_pp0_iter2_reg = ap_const_lv1_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_V_7516_reg_1153 <= ap_const_lv8_16;
            end if; 
        end if;
    end process;

    acc_V_7614_reg_1167_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_1874_pp0_iter2_reg = ap_const_lv1_0))) then 
                acc_V_7614_reg_1167 <= acc_V_80_reg_1912;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_1874_pp0_iter2_reg = ap_const_lv1_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_V_7614_reg_1167 <= ap_const_lv8_EA;
            end if; 
        end if;
    end process;

    acc_V_7712_reg_1181_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_1874_pp0_iter2_reg = ap_const_lv1_0))) then 
                acc_V_7712_reg_1181 <= acc_V_81_reg_1907;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_1874_pp0_iter2_reg = ap_const_lv1_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_V_7712_reg_1181 <= ap_const_lv8_F0;
            end if; 
        end if;
    end process;

    acc_V_7810_reg_1195_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_1874_pp0_iter2_reg = ap_const_lv1_0))) then 
                acc_V_7810_reg_1195 <= acc_V_82_reg_1902;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_1874_pp0_iter2_reg = ap_const_lv1_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                acc_V_7810_reg_1195 <= ap_const_lv8_F2;
            end if; 
        end if;
    end process;

    data_V_10_phi_reg_971_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_10_phi_reg_971 <= data_V_10_phi_reg_971;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_10_phi_reg_971 <= layer17_out_dout(95 downto 88);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_10_phi_reg_971 <= ap_phi_reg_pp0_iter1_data_V_10_phi_reg_971;
                end if;
            end if; 
        end if;
    end process;

    data_V_11_phi_reg_959_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_11_phi_reg_959 <= data_V_11_phi_reg_959;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_11_phi_reg_959 <= layer17_out_dout(103 downto 96);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_11_phi_reg_959 <= ap_phi_reg_pp0_iter1_data_V_11_phi_reg_959;
                end if;
            end if; 
        end if;
    end process;

    data_V_12_phi_reg_947_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_12_phi_reg_947 <= data_V_12_phi_reg_947;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_12_phi_reg_947 <= layer17_out_dout(111 downto 104);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_12_phi_reg_947 <= ap_phi_reg_pp0_iter1_data_V_12_phi_reg_947;
                end if;
            end if; 
        end if;
    end process;

    data_V_13_phi_reg_935_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_13_phi_reg_935 <= data_V_13_phi_reg_935;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_13_phi_reg_935 <= layer17_out_dout(119 downto 112);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_13_phi_reg_935 <= ap_phi_reg_pp0_iter1_data_V_13_phi_reg_935;
                end if;
            end if; 
        end if;
    end process;

    data_V_14_phi_reg_923_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_14_phi_reg_923 <= data_V_14_phi_reg_923;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_14_phi_reg_923 <= layer17_out_dout(127 downto 120);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_14_phi_reg_923 <= ap_phi_reg_pp0_iter1_data_V_14_phi_reg_923;
                end if;
            end if; 
        end if;
    end process;

    data_V_15_phi_reg_911_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_15_phi_reg_911 <= data_V_15_phi_reg_911;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_15_phi_reg_911 <= layer17_out_dout(135 downto 128);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_15_phi_reg_911 <= ap_phi_reg_pp0_iter1_data_V_15_phi_reg_911;
                end if;
            end if; 
        end if;
    end process;

    data_V_16_phi_reg_899_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_16_phi_reg_899 <= data_V_16_phi_reg_899;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_16_phi_reg_899 <= layer17_out_dout(143 downto 136);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_16_phi_reg_899 <= ap_phi_reg_pp0_iter1_data_V_16_phi_reg_899;
                end if;
            end if; 
        end if;
    end process;

    data_V_17_phi_reg_887_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_17_phi_reg_887 <= data_V_17_phi_reg_887;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_17_phi_reg_887 <= layer17_out_dout(151 downto 144);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_17_phi_reg_887 <= ap_phi_reg_pp0_iter1_data_V_17_phi_reg_887;
                end if;
            end if; 
        end if;
    end process;

    data_V_18_phi_reg_875_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_18_phi_reg_875 <= data_V_18_phi_reg_875;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_18_phi_reg_875 <= layer17_out_dout(159 downto 152);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_18_phi_reg_875 <= ap_phi_reg_pp0_iter1_data_V_18_phi_reg_875;
                end if;
            end if; 
        end if;
    end process;

    data_V_19_phi_reg_863_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_19_phi_reg_863 <= data_V_19_phi_reg_863;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_19_phi_reg_863 <= layer17_out_dout(167 downto 160);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_19_phi_reg_863 <= ap_phi_reg_pp0_iter1_data_V_19_phi_reg_863;
                end if;
            end if; 
        end if;
    end process;

    data_V_1_phi_reg_1091_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_1_phi_reg_1091 <= data_V_1_phi_reg_1091;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_1_phi_reg_1091 <= layer17_out_dout(15 downto 8);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_1_phi_reg_1091 <= ap_phi_reg_pp0_iter1_data_V_1_phi_reg_1091;
                end if;
            end if; 
        end if;
    end process;

    data_V_20_phi_reg_851_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_20_phi_reg_851 <= data_V_20_phi_reg_851;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_20_phi_reg_851 <= layer17_out_dout(175 downto 168);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_20_phi_reg_851 <= ap_phi_reg_pp0_iter1_data_V_20_phi_reg_851;
                end if;
            end if; 
        end if;
    end process;

    data_V_21_phi_reg_839_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_21_phi_reg_839 <= data_V_21_phi_reg_839;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_21_phi_reg_839 <= layer17_out_dout(183 downto 176);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_21_phi_reg_839 <= ap_phi_reg_pp0_iter1_data_V_21_phi_reg_839;
                end if;
            end if; 
        end if;
    end process;

    data_V_22_phi_reg_827_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_22_phi_reg_827 <= data_V_22_phi_reg_827;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_22_phi_reg_827 <= layer17_out_dout(191 downto 184);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_22_phi_reg_827 <= ap_phi_reg_pp0_iter1_data_V_22_phi_reg_827;
                end if;
            end if; 
        end if;
    end process;

    data_V_23_phi_reg_815_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_23_phi_reg_815 <= data_V_23_phi_reg_815;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_23_phi_reg_815 <= layer17_out_dout(199 downto 192);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_23_phi_reg_815 <= ap_phi_reg_pp0_iter1_data_V_23_phi_reg_815;
                end if;
            end if; 
        end if;
    end process;

    data_V_24_phi_reg_803_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_24_phi_reg_803 <= data_V_24_phi_reg_803;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_24_phi_reg_803 <= layer17_out_dout(207 downto 200);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_24_phi_reg_803 <= ap_phi_reg_pp0_iter1_data_V_24_phi_reg_803;
                end if;
            end if; 
        end if;
    end process;

    data_V_25_phi_reg_791_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_25_phi_reg_791 <= data_V_25_phi_reg_791;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_25_phi_reg_791 <= layer17_out_dout(215 downto 208);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_25_phi_reg_791 <= ap_phi_reg_pp0_iter1_data_V_25_phi_reg_791;
                end if;
            end if; 
        end if;
    end process;

    data_V_26_phi_reg_779_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_26_phi_reg_779 <= data_V_26_phi_reg_779;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_26_phi_reg_779 <= layer17_out_dout(223 downto 216);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_26_phi_reg_779 <= ap_phi_reg_pp0_iter1_data_V_26_phi_reg_779;
                end if;
            end if; 
        end if;
    end process;

    data_V_27_phi_reg_767_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_27_phi_reg_767 <= data_V_27_phi_reg_767;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_27_phi_reg_767 <= layer17_out_dout(231 downto 224);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_27_phi_reg_767 <= ap_phi_reg_pp0_iter1_data_V_27_phi_reg_767;
                end if;
            end if; 
        end if;
    end process;

    data_V_28_phi_reg_755_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_28_phi_reg_755 <= data_V_28_phi_reg_755;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_28_phi_reg_755 <= layer17_out_dout(239 downto 232);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_28_phi_reg_755 <= ap_phi_reg_pp0_iter1_data_V_28_phi_reg_755;
                end if;
            end if; 
        end if;
    end process;

    data_V_29_phi_reg_983_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_29_phi_reg_983 <= data_V_29_phi_reg_983;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_29_phi_reg_983 <= layer17_out_dout(87 downto 80);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_29_phi_reg_983 <= ap_phi_reg_pp0_iter1_data_V_29_phi_reg_983;
                end if;
            end if; 
        end if;
    end process;

    data_V_2_phi_reg_1079_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_2_phi_reg_1079 <= data_V_2_phi_reg_1079;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_2_phi_reg_1079 <= layer17_out_dout(23 downto 16);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_2_phi_reg_1079 <= ap_phi_reg_pp0_iter1_data_V_2_phi_reg_1079;
                end if;
            end if; 
        end if;
    end process;

    data_V_30_phi_reg_1103_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_30_phi_reg_1103 <= data_V_30_phi_reg_1103;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_30_phi_reg_1103 <= layer17_out_dout(255 downto 248);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_30_phi_reg_1103 <= ap_phi_reg_pp0_iter1_data_V_30_phi_reg_1103;
                end if;
            end if; 
        end if;
    end process;

    data_V_31_phi_reg_1115_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_31_phi_reg_1115 <= data_V_31_phi_reg_1115;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_31_phi_reg_1115 <= layer17_out_dout(247 downto 240);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_31_phi_reg_1115 <= ap_phi_reg_pp0_iter1_data_V_31_phi_reg_1115;
                end if;
            end if; 
        end if;
    end process;

    data_V_3_phi_reg_1067_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_3_phi_reg_1067 <= data_V_3_phi_reg_1067;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_3_phi_reg_1067 <= layer17_out_dout(31 downto 24);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_3_phi_reg_1067 <= ap_phi_reg_pp0_iter1_data_V_3_phi_reg_1067;
                end if;
            end if; 
        end if;
    end process;

    data_V_4_phi_reg_1055_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_4_phi_reg_1055 <= data_V_4_phi_reg_1055;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_4_phi_reg_1055 <= layer17_out_dout(39 downto 32);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_4_phi_reg_1055 <= ap_phi_reg_pp0_iter1_data_V_4_phi_reg_1055;
                end if;
            end if; 
        end if;
    end process;

    data_V_5_phi_reg_1043_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_5_phi_reg_1043 <= data_V_5_phi_reg_1043;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_5_phi_reg_1043 <= layer17_out_dout(47 downto 40);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_5_phi_reg_1043 <= ap_phi_reg_pp0_iter1_data_V_5_phi_reg_1043;
                end if;
            end if; 
        end if;
    end process;

    data_V_6_phi_reg_1031_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_6_phi_reg_1031 <= data_V_6_phi_reg_1031;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_6_phi_reg_1031 <= layer17_out_dout(55 downto 48);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_6_phi_reg_1031 <= ap_phi_reg_pp0_iter1_data_V_6_phi_reg_1031;
                end if;
            end if; 
        end if;
    end process;

    data_V_7_phi_reg_1019_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_7_phi_reg_1019 <= data_V_7_phi_reg_1019;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_7_phi_reg_1019 <= layer17_out_dout(63 downto 56);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_7_phi_reg_1019 <= ap_phi_reg_pp0_iter1_data_V_7_phi_reg_1019;
                end if;
            end if; 
        end if;
    end process;

    data_V_8_phi_reg_1007_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_8_phi_reg_1007 <= data_V_8_phi_reg_1007;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_8_phi_reg_1007 <= layer17_out_dout(71 downto 64);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_8_phi_reg_1007 <= ap_phi_reg_pp0_iter1_data_V_8_phi_reg_1007;
                end if;
            end if; 
        end if;
    end process;

    data_V_9_phi_reg_995_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    data_V_9_phi_reg_995 <= data_V_9_phi_reg_995;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    data_V_9_phi_reg_995 <= layer17_out_dout(79 downto 72);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    data_V_9_phi_reg_995 <= ap_phi_reg_pp0_iter1_data_V_9_phi_reg_995;
                end if;
            end if; 
        end if;
    end process;

    do_init_reg_263_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln124_reg_1874_pp0_iter1_reg = ap_const_lv1_0))) then 
                do_init_reg_263 <= ap_const_lv1_0;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln124_reg_1874_pp0_iter1_reg = ap_const_lv1_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                do_init_reg_263 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    in_index20_reg_741_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln124_reg_1874_pp0_iter1_reg = ap_const_lv1_0))) then 
                in_index20_reg_741 <= in_index_reg_1897;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln124_reg_1874_pp0_iter1_reg = ap_const_lv1_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                in_index20_reg_741 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    ir19_reg_279_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln124_reg_1874 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ir19_reg_279 <= ir_reg_1869;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln124_reg_1874 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
                ir19_reg_279 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    p_phi_reg_1127_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_274)) then
                if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
                    p_phi_reg_1127 <= p_phi_reg_1127;
                elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
                    p_phi_reg_1127 <= data_V_fu_1227_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_phi_reg_1127 <= ap_phi_reg_pp0_iter1_p_phi_reg_1127;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                a_V_reg_1887 <= a_V_fu_1577_p34;
                icmp_ln124_reg_1874 <= icmp_ln124_fu_1221_p2;
                icmp_ln124_reg_1874_pp0_iter1_reg <= icmp_ln124_reg_1874;
                out_index_reg_1878 <= outidx_q0;
                w_V_reg_1892 <= w18_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                acc_V_79_reg_1917 <= acc_V_79_fu_1826_p3;
                acc_V_80_reg_1912 <= acc_V_80_fu_1818_p3;
                acc_V_81_reg_1907 <= acc_V_81_fu_1810_p3;
                acc_V_82_reg_1902 <= acc_V_82_fu_1802_p3;
                acc_V_reg_1922 <= acc_V_fu_1834_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                icmp_ln124_reg_1874_pp0_iter2_reg <= icmp_ln124_reg_1874_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                in_index_reg_1897 <= in_index_fu_1667_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ir_reg_1869 <= ir_fu_1215_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_reset_idle_pp0 = ap_const_logic_0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_reset_idle_pp0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    acc_V_77_fu_1776_p3 <= 
        ap_phi_mux_acc_V_7810_phi_fu_1199_p6 when (or_ln808_8_fu_1770_p2(0) = '1') else 
        ap_const_lv8_0;
    acc_V_78_fu_1784_p2 <= std_logic_vector(signed(rhs_fu_1687_p4) + signed(lhs_fu_1697_p7));
    acc_V_79_fu_1826_p3 <= 
        acc_V_78_fu_1784_p2 when (icmp_ln808_3_fu_1731_p2(0) = '1') else 
        ap_phi_mux_acc_V_7516_phi_fu_1157_p6;
    acc_V_80_fu_1818_p3 <= 
        acc_V_78_fu_1784_p2 when (icmp_ln808_4_fu_1736_p2(0) = '1') else 
        ap_phi_mux_acc_V_7614_phi_fu_1171_p6;
    acc_V_81_fu_1810_p3 <= 
        acc_V_78_fu_1784_p2 when (icmp_ln808_5_fu_1741_p2(0) = '1') else 
        ap_phi_mux_acc_V_7712_phi_fu_1185_p6;
    acc_V_82_fu_1802_p3 <= 
        acc_V_77_fu_1776_p3 when (or_ln813_2_fu_1796_p2(0) = '1') else 
        acc_V_78_fu_1784_p2;
    acc_V_fu_1834_p3 <= 
        acc_V_78_fu_1784_p2 when (icmp_ln808_fu_1726_p2(0) = '1') else 
        ap_phi_mux_acc_V18_phi_fu_1143_p6;
    add_ln109_fu_1653_p2 <= std_logic_vector(unsigned(ap_phi_mux_in_index20_phi_fu_745_p6) + unsigned(ap_const_lv5_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_done_reg, layer17_out_empty_n, ap_phi_mux_do_init_phi_fu_267_p6, ap_enable_reg_pp0_iter1, icmp_ln124_reg_1874_pp0_iter1_reg, ap_enable_reg_pp0_iter2, icmp_ln124_reg_1874_pp0_iter2_reg, regslice_both_layer18_out_U_apdone_blk, ap_enable_reg_pp0_iter3, layer18_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((layer18_out_TREADY_int_regslice = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln124_reg_1874_pp0_iter1_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and ((regslice_both_layer18_out_U_apdone_blk = ap_const_logic_1) or ((layer18_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln124_reg_1874_pp0_iter2_reg = ap_const_lv1_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1) and (layer17_out_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_done_reg, layer17_out_empty_n, ap_phi_mux_do_init_phi_fu_267_p6, ap_enable_reg_pp0_iter1, icmp_ln124_reg_1874_pp0_iter1_reg, ap_block_state4_io, ap_enable_reg_pp0_iter2, icmp_ln124_reg_1874_pp0_iter2_reg, regslice_both_layer18_out_U_apdone_blk, ap_block_state5_io, ap_enable_reg_pp0_iter3, layer18_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and ((regslice_both_layer18_out_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state5_io) or ((layer18_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln124_reg_1874_pp0_iter2_reg = ap_const_lv1_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state4_io) or ((layer18_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln124_reg_1874_pp0_iter1_reg = ap_const_lv1_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1) and (layer17_out_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_done_reg, layer17_out_empty_n, ap_phi_mux_do_init_phi_fu_267_p6, ap_enable_reg_pp0_iter1, icmp_ln124_reg_1874_pp0_iter1_reg, ap_block_state4_io, ap_enable_reg_pp0_iter2, icmp_ln124_reg_1874_pp0_iter2_reg, regslice_both_layer18_out_U_apdone_blk, ap_block_state5_io, ap_enable_reg_pp0_iter3, layer18_out_TREADY_int_regslice)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and ((regslice_both_layer18_out_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state5_io) or ((layer18_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln124_reg_1874_pp0_iter2_reg = ap_const_lv1_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state4_io) or ((layer18_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln124_reg_1874_pp0_iter1_reg = ap_const_lv1_1)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1) and (layer17_out_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;

        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_pp0_stage0_iter1_assign_proc : process(layer17_out_empty_n, ap_phi_mux_do_init_phi_fu_267_p6)
    begin
                ap_block_state3_pp0_stage0_iter1 <= ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1) and (layer17_out_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_io_assign_proc : process(icmp_ln124_reg_1874_pp0_iter1_reg, layer18_out_TREADY_int_regslice)
    begin
                ap_block_state4_io <= ((layer18_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln124_reg_1874_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_block_state4_pp0_stage0_iter2_assign_proc : process(icmp_ln124_reg_1874_pp0_iter1_reg, layer18_out_TREADY_int_regslice)
    begin
                ap_block_state4_pp0_stage0_iter2 <= ((layer18_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln124_reg_1874_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_block_state5_io_assign_proc : process(icmp_ln124_reg_1874_pp0_iter2_reg, layer18_out_TREADY_int_regslice)
    begin
                ap_block_state5_io <= ((layer18_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln124_reg_1874_pp0_iter2_reg = ap_const_lv1_1));
    end process;


    ap_block_state5_pp0_stage0_iter3_assign_proc : process(icmp_ln124_reg_1874_pp0_iter2_reg, regslice_both_layer18_out_U_apdone_blk, layer18_out_TREADY_int_regslice)
    begin
                ap_block_state5_pp0_stage0_iter3 <= ((regslice_both_layer18_out_U_apdone_blk = ap_const_logic_1) or ((layer18_out_TREADY_int_regslice = ap_const_logic_0) and (icmp_ln124_reg_1874_pp0_iter2_reg = ap_const_lv1_1)));
    end process;


    ap_condition_107_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
                ap_condition_107 <= ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_274_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_274 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, icmp_ln124_reg_1874_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_1874_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_acc_V18_phi_fu_1143_p6_assign_proc : process(icmp_ln124_reg_1874_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, acc_V18_reg_1139, acc_V_reg_1922)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln124_reg_1874_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_acc_V18_phi_fu_1143_p6 <= ap_const_lv8_12;
            elsif ((icmp_ln124_reg_1874_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_acc_V18_phi_fu_1143_p6 <= acc_V_reg_1922;
            else 
                ap_phi_mux_acc_V18_phi_fu_1143_p6 <= acc_V18_reg_1139;
            end if;
        else 
            ap_phi_mux_acc_V18_phi_fu_1143_p6 <= acc_V18_reg_1139;
        end if; 
    end process;


    ap_phi_mux_acc_V_7516_phi_fu_1157_p6_assign_proc : process(icmp_ln124_reg_1874_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, acc_V_7516_reg_1153, acc_V_79_reg_1917)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln124_reg_1874_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_acc_V_7516_phi_fu_1157_p6 <= ap_const_lv8_16;
            elsif ((icmp_ln124_reg_1874_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_acc_V_7516_phi_fu_1157_p6 <= acc_V_79_reg_1917;
            else 
                ap_phi_mux_acc_V_7516_phi_fu_1157_p6 <= acc_V_7516_reg_1153;
            end if;
        else 
            ap_phi_mux_acc_V_7516_phi_fu_1157_p6 <= acc_V_7516_reg_1153;
        end if; 
    end process;


    ap_phi_mux_acc_V_7614_phi_fu_1171_p6_assign_proc : process(icmp_ln124_reg_1874_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, acc_V_7614_reg_1167, acc_V_80_reg_1912)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln124_reg_1874_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_acc_V_7614_phi_fu_1171_p6 <= ap_const_lv8_EA;
            elsif ((icmp_ln124_reg_1874_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_acc_V_7614_phi_fu_1171_p6 <= acc_V_80_reg_1912;
            else 
                ap_phi_mux_acc_V_7614_phi_fu_1171_p6 <= acc_V_7614_reg_1167;
            end if;
        else 
            ap_phi_mux_acc_V_7614_phi_fu_1171_p6 <= acc_V_7614_reg_1167;
        end if; 
    end process;


    ap_phi_mux_acc_V_7712_phi_fu_1185_p6_assign_proc : process(icmp_ln124_reg_1874_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, acc_V_7712_reg_1181, acc_V_81_reg_1907)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln124_reg_1874_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_acc_V_7712_phi_fu_1185_p6 <= ap_const_lv8_F0;
            elsif ((icmp_ln124_reg_1874_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_acc_V_7712_phi_fu_1185_p6 <= acc_V_81_reg_1907;
            else 
                ap_phi_mux_acc_V_7712_phi_fu_1185_p6 <= acc_V_7712_reg_1181;
            end if;
        else 
            ap_phi_mux_acc_V_7712_phi_fu_1185_p6 <= acc_V_7712_reg_1181;
        end if; 
    end process;


    ap_phi_mux_acc_V_7810_phi_fu_1199_p6_assign_proc : process(icmp_ln124_reg_1874_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, acc_V_7810_reg_1195, acc_V_82_reg_1902)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            if ((icmp_ln124_reg_1874_pp0_iter2_reg = ap_const_lv1_1)) then 
                ap_phi_mux_acc_V_7810_phi_fu_1199_p6 <= ap_const_lv8_F2;
            elsif ((icmp_ln124_reg_1874_pp0_iter2_reg = ap_const_lv1_0)) then 
                ap_phi_mux_acc_V_7810_phi_fu_1199_p6 <= acc_V_82_reg_1902;
            else 
                ap_phi_mux_acc_V_7810_phi_fu_1199_p6 <= acc_V_7810_reg_1195;
            end if;
        else 
            ap_phi_mux_acc_V_7810_phi_fu_1199_p6 <= acc_V_7810_reg_1195;
        end if; 
    end process;


    ap_phi_mux_data_V_10_phi_phi_fu_975_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_10_phi_reg_971, ap_phi_reg_pp0_iter1_data_V_10_phi_reg_971)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_10_phi_phi_fu_975_p4 <= data_V_10_phi_reg_971;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_10_phi_phi_fu_975_p4 <= layer17_out_dout(95 downto 88);
        else 
            ap_phi_mux_data_V_10_phi_phi_fu_975_p4 <= ap_phi_reg_pp0_iter1_data_V_10_phi_reg_971;
        end if; 
    end process;


    ap_phi_mux_data_V_11_phi_phi_fu_963_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_11_phi_reg_959, ap_phi_reg_pp0_iter1_data_V_11_phi_reg_959)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_11_phi_phi_fu_963_p4 <= data_V_11_phi_reg_959;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_11_phi_phi_fu_963_p4 <= layer17_out_dout(103 downto 96);
        else 
            ap_phi_mux_data_V_11_phi_phi_fu_963_p4 <= ap_phi_reg_pp0_iter1_data_V_11_phi_reg_959;
        end if; 
    end process;


    ap_phi_mux_data_V_12_phi_phi_fu_951_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_12_phi_reg_947, ap_phi_reg_pp0_iter1_data_V_12_phi_reg_947)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_12_phi_phi_fu_951_p4 <= data_V_12_phi_reg_947;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_12_phi_phi_fu_951_p4 <= layer17_out_dout(111 downto 104);
        else 
            ap_phi_mux_data_V_12_phi_phi_fu_951_p4 <= ap_phi_reg_pp0_iter1_data_V_12_phi_reg_947;
        end if; 
    end process;


    ap_phi_mux_data_V_13_phi_phi_fu_939_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_13_phi_reg_935, ap_phi_reg_pp0_iter1_data_V_13_phi_reg_935)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_13_phi_phi_fu_939_p4 <= data_V_13_phi_reg_935;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_13_phi_phi_fu_939_p4 <= layer17_out_dout(119 downto 112);
        else 
            ap_phi_mux_data_V_13_phi_phi_fu_939_p4 <= ap_phi_reg_pp0_iter1_data_V_13_phi_reg_935;
        end if; 
    end process;


    ap_phi_mux_data_V_14_phi_phi_fu_927_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_14_phi_reg_923, ap_phi_reg_pp0_iter1_data_V_14_phi_reg_923)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_14_phi_phi_fu_927_p4 <= data_V_14_phi_reg_923;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_14_phi_phi_fu_927_p4 <= layer17_out_dout(127 downto 120);
        else 
            ap_phi_mux_data_V_14_phi_phi_fu_927_p4 <= ap_phi_reg_pp0_iter1_data_V_14_phi_reg_923;
        end if; 
    end process;


    ap_phi_mux_data_V_15_phi_phi_fu_915_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_15_phi_reg_911, ap_phi_reg_pp0_iter1_data_V_15_phi_reg_911)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_15_phi_phi_fu_915_p4 <= data_V_15_phi_reg_911;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_15_phi_phi_fu_915_p4 <= layer17_out_dout(135 downto 128);
        else 
            ap_phi_mux_data_V_15_phi_phi_fu_915_p4 <= ap_phi_reg_pp0_iter1_data_V_15_phi_reg_911;
        end if; 
    end process;


    ap_phi_mux_data_V_16_phi_phi_fu_903_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_16_phi_reg_899, ap_phi_reg_pp0_iter1_data_V_16_phi_reg_899)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_16_phi_phi_fu_903_p4 <= data_V_16_phi_reg_899;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_16_phi_phi_fu_903_p4 <= layer17_out_dout(143 downto 136);
        else 
            ap_phi_mux_data_V_16_phi_phi_fu_903_p4 <= ap_phi_reg_pp0_iter1_data_V_16_phi_reg_899;
        end if; 
    end process;


    ap_phi_mux_data_V_17_phi_phi_fu_891_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_17_phi_reg_887, ap_phi_reg_pp0_iter1_data_V_17_phi_reg_887)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_17_phi_phi_fu_891_p4 <= data_V_17_phi_reg_887;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_17_phi_phi_fu_891_p4 <= layer17_out_dout(151 downto 144);
        else 
            ap_phi_mux_data_V_17_phi_phi_fu_891_p4 <= ap_phi_reg_pp0_iter1_data_V_17_phi_reg_887;
        end if; 
    end process;


    ap_phi_mux_data_V_18_phi_phi_fu_879_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_18_phi_reg_875, ap_phi_reg_pp0_iter1_data_V_18_phi_reg_875)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_18_phi_phi_fu_879_p4 <= data_V_18_phi_reg_875;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_18_phi_phi_fu_879_p4 <= layer17_out_dout(159 downto 152);
        else 
            ap_phi_mux_data_V_18_phi_phi_fu_879_p4 <= ap_phi_reg_pp0_iter1_data_V_18_phi_reg_875;
        end if; 
    end process;


    ap_phi_mux_data_V_19_phi_phi_fu_867_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_19_phi_reg_863, ap_phi_reg_pp0_iter1_data_V_19_phi_reg_863)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_19_phi_phi_fu_867_p4 <= data_V_19_phi_reg_863;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_19_phi_phi_fu_867_p4 <= layer17_out_dout(167 downto 160);
        else 
            ap_phi_mux_data_V_19_phi_phi_fu_867_p4 <= ap_phi_reg_pp0_iter1_data_V_19_phi_reg_863;
        end if; 
    end process;


    ap_phi_mux_data_V_1_phi_phi_fu_1095_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_1_phi_reg_1091, ap_phi_reg_pp0_iter1_data_V_1_phi_reg_1091)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_1_phi_phi_fu_1095_p4 <= data_V_1_phi_reg_1091;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_1_phi_phi_fu_1095_p4 <= layer17_out_dout(15 downto 8);
        else 
            ap_phi_mux_data_V_1_phi_phi_fu_1095_p4 <= ap_phi_reg_pp0_iter1_data_V_1_phi_reg_1091;
        end if; 
    end process;


    ap_phi_mux_data_V_20_phi_phi_fu_855_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_20_phi_reg_851, ap_phi_reg_pp0_iter1_data_V_20_phi_reg_851)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_20_phi_phi_fu_855_p4 <= data_V_20_phi_reg_851;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_20_phi_phi_fu_855_p4 <= layer17_out_dout(175 downto 168);
        else 
            ap_phi_mux_data_V_20_phi_phi_fu_855_p4 <= ap_phi_reg_pp0_iter1_data_V_20_phi_reg_851;
        end if; 
    end process;


    ap_phi_mux_data_V_21_phi_phi_fu_843_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_21_phi_reg_839, ap_phi_reg_pp0_iter1_data_V_21_phi_reg_839)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_21_phi_phi_fu_843_p4 <= data_V_21_phi_reg_839;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_21_phi_phi_fu_843_p4 <= layer17_out_dout(183 downto 176);
        else 
            ap_phi_mux_data_V_21_phi_phi_fu_843_p4 <= ap_phi_reg_pp0_iter1_data_V_21_phi_reg_839;
        end if; 
    end process;


    ap_phi_mux_data_V_22_phi_phi_fu_831_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_22_phi_reg_827, ap_phi_reg_pp0_iter1_data_V_22_phi_reg_827)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_22_phi_phi_fu_831_p4 <= data_V_22_phi_reg_827;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_22_phi_phi_fu_831_p4 <= layer17_out_dout(191 downto 184);
        else 
            ap_phi_mux_data_V_22_phi_phi_fu_831_p4 <= ap_phi_reg_pp0_iter1_data_V_22_phi_reg_827;
        end if; 
    end process;


    ap_phi_mux_data_V_23_phi_phi_fu_819_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_23_phi_reg_815, ap_phi_reg_pp0_iter1_data_V_23_phi_reg_815)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_23_phi_phi_fu_819_p4 <= data_V_23_phi_reg_815;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_23_phi_phi_fu_819_p4 <= layer17_out_dout(199 downto 192);
        else 
            ap_phi_mux_data_V_23_phi_phi_fu_819_p4 <= ap_phi_reg_pp0_iter1_data_V_23_phi_reg_815;
        end if; 
    end process;


    ap_phi_mux_data_V_24_phi_phi_fu_807_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_24_phi_reg_803, ap_phi_reg_pp0_iter1_data_V_24_phi_reg_803)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_24_phi_phi_fu_807_p4 <= data_V_24_phi_reg_803;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_24_phi_phi_fu_807_p4 <= layer17_out_dout(207 downto 200);
        else 
            ap_phi_mux_data_V_24_phi_phi_fu_807_p4 <= ap_phi_reg_pp0_iter1_data_V_24_phi_reg_803;
        end if; 
    end process;


    ap_phi_mux_data_V_25_phi_phi_fu_795_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_25_phi_reg_791, ap_phi_reg_pp0_iter1_data_V_25_phi_reg_791)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_25_phi_phi_fu_795_p4 <= data_V_25_phi_reg_791;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_25_phi_phi_fu_795_p4 <= layer17_out_dout(215 downto 208);
        else 
            ap_phi_mux_data_V_25_phi_phi_fu_795_p4 <= ap_phi_reg_pp0_iter1_data_V_25_phi_reg_791;
        end if; 
    end process;


    ap_phi_mux_data_V_26_phi_phi_fu_783_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_26_phi_reg_779, ap_phi_reg_pp0_iter1_data_V_26_phi_reg_779)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_26_phi_phi_fu_783_p4 <= data_V_26_phi_reg_779;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_26_phi_phi_fu_783_p4 <= layer17_out_dout(223 downto 216);
        else 
            ap_phi_mux_data_V_26_phi_phi_fu_783_p4 <= ap_phi_reg_pp0_iter1_data_V_26_phi_reg_779;
        end if; 
    end process;


    ap_phi_mux_data_V_27_phi_phi_fu_771_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_27_phi_reg_767, ap_phi_reg_pp0_iter1_data_V_27_phi_reg_767)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_27_phi_phi_fu_771_p4 <= data_V_27_phi_reg_767;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_27_phi_phi_fu_771_p4 <= layer17_out_dout(231 downto 224);
        else 
            ap_phi_mux_data_V_27_phi_phi_fu_771_p4 <= ap_phi_reg_pp0_iter1_data_V_27_phi_reg_767;
        end if; 
    end process;


    ap_phi_mux_data_V_28_phi_phi_fu_759_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_28_phi_reg_755, ap_phi_reg_pp0_iter1_data_V_28_phi_reg_755)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_28_phi_phi_fu_759_p4 <= data_V_28_phi_reg_755;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_28_phi_phi_fu_759_p4 <= layer17_out_dout(239 downto 232);
        else 
            ap_phi_mux_data_V_28_phi_phi_fu_759_p4 <= ap_phi_reg_pp0_iter1_data_V_28_phi_reg_755;
        end if; 
    end process;


    ap_phi_mux_data_V_29_phi_phi_fu_987_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_29_phi_reg_983, ap_phi_reg_pp0_iter1_data_V_29_phi_reg_983)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_29_phi_phi_fu_987_p4 <= data_V_29_phi_reg_983;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_29_phi_phi_fu_987_p4 <= layer17_out_dout(87 downto 80);
        else 
            ap_phi_mux_data_V_29_phi_phi_fu_987_p4 <= ap_phi_reg_pp0_iter1_data_V_29_phi_reg_983;
        end if; 
    end process;


    ap_phi_mux_data_V_2_phi_phi_fu_1083_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_2_phi_reg_1079, ap_phi_reg_pp0_iter1_data_V_2_phi_reg_1079)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_2_phi_phi_fu_1083_p4 <= data_V_2_phi_reg_1079;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_2_phi_phi_fu_1083_p4 <= layer17_out_dout(23 downto 16);
        else 
            ap_phi_mux_data_V_2_phi_phi_fu_1083_p4 <= ap_phi_reg_pp0_iter1_data_V_2_phi_reg_1079;
        end if; 
    end process;


    ap_phi_mux_data_V_30_phi_phi_fu_1107_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_30_phi_reg_1103, ap_phi_reg_pp0_iter1_data_V_30_phi_reg_1103)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_30_phi_phi_fu_1107_p4 <= data_V_30_phi_reg_1103;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_30_phi_phi_fu_1107_p4 <= layer17_out_dout(255 downto 248);
        else 
            ap_phi_mux_data_V_30_phi_phi_fu_1107_p4 <= ap_phi_reg_pp0_iter1_data_V_30_phi_reg_1103;
        end if; 
    end process;


    ap_phi_mux_data_V_31_phi_phi_fu_1119_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_31_phi_reg_1115, ap_phi_reg_pp0_iter1_data_V_31_phi_reg_1115)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_31_phi_phi_fu_1119_p4 <= data_V_31_phi_reg_1115;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_31_phi_phi_fu_1119_p4 <= layer17_out_dout(247 downto 240);
        else 
            ap_phi_mux_data_V_31_phi_phi_fu_1119_p4 <= ap_phi_reg_pp0_iter1_data_V_31_phi_reg_1115;
        end if; 
    end process;


    ap_phi_mux_data_V_3_phi_phi_fu_1071_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_3_phi_reg_1067, ap_phi_reg_pp0_iter1_data_V_3_phi_reg_1067)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_3_phi_phi_fu_1071_p4 <= data_V_3_phi_reg_1067;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_3_phi_phi_fu_1071_p4 <= layer17_out_dout(31 downto 24);
        else 
            ap_phi_mux_data_V_3_phi_phi_fu_1071_p4 <= ap_phi_reg_pp0_iter1_data_V_3_phi_reg_1067;
        end if; 
    end process;


    ap_phi_mux_data_V_4_phi_phi_fu_1059_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_4_phi_reg_1055, ap_phi_reg_pp0_iter1_data_V_4_phi_reg_1055)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_4_phi_phi_fu_1059_p4 <= data_V_4_phi_reg_1055;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_4_phi_phi_fu_1059_p4 <= layer17_out_dout(39 downto 32);
        else 
            ap_phi_mux_data_V_4_phi_phi_fu_1059_p4 <= ap_phi_reg_pp0_iter1_data_V_4_phi_reg_1055;
        end if; 
    end process;


    ap_phi_mux_data_V_5_phi_phi_fu_1047_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_5_phi_reg_1043, ap_phi_reg_pp0_iter1_data_V_5_phi_reg_1043)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_5_phi_phi_fu_1047_p4 <= data_V_5_phi_reg_1043;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_5_phi_phi_fu_1047_p4 <= layer17_out_dout(47 downto 40);
        else 
            ap_phi_mux_data_V_5_phi_phi_fu_1047_p4 <= ap_phi_reg_pp0_iter1_data_V_5_phi_reg_1043;
        end if; 
    end process;


    ap_phi_mux_data_V_6_phi_phi_fu_1035_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_6_phi_reg_1031, ap_phi_reg_pp0_iter1_data_V_6_phi_reg_1031)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_6_phi_phi_fu_1035_p4 <= data_V_6_phi_reg_1031;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_6_phi_phi_fu_1035_p4 <= layer17_out_dout(55 downto 48);
        else 
            ap_phi_mux_data_V_6_phi_phi_fu_1035_p4 <= ap_phi_reg_pp0_iter1_data_V_6_phi_reg_1031;
        end if; 
    end process;


    ap_phi_mux_data_V_7_phi_phi_fu_1023_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_7_phi_reg_1019, ap_phi_reg_pp0_iter1_data_V_7_phi_reg_1019)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_7_phi_phi_fu_1023_p4 <= data_V_7_phi_reg_1019;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_7_phi_phi_fu_1023_p4 <= layer17_out_dout(63 downto 56);
        else 
            ap_phi_mux_data_V_7_phi_phi_fu_1023_p4 <= ap_phi_reg_pp0_iter1_data_V_7_phi_reg_1019;
        end if; 
    end process;


    ap_phi_mux_data_V_8_phi_phi_fu_1011_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_8_phi_reg_1007, ap_phi_reg_pp0_iter1_data_V_8_phi_reg_1007)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_8_phi_phi_fu_1011_p4 <= data_V_8_phi_reg_1007;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_8_phi_phi_fu_1011_p4 <= layer17_out_dout(71 downto 64);
        else 
            ap_phi_mux_data_V_8_phi_phi_fu_1011_p4 <= ap_phi_reg_pp0_iter1_data_V_8_phi_reg_1007;
        end if; 
    end process;


    ap_phi_mux_data_V_9_phi_phi_fu_999_p4_assign_proc : process(layer17_out_dout, ap_phi_mux_do_init_phi_fu_267_p6, data_V_9_phi_reg_995, ap_phi_reg_pp0_iter1_data_V_9_phi_reg_995)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_data_V_9_phi_phi_fu_999_p4 <= data_V_9_phi_reg_995;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_data_V_9_phi_phi_fu_999_p4 <= layer17_out_dout(79 downto 72);
        else 
            ap_phi_mux_data_V_9_phi_phi_fu_999_p4 <= ap_phi_reg_pp0_iter1_data_V_9_phi_reg_995;
        end if; 
    end process;


    ap_phi_mux_do_init_phi_fu_267_p6_assign_proc : process(icmp_ln124_reg_1874_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, do_init_reg_263)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln124_reg_1874_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_do_init_phi_fu_267_p6 <= ap_const_lv1_1;
            elsif ((icmp_ln124_reg_1874_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_do_init_phi_fu_267_p6 <= ap_const_lv1_0;
            else 
                ap_phi_mux_do_init_phi_fu_267_p6 <= do_init_reg_263;
            end if;
        else 
            ap_phi_mux_do_init_phi_fu_267_p6 <= do_init_reg_263;
        end if; 
    end process;


    ap_phi_mux_in_index20_phi_fu_745_p6_assign_proc : process(icmp_ln124_reg_1874_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, in_index20_reg_741, in_index_reg_1897)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((icmp_ln124_reg_1874_pp0_iter1_reg = ap_const_lv1_1)) then 
                ap_phi_mux_in_index20_phi_fu_745_p6 <= ap_const_lv5_0;
            elsif ((icmp_ln124_reg_1874_pp0_iter1_reg = ap_const_lv1_0)) then 
                ap_phi_mux_in_index20_phi_fu_745_p6 <= in_index_reg_1897;
            else 
                ap_phi_mux_in_index20_phi_fu_745_p6 <= in_index20_reg_741;
            end if;
        else 
            ap_phi_mux_in_index20_phi_fu_745_p6 <= in_index20_reg_741;
        end if; 
    end process;


    ap_phi_mux_ir19_phi_fu_283_p6_assign_proc : process(icmp_ln124_reg_1874, ir19_reg_279, ir_reg_1869, ap_condition_107)
    begin
        if ((ap_const_boolean_1 = ap_condition_107)) then
            if ((icmp_ln124_reg_1874 = ap_const_lv1_1)) then 
                ap_phi_mux_ir19_phi_fu_283_p6 <= ap_const_lv8_0;
            elsif ((icmp_ln124_reg_1874 = ap_const_lv1_0)) then 
                ap_phi_mux_ir19_phi_fu_283_p6 <= ir_reg_1869;
            else 
                ap_phi_mux_ir19_phi_fu_283_p6 <= ir19_reg_279;
            end if;
        else 
            ap_phi_mux_ir19_phi_fu_283_p6 <= ir19_reg_279;
        end if; 
    end process;


    ap_phi_mux_p_phi_phi_fu_1131_p4_assign_proc : process(ap_phi_mux_do_init_phi_fu_267_p6, p_phi_reg_1127, data_V_fu_1227_p1, ap_phi_reg_pp0_iter1_p_phi_reg_1127)
    begin
        if ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_0)) then 
            ap_phi_mux_p_phi_phi_fu_1131_p4 <= p_phi_reg_1127;
        elsif ((ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1)) then 
            ap_phi_mux_p_phi_phi_fu_1131_p4 <= data_V_fu_1227_p1;
        else 
            ap_phi_mux_p_phi_phi_fu_1131_p4 <= ap_phi_reg_pp0_iter1_p_phi_reg_1127;
        end if; 
    end process;

    ap_phi_reg_pp0_iter1_data_V_10_phi_reg_971 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_11_phi_reg_959 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_12_phi_reg_947 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_13_phi_reg_935 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_14_phi_reg_923 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_15_phi_reg_911 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_16_phi_reg_899 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_17_phi_reg_887 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_18_phi_reg_875 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_19_phi_reg_863 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_1_phi_reg_1091 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_20_phi_reg_851 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_21_phi_reg_839 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_22_phi_reg_827 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_23_phi_reg_815 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_24_phi_reg_803 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_25_phi_reg_791 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_26_phi_reg_779 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_27_phi_reg_767 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_28_phi_reg_755 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_29_phi_reg_983 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_2_phi_reg_1079 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_30_phi_reg_1103 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_31_phi_reg_1115 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_3_phi_reg_1067 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_4_phi_reg_1055 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_5_phi_reg_1043 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_6_phi_reg_1031 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_7_phi_reg_1019 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_8_phi_reg_1007 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_data_V_9_phi_reg_995 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter1_p_phi_reg_1127 <= "XXXXXXXX";

    ap_ready_assign_proc : process(icmp_ln124_fu_1221_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln124_fu_1221_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to2)
    begin
        if (((ap_idle_pp0_0to2 = ap_const_logic_1) and (ap_start = ap_const_logic_0))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    data_V_fu_1227_p1 <= layer17_out_dout(8 - 1 downto 0);
    icmp_ln124_fu_1221_p2 <= "1" when (ap_phi_mux_ir19_phi_fu_283_p6 = ap_const_lv8_9F) else "0";
    icmp_ln1420_fu_1746_p2 <= "0" when (sext_ln813_30_fu_1716_p1 = sub_ln1420_fu_1720_p2) else "1";
    icmp_ln808_3_fu_1731_p2 <= "1" when (out_index_reg_1878 = ap_const_lv3_1) else "0";
    icmp_ln808_4_fu_1736_p2 <= "1" when (out_index_reg_1878 = ap_const_lv3_2) else "0";
    icmp_ln808_5_fu_1741_p2 <= "1" when (out_index_reg_1878 = ap_const_lv3_3) else "0";
    icmp_ln808_fu_1726_p2 <= "1" when (out_index_reg_1878 = ap_const_lv3_0) else "0";
    in_index_3_fu_1647_p2 <= std_logic_vector(unsigned(zext_ln124_5_fu_1573_p1) + unsigned(ap_const_lv6_1));
    in_index_fu_1667_p3 <= 
        ap_const_lv5_0 when (tmp_fu_1659_p3(0) = '1') else 
        add_ln109_fu_1653_p2;
    ir_fu_1215_p2 <= std_logic_vector(unsigned(ap_phi_mux_ir19_phi_fu_283_p6) + unsigned(ap_const_lv8_1));

    layer17_out_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, layer17_out_empty_n, ap_phi_mux_do_init_phi_fu_267_p6, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer17_out_blk_n <= layer17_out_empty_n;
        else 
            layer17_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    layer17_out_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_phi_mux_do_init_phi_fu_267_p6, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_phi_mux_do_init_phi_fu_267_p6 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            layer17_out_read <= ap_const_logic_1;
        else 
            layer17_out_read <= ap_const_logic_0;
        end if; 
    end process;


    layer18_out_TDATA_blk_n_assign_proc : process(icmp_ln124_reg_1874_pp0_iter1_reg, ap_enable_reg_pp0_iter2, icmp_ln124_reg_1874_pp0_iter2_reg, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, layer18_out_TREADY_int_regslice)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (icmp_ln124_reg_1874_pp0_iter2_reg = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln124_reg_1874_pp0_iter1_reg = ap_const_lv1_1)))) then 
            layer18_out_TDATA_blk_n <= layer18_out_TREADY_int_regslice;
        else 
            layer18_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    layer18_out_TDATA_int_regslice <= ((((acc_V_82_fu_1802_p3 & acc_V_81_fu_1810_p3) & acc_V_80_fu_1818_p3) & acc_V_79_fu_1826_p3) & acc_V_fu_1834_p3);
    layer18_out_TVALID <= regslice_both_layer18_out_U_vld_out;

    layer18_out_TVALID_int_regslice_assign_proc : process(icmp_ln124_reg_1874_pp0_iter1_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln124_reg_1874_pp0_iter1_reg = ap_const_lv1_1))) then 
            layer18_out_TVALID_int_regslice <= ap_const_logic_1;
        else 
            layer18_out_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln1270_fu_1681_p0 <= mul_ln1270_fu_1681_p00(8 - 1 downto 0);
    mul_ln1270_fu_1681_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_V_reg_1887),13));
    or_ln808_6_fu_1758_p2 <= (icmp_ln808_5_fu_1741_p2 or icmp_ln808_4_fu_1736_p2);
    or_ln808_7_fu_1764_p2 <= (or_ln808_6_fu_1758_p2 or icmp_ln808_3_fu_1731_p2);
    or_ln808_8_fu_1770_p2 <= (or_ln808_fu_1752_p2 or or_ln808_7_fu_1764_p2);
    or_ln808_fu_1752_p2 <= (icmp_ln808_fu_1726_p2 or icmp_ln1420_fu_1746_p2);
    or_ln813_2_fu_1796_p2 <= (or_ln813_fu_1790_p2 or or_ln808_6_fu_1758_p2);
    or_ln813_fu_1790_p2 <= (icmp_ln808_fu_1726_p2 or icmp_ln808_3_fu_1731_p2);
    outidx_address0 <= zext_ln124_fu_1209_p1(8 - 1 downto 0);

    outidx_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            outidx_ce0 <= ap_const_logic_1;
        else 
            outidx_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    rhs_fu_1687_p4 <= mul_ln1270_fu_1681_p2(12 downto 5);
        sext_ln813_30_fu_1716_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_fu_1687_p4),9));

        sext_ln813_fu_1712_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_fu_1697_p7),9));

    sub_ln1420_fu_1720_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(sext_ln813_fu_1712_p1));
    tmp_fu_1659_p3 <= in_index_3_fu_1647_p2(5 downto 5);
    w18_V_address0 <= zext_ln124_fu_1209_p1(8 - 1 downto 0);

    w18_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            w18_V_ce0 <= ap_const_logic_1;
        else 
            w18_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln124_5_fu_1573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_in_index20_phi_fu_745_p6),6));
    zext_ln124_fu_1209_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_ir19_phi_fu_283_p6),64));
end behav;
