20:34:38 INFO  : Launching XSDB server: xsdb -n /home/smagill/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
20:34:46 INFO  : XSDB server has started successfully.
20:34:47 INFO  : Processing command line option -hwspec /home/smagill/fpga/intro/intro.sdk/design_1_wrapper.hdf.
09:47:51 INFO  : Launching XSDB server: xsdb -n /home/smagill/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:47:53 INFO  : XSDB server has started successfully.
09:47:54 INFO  : Processing command line option -hwspec /home/smagill/fpga/intro/intro.sdk/design_1_wrapper.hdf.
09:47:54 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:49:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:04:37 INFO  : Launching XSDB server: xsdb -n /home/smagill/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
10:04:40 INFO  : XSDB server has started successfully.
10:04:40 INFO  : Processing command line option -hwspec /home/smagill/fpga/intro/intro.sdk/design_1_wrapper.hdf.
10:04:41 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:05:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:05:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:05:23 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:08:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:08:12 INFO  : 'fpga -state' command is executed.
10:08:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:12 INFO  : Sourcing of '/home/smagill/fpga/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:08:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:08:13 INFO  : Hardware design information is loaded from '/home/smagill/fpga/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:08:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:08:13 INFO  : 'stop' command is executed.
10:08:45 INFO  : 'ps7_init' command is executed.
10:08:46 INFO  : 'ps7_post_config' command is executed.
10:08:46 INFO  : 'con' command is executed.
10:08:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:08:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:48 INFO  : The application '/home/smagill/fpga/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:08:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

10:08:49 INFO  : Memory regions updated for context APU
10:08:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:08:49 INFO  : 'con' command is executed.
10:08:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

10:13:52 INFO  : Disconnected from the channel tcfchan#1.
10:13:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:13:53 INFO  : 'fpga -state' command is executed.
10:13:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:13:53 INFO  : Sourcing of '/home/smagill/fpga/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:13:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:13:56 INFO  : Hardware design information is loaded from '/home/smagill/fpga/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:13:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:13:58 INFO  : 'stop' command is executed.
10:16:41 ERROR : DEVICEEN is 0
10:16:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

10:18:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:18:31 ERROR : Error occured during Prog B register check
10:19:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:19:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:19:15 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:19:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:19:31 INFO  : 'fpga -state' command is executed.
10:19:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:19:31 INFO  : Sourcing of '/home/smagill/fpga/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:19:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:19:31 INFO  : Hardware design information is loaded from '/home/smagill/fpga/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:19:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:19:32 INFO  : 'stop' command is executed.
10:20:01 INFO  : 'ps7_init' command is executed.
10:20:02 INFO  : 'ps7_post_config' command is executed.
10:20:02 INFO  : 'con' command is executed.
10:20:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:20:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:04 INFO  : The application '/home/smagill/fpga/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:20:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

10:20:04 INFO  : Memory regions updated for context APU
10:20:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:20:05 INFO  : 'con' command is executed.
10:20:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

10:24:52 INFO  : Disconnected from the channel tcfchan#2.
10:24:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:24:52 INFO  : 'fpga -state' command is executed.
10:24:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:24:53 INFO  : Sourcing of '/home/smagill/fpga/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:24:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:24:56 INFO  : Hardware design information is loaded from '/home/smagill/fpga/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:24:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:24:58 INFO  : 'stop' command is executed.
10:27:41 ERROR : DEVICEEN is 0
10:27:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

10:53:42 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:11:26 INFO  : Launching XSDB server: xsdb -n /home/smagill/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
11:11:29 INFO  : XSDB server has started successfully.
11:11:29 INFO  : Processing command line option -hwspec /home/smagill/fpga/intro/intro.sdk/design_1_wrapper.hdf.
11:11:30 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:11:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:11:56 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:12:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:12:12 INFO  : 'fpga -state' command is executed.
11:12:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:12 INFO  : Sourcing of '/home/smagill/fpga/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:12:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:12:12 INFO  : Hardware design information is loaded from '/home/smagill/fpga/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:12:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:12:13 INFO  : 'stop' command is executed.
11:12:42 INFO  : 'ps7_init' command is executed.
11:12:43 INFO  : 'ps7_post_config' command is executed.
11:12:43 INFO  : 'con' command is executed.
11:12:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:12:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:45 INFO  : The application '/home/smagill/fpga/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:12:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

11:12:46 INFO  : Memory regions updated for context APU
11:12:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:46 INFO  : 'con' command is executed.
11:12:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

12:28:12 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1456766763000,  Project:1456686889000
12:28:12 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/smagill/fpga/intro/intro.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:29:35 INFO  : Copied contents of /home/smagill/fpga/intro/intro.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
12:29:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:29:42 INFO  : 
12:29:43 INFO  : Updating hardware inferred compiler options for intro.
12:29:43 INFO  : Clearing existing target manager status.
14:37:23 INFO  : Launching XSDB server: xsdb -n /home/smagill/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
14:37:25 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:40:23 ERROR : Timed out. 180 seconds have elapsed while waiting for XSDB server to launch.
14:40:23 WARN  : Unexpected exception occurred.
java.lang.Exception: java.lang.Error: Channel is waiting for Hello message
	at org.eclipse.tcf.core.Command.<init>(Command.java:83)
	at com.xilinx.sdk.xsdb.XSDBCommandManager$8.<init>(XSDBCommandManager.java:384)
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueTcfCmd(XSDBCommandManager.java:384)
	at com.xilinx.sdk.xsdb.XSDBCommandManager.access$4(XSDBCommandManager.java:381)
	at com.xilinx.sdk.xsdb.XSDBCommandManager$7.run(XSDBCommandManager.java:376)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:95)
	at java.lang.Thread.run(Thread.java:745)
Caused by: java.lang.Error: Channel is waiting for Hello message
	at org.eclipse.tcf.core.AbstractChannel.sendCommand(AbstractChannel.java:874)
	at org.eclipse.tcf.core.Command.<init>(Command.java:79)
	... 6 more
10:07:54 INFO  : Launching XSDB server: xsdb -n /home/smagill/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
10:07:56 INFO  : XSDB server has started successfully.
10:07:57 INFO  : Processing command line option -hwspec /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper.hdf.
11:18:19 INFO  : Launching XSDB server: xsdb -n /home/smagill/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
11:18:22 INFO  : XSDB server has started successfully.
11:18:23 INFO  : Processing command line option -hwspec /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper.hdf.
11:18:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
11:18:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:18:43 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:19:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:19:13 INFO  : 'fpga -state' command is executed.
11:19:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:19:13 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:19:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:19:14 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:19:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:19:15 INFO  : 'stop' command is executed.
11:19:48 INFO  : 'ps7_init' command is executed.
11:19:49 INFO  : 'ps7_post_config' command is executed.
11:19:49 INFO  : 'con' command is executed.
11:19:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:19:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:52 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:19:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

11:19:53 INFO  : Memory regions updated for context APU
11:19:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:19:53 INFO  : 'con' command is executed.
11:19:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

11:24:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:24:18 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:24:46 INFO  : Disconnected from the channel tcfchan#1.
11:24:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:24:47 INFO  : 'fpga -state' command is executed.
11:24:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:47 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:24:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:24:48 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:24:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:24:48 INFO  : 'stop' command is executed.
11:25:21 INFO  : 'ps7_init' command is executed.
11:25:22 INFO  : 'ps7_post_config' command is executed.
11:25:22 INFO  : 'con' command is executed.
11:25:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:25:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:25 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:25:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

11:25:25 INFO  : Memory regions updated for context APU
11:25:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:26 INFO  : 'con' command is executed.
11:25:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

11:27:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:27:03 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:27:20 INFO  : Disconnected from the channel tcfchan#2.
11:27:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:27:21 INFO  : 'fpga -state' command is executed.
11:27:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:21 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:27:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:27:22 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:27:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:27:23 INFO  : 'stop' command is executed.
11:27:23 ERROR : AP transaction error, DAP status f0000021
11:27:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

11:27:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:27:33 INFO  : 'fpga -state' command is executed.
11:27:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:34 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:27:34 ERROR : no targets found with "name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"". available targets:
  1  APU (JTAG port open error. AP transaction error, DAP status f0000021)
     2  ARM Cortex-A9 MPCore #0 (DEVICEEN is '0')
     3  ARM Cortex-A9 MPCore #1 (DEVICEEN is '0')
  4* xc7z010
11:27:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
----------------End of Script----------------

11:27:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:28:01 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:28:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:28:13 INFO  : 'fpga -state' command is executed.
11:28:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:13 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:28:13 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:28:13 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:28:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:28:14 INFO  : 'stop' command is executed.
11:28:46 INFO  : 'ps7_init' command is executed.
11:28:47 INFO  : 'ps7_post_config' command is executed.
11:28:47 INFO  : 'con' command is executed.
11:28:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:28:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:50 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:28:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

11:28:50 INFO  : Memory regions updated for context APU
11:28:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:51 INFO  : 'con' command is executed.
11:28:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

11:32:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:32:13 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:32:31 INFO  : Disconnected from the channel tcfchan#3.
11:32:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:32:31 INFO  : 'fpga -state' command is executed.
11:32:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:32:32 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:32:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:32:32 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:32:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:32:34 INFO  : 'stop' command is executed.
11:33:15 INFO  : 'ps7_init' command is executed.
11:33:16 INFO  : 'ps7_post_config' command is executed.
11:33:17 INFO  : 'con' command is executed.
11:33:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:33:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:19 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

11:33:20 INFO  : Memory regions updated for context APU
11:33:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:21 INFO  : 'con' command is executed.
11:33:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

11:36:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:36:52 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:37:00 INFO  : Disconnected from the channel tcfchan#4.
11:37:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:37:01 INFO  : 'fpga -state' command is executed.
11:37:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:01 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:37:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:37:01 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:37:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:37:02 INFO  : 'stop' command is executed.
11:37:02 ERROR : AP transaction error, DAP status f0000021
11:37:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

11:37:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:37:11 INFO  : 'fpga -state' command is executed.
11:37:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:11 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:37:11 ERROR : no targets found with "name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"". available targets:
  1  APU (JTAG port open error. AP transaction error, DAP status f0000021)
     2  ARM Cortex-A9 MPCore #0 (DEVICEEN is '0')
     3  ARM Cortex-A9 MPCore #1 (DEVICEEN is '0')
  4* xc7z010
11:37:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
----------------End of Script----------------

11:37:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:37:34 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:37:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:37:40 INFO  : 'fpga -state' command is executed.
11:37:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:41 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:37:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:37:41 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:37:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:37:42 INFO  : 'stop' command is executed.
11:37:42 ERROR : AP transaction error, DAP status f0000021
11:37:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

11:38:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:38:00 INFO  : 'fpga -state' command is executed.
11:38:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:01 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:38:01 ERROR : no targets found with "name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"". available targets:
  1  APU (JTAG port open error. AP transaction error, DAP status f0000021)
     2  ARM Cortex-A9 MPCore #0 (DEVICEEN is '0')
     3  ARM Cortex-A9 MPCore #1 (DEVICEEN is '0')
  4* xc7z010
11:38:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
----------------End of Script----------------

11:39:52 ERROR : Unexpected error while parsing XMD response ￿: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:42:54 INFO  : Launching XSDB server: xsdb -n /home/smagill/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
11:42:55 INFO  : XSDB server has started successfully.
11:42:59 INFO  : Processing command line option -hwspec /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper.hdf.
11:43:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
11:44:45 INFO  : Launching XSDB server: xsdb -n /home/smagill/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
11:44:46 INFO  : XSDB server has started successfully.
11:44:54 INFO  : Processing command line option -hwspec /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper.hdf.
11:44:56 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
11:45:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:46:01 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:46:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:46:16 INFO  : 'fpga -state' command is executed.
11:46:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:16 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:46:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:46:17 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:46:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:46:18 INFO  : 'stop' command is executed.
11:46:50 INFO  : 'ps7_init' command is executed.
11:46:51 INFO  : 'ps7_post_config' command is executed.
11:46:51 INFO  : 'con' command is executed.
11:46:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:46:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:54 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:46:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

11:46:55 INFO  : Memory regions updated for context APU
11:46:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:55 INFO  : 'con' command is executed.
11:46:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

12:02:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:02:14 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:02:54 INFO  : Disconnected from the channel tcfchan#1.
12:02:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:02:55 INFO  : 'fpga -state' command is executed.
12:02:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:56 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:02:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:02:56 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:02:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:02:57 INFO  : 'stop' command is executed.
12:03:29 INFO  : 'ps7_init' command is executed.
12:03:30 INFO  : 'ps7_post_config' command is executed.
12:03:30 INFO  : 'con' command is executed.
12:03:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:03:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:33 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:03:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

12:03:34 INFO  : Memory regions updated for context APU
12:03:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:03:34 INFO  : 'con' command is executed.
12:03:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

12:10:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:10:18 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:10:28 INFO  : Disconnected from the channel tcfchan#2.
12:10:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:10:29 INFO  : 'fpga -state' command is executed.
12:10:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:29 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:10:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:10:30 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:10:30 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:10:30 INFO  : 'stop' command is executed.
12:10:31 ERROR : AP transaction error, DAP status f0000021
12:10:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

12:10:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:10:52 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:11:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:11:02 INFO  : 'fpga -state' command is executed.
12:11:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:03 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:11:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:11:03 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:11:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:11:04 INFO  : 'stop' command is executed.
12:11:34 INFO  : 'ps7_init' command is executed.
12:11:35 INFO  : 'ps7_post_config' command is executed.
12:11:35 INFO  : 'con' command is executed.
12:11:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:11:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:37 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

12:11:38 INFO  : Memory regions updated for context APU
12:11:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:38 INFO  : 'con' command is executed.
12:11:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

12:14:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:14:54 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:15:03 INFO  : Disconnected from the channel tcfchan#3.
12:15:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:15:04 INFO  : 'fpga -state' command is executed.
12:15:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:15:04 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:15:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:15:05 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:15:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:15:05 INFO  : 'stop' command is executed.
12:15:35 INFO  : 'ps7_init' command is executed.
12:15:35 INFO  : 'ps7_post_config' command is executed.
12:15:36 INFO  : 'con' command is executed.
12:15:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:15:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:38 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:15:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

12:15:38 INFO  : Memory regions updated for context APU
12:15:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:15:39 INFO  : 'con' command is executed.
12:15:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

12:20:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:20:13 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:20:44 INFO  : Disconnected from the channel tcfchan#4.
12:20:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:20:44 INFO  : 'fpga -state' command is executed.
12:20:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:45 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:20:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:20:45 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:20:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:20:46 INFO  : 'stop' command is executed.
12:21:17 INFO  : 'ps7_init' command is executed.
12:21:18 INFO  : 'ps7_post_config' command is executed.
12:21:18 INFO  : 'con' command is executed.
12:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:21:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:20 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:21:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

12:21:21 INFO  : Memory regions updated for context APU
12:21:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:21 INFO  : 'con' command is executed.
12:21:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

12:23:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:23:51 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:24:06 INFO  : Disconnected from the channel tcfchan#5.
12:24:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:24:07 INFO  : 'fpga -state' command is executed.
12:24:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:07 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:24:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:24:07 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:24:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:24:08 INFO  : 'stop' command is executed.
12:24:37 INFO  : 'ps7_init' command is executed.
12:24:38 INFO  : 'ps7_post_config' command is executed.
12:24:38 INFO  : 'con' command is executed.
12:24:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:24:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:40 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:24:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

12:24:41 INFO  : Memory regions updated for context APU
12:24:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:41 INFO  : 'con' command is executed.
12:24:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

12:27:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:27:15 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:27:25 INFO  : Disconnected from the channel tcfchan#6.
12:27:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:27:26 INFO  : 'fpga -state' command is executed.
12:27:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:26 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:27:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:27:27 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:27:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:27:27 INFO  : 'stop' command is executed.
12:27:57 INFO  : 'ps7_init' command is executed.
12:27:57 INFO  : 'ps7_post_config' command is executed.
12:27:57 INFO  : 'con' command is executed.
12:27:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:27:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:00 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:28:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

12:28:00 INFO  : Memory regions updated for context APU
12:28:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:28:00 INFO  : 'con' command is executed.
12:28:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

12:29:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:29:19 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:29:37 INFO  : Disconnected from the channel tcfchan#7.
12:29:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:29:37 INFO  : 'fpga -state' command is executed.
12:29:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:38 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:29:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:29:38 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:29:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:29:39 INFO  : 'stop' command is executed.
12:29:39 ERROR : AP transaction error, DAP status f0000021
12:29:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

12:29:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:29:47 INFO  : 'fpga -state' command is executed.
12:29:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:29:47 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:29:48 ERROR : no targets found with "name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"". available targets:
  1  APU (JTAG port open error. AP transaction error, DAP status f0000021)
     2  ARM Cortex-A9 MPCore #0 (DEVICEEN is '0')
     3  ARM Cortex-A9 MPCore #1 (DEVICEEN is '0')
  4* xc7z010
12:29:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
----------------End of Script----------------

12:30:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:30:09 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:30:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:30:19 INFO  : 'fpga -state' command is executed.
12:30:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:19 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:30:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:30:20 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:30:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:30:22 INFO  : 'stop' command is executed.
12:32:01 ERROR : Cannot flush JTAG server queue. ftdi_write_data_submit failed: usb bulk read failed
12:32:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

12:32:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:32:22 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:32:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:32:28 INFO  : 'fpga -state' command is executed.
12:32:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:32:28 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:32:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:32:29 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:32:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:32:29 INFO  : 'stop' command is executed.
12:32:59 INFO  : 'ps7_init' command is executed.
12:32:59 INFO  : 'ps7_post_config' command is executed.
12:32:59 INFO  : 'con' command is executed.
12:33:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:33:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:02 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:33:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

12:33:02 INFO  : Memory regions updated for context APU
12:33:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:33:02 INFO  : 'con' command is executed.
12:33:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

13:40:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
13:40:18 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:40:30 INFO  : Disconnected from the channel tcfchan#8.
13:40:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
13:40:31 INFO  : 'fpga -state' command is executed.
13:40:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:31 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:40:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
13:40:31 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:40:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
13:40:32 INFO  : 'stop' command is executed.
13:40:32 ERROR : AP transaction error, DAP status f0000021
13:40:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

13:40:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
13:40:54 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:41:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
13:41:01 INFO  : 'fpga -state' command is executed.
13:41:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:41:01 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:41:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
13:41:01 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:41:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
13:41:02 INFO  : 'stop' command is executed.
13:41:31 INFO  : 'ps7_init' command is executed.
13:41:31 INFO  : 'ps7_post_config' command is executed.
13:41:31 INFO  : 'con' command is executed.
13:41:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:41:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:34 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:41:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

13:41:34 INFO  : Memory regions updated for context APU
13:41:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:41:35 INFO  : 'con' command is executed.
13:41:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

13:44:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
13:44:40 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:44:50 INFO  : Disconnected from the channel tcfchan#9.
13:44:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
13:44:51 INFO  : 'fpga -state' command is executed.
13:44:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:51 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:44:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
13:44:51 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:44:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
13:44:52 INFO  : 'stop' command is executed.
13:45:21 INFO  : 'ps7_init' command is executed.
13:45:21 INFO  : 'ps7_post_config' command is executed.
13:45:21 INFO  : 'con' command is executed.
13:45:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:45:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:24 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:45:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

13:45:24 INFO  : Memory regions updated for context APU
13:45:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:24 INFO  : 'con' command is executed.
13:45:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

13:46:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
13:46:09 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:46:19 INFO  : Disconnected from the channel tcfchan#10.
13:46:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
13:46:19 INFO  : 'fpga -state' command is executed.
13:46:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:20 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:46:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
13:46:20 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:46:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
13:46:21 INFO  : 'stop' command is executed.
13:46:50 INFO  : 'ps7_init' command is executed.
13:46:50 INFO  : 'ps7_post_config' command is executed.
13:46:50 INFO  : 'con' command is executed.
13:46:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:46:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:52 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:46:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

13:46:53 INFO  : Memory regions updated for context APU
13:46:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:46:53 INFO  : 'con' command is executed.
13:46:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

13:49:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
13:49:09 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:49:27 INFO  : Disconnected from the channel tcfchan#11.
13:49:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
13:49:28 INFO  : 'fpga -state' command is executed.
13:49:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:28 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:49:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
13:49:28 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:49:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
13:49:29 INFO  : 'stop' command is executed.
13:49:58 INFO  : 'ps7_init' command is executed.
13:49:59 INFO  : 'ps7_post_config' command is executed.
13:49:59 INFO  : 'con' command is executed.
13:49:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:50:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:01 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:50:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

13:50:01 INFO  : Memory regions updated for context APU
13:50:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:02 INFO  : 'con' command is executed.
13:50:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

13:51:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
13:51:20 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:51:36 INFO  : Disconnected from the channel tcfchan#12.
13:51:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
13:51:36 INFO  : 'fpga -state' command is executed.
13:51:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:37 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:51:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
13:51:37 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:51:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
13:51:39 INFO  : 'stop' command is executed.
13:54:46 ERROR : Cannot flush JTAG server queue. ftdi_write_data_submit failed: usb bulk read failed
13:54:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

13:54:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
13:55:01 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:55:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
13:55:07 INFO  : 'fpga -state' command is executed.
13:55:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:07 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:55:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
13:55:08 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:55:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
13:55:08 INFO  : 'stop' command is executed.
13:55:37 INFO  : 'ps7_init' command is executed.
13:55:38 INFO  : 'ps7_post_config' command is executed.
13:55:38 INFO  : 'con' command is executed.
13:55:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:55:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:40 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:55:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

13:55:40 INFO  : Memory regions updated for context APU
13:55:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:41 INFO  : 'con' command is executed.
13:55:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

13:58:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
13:58:28 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:58:48 INFO  : Disconnected from the channel tcfchan#13.
13:58:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
13:58:48 INFO  : 'fpga -state' command is executed.
13:58:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:49 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:58:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
13:58:49 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:58:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
13:58:50 INFO  : 'stop' command is executed.
13:59:19 INFO  : 'ps7_init' command is executed.
13:59:19 INFO  : 'ps7_post_config' command is executed.
13:59:20 INFO  : 'con' command is executed.
13:59:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:59:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:22 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:59:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

13:59:22 INFO  : Memory regions updated for context APU
13:59:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:59:23 INFO  : 'con' command is executed.
13:59:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

14:47:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:47:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
14:47:28 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:48:24 INFO  : Disconnected from the channel tcfchan#14.
14:48:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
14:48:25 INFO  : 'fpga -state' command is executed.
14:48:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:48:25 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:48:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
14:48:25 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:48:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
14:48:26 INFO  : 'stop' command is executed.
14:48:26 ERROR : AP transaction error, DAP status f0000021
14:48:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

14:49:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:49:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
14:49:26 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:50:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
14:50:04 INFO  : 'fpga -state' command is executed.
14:50:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:04 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:50:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
14:50:05 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:50:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
14:50:05 INFO  : 'stop' command is executed.
14:50:34 INFO  : 'ps7_init' command is executed.
14:50:35 INFO  : 'ps7_post_config' command is executed.
14:50:35 INFO  : 'con' command is executed.
14:50:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:50:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:37 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:50:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

14:50:37 INFO  : Memory regions updated for context APU
14:50:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:50:38 INFO  : 'con' command is executed.
14:50:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

14:52:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
14:52:08 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:52:26 INFO  : Disconnected from the channel tcfchan#15.
14:52:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
14:52:27 INFO  : 'fpga -state' command is executed.
14:52:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:52:27 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:52:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
14:52:27 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:52:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
14:52:28 INFO  : 'stop' command is executed.
14:52:57 INFO  : 'ps7_init' command is executed.
14:52:57 INFO  : 'ps7_post_config' command is executed.
14:52:58 INFO  : 'con' command is executed.
14:52:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:52:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:52:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:00 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

14:53:00 INFO  : Memory regions updated for context APU
14:53:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:01 INFO  : 'con' command is executed.
14:53:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

14:55:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
14:55:50 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:56:19 INFO  : Disconnected from the channel tcfchan#16.
14:56:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
14:56:19 INFO  : 'fpga -state' command is executed.
14:56:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:19 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:56:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
14:56:20 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:56:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
14:56:20 INFO  : 'stop' command is executed.
14:56:49 INFO  : 'ps7_init' command is executed.
14:56:50 INFO  : 'ps7_post_config' command is executed.
14:56:50 INFO  : 'con' command is executed.
14:56:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:56:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:52 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:56:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

14:56:53 INFO  : Memory regions updated for context APU
14:56:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:56:53 INFO  : 'con' command is executed.
14:56:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

14:58:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
14:58:56 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:59:13 INFO  : Disconnected from the channel tcfchan#17.
14:59:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
14:59:13 INFO  : 'fpga -state' command is executed.
14:59:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:59:14 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:59:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
14:59:14 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:59:14 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
14:59:15 INFO  : 'stop' command is executed.
14:59:44 INFO  : 'ps7_init' command is executed.
14:59:44 INFO  : 'ps7_post_config' command is executed.
14:59:44 INFO  : 'con' command is executed.
14:59:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:47 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:59:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

14:59:47 INFO  : Memory regions updated for context APU
14:59:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:59:47 INFO  : 'con' command is executed.
14:59:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

15:04:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:04:03 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:04:21 INFO  : Disconnected from the channel tcfchan#18.
15:04:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:04:21 INFO  : 'fpga -state' command is executed.
15:04:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:22 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:04:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:04:22 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:04:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:04:23 INFO  : 'stop' command is executed.
15:04:52 INFO  : 'ps7_init' command is executed.
15:04:52 INFO  : 'ps7_post_config' command is executed.
15:04:53 INFO  : 'con' command is executed.
15:04:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:04:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:55 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

15:04:55 INFO  : Memory regions updated for context APU
15:04:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:56 INFO  : 'con' command is executed.
15:04:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

15:05:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:06:02 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:06:18 INFO  : Disconnected from the channel tcfchan#19.
15:06:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:06:19 INFO  : 'fpga -state' command is executed.
15:06:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:19 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:06:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:06:20 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:06:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:06:20 INFO  : 'stop' command is executed.
15:06:49 INFO  : 'ps7_init' command is executed.
15:06:50 INFO  : 'ps7_post_config' command is executed.
15:06:50 INFO  : 'con' command is executed.
15:06:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:06:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:52 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

15:06:53 INFO  : Memory regions updated for context APU
15:06:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:53 INFO  : 'con' command is executed.
15:06:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

15:09:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:09:38 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:10:34 INFO  : Disconnected from the channel tcfchan#20.
15:10:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:10:35 INFO  : 'fpga -state' command is executed.
15:10:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:35 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:10:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:10:35 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:10:36 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:10:36 INFO  : 'stop' command is executed.
15:11:05 INFO  : 'ps7_init' command is executed.
15:11:06 INFO  : 'ps7_post_config' command is executed.
15:11:06 INFO  : 'con' command is executed.
15:11:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:11:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:08 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:11:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

15:11:09 INFO  : Memory regions updated for context APU
15:11:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:11:09 INFO  : 'con' command is executed.
15:11:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

15:13:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:13:10 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:13:32 INFO  : Disconnected from the channel tcfchan#21.
15:13:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:13:33 INFO  : 'fpga -state' command is executed.
15:13:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:33 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:13:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:13:34 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:13:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:13:34 INFO  : 'stop' command is executed.
15:13:34 ERROR : AP transaction error, DAP status f0000021
15:13:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

15:13:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:13:50 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:13:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:13:56 INFO  : 'fpga -state' command is executed.
15:13:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:56 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:13:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:13:57 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:13:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:13:57 INFO  : 'stop' command is executed.
15:14:26 INFO  : 'ps7_init' command is executed.
15:14:27 INFO  : 'ps7_post_config' command is executed.
15:14:27 INFO  : 'con' command is executed.
15:14:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:14:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:29 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:14:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

15:14:30 INFO  : Memory regions updated for context APU
15:14:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:14:30 INFO  : 'con' command is executed.
15:14:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

15:16:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:16:44 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:16:59 INFO  : Disconnected from the channel tcfchan#22.
15:17:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:17:00 INFO  : 'fpga -state' command is executed.
15:17:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:17:00 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:17:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:17:01 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:17:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:17:01 INFO  : 'stop' command is executed.
15:17:31 INFO  : 'ps7_init' command is executed.
15:17:32 INFO  : 'ps7_post_config' command is executed.
15:17:32 INFO  : 'con' command is executed.
15:17:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:17:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:34 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:17:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

15:17:35 INFO  : Memory regions updated for context APU
15:17:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:17:35 INFO  : 'con' command is executed.
15:17:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

15:20:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:20:45 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:20:59 INFO  : Disconnected from the channel tcfchan#23.
15:20:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:21:00 INFO  : 'fpga -state' command is executed.
15:21:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:00 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:21:00 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:21:00 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:21:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:21:02 INFO  : 'stop' command is executed.
15:22:30 ERROR : Cannot flush JTAG server queue. ftdi_write_data_submit failed: usb bulk read failed
15:22:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

15:22:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:22:44 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:22:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:22:49 INFO  : 'fpga -state' command is executed.
15:22:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:49 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:22:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:22:50 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:22:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:22:50 INFO  : 'stop' command is executed.
15:23:19 INFO  : 'ps7_init' command is executed.
15:23:20 INFO  : 'ps7_post_config' command is executed.
15:23:20 INFO  : 'con' command is executed.
15:23:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:23:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:22 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

15:23:23 INFO  : Memory regions updated for context APU
15:23:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:23 INFO  : 'con' command is executed.
15:23:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

15:25:50 INFO  : Disconnected from the channel tcfchan#24.
15:26:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:26:41 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:26:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:26:46 INFO  : 'fpga -state' command is executed.
15:26:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:46 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:26:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:26:47 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:26:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:26:49 INFO  : 'stop' command is executed.
15:27:59 ERROR : Cannot flush JTAG server queue. ftdi_write_data_submit failed: usb bulk read failed
15:27:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

15:28:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:28:12 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:28:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:28:20 INFO  : 'fpga -state' command is executed.
15:28:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:20 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:28:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:28:21 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:28:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:28:21 INFO  : 'stop' command is executed.
15:28:51 INFO  : 'ps7_init' command is executed.
15:28:51 INFO  : 'ps7_post_config' command is executed.
15:28:51 INFO  : 'con' command is executed.
15:28:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:28:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:53 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

15:28:54 INFO  : Memory regions updated for context APU
15:28:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:54 INFO  : 'con' command is executed.
15:28:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

15:36:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:36:04 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:36:38 INFO  : Disconnected from the channel tcfchan#25.
15:36:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:36:38 INFO  : 'fpga -state' command is executed.
15:36:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:39 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:36:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:36:39 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:36:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:36:39 INFO  : 'stop' command is executed.
15:37:09 INFO  : 'ps7_init' command is executed.
15:37:09 INFO  : 'ps7_post_config' command is executed.
15:37:09 INFO  : 'con' command is executed.
15:37:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:37:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:11 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:37:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

15:37:12 INFO  : Memory regions updated for context APU
15:37:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:37:12 INFO  : 'con' command is executed.
15:37:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

15:38:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:38:27 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:38:42 INFO  : Disconnected from the channel tcfchan#26.
15:38:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:38:42 INFO  : 'fpga -state' command is executed.
15:38:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:43 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:38:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:38:43 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:38:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:38:44 INFO  : 'stop' command is executed.
15:38:44 ERROR : AP transaction error, DAP status f0000021
15:38:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

15:39:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:39:32 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:39:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:39:41 INFO  : 'fpga -state' command is executed.
15:39:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:39:41 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:39:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:39:41 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:39:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:39:42 INFO  : 'stop' command is executed.
15:40:11 INFO  : 'ps7_init' command is executed.
15:40:12 INFO  : 'ps7_post_config' command is executed.
15:40:12 INFO  : 'con' command is executed.
15:40:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:40:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:14 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

15:40:15 INFO  : Memory regions updated for context APU
15:40:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:15 INFO  : 'con' command is executed.
15:40:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

15:41:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:41:43 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:42:07 INFO  : Disconnected from the channel tcfchan#27.
15:42:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:42:08 INFO  : 'fpga -state' command is executed.
15:42:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:08 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:42:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:42:08 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:42:09 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:42:09 INFO  : 'stop' command is executed.
15:42:38 INFO  : 'ps7_init' command is executed.
15:42:38 INFO  : 'ps7_post_config' command is executed.
15:42:39 INFO  : 'con' command is executed.
15:42:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:42:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:41 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

15:42:41 INFO  : Memory regions updated for context APU
15:42:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:42 INFO  : 'con' command is executed.
15:42:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

15:44:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:45:02 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:45:20 INFO  : Disconnected from the channel tcfchan#28.
15:45:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:45:21 INFO  : 'fpga -state' command is executed.
15:45:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:21 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:45:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:45:22 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:45:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:45:22 INFO  : 'stop' command is executed.
15:45:51 INFO  : 'ps7_init' command is executed.
15:45:52 INFO  : 'ps7_post_config' command is executed.
15:45:52 INFO  : 'con' command is executed.
15:45:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:45:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:54 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:45:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

15:45:54 INFO  : Memory regions updated for context APU
15:45:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:45:55 INFO  : 'con' command is executed.
15:45:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

15:47:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:47:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:47:44 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:48:06 INFO  : Disconnected from the channel tcfchan#29.
15:48:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:48:07 INFO  : 'fpga -state' command is executed.
15:48:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:07 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:48:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:48:07 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:48:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:48:08 INFO  : 'stop' command is executed.
15:48:08 ERROR : AP transaction error, DAP status f0000021
15:48:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

15:48:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:48:34 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:48:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:48:42 INFO  : 'fpga -state' command is executed.
15:48:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:42 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:48:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:48:43 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:48:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:48:43 INFO  : 'stop' command is executed.
15:49:12 INFO  : 'ps7_init' command is executed.
15:49:13 INFO  : 'ps7_post_config' command is executed.
15:49:13 INFO  : 'con' command is executed.
15:49:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:49:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:15 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

15:49:16 INFO  : Memory regions updated for context APU
15:49:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:16 INFO  : 'con' command is executed.
15:49:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

15:51:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:51:43 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:52:04 INFO  : Disconnected from the channel tcfchan#30.
15:52:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:52:04 INFO  : 'fpga -state' command is executed.
15:52:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:05 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:52:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:52:05 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:52:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:52:06 INFO  : 'stop' command is executed.
15:52:35 INFO  : 'ps7_init' command is executed.
15:52:35 INFO  : 'ps7_post_config' command is executed.
15:52:36 INFO  : 'con' command is executed.
15:52:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:52:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:38 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

15:52:38 INFO  : Memory regions updated for context APU
15:52:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:39 INFO  : 'con' command is executed.
15:52:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

15:55:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:55:10 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:55:24 INFO  : Disconnected from the channel tcfchan#31.
15:55:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:55:24 INFO  : 'fpga -state' command is executed.
15:55:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:25 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:55:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:55:25 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:55:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:55:26 INFO  : 'stop' command is executed.
15:55:26 ERROR : AP transaction error, DAP status f0000021
15:55:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

15:55:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:55:42 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:55:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:55:46 INFO  : 'fpga -state' command is executed.
15:55:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:47 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:55:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:55:47 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:55:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:55:48 INFO  : 'stop' command is executed.
15:56:17 INFO  : 'ps7_init' command is executed.
15:56:17 INFO  : 'ps7_post_config' command is executed.
15:56:17 INFO  : 'con' command is executed.
15:56:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:56:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:20 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

15:56:20 INFO  : Memory regions updated for context APU
15:56:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:21 INFO  : 'con' command is executed.
15:56:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

15:57:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:57:58 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:58:10 INFO  : Disconnected from the channel tcfchan#32.
15:58:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:58:11 INFO  : 'fpga -state' command is executed.
15:58:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:11 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:58:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:58:12 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:58:12 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:58:13 INFO  : 'stop' command is executed.
15:58:13 ERROR : AP transaction error, DAP status f0000021
15:58:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

15:58:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:58:33 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:58:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
15:58:37 INFO  : 'fpga -state' command is executed.
15:58:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:38 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:58:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:58:38 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:58:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
15:58:39 INFO  : 'stop' command is executed.
15:59:08 INFO  : 'ps7_init' command is executed.
15:59:08 INFO  : 'ps7_post_config' command is executed.
15:59:08 INFO  : 'con' command is executed.
15:59:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:59:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:10 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:59:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

15:59:11 INFO  : Memory regions updated for context APU
15:59:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:11 INFO  : 'con' command is executed.
15:59:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

16:02:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
16:02:09 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:02:23 INFO  : Disconnected from the channel tcfchan#33.
16:02:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
16:02:24 INFO  : 'fpga -state' command is executed.
16:02:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:24 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:02:24 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
16:02:24 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:02:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
16:02:25 INFO  : 'stop' command is executed.
16:02:54 INFO  : 'ps7_init' command is executed.
16:02:55 INFO  : 'ps7_post_config' command is executed.
16:02:55 INFO  : 'con' command is executed.
16:02:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:02:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:57 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

16:02:58 INFO  : Memory regions updated for context APU
16:02:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:58 INFO  : 'con' command is executed.
16:02:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

16:08:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
16:08:16 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:08:30 INFO  : Disconnected from the channel tcfchan#34.
16:08:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
16:08:30 INFO  : 'fpga -state' command is executed.
16:08:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:30 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:08:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
16:08:31 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:08:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
16:08:32 INFO  : 'stop' command is executed.
16:08:32 ERROR : AP transaction error, DAP status f0000021
16:08:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

16:08:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
16:08:48 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:08:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
16:08:54 INFO  : 'fpga -state' command is executed.
16:08:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:54 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:08:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
16:08:55 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:08:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
16:08:55 INFO  : 'stop' command is executed.
16:09:24 INFO  : 'ps7_init' command is executed.
16:09:25 INFO  : 'ps7_post_config' command is executed.
16:09:25 INFO  : 'con' command is executed.
16:09:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:09:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:27 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:09:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

16:09:28 INFO  : Memory regions updated for context APU
16:09:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:09:28 INFO  : 'con' command is executed.
16:09:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

16:15:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
16:15:46 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:16:05 INFO  : Disconnected from the channel tcfchan#35.
16:16:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
16:16:05 INFO  : 'fpga -state' command is executed.
16:16:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:05 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:16:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
16:16:06 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:16:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
16:16:06 INFO  : 'stop' command is executed.
16:16:35 INFO  : 'ps7_init' command is executed.
16:16:36 INFO  : 'ps7_post_config' command is executed.
16:16:36 INFO  : 'con' command is executed.
16:16:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:16:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:38 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

16:16:39 INFO  : Memory regions updated for context APU
16:16:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:39 INFO  : 'con' command is executed.
16:16:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

09:36:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
09:36:29 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:36:47 INFO  : Disconnected from the channel tcfchan#36.
09:36:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
09:36:47 INFO  : 'fpga -state' command is executed.
09:36:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:36:48 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:36:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
09:36:48 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:36:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
09:36:49 INFO  : 'stop' command is executed.
09:37:17 INFO  : 'ps7_init' command is executed.
09:37:18 INFO  : 'ps7_post_config' command is executed.
09:37:18 INFO  : 'con' command is executed.
09:37:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:37:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:37:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:37:20 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:37:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

09:37:21 INFO  : Memory regions updated for context APU
09:37:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:37:21 INFO  : 'con' command is executed.
09:37:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

09:41:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:41:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
09:41:54 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:42:10 INFO  : Disconnected from the channel tcfchan#37.
09:42:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
09:42:10 INFO  : 'fpga -state' command is executed.
09:42:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:10 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:42:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
09:42:11 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:42:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
09:42:12 INFO  : 'stop' command is executed.
09:42:12 ERROR : AP transaction error, DAP status f0000021
09:42:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

09:42:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
09:42:32 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:42:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
09:42:37 INFO  : 'fpga -state' command is executed.
09:42:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:38 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:42:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
09:42:38 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:42:38 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
09:42:39 INFO  : 'stop' command is executed.
09:42:39 ERROR : AP transaction error, DAP status f0000021
09:42:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

09:42:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
09:43:00 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:43:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
09:43:07 INFO  : 'fpga -state' command is executed.
09:43:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:43:07 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:43:07 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
09:43:07 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:43:08 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
09:43:08 INFO  : 'stop' command is executed.
09:43:08 ERROR : AP transaction error, DAP status f0000021
09:43:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

09:45:15 INFO  : Launching XSDB server: xsdb -n /home/smagill/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
09:45:17 INFO  : XSDB server has started successfully.
09:45:18 INFO  : Processing command line option -hwspec /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper.hdf.
09:45:18 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
09:45:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:45:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
09:45:35 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:45:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
09:45:47 INFO  : 'fpga -state' command is executed.
09:45:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:45:48 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:45:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
09:45:48 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:45:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
09:45:49 INFO  : 'stop' command is executed.
09:46:19 INFO  : 'ps7_init' command is executed.
09:46:20 INFO  : 'ps7_post_config' command is executed.
09:46:20 INFO  : 'con' command is executed.
09:46:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:46:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:22 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:46:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

09:46:23 INFO  : Memory regions updated for context APU
09:46:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:23 INFO  : 'con' command is executed.
09:46:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

09:49:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:49:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
09:49:58 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:50:52 INFO  : Disconnected from the channel tcfchan#1.
09:50:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
09:50:52 INFO  : 'fpga -state' command is executed.
09:50:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:50:53 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:50:53 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
09:50:53 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:50:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
09:50:54 INFO  : 'stop' command is executed.
09:51:24 INFO  : 'ps7_init' command is executed.
09:51:25 INFO  : 'ps7_post_config' command is executed.
09:51:25 INFO  : 'con' command is executed.
09:51:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:51:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:27 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:51:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

09:51:27 INFO  : Memory regions updated for context APU
09:51:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:51:28 INFO  : 'con' command is executed.
09:51:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

09:55:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
09:55:18 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:55:34 INFO  : Disconnected from the channel tcfchan#2.
09:55:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
09:55:34 INFO  : 'fpga -state' command is executed.
09:55:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:35 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:55:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
09:55:35 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:55:35 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
09:55:36 INFO  : 'stop' command is executed.
09:56:06 INFO  : 'ps7_init' command is executed.
09:56:07 INFO  : 'ps7_post_config' command is executed.
09:56:07 INFO  : 'con' command is executed.
09:56:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:56:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:09 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:56:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

09:56:09 INFO  : Memory regions updated for context APU
09:56:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:56:10 INFO  : 'con' command is executed.
09:56:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

09:57:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
09:57:39 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:57:57 INFO  : Disconnected from the channel tcfchan#3.
09:57:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
09:57:58 INFO  : 'fpga -state' command is executed.
09:57:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:58 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
09:57:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
09:57:58 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
09:57:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
09:57:59 INFO  : 'stop' command is executed.
09:58:29 INFO  : 'ps7_init' command is executed.
09:58:30 INFO  : 'ps7_post_config' command is executed.
09:58:30 INFO  : 'con' command is executed.
09:58:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
09:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:32 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:58:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

09:58:33 INFO  : Memory regions updated for context APU
09:58:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:58:33 INFO  : 'con' command is executed.
09:58:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

10:10:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:10:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:10:46 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:11:03 INFO  : Disconnected from the channel tcfchan#4.
10:11:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:11:03 INFO  : 'fpga -state' command is executed.
10:11:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:03 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:11:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:11:04 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:11:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:11:05 INFO  : 'stop' command is executed.
10:11:05 ERROR : AP transaction error, DAP status f0000021
10:11:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

10:11:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:11:23 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:11:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:11:28 INFO  : 'fpga -state' command is executed.
10:11:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:28 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:11:28 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:11:28 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:11:29 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:11:29 INFO  : 'stop' command is executed.
10:11:59 INFO  : 'ps7_init' command is executed.
10:11:59 INFO  : 'ps7_post_config' command is executed.
10:12:00 INFO  : 'con' command is executed.
10:12:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:12:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:12:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:12:02 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:12:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

10:12:02 INFO  : Memory regions updated for context APU
10:12:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:12:03 INFO  : 'con' command is executed.
10:12:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

10:12:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:12:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:13:01 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:13:18 INFO  : Disconnected from the channel tcfchan#5.
10:13:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:13:18 INFO  : 'fpga -state' command is executed.
10:13:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:13:19 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:13:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:13:19 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:13:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:13:20 INFO  : 'stop' command is executed.
10:13:20 ERROR : AP transaction error, DAP status f0000021
10:13:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

10:13:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:13:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:13:41 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:13:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:13:47 INFO  : 'fpga -state' command is executed.
10:13:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:13:47 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:13:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:13:47 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:13:48 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:13:48 INFO  : 'stop' command is executed.
10:14:18 INFO  : 'ps7_init' command is executed.
10:14:18 INFO  : 'ps7_post_config' command is executed.
10:14:19 INFO  : 'con' command is executed.
10:14:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:14:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:21 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:14:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

10:14:21 INFO  : Memory regions updated for context APU
10:14:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:22 INFO  : 'con' command is executed.
10:14:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

10:16:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:16:22 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:16:41 INFO  : Disconnected from the channel tcfchan#6.
10:16:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:16:41 INFO  : 'fpga -state' command is executed.
10:16:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:42 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:16:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:16:42 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:16:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:16:43 INFO  : 'stop' command is executed.
10:16:43 ERROR : AP transaction error, DAP status f0000021
10:16:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

10:16:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:16:59 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:17:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:17:04 INFO  : 'fpga -state' command is executed.
10:17:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:04 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:17:04 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:17:04 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:17:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:17:05 INFO  : 'stop' command is executed.
10:17:36 INFO  : 'ps7_init' command is executed.
10:17:36 INFO  : 'ps7_post_config' command is executed.
10:17:37 INFO  : 'con' command is executed.
10:17:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:17:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:39 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:17:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

10:17:39 INFO  : Memory regions updated for context APU
10:17:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:17:39 INFO  : 'con' command is executed.
10:17:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

10:20:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:20:21 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:20:38 INFO  : Disconnected from the channel tcfchan#7.
10:20:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:20:39 INFO  : 'fpga -state' command is executed.
10:20:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:39 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:20:39 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:20:39 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:20:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:20:40 INFO  : 'stop' command is executed.
10:21:10 INFO  : 'ps7_init' command is executed.
10:21:11 INFO  : 'ps7_post_config' command is executed.
10:21:11 INFO  : 'con' command is executed.
10:21:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:21:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:13 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:21:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

10:21:14 INFO  : Memory regions updated for context APU
10:21:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:21:14 INFO  : 'con' command is executed.
10:21:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

10:22:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:22:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:22:52 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:23:19 INFO  : Disconnected from the channel tcfchan#8.
10:23:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:23:20 INFO  : 'fpga -state' command is executed.
10:23:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:23:20 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:23:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:23:20 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:23:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:23:21 INFO  : 'stop' command is executed.
10:23:21 ERROR : AP transaction error, DAP status f0000021
10:23:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

10:23:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:23:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:23:43 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:23:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:23:57 INFO  : 'fpga -state' command is executed.
10:23:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:23:58 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:23:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:23:58 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:23:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:23:59 INFO  : 'stop' command is executed.
10:23:59 ERROR : AP transaction error, DAP status f0000021
10:23:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

10:24:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:24:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:24:18 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:24:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:24:26 INFO  : 'fpga -state' command is executed.
10:24:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:24:26 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:24:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:24:27 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:24:27 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:24:27 INFO  : 'stop' command is executed.
10:24:27 ERROR : AP transaction error, DAP status f0000021
10:24:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

10:25:04 INFO  : Launching XSDB server: xsdb -n /home/smagill/Xilinx/SDK/2015.4/scripts/xsdb/xsdb/xsdb-server.tcl
10:25:07 INFO  : XSDB server has started successfully.
10:25:07 INFO  : Processing command line option -hwspec /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper.hdf.
10:25:07 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_1.
10:25:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:25:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:25:30 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:25:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:25:47 INFO  : 'fpga -state' command is executed.
10:25:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:25:47 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:25:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:25:47 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:25:47 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:25:48 INFO  : 'stop' command is executed.
10:26:18 INFO  : 'ps7_init' command is executed.
10:26:18 INFO  : 'ps7_post_config' command is executed.
10:26:19 INFO  : 'con' command is executed.
10:26:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:26:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:21 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:26:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

10:26:21 INFO  : Memory regions updated for context APU
10:26:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:26:22 INFO  : 'con' command is executed.
10:26:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

10:32:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:32:26 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:32:48 INFO  : Disconnected from the channel tcfchan#1.
10:32:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:32:49 INFO  : 'fpga -state' command is executed.
10:32:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:32:49 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:32:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:32:49 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:32:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:32:50 INFO  : 'stop' command is executed.
10:33:20 INFO  : 'ps7_init' command is executed.
10:33:21 INFO  : 'ps7_post_config' command is executed.
10:33:21 INFO  : 'con' command is executed.
10:33:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:33:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:23 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:33:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

10:33:24 INFO  : Memory regions updated for context APU
10:33:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:33:24 INFO  : 'con' command is executed.
10:33:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

10:40:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:41:05 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:41:25 INFO  : Disconnected from the channel tcfchan#2.
10:41:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:41:25 INFO  : 'fpga -state' command is executed.
10:41:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:25 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:41:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:41:26 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:41:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:41:27 INFO  : 'stop' command is executed.
10:41:57 INFO  : 'ps7_init' command is executed.
10:41:57 INFO  : 'ps7_post_config' command is executed.
10:41:58 INFO  : 'con' command is executed.
10:41:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:41:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:41:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:00 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:42:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

10:42:00 INFO  : Memory regions updated for context APU
10:42:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:42:00 INFO  : 'con' command is executed.
10:42:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

10:44:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:44:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:44:30 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:45:17 INFO  : Disconnected from the channel tcfchan#3.
10:45:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:45:18 INFO  : 'fpga -state' command is executed.
10:45:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:18 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:45:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:45:18 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:45:19 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:45:19 INFO  : 'stop' command is executed.
10:45:19 ERROR : AP transaction error, DAP status f0000021
10:45:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

10:46:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:46:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:46:26 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:47:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:47:16 INFO  : 'fpga -state' command is executed.
10:47:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:16 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:47:16 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:47:16 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:47:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:47:17 INFO  : 'stop' command is executed.
10:47:47 INFO  : 'ps7_init' command is executed.
10:47:48 INFO  : 'ps7_post_config' command is executed.
10:47:48 INFO  : 'con' command is executed.
10:47:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:47:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:50 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:47:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

10:47:51 INFO  : Memory regions updated for context APU
10:47:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:47:51 INFO  : 'con' command is executed.
10:47:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

10:54:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:54:26 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:54:48 INFO  : Disconnected from the channel tcfchan#4.
10:54:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:54:48 INFO  : 'fpga -state' command is executed.
10:54:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:49 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:54:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:54:49 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:54:49 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:54:50 INFO  : 'stop' command is executed.
10:55:20 INFO  : 'ps7_init' command is executed.
10:55:21 INFO  : 'ps7_post_config' command is executed.
10:55:21 INFO  : 'con' command is executed.
10:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:55:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:23 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:55:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

10:55:23 INFO  : Memory regions updated for context APU
10:55:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:55:24 INFO  : 'con' command is executed.
10:55:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

10:56:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:56:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:56:38 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:57:01 INFO  : Disconnected from the channel tcfchan#5.
10:57:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
10:57:02 INFO  : 'fpga -state' command is executed.
10:57:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:02 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
10:57:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:57:03 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
10:57:03 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
10:57:03 INFO  : 'stop' command is executed.
10:57:33 INFO  : 'ps7_init' command is executed.
10:57:34 INFO  : 'ps7_post_config' command is executed.
10:57:34 INFO  : 'con' command is executed.
10:57:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
10:57:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:36 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:57:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

10:57:37 INFO  : Memory regions updated for context APU
10:57:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:57:37 INFO  : 'con' command is executed.
10:57:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

11:01:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:01:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:01:48 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:02:05 INFO  : Disconnected from the channel tcfchan#6.
11:02:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:02:05 INFO  : 'fpga -state' command is executed.
11:02:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:06 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:02:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:02:06 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:02:06 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:02:07 INFO  : 'stop' command is executed.
11:02:07 ERROR : AP transaction error, DAP status f0000021
11:02:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

11:02:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:02:54 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:03:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:03:00 INFO  : 'fpga -state' command is executed.
11:03:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:01 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:03:01 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:03:01 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:03:02 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:03:02 INFO  : 'stop' command is executed.
11:03:32 INFO  : 'ps7_init' command is executed.
11:03:32 INFO  : 'ps7_post_config' command is executed.
11:03:33 INFO  : 'con' command is executed.
11:03:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:03:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:35 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:03:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

11:03:35 INFO  : Memory regions updated for context APU
11:03:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:03:35 INFO  : 'con' command is executed.
11:03:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

11:26:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:26:59 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:27:31 INFO  : Disconnected from the channel tcfchan#7.
11:27:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:27:31 INFO  : 'fpga -state' command is executed.
11:27:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:32 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:27:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:27:32 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:27:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:27:33 INFO  : 'stop' command is executed.
11:27:33 ERROR : AP transaction error, DAP status f0000021
11:27:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

11:27:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:28:01 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:28:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:28:10 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:28:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:28:17 INFO  : 'fpga -state' command is executed.
11:28:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:17 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:28:17 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:28:18 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:28:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:28:18 INFO  : 'stop' command is executed.
11:28:48 INFO  : 'ps7_init' command is executed.
11:28:49 INFO  : 'ps7_post_config' command is executed.
11:28:49 INFO  : 'con' command is executed.
11:28:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:28:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:51 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:28:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

11:28:52 INFO  : Memory regions updated for context APU
11:28:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:28:52 INFO  : 'con' command is executed.
11:28:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

11:30:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:31:20 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:33:09 INFO  : Disconnected from the channel tcfchan#8.
11:33:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:33:10 INFO  : 'fpga -state' command is executed.
11:33:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:10 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:33:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:33:11 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:33:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:33:11 INFO  : 'stop' command is executed.
11:33:42 INFO  : 'ps7_init' command is executed.
11:33:42 INFO  : 'ps7_post_config' command is executed.
11:33:42 INFO  : 'con' command is executed.
11:33:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:33:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:45 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

11:33:45 INFO  : Memory regions updated for context APU
11:33:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:45 INFO  : 'con' command is executed.
11:33:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

11:37:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:37:58 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:38:20 INFO  : Disconnected from the channel tcfchan#9.
11:38:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:38:21 INFO  : 'fpga -state' command is executed.
11:38:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:21 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:38:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:38:22 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:38:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:38:22 INFO  : 'stop' command is executed.
11:38:52 INFO  : 'ps7_init' command is executed.
11:38:53 INFO  : 'ps7_post_config' command is executed.
11:38:53 INFO  : 'con' command is executed.
11:38:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:38:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:55 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:38:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

11:38:56 INFO  : Memory regions updated for context APU
11:38:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:38:56 INFO  : 'con' command is executed.
11:38:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

11:41:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:41:39 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:41:55 INFO  : Disconnected from the channel tcfchan#10.
11:41:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:41:56 INFO  : 'fpga -state' command is executed.
11:41:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:56 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:41:56 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:41:56 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:41:57 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:41:57 INFO  : 'stop' command is executed.
11:42:27 INFO  : 'ps7_init' command is executed.
11:42:28 INFO  : 'ps7_post_config' command is executed.
11:42:28 INFO  : 'con' command is executed.
11:42:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:42:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:30 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:42:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

11:42:31 INFO  : Memory regions updated for context APU
11:42:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:31 INFO  : 'con' command is executed.
11:42:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

11:44:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:44:16 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:44:33 INFO  : Disconnected from the channel tcfchan#11.
11:44:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:44:33 INFO  : 'fpga -state' command is executed.
11:44:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:34 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:44:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:44:34 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:44:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:44:35 INFO  : 'stop' command is executed.
11:45:05 INFO  : 'ps7_init' command is executed.
11:45:06 INFO  : 'ps7_post_config' command is executed.
11:45:06 INFO  : 'con' command is executed.
11:45:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:45:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:08 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:45:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

11:45:08 INFO  : Memory regions updated for context APU
11:45:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:45:09 INFO  : 'con' command is executed.
11:45:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

11:46:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:46:25 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:46:40 INFO  : Disconnected from the channel tcfchan#12.
11:46:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:46:41 INFO  : 'fpga -state' command is executed.
11:46:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:41 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:46:41 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:46:42 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:46:42 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:46:42 INFO  : 'stop' command is executed.
11:47:12 INFO  : 'ps7_init' command is executed.
11:47:13 INFO  : 'ps7_post_config' command is executed.
11:47:13 INFO  : 'con' command is executed.
11:47:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:47:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:15 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:47:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

11:47:16 INFO  : Memory regions updated for context APU
11:47:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:16 INFO  : 'con' command is executed.
11:47:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

11:51:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:51:06 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:51:24 INFO  : Disconnected from the channel tcfchan#13.
11:51:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:51:25 INFO  : 'fpga -state' command is executed.
11:51:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:51:25 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:51:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:51:26 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:51:26 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:51:26 INFO  : 'stop' command is executed.
11:51:56 INFO  : 'ps7_init' command is executed.
11:51:57 INFO  : 'ps7_post_config' command is executed.
11:51:57 INFO  : 'con' command is executed.
11:51:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:51:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:51:59 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:51:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

11:52:00 INFO  : Memory regions updated for context APU
11:52:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:52:00 INFO  : 'con' command is executed.
11:52:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

11:58:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:58:48 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:59:04 INFO  : Disconnected from the channel tcfchan#14.
11:59:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:59:04 INFO  : 'fpga -state' command is executed.
11:59:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:05 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:59:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:59:05 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:59:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:59:06 INFO  : 'stop' command is executed.
11:59:06 ERROR : AP transaction error, DAP status f0000021
11:59:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

11:59:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:59:26 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:59:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
11:59:33 INFO  : 'fpga -state' command is executed.
11:59:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:34 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:59:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:59:34 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:59:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
11:59:36 INFO  : 'stop' command is executed.
12:00:48 ERROR : Invalid context
12:00:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

12:01:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:01:24 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:01:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:01:31 INFO  : 'fpga -state' command is executed.
12:01:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:31 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:01:31 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:01:31 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:01:32 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:01:32 INFO  : 'stop' command is executed.
12:02:02 INFO  : 'ps7_init' command is executed.
12:02:03 INFO  : 'ps7_post_config' command is executed.
12:02:03 INFO  : 'con' command is executed.
12:02:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:02:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:05 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:02:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

12:02:05 INFO  : Memory regions updated for context APU
12:02:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:02:06 INFO  : 'con' command is executed.
12:02:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

12:04:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:04:38 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:04:53 INFO  : Disconnected from the channel tcfchan#15.
12:04:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:04:54 INFO  : 'fpga -state' command is executed.
12:04:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:54 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:04:54 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:04:54 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:04:55 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:04:55 INFO  : 'stop' command is executed.
12:05:25 INFO  : 'ps7_init' command is executed.
12:05:26 INFO  : 'ps7_post_config' command is executed.
12:05:26 INFO  : 'con' command is executed.
12:05:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:05:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:28 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:05:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

12:05:29 INFO  : Memory regions updated for context APU
12:05:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:05:29 INFO  : 'con' command is executed.
12:05:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

12:08:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:08:53 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:09:10 INFO  : Disconnected from the channel tcfchan#16.
12:09:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:09:10 INFO  : 'fpga -state' command is executed.
12:09:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:09:10 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:09:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:09:11 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:09:11 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:09:12 INFO  : 'stop' command is executed.
12:09:43 INFO  : 'ps7_init' command is executed.
12:09:43 INFO  : 'ps7_post_config' command is executed.
12:09:43 INFO  : 'con' command is executed.
12:09:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:09:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:46 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:09:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

12:09:46 INFO  : Memory regions updated for context APU
12:09:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:09:46 INFO  : 'con' command is executed.
12:09:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

12:10:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:10:21 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:10:36 INFO  : Disconnected from the channel tcfchan#17.
12:10:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:10:36 INFO  : 'fpga -state' command is executed.
12:10:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:37 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:10:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:10:37 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:10:37 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:10:38 INFO  : 'stop' command is executed.
12:11:08 INFO  : 'ps7_init' command is executed.
12:11:09 INFO  : 'ps7_post_config' command is executed.
12:11:09 INFO  : 'con' command is executed.
12:11:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:11 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:11:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

12:11:11 INFO  : Memory regions updated for context APU
12:11:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:11:12 INFO  : 'con' command is executed.
12:11:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

12:20:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:20:26 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:20:44 INFO  : Disconnected from the channel tcfchan#18.
12:20:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:20:44 INFO  : 'fpga -state' command is executed.
12:20:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:45 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:20:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:20:45 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:20:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:20:46 INFO  : 'stop' command is executed.
12:21:16 INFO  : 'ps7_init' command is executed.
12:21:17 INFO  : 'ps7_post_config' command is executed.
12:21:17 INFO  : 'con' command is executed.
12:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:21:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:19 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:21:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

12:21:20 INFO  : Memory regions updated for context APU
12:21:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:20 INFO  : 'con' command is executed.
12:21:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

12:43:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:43:24 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:43:42 INFO  : Disconnected from the channel tcfchan#19.
12:43:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:43:43 INFO  : 'fpga -state' command is executed.
12:43:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:43 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:43:43 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:43:43 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:43:44 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:43:44 INFO  : 'stop' command is executed.
12:44:14 INFO  : 'ps7_init' command is executed.
12:44:15 INFO  : 'ps7_post_config' command is executed.
12:44:15 INFO  : 'con' command is executed.
12:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:44:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:18 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:44:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

12:44:18 INFO  : Memory regions updated for context APU
12:44:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:44:18 INFO  : 'con' command is executed.
12:44:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

12:46:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:46:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:46:46 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:47:03 INFO  : Disconnected from the channel tcfchan#20.
12:47:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:47:04 INFO  : 'fpga -state' command is executed.
12:47:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:04 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:47:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:47:05 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:47:05 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:47:05 INFO  : 'stop' command is executed.
12:47:36 INFO  : 'ps7_init' command is executed.
12:47:36 INFO  : 'ps7_post_config' command is executed.
12:47:36 INFO  : 'con' command is executed.
12:47:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:47:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:39 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:47:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

12:47:39 INFO  : Memory regions updated for context APU
12:47:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:40 INFO  : 'con' command is executed.
12:47:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

12:50:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:50:05 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:50:21 INFO  : Disconnected from the channel tcfchan#21.
12:50:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:50:22 INFO  : 'fpga -state' command is executed.
12:50:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:50:22 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:50:22 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:50:22 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:50:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:50:23 INFO  : 'stop' command is executed.
12:50:54 INFO  : 'ps7_init' command is executed.
12:50:55 INFO  : 'ps7_post_config' command is executed.
12:50:55 INFO  : 'con' command is executed.
12:50:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:50:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:57 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:50:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

12:50:58 INFO  : Memory regions updated for context APU
12:50:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:50:58 INFO  : 'con' command is executed.
12:50:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

12:54:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:54:51 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:55:09 INFO  : Disconnected from the channel tcfchan#22.
12:55:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:55:09 INFO  : 'fpga -state' command is executed.
12:55:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:55:10 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:55:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:55:10 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:55:10 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:55:12 INFO  : 'stop' command is executed.
12:56:32 ERROR : Cannot flush JTAG server queue. ftdi_write_data_submit failed: usb bulk read failed
12:56:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

12:56:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:56:45 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:56:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:56:51 INFO  : 'fpga -state' command is executed.
12:56:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:51 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:56:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:56:52 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:56:52 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:56:52 INFO  : 'stop' command is executed.
12:57:22 INFO  : 'ps7_init' command is executed.
12:57:23 INFO  : 'ps7_post_config' command is executed.
12:57:23 INFO  : 'con' command is executed.
12:57:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:57:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:26 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:57:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

12:57:26 INFO  : Memory regions updated for context APU
12:57:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:57:26 INFO  : 'con' command is executed.
12:57:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

12:59:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:59:09 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:59:24 INFO  : Disconnected from the channel tcfchan#23.
12:59:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
12:59:24 INFO  : 'fpga -state' command is executed.
12:59:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:59:25 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:59:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:59:25 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:59:25 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
12:59:26 INFO  : 'stop' command is executed.
12:59:56 INFO  : 'ps7_init' command is executed.
12:59:56 INFO  : 'ps7_post_config' command is executed.
12:59:57 INFO  : 'con' command is executed.
12:59:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:59:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:59:59 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:59:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

13:00:00 INFO  : Memory regions updated for context APU
13:00:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:00:00 INFO  : 'con' command is executed.
13:00:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

13:00:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:00:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
13:00:48 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:01:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
13:01:28 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:01:49 INFO  : Disconnected from the channel tcfchan#24.
13:01:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
13:01:50 INFO  : 'fpga -state' command is executed.
13:01:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:50 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:01:50 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
13:01:50 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:01:51 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
13:01:51 INFO  : 'stop' command is executed.
13:02:21 INFO  : 'ps7_init' command is executed.
13:02:22 INFO  : 'ps7_post_config' command is executed.
13:02:22 INFO  : 'con' command is executed.
13:02:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:02:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:24 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:02:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

13:02:25 INFO  : Memory regions updated for context APU
13:02:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:02:25 INFO  : 'con' command is executed.
13:02:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

14:27:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
14:27:09 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:27:32 INFO  : Disconnected from the channel tcfchan#25.
14:27:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
14:27:33 INFO  : 'fpga -state' command is executed.
14:27:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:27:33 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:27:33 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
14:27:33 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:27:34 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
14:27:35 INFO  : 'stop' command is executed.
14:28:31 ERROR : Cannot flush JTAG server queue. ftdi_write_data_submit failed: usb bulk read failed
14:28:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

14:28:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
14:28:48 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:28:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
14:28:58 INFO  : 'fpga -state' command is executed.
14:28:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:28:58 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:28:58 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
14:28:58 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:28:59 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
14:28:59 INFO  : 'stop' command is executed.
14:28:59 ERROR : AP transaction error, DAP status f0000021
14:28:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
----------------End of Script----------------

14:29:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
14:29:14 INFO  : FPGA configured successfully with bitstream "/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:29:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279771822A" && level==0} -index 1' command is executed.
14:29:19 INFO  : 'fpga -state' command is executed.
14:29:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:20 INFO  : Sourcing of '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:29:20 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
14:29:20 INFO  : Hardware design information is loaded from '/home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:29:21 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0' command is executed.
14:29:21 INFO  : 'stop' command is executed.
14:29:50 INFO  : 'ps7_init' command is executed.
14:29:51 INFO  : 'ps7_post_config' command is executed.
14:29:51 INFO  : 'con' command is executed.
14:29:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:29:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:53 INFO  : The application '/home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:29:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
loadhw /home/smagill/fpga/test/intro/intro.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
stop
ps7_init
ps7_post_config
con
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
dow /home/smagill/fpga/test/intro/intro.sdk/intro/Debug/intro.elf
----------------End of Script----------------

14:29:54 INFO  : Memory regions updated for context APU
14:29:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:29:54 INFO  : 'con' command is executed.
14:29:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279771822A"} -index 0
con
----------------End of Script----------------

