// Seed: 2607762794
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    output logic id_1,
    output logic id_2,
    output id_3,
    output logic id_4,
    input id_5,
    input logic id_6,
    input logic id_7,
    input id_8,
    input logic id_9,
    input id_10,
    output id_11,
    input id_12,
    input id_13,
    output id_14,
    input id_15,
    input id_16,
    input id_17,
    output id_18
);
  type_26(
      id_12, 1 && {id_5, 1} && 1
  );
  assign id_4 = 1'b0;
endmodule
