CVC: Log output to /openLANE_flow/designs/dvsd_adder_12bit/runs/first_run/results/cvc/cvc_dvsd_adder_12bit.log
CVC: Error output to /openLANE_flow/designs/dvsd_adder_12bit/runs/first_run/results/cvc/cvc_dvsd_adder_12bit.error.gz
CVC: Debug output to /openLANE_flow/designs/dvsd_adder_12bit/runs/first_run/results/cvc/cvc_dvsd_adder_12bit.debug.gz
CVC: Circuit Validation Check  Version 1.0.0
CVC: Start: Fri Aug 27 08:32:07 2021

Using the following parameters for CVC (Circuit Validation Check) from /openLANE_flow/scripts/cvc/sky130A/cvcrc.sky130A
CVC_TOP = 'dvsd_adder_12bit'
CVC_NETLIST = '/openLANE_flow/designs/dvsd_adder_12bit/runs/first_run/results/cvc/dvsd_adder_12bit.cdl'
CVC_MODE = 'dvsd_adder_12bit'
CVC_MODEL_FILE = '/openLANE_flow/scripts/cvc/sky130A/cvc.sky130A.models'
CVC_POWER_FILE = '/openLANE_flow/designs/dvsd_adder_12bit/runs/first_run/results/cvc/dvsd_adder_12bit.power'
CVC_FUSE_FILE = ''
CVC_REPORT_FILE = '/openLANE_flow/designs/dvsd_adder_12bit/runs/first_run/results/cvc/cvc_dvsd_adder_12bit.log'
CVC_REPORT_TITLE = 'CVC $CVC_TOP'
CVC_CIRCUIT_ERROR_LIMIT = '100'
CVC_SEARCH_LIMIT = '100'
CVC_LEAK_LIMIT = '0.0002'
CVC_SOI = 'false'
CVC_SCRC = 'false'
CVC_VTH_GATES = 'false'
CVC_MIN_VTH_GATES = 'false'
CVC_IGNORE_VTH_FLOATING = 'false'
CVC_IGNORE_NO_LEAK_FLOATING = 'false'
CVC_LEAK_OVERVOLTAGE = 'true'
CVC_LOGIC_DIODES = 'false'
CVC_ANALOG_GATES = 'true'
CVC_BACKUP_RESULTS = 'false'
CVC_MOS_DIODE_ERROR_THRESHOLD = '0'
CVC_SHORT_ERROR_THRESHOLD = '0'
CVC_BIAS_ERROR_THRESHOLD = '0'
CVC_FORWARD_ERROR_THRESHOLD = '0'
CVC_FLOATING_ERROR_THRESHOLD = '0'
CVC_GATE_ERROR_THRESHOLD = '0'
CVC_LEAK?_ERROR_THRESHOLD = '0'
CVC_EXPECTED_ERROR_THRESHOLD = '0'
CVC_OVERVOLTAGE_ERROR_THRESHOLD = '0'
CVC_PARALLEL_CIRCUIT_PORT_LIMIT = '0'
CVC_CELL_ERROR_LIMIT_FILE = ''
CVC_CELL_CHECKSUM_FILE = ''
CVC_LARGE_CIRCUIT_SIZE = '10000000'
CVC_NET_CHECK_FILE = ''
End of parameters

CVC: Reading device model settings...
CVC: Reading power settings...
CVC: Parsing netlist /openLANE_flow/designs/dvsd_adder_12bit/runs/first_run/results/cvc/dvsd_adder_12bit.cdl
Cdl fixed data size 22820
Usage CDL: Time: 0  Memory: 6828  I/O: 4272  Swap: 0
CVC: Counting and linking...
CVC: Assigning IDs ...
Usage DB: Time: 0  Memory: 6828  I/O: 4272  Swap: 0
CVC: 500(500) instances, 472(472) nets, 1392(1392) devices.
CVC: Setting models ...
Setting model tolerances...
CVC: Shorting switches...
	Shorted 0 short
Setting instance power...

ModelList> filename /openLANE_flow/scripts/cvc/sky130A/cvc.sky130A.models
 Model> nfet_01v8        696 M->nmos       Parameters> Vth=0.2 Vds=1.8 Vgs=1.8 R=L/W*7000 Diodes> 4-1 4-3
 Model> pfet_01v8_hvt       696 M->pmos       Parameters> Vth=-0.2 Vds=1.8 Vgs=1.8 R=L/W*7000 Diodes> 1-4 3-4
 Model> short              0 R->switch_on  Parameters>
ModelList> end

Power List> filename /openLANE_flow/designs/dvsd_adder_12bit/runs/first_run/results/cvc/dvsd_adder_12bit.power
 VPWR power 1.8 -> 1.8 power
 VGND power 0.0 -> 0.0 power
 CE~>std_input input std_input -> min@0.0 max@1.8 input family(std_input;)
 Cin~>std_input input std_input -> min@0.0 max@1.8 input family(std_input;)
A[11:0]~>std_input input std_input
 ->A[0] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->A[10] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->A[11] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->A[1] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->A[2] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->A[3] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->A[4] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->A[5] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->A[6] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->A[7] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->A[8] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->A[9] input std_input -> min@0.0 max@1.8 input family(std_input;)
B[11:0]~>std_input input std_input
 ->B[0] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->B[10] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->B[11] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->B[1] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->B[2] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->B[3] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->B[4] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->B[5] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->B[6] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->B[7] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->B[8] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->B[9] input std_input -> min@0.0 max@1.8 input family(std_input;)
> expected values
> macros
 #define std_input min@VGND max@VPWR -> min@0.0 max@1.8
Power List> end

CVC: Linking devices...
Usage EQUIV: Time: 0  Memory: 7268  I/O: 4336  Swap: 0
Power nets 33
Hash dump:parameter->resistance map
Contains 53 buckets, 23 elements
Element count 0, 32
Element count 1, 19
Element count 2, 2
Unused hash: 0.60, average depth 1.17
Hash dump:text->circuit map
Contains 337 buckets, 438 elements
Element count 0, 76
Element count 1, 119
Element count 2, 109
Element count 3, 31
Element count 4, 2
Unused hash: 0.23, average depth 1.98
Hash dump:string->text map
Contains 1493 buckets, 1768 elements
Element count 0, 476
Element count 1, 519
Element count 2, 317
Element count 3, 129
Element count 4, 37
Element count 5, 11
Element count 6, 3
Element count 7, 1
Unused hash: 0.32, average depth 2.25
CVC: Shorting non conducting resistors...
CVC: Calculating resistor voltages...
Usage RES: Time: 0  Memory: 7268  I/O: 4336  Swap: 0
Power nets 33
CVC: Calculating min/max voltages...
Processing trivial nets found 209 trivial nets
CVC: Ignoring invalid calculations...
CVC:   Removed 0 calculations
Copying master nets
CVC: Ignoring non-conducting devices...
CVC:   Ignored 0 devices
Usage MIN/MAX1: Time: 0  Memory: 7268  I/O: 4336  Swap: 0
Power nets 198
! Checking forward bias diode errors: 

! Checking nmos source/drain vs bias errors: 

! Checking nmos gate vs source errors: 

! Checking pmos source/drain vs bias errors: 

! Checking pmos gate vs source errors: 

Usage ERROR: Time: 0  Memory: 7268  I/O: 4336  Swap: 0
CVC: Propagating Simulation voltages 1...
Usage SIM1: Time: 0  Memory: 7268  I/O: 4336  Swap: 0
Power nets 198
CVC: Propagating Simulation voltages 3...
Usage SIM2: Time: 0  Memory: 7268  I/O: 4336  Swap: 0
Power nets 198
Added 0 latch voltages
CVC: Calculating min/max voltages...
Processing trivial nets found 209 trivial nets
CVC: Ignoring invalid calculations...
CVC:   Removed 0 calculations
Copying master nets
CVC: Ignoring non-conducting devices...
CVC:   Ignored 0 devices
Usage MIN/MAX2: Time: 0  Memory: 7268  I/O: 4336  Swap: 0
Power nets 363
! Checking overvoltage errors

! Checking nmos possible leak errors: 

! Checking pmos possible leak errors: 

! Checking mos floating input errors:

! Checking expected values:

CVC: Error Counts
CVC: Fuse Problems:         0
CVC: Min Voltage Conflicts: 0
CVC: Max Voltage Conflicts: 0
CVC: Leaks:                 0
CVC: LDD drain->source:     0
CVC: HI-Z Inputs:           0
CVC: Forward Bias Diodes:   0
CVC: NMOS Source vs Bulk:   0
CVC: NMOS Gate vs Source:   0
CVC: NMOS Possible Leaks:   0
CVC: PMOS Source vs Bulk:   0
CVC: PMOS Gate vs Source:   0
CVC: PMOS Possible Leaks:   0
CVC: Overvoltage-VBG:       0
CVC: Overvoltage-VBS:       0
CVC: Overvoltage-VDS:       0
CVC: Overvoltage-VGS:       0
CVC: Unexpected voltage :   0
CVC: Total:                 0
Usage Total: Time: 0  Memory: 7912  I/O: 4368  Swap: 0
Virtual net update/access 3480/120089
CVC: Log output to /openLANE_flow/designs/dvsd_adder_12bit/runs/first_run/results/cvc/cvc_dvsd_adder_12bit.log
CVC: End: Fri Aug 27 08:32:07 2021

