
Minirys_RTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006428  080000c0  080000c0  000100c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000234  080064e8  080064e8  000164e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800671c  0800671c  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  0800671c  0800671c  0001671c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006724  08006724  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006724  08006724  00016724  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006728  08006728  00016728  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800672c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000017fc  20000074  080067a0  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001870  080067a0  00021870  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003237d  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000056a0  00000000  00000000  00052419  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001530  00000000  00000000  00057ac0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0001abbf  00000000  00000000  00058ff0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00026c47  00000000  00000000  00073baf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000a75ca  00000000  00000000  0009a7f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  00141dc0  2**0
                  CONTENTS, READONLY
 19 .debug_loc    0001a52c  00000000  00000000  00141e13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_ranges 00002f98  00000000  00000000  0015c340  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004408  00000000  00000000  0015f2d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000074 	.word	0x20000074
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080064d0 	.word	0x080064d0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000078 	.word	0x20000078
 8000104:	080064d0 	.word	0x080064d0

08000108 <__gnu_thumb1_case_sqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5609      	ldrsb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__gnu_thumb1_case_uqi>:
 800011c:	b402      	push	{r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	5c09      	ldrb	r1, [r1, r0]
 8000126:	0049      	lsls	r1, r1, #1
 8000128:	448e      	add	lr, r1
 800012a:	bc02      	pop	{r1}
 800012c:	4770      	bx	lr
 800012e:	46c0      	nop			; (mov r8, r8)

08000130 <__gnu_thumb1_case_shi>:
 8000130:	b403      	push	{r0, r1}
 8000132:	4671      	mov	r1, lr
 8000134:	0849      	lsrs	r1, r1, #1
 8000136:	0040      	lsls	r0, r0, #1
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	5e09      	ldrsh	r1, [r1, r0]
 800013c:	0049      	lsls	r1, r1, #1
 800013e:	448e      	add	lr, r1
 8000140:	bc03      	pop	{r0, r1}
 8000142:	4770      	bx	lr

08000144 <__gnu_thumb1_case_uhi>:
 8000144:	b403      	push	{r0, r1}
 8000146:	4671      	mov	r1, lr
 8000148:	0849      	lsrs	r1, r1, #1
 800014a:	0040      	lsls	r0, r0, #1
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	5a09      	ldrh	r1, [r1, r0]
 8000150:	0049      	lsls	r1, r1, #1
 8000152:	448e      	add	lr, r1
 8000154:	bc03      	pop	{r0, r1}
 8000156:	4770      	bx	lr

08000158 <__udivsi3>:
 8000158:	2200      	movs	r2, #0
 800015a:	0843      	lsrs	r3, r0, #1
 800015c:	428b      	cmp	r3, r1
 800015e:	d374      	bcc.n	800024a <__udivsi3+0xf2>
 8000160:	0903      	lsrs	r3, r0, #4
 8000162:	428b      	cmp	r3, r1
 8000164:	d35f      	bcc.n	8000226 <__udivsi3+0xce>
 8000166:	0a03      	lsrs	r3, r0, #8
 8000168:	428b      	cmp	r3, r1
 800016a:	d344      	bcc.n	80001f6 <__udivsi3+0x9e>
 800016c:	0b03      	lsrs	r3, r0, #12
 800016e:	428b      	cmp	r3, r1
 8000170:	d328      	bcc.n	80001c4 <__udivsi3+0x6c>
 8000172:	0c03      	lsrs	r3, r0, #16
 8000174:	428b      	cmp	r3, r1
 8000176:	d30d      	bcc.n	8000194 <__udivsi3+0x3c>
 8000178:	22ff      	movs	r2, #255	; 0xff
 800017a:	0209      	lsls	r1, r1, #8
 800017c:	ba12      	rev	r2, r2
 800017e:	0c03      	lsrs	r3, r0, #16
 8000180:	428b      	cmp	r3, r1
 8000182:	d302      	bcc.n	800018a <__udivsi3+0x32>
 8000184:	1212      	asrs	r2, r2, #8
 8000186:	0209      	lsls	r1, r1, #8
 8000188:	d065      	beq.n	8000256 <__udivsi3+0xfe>
 800018a:	0b03      	lsrs	r3, r0, #12
 800018c:	428b      	cmp	r3, r1
 800018e:	d319      	bcc.n	80001c4 <__udivsi3+0x6c>
 8000190:	e000      	b.n	8000194 <__udivsi3+0x3c>
 8000192:	0a09      	lsrs	r1, r1, #8
 8000194:	0bc3      	lsrs	r3, r0, #15
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x46>
 800019a:	03cb      	lsls	r3, r1, #15
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b83      	lsrs	r3, r0, #14
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x52>
 80001a6:	038b      	lsls	r3, r1, #14
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0b43      	lsrs	r3, r0, #13
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x5e>
 80001b2:	034b      	lsls	r3, r1, #13
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0b03      	lsrs	r3, r0, #12
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x6a>
 80001be:	030b      	lsls	r3, r1, #12
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0ac3      	lsrs	r3, r0, #11
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x76>
 80001ca:	02cb      	lsls	r3, r1, #11
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a83      	lsrs	r3, r0, #10
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x82>
 80001d6:	028b      	lsls	r3, r1, #10
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	0a43      	lsrs	r3, r0, #9
 80001de:	428b      	cmp	r3, r1
 80001e0:	d301      	bcc.n	80001e6 <__udivsi3+0x8e>
 80001e2:	024b      	lsls	r3, r1, #9
 80001e4:	1ac0      	subs	r0, r0, r3
 80001e6:	4152      	adcs	r2, r2
 80001e8:	0a03      	lsrs	r3, r0, #8
 80001ea:	428b      	cmp	r3, r1
 80001ec:	d301      	bcc.n	80001f2 <__udivsi3+0x9a>
 80001ee:	020b      	lsls	r3, r1, #8
 80001f0:	1ac0      	subs	r0, r0, r3
 80001f2:	4152      	adcs	r2, r2
 80001f4:	d2cd      	bcs.n	8000192 <__udivsi3+0x3a>
 80001f6:	09c3      	lsrs	r3, r0, #7
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xa8>
 80001fc:	01cb      	lsls	r3, r1, #7
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0983      	lsrs	r3, r0, #6
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xb4>
 8000208:	018b      	lsls	r3, r1, #6
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	0943      	lsrs	r3, r0, #5
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xc0>
 8000214:	014b      	lsls	r3, r1, #5
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0903      	lsrs	r3, r0, #4
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xcc>
 8000220:	010b      	lsls	r3, r1, #4
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	08c3      	lsrs	r3, r0, #3
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xd8>
 800022c:	00cb      	lsls	r3, r1, #3
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	0883      	lsrs	r3, r0, #2
 8000234:	428b      	cmp	r3, r1
 8000236:	d301      	bcc.n	800023c <__udivsi3+0xe4>
 8000238:	008b      	lsls	r3, r1, #2
 800023a:	1ac0      	subs	r0, r0, r3
 800023c:	4152      	adcs	r2, r2
 800023e:	0843      	lsrs	r3, r0, #1
 8000240:	428b      	cmp	r3, r1
 8000242:	d301      	bcc.n	8000248 <__udivsi3+0xf0>
 8000244:	004b      	lsls	r3, r1, #1
 8000246:	1ac0      	subs	r0, r0, r3
 8000248:	4152      	adcs	r2, r2
 800024a:	1a41      	subs	r1, r0, r1
 800024c:	d200      	bcs.n	8000250 <__udivsi3+0xf8>
 800024e:	4601      	mov	r1, r0
 8000250:	4152      	adcs	r2, r2
 8000252:	4610      	mov	r0, r2
 8000254:	4770      	bx	lr
 8000256:	e7ff      	b.n	8000258 <__udivsi3+0x100>
 8000258:	b501      	push	{r0, lr}
 800025a:	2000      	movs	r0, #0
 800025c:	f000 f8f0 	bl	8000440 <__aeabi_idiv0>
 8000260:	bd02      	pop	{r1, pc}
 8000262:	46c0      	nop			; (mov r8, r8)

08000264 <__aeabi_uidivmod>:
 8000264:	2900      	cmp	r1, #0
 8000266:	d0f7      	beq.n	8000258 <__udivsi3+0x100>
 8000268:	e776      	b.n	8000158 <__udivsi3>
 800026a:	4770      	bx	lr

0800026c <__divsi3>:
 800026c:	4603      	mov	r3, r0
 800026e:	430b      	orrs	r3, r1
 8000270:	d47f      	bmi.n	8000372 <__divsi3+0x106>
 8000272:	2200      	movs	r2, #0
 8000274:	0843      	lsrs	r3, r0, #1
 8000276:	428b      	cmp	r3, r1
 8000278:	d374      	bcc.n	8000364 <__divsi3+0xf8>
 800027a:	0903      	lsrs	r3, r0, #4
 800027c:	428b      	cmp	r3, r1
 800027e:	d35f      	bcc.n	8000340 <__divsi3+0xd4>
 8000280:	0a03      	lsrs	r3, r0, #8
 8000282:	428b      	cmp	r3, r1
 8000284:	d344      	bcc.n	8000310 <__divsi3+0xa4>
 8000286:	0b03      	lsrs	r3, r0, #12
 8000288:	428b      	cmp	r3, r1
 800028a:	d328      	bcc.n	80002de <__divsi3+0x72>
 800028c:	0c03      	lsrs	r3, r0, #16
 800028e:	428b      	cmp	r3, r1
 8000290:	d30d      	bcc.n	80002ae <__divsi3+0x42>
 8000292:	22ff      	movs	r2, #255	; 0xff
 8000294:	0209      	lsls	r1, r1, #8
 8000296:	ba12      	rev	r2, r2
 8000298:	0c03      	lsrs	r3, r0, #16
 800029a:	428b      	cmp	r3, r1
 800029c:	d302      	bcc.n	80002a4 <__divsi3+0x38>
 800029e:	1212      	asrs	r2, r2, #8
 80002a0:	0209      	lsls	r1, r1, #8
 80002a2:	d065      	beq.n	8000370 <__divsi3+0x104>
 80002a4:	0b03      	lsrs	r3, r0, #12
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d319      	bcc.n	80002de <__divsi3+0x72>
 80002aa:	e000      	b.n	80002ae <__divsi3+0x42>
 80002ac:	0a09      	lsrs	r1, r1, #8
 80002ae:	0bc3      	lsrs	r3, r0, #15
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x4c>
 80002b4:	03cb      	lsls	r3, r1, #15
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b83      	lsrs	r3, r0, #14
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x58>
 80002c0:	038b      	lsls	r3, r1, #14
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0b43      	lsrs	r3, r0, #13
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x64>
 80002cc:	034b      	lsls	r3, r1, #13
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0b03      	lsrs	r3, r0, #12
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x70>
 80002d8:	030b      	lsls	r3, r1, #12
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0ac3      	lsrs	r3, r0, #11
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x7c>
 80002e4:	02cb      	lsls	r3, r1, #11
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a83      	lsrs	r3, r0, #10
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0x88>
 80002f0:	028b      	lsls	r3, r1, #10
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	0a43      	lsrs	r3, r0, #9
 80002f8:	428b      	cmp	r3, r1
 80002fa:	d301      	bcc.n	8000300 <__divsi3+0x94>
 80002fc:	024b      	lsls	r3, r1, #9
 80002fe:	1ac0      	subs	r0, r0, r3
 8000300:	4152      	adcs	r2, r2
 8000302:	0a03      	lsrs	r3, r0, #8
 8000304:	428b      	cmp	r3, r1
 8000306:	d301      	bcc.n	800030c <__divsi3+0xa0>
 8000308:	020b      	lsls	r3, r1, #8
 800030a:	1ac0      	subs	r0, r0, r3
 800030c:	4152      	adcs	r2, r2
 800030e:	d2cd      	bcs.n	80002ac <__divsi3+0x40>
 8000310:	09c3      	lsrs	r3, r0, #7
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xae>
 8000316:	01cb      	lsls	r3, r1, #7
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0983      	lsrs	r3, r0, #6
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xba>
 8000322:	018b      	lsls	r3, r1, #6
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	0943      	lsrs	r3, r0, #5
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xc6>
 800032e:	014b      	lsls	r3, r1, #5
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xd2>
 800033a:	010b      	lsls	r3, r1, #4
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	08c3      	lsrs	r3, r0, #3
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xde>
 8000346:	00cb      	lsls	r3, r1, #3
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	0883      	lsrs	r3, r0, #2
 800034e:	428b      	cmp	r3, r1
 8000350:	d301      	bcc.n	8000356 <__divsi3+0xea>
 8000352:	008b      	lsls	r3, r1, #2
 8000354:	1ac0      	subs	r0, r0, r3
 8000356:	4152      	adcs	r2, r2
 8000358:	0843      	lsrs	r3, r0, #1
 800035a:	428b      	cmp	r3, r1
 800035c:	d301      	bcc.n	8000362 <__divsi3+0xf6>
 800035e:	004b      	lsls	r3, r1, #1
 8000360:	1ac0      	subs	r0, r0, r3
 8000362:	4152      	adcs	r2, r2
 8000364:	1a41      	subs	r1, r0, r1
 8000366:	d200      	bcs.n	800036a <__divsi3+0xfe>
 8000368:	4601      	mov	r1, r0
 800036a:	4152      	adcs	r2, r2
 800036c:	4610      	mov	r0, r2
 800036e:	4770      	bx	lr
 8000370:	e05d      	b.n	800042e <__divsi3+0x1c2>
 8000372:	0fca      	lsrs	r2, r1, #31
 8000374:	d000      	beq.n	8000378 <__divsi3+0x10c>
 8000376:	4249      	negs	r1, r1
 8000378:	1003      	asrs	r3, r0, #32
 800037a:	d300      	bcc.n	800037e <__divsi3+0x112>
 800037c:	4240      	negs	r0, r0
 800037e:	4053      	eors	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	469c      	mov	ip, r3
 8000384:	0903      	lsrs	r3, r0, #4
 8000386:	428b      	cmp	r3, r1
 8000388:	d32d      	bcc.n	80003e6 <__divsi3+0x17a>
 800038a:	0a03      	lsrs	r3, r0, #8
 800038c:	428b      	cmp	r3, r1
 800038e:	d312      	bcc.n	80003b6 <__divsi3+0x14a>
 8000390:	22fc      	movs	r2, #252	; 0xfc
 8000392:	0189      	lsls	r1, r1, #6
 8000394:	ba12      	rev	r2, r2
 8000396:	0a03      	lsrs	r3, r0, #8
 8000398:	428b      	cmp	r3, r1
 800039a:	d30c      	bcc.n	80003b6 <__divsi3+0x14a>
 800039c:	0189      	lsls	r1, r1, #6
 800039e:	1192      	asrs	r2, r2, #6
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d308      	bcc.n	80003b6 <__divsi3+0x14a>
 80003a4:	0189      	lsls	r1, r1, #6
 80003a6:	1192      	asrs	r2, r2, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d304      	bcc.n	80003b6 <__divsi3+0x14a>
 80003ac:	0189      	lsls	r1, r1, #6
 80003ae:	d03a      	beq.n	8000426 <__divsi3+0x1ba>
 80003b0:	1192      	asrs	r2, r2, #6
 80003b2:	e000      	b.n	80003b6 <__divsi3+0x14a>
 80003b4:	0989      	lsrs	r1, r1, #6
 80003b6:	09c3      	lsrs	r3, r0, #7
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x154>
 80003bc:	01cb      	lsls	r3, r1, #7
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0983      	lsrs	r3, r0, #6
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x160>
 80003c8:	018b      	lsls	r3, r1, #6
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	0943      	lsrs	r3, r0, #5
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x16c>
 80003d4:	014b      	lsls	r3, r1, #5
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0903      	lsrs	r3, r0, #4
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x178>
 80003e0:	010b      	lsls	r3, r1, #4
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	08c3      	lsrs	r3, r0, #3
 80003e8:	428b      	cmp	r3, r1
 80003ea:	d301      	bcc.n	80003f0 <__divsi3+0x184>
 80003ec:	00cb      	lsls	r3, r1, #3
 80003ee:	1ac0      	subs	r0, r0, r3
 80003f0:	4152      	adcs	r2, r2
 80003f2:	0883      	lsrs	r3, r0, #2
 80003f4:	428b      	cmp	r3, r1
 80003f6:	d301      	bcc.n	80003fc <__divsi3+0x190>
 80003f8:	008b      	lsls	r3, r1, #2
 80003fa:	1ac0      	subs	r0, r0, r3
 80003fc:	4152      	adcs	r2, r2
 80003fe:	d2d9      	bcs.n	80003b4 <__divsi3+0x148>
 8000400:	0843      	lsrs	r3, r0, #1
 8000402:	428b      	cmp	r3, r1
 8000404:	d301      	bcc.n	800040a <__divsi3+0x19e>
 8000406:	004b      	lsls	r3, r1, #1
 8000408:	1ac0      	subs	r0, r0, r3
 800040a:	4152      	adcs	r2, r2
 800040c:	1a41      	subs	r1, r0, r1
 800040e:	d200      	bcs.n	8000412 <__divsi3+0x1a6>
 8000410:	4601      	mov	r1, r0
 8000412:	4663      	mov	r3, ip
 8000414:	4152      	adcs	r2, r2
 8000416:	105b      	asrs	r3, r3, #1
 8000418:	4610      	mov	r0, r2
 800041a:	d301      	bcc.n	8000420 <__divsi3+0x1b4>
 800041c:	4240      	negs	r0, r0
 800041e:	2b00      	cmp	r3, #0
 8000420:	d500      	bpl.n	8000424 <__divsi3+0x1b8>
 8000422:	4249      	negs	r1, r1
 8000424:	4770      	bx	lr
 8000426:	4663      	mov	r3, ip
 8000428:	105b      	asrs	r3, r3, #1
 800042a:	d300      	bcc.n	800042e <__divsi3+0x1c2>
 800042c:	4240      	negs	r0, r0
 800042e:	b501      	push	{r0, lr}
 8000430:	2000      	movs	r0, #0
 8000432:	f000 f805 	bl	8000440 <__aeabi_idiv0>
 8000436:	bd02      	pop	{r1, pc}

08000438 <__aeabi_idivmod>:
 8000438:	2900      	cmp	r1, #0
 800043a:	d0f8      	beq.n	800042e <__divsi3+0x1c2>
 800043c:	e716      	b.n	800026c <__divsi3>
 800043e:	4770      	bx	lr

08000440 <__aeabi_idiv0>:
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			; (mov r8, r8)

08000444 <__aeabi_uldivmod>:
 8000444:	2b00      	cmp	r3, #0
 8000446:	d111      	bne.n	800046c <__aeabi_uldivmod+0x28>
 8000448:	2a00      	cmp	r2, #0
 800044a:	d10f      	bne.n	800046c <__aeabi_uldivmod+0x28>
 800044c:	2900      	cmp	r1, #0
 800044e:	d100      	bne.n	8000452 <__aeabi_uldivmod+0xe>
 8000450:	2800      	cmp	r0, #0
 8000452:	d002      	beq.n	800045a <__aeabi_uldivmod+0x16>
 8000454:	2100      	movs	r1, #0
 8000456:	43c9      	mvns	r1, r1
 8000458:	1c08      	adds	r0, r1, #0
 800045a:	b407      	push	{r0, r1, r2}
 800045c:	4802      	ldr	r0, [pc, #8]	; (8000468 <__aeabi_uldivmod+0x24>)
 800045e:	a102      	add	r1, pc, #8	; (adr r1, 8000468 <__aeabi_uldivmod+0x24>)
 8000460:	1840      	adds	r0, r0, r1
 8000462:	9002      	str	r0, [sp, #8]
 8000464:	bd03      	pop	{r0, r1, pc}
 8000466:	46c0      	nop			; (mov r8, r8)
 8000468:	ffffffd9 	.word	0xffffffd9
 800046c:	b403      	push	{r0, r1}
 800046e:	4668      	mov	r0, sp
 8000470:	b501      	push	{r0, lr}
 8000472:	9802      	ldr	r0, [sp, #8]
 8000474:	f000 f806 	bl	8000484 <__udivmoddi4>
 8000478:	9b01      	ldr	r3, [sp, #4]
 800047a:	469e      	mov	lr, r3
 800047c:	b002      	add	sp, #8
 800047e:	bc0c      	pop	{r2, r3}
 8000480:	4770      	bx	lr
 8000482:	46c0      	nop			; (mov r8, r8)

08000484 <__udivmoddi4>:
 8000484:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000486:	4657      	mov	r7, sl
 8000488:	464e      	mov	r6, r9
 800048a:	4645      	mov	r5, r8
 800048c:	46de      	mov	lr, fp
 800048e:	b5e0      	push	{r5, r6, r7, lr}
 8000490:	0004      	movs	r4, r0
 8000492:	000d      	movs	r5, r1
 8000494:	4692      	mov	sl, r2
 8000496:	4699      	mov	r9, r3
 8000498:	b083      	sub	sp, #12
 800049a:	428b      	cmp	r3, r1
 800049c:	d830      	bhi.n	8000500 <__udivmoddi4+0x7c>
 800049e:	d02d      	beq.n	80004fc <__udivmoddi4+0x78>
 80004a0:	4649      	mov	r1, r9
 80004a2:	4650      	mov	r0, sl
 80004a4:	f000 f8ba 	bl	800061c <__clzdi2>
 80004a8:	0029      	movs	r1, r5
 80004aa:	0006      	movs	r6, r0
 80004ac:	0020      	movs	r0, r4
 80004ae:	f000 f8b5 	bl	800061c <__clzdi2>
 80004b2:	1a33      	subs	r3, r6, r0
 80004b4:	4698      	mov	r8, r3
 80004b6:	3b20      	subs	r3, #32
 80004b8:	469b      	mov	fp, r3
 80004ba:	d433      	bmi.n	8000524 <__udivmoddi4+0xa0>
 80004bc:	465a      	mov	r2, fp
 80004be:	4653      	mov	r3, sl
 80004c0:	4093      	lsls	r3, r2
 80004c2:	4642      	mov	r2, r8
 80004c4:	001f      	movs	r7, r3
 80004c6:	4653      	mov	r3, sl
 80004c8:	4093      	lsls	r3, r2
 80004ca:	001e      	movs	r6, r3
 80004cc:	42af      	cmp	r7, r5
 80004ce:	d83a      	bhi.n	8000546 <__udivmoddi4+0xc2>
 80004d0:	42af      	cmp	r7, r5
 80004d2:	d100      	bne.n	80004d6 <__udivmoddi4+0x52>
 80004d4:	e078      	b.n	80005c8 <__udivmoddi4+0x144>
 80004d6:	465b      	mov	r3, fp
 80004d8:	1ba4      	subs	r4, r4, r6
 80004da:	41bd      	sbcs	r5, r7
 80004dc:	2b00      	cmp	r3, #0
 80004de:	da00      	bge.n	80004e2 <__udivmoddi4+0x5e>
 80004e0:	e075      	b.n	80005ce <__udivmoddi4+0x14a>
 80004e2:	2200      	movs	r2, #0
 80004e4:	2300      	movs	r3, #0
 80004e6:	9200      	str	r2, [sp, #0]
 80004e8:	9301      	str	r3, [sp, #4]
 80004ea:	2301      	movs	r3, #1
 80004ec:	465a      	mov	r2, fp
 80004ee:	4093      	lsls	r3, r2
 80004f0:	9301      	str	r3, [sp, #4]
 80004f2:	2301      	movs	r3, #1
 80004f4:	4642      	mov	r2, r8
 80004f6:	4093      	lsls	r3, r2
 80004f8:	9300      	str	r3, [sp, #0]
 80004fa:	e028      	b.n	800054e <__udivmoddi4+0xca>
 80004fc:	4282      	cmp	r2, r0
 80004fe:	d9cf      	bls.n	80004a0 <__udivmoddi4+0x1c>
 8000500:	2200      	movs	r2, #0
 8000502:	2300      	movs	r3, #0
 8000504:	9200      	str	r2, [sp, #0]
 8000506:	9301      	str	r3, [sp, #4]
 8000508:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800050a:	2b00      	cmp	r3, #0
 800050c:	d001      	beq.n	8000512 <__udivmoddi4+0x8e>
 800050e:	601c      	str	r4, [r3, #0]
 8000510:	605d      	str	r5, [r3, #4]
 8000512:	9800      	ldr	r0, [sp, #0]
 8000514:	9901      	ldr	r1, [sp, #4]
 8000516:	b003      	add	sp, #12
 8000518:	bcf0      	pop	{r4, r5, r6, r7}
 800051a:	46bb      	mov	fp, r7
 800051c:	46b2      	mov	sl, r6
 800051e:	46a9      	mov	r9, r5
 8000520:	46a0      	mov	r8, r4
 8000522:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000524:	4642      	mov	r2, r8
 8000526:	2320      	movs	r3, #32
 8000528:	1a9b      	subs	r3, r3, r2
 800052a:	4652      	mov	r2, sl
 800052c:	40da      	lsrs	r2, r3
 800052e:	4641      	mov	r1, r8
 8000530:	0013      	movs	r3, r2
 8000532:	464a      	mov	r2, r9
 8000534:	408a      	lsls	r2, r1
 8000536:	0017      	movs	r7, r2
 8000538:	4642      	mov	r2, r8
 800053a:	431f      	orrs	r7, r3
 800053c:	4653      	mov	r3, sl
 800053e:	4093      	lsls	r3, r2
 8000540:	001e      	movs	r6, r3
 8000542:	42af      	cmp	r7, r5
 8000544:	d9c4      	bls.n	80004d0 <__udivmoddi4+0x4c>
 8000546:	2200      	movs	r2, #0
 8000548:	2300      	movs	r3, #0
 800054a:	9200      	str	r2, [sp, #0]
 800054c:	9301      	str	r3, [sp, #4]
 800054e:	4643      	mov	r3, r8
 8000550:	2b00      	cmp	r3, #0
 8000552:	d0d9      	beq.n	8000508 <__udivmoddi4+0x84>
 8000554:	07fb      	lsls	r3, r7, #31
 8000556:	0872      	lsrs	r2, r6, #1
 8000558:	431a      	orrs	r2, r3
 800055a:	4646      	mov	r6, r8
 800055c:	087b      	lsrs	r3, r7, #1
 800055e:	e00e      	b.n	800057e <__udivmoddi4+0xfa>
 8000560:	42ab      	cmp	r3, r5
 8000562:	d101      	bne.n	8000568 <__udivmoddi4+0xe4>
 8000564:	42a2      	cmp	r2, r4
 8000566:	d80c      	bhi.n	8000582 <__udivmoddi4+0xfe>
 8000568:	1aa4      	subs	r4, r4, r2
 800056a:	419d      	sbcs	r5, r3
 800056c:	2001      	movs	r0, #1
 800056e:	1924      	adds	r4, r4, r4
 8000570:	416d      	adcs	r5, r5
 8000572:	2100      	movs	r1, #0
 8000574:	3e01      	subs	r6, #1
 8000576:	1824      	adds	r4, r4, r0
 8000578:	414d      	adcs	r5, r1
 800057a:	2e00      	cmp	r6, #0
 800057c:	d006      	beq.n	800058c <__udivmoddi4+0x108>
 800057e:	42ab      	cmp	r3, r5
 8000580:	d9ee      	bls.n	8000560 <__udivmoddi4+0xdc>
 8000582:	3e01      	subs	r6, #1
 8000584:	1924      	adds	r4, r4, r4
 8000586:	416d      	adcs	r5, r5
 8000588:	2e00      	cmp	r6, #0
 800058a:	d1f8      	bne.n	800057e <__udivmoddi4+0xfa>
 800058c:	9800      	ldr	r0, [sp, #0]
 800058e:	9901      	ldr	r1, [sp, #4]
 8000590:	465b      	mov	r3, fp
 8000592:	1900      	adds	r0, r0, r4
 8000594:	4169      	adcs	r1, r5
 8000596:	2b00      	cmp	r3, #0
 8000598:	db24      	blt.n	80005e4 <__udivmoddi4+0x160>
 800059a:	002b      	movs	r3, r5
 800059c:	465a      	mov	r2, fp
 800059e:	4644      	mov	r4, r8
 80005a0:	40d3      	lsrs	r3, r2
 80005a2:	002a      	movs	r2, r5
 80005a4:	40e2      	lsrs	r2, r4
 80005a6:	001c      	movs	r4, r3
 80005a8:	465b      	mov	r3, fp
 80005aa:	0015      	movs	r5, r2
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	db2a      	blt.n	8000606 <__udivmoddi4+0x182>
 80005b0:	0026      	movs	r6, r4
 80005b2:	409e      	lsls	r6, r3
 80005b4:	0033      	movs	r3, r6
 80005b6:	0026      	movs	r6, r4
 80005b8:	4647      	mov	r7, r8
 80005ba:	40be      	lsls	r6, r7
 80005bc:	0032      	movs	r2, r6
 80005be:	1a80      	subs	r0, r0, r2
 80005c0:	4199      	sbcs	r1, r3
 80005c2:	9000      	str	r0, [sp, #0]
 80005c4:	9101      	str	r1, [sp, #4]
 80005c6:	e79f      	b.n	8000508 <__udivmoddi4+0x84>
 80005c8:	42a3      	cmp	r3, r4
 80005ca:	d8bc      	bhi.n	8000546 <__udivmoddi4+0xc2>
 80005cc:	e783      	b.n	80004d6 <__udivmoddi4+0x52>
 80005ce:	4642      	mov	r2, r8
 80005d0:	2320      	movs	r3, #32
 80005d2:	2100      	movs	r1, #0
 80005d4:	1a9b      	subs	r3, r3, r2
 80005d6:	2200      	movs	r2, #0
 80005d8:	9100      	str	r1, [sp, #0]
 80005da:	9201      	str	r2, [sp, #4]
 80005dc:	2201      	movs	r2, #1
 80005de:	40da      	lsrs	r2, r3
 80005e0:	9201      	str	r2, [sp, #4]
 80005e2:	e786      	b.n	80004f2 <__udivmoddi4+0x6e>
 80005e4:	4642      	mov	r2, r8
 80005e6:	2320      	movs	r3, #32
 80005e8:	1a9b      	subs	r3, r3, r2
 80005ea:	002a      	movs	r2, r5
 80005ec:	4646      	mov	r6, r8
 80005ee:	409a      	lsls	r2, r3
 80005f0:	0023      	movs	r3, r4
 80005f2:	40f3      	lsrs	r3, r6
 80005f4:	4644      	mov	r4, r8
 80005f6:	4313      	orrs	r3, r2
 80005f8:	002a      	movs	r2, r5
 80005fa:	40e2      	lsrs	r2, r4
 80005fc:	001c      	movs	r4, r3
 80005fe:	465b      	mov	r3, fp
 8000600:	0015      	movs	r5, r2
 8000602:	2b00      	cmp	r3, #0
 8000604:	dad4      	bge.n	80005b0 <__udivmoddi4+0x12c>
 8000606:	4642      	mov	r2, r8
 8000608:	002f      	movs	r7, r5
 800060a:	2320      	movs	r3, #32
 800060c:	0026      	movs	r6, r4
 800060e:	4097      	lsls	r7, r2
 8000610:	1a9b      	subs	r3, r3, r2
 8000612:	40de      	lsrs	r6, r3
 8000614:	003b      	movs	r3, r7
 8000616:	4333      	orrs	r3, r6
 8000618:	e7cd      	b.n	80005b6 <__udivmoddi4+0x132>
 800061a:	46c0      	nop			; (mov r8, r8)

0800061c <__clzdi2>:
 800061c:	b510      	push	{r4, lr}
 800061e:	2900      	cmp	r1, #0
 8000620:	d103      	bne.n	800062a <__clzdi2+0xe>
 8000622:	f000 f807 	bl	8000634 <__clzsi2>
 8000626:	3020      	adds	r0, #32
 8000628:	e002      	b.n	8000630 <__clzdi2+0x14>
 800062a:	1c08      	adds	r0, r1, #0
 800062c:	f000 f802 	bl	8000634 <__clzsi2>
 8000630:	bd10      	pop	{r4, pc}
 8000632:	46c0      	nop			; (mov r8, r8)

08000634 <__clzsi2>:
 8000634:	211c      	movs	r1, #28
 8000636:	2301      	movs	r3, #1
 8000638:	041b      	lsls	r3, r3, #16
 800063a:	4298      	cmp	r0, r3
 800063c:	d301      	bcc.n	8000642 <__clzsi2+0xe>
 800063e:	0c00      	lsrs	r0, r0, #16
 8000640:	3910      	subs	r1, #16
 8000642:	0a1b      	lsrs	r3, r3, #8
 8000644:	4298      	cmp	r0, r3
 8000646:	d301      	bcc.n	800064c <__clzsi2+0x18>
 8000648:	0a00      	lsrs	r0, r0, #8
 800064a:	3908      	subs	r1, #8
 800064c:	091b      	lsrs	r3, r3, #4
 800064e:	4298      	cmp	r0, r3
 8000650:	d301      	bcc.n	8000656 <__clzsi2+0x22>
 8000652:	0900      	lsrs	r0, r0, #4
 8000654:	3904      	subs	r1, #4
 8000656:	a202      	add	r2, pc, #8	; (adr r2, 8000660 <__clzsi2+0x2c>)
 8000658:	5c10      	ldrb	r0, [r2, r0]
 800065a:	1840      	adds	r0, r0, r1
 800065c:	4770      	bx	lr
 800065e:	46c0      	nop			; (mov r8, r8)
 8000660:	02020304 	.word	0x02020304
 8000664:	01010101 	.word	0x01010101
	...

08000670 <modbus_init_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_modbus_init_task */
void modbus_init_task(void *argument)
{
 8000670:	b510      	push	{r4, lr}
  for(;;)
  {

      //HAL_GPIO_TogglePin(LED_B_GPIO_Port,LED_B_Pin);

      osDelay(2000);
 8000672:	24fa      	movs	r4, #250	; 0xfa
 8000674:	00e4      	lsls	r4, r4, #3
 8000676:	0020      	movs	r0, r4
 8000678:	f004 f851 	bl	800471e <osDelay>
  for(;;)
 800067c:	e7fb      	b.n	8000676 <modbus_init_task+0x6>

0800067e <MSM_DataCopy>:
      * @param Length Number of data to be transferred from ADC peripheral to memory
      *k
      */
void MSM_DataCopy(analog_data * Dest,const analog_data * Source, uint8_t NoOfBytes )
    {
    for(int i =0; i<NoOfBytes;++i)
 800067e:	2300      	movs	r3, #0
    {
 8000680:	b510      	push	{r4, lr}
 8000682:	0052      	lsls	r2, r2, #1
    for(int i =0; i<NoOfBytes;++i)
 8000684:	4293      	cmp	r3, r2
 8000686:	d100      	bne.n	800068a <MSM_DataCopy+0xc>
	{
	Dest[i]=Source[i];
	}


    }
 8000688:	bd10      	pop	{r4, pc}
	Dest[i]=Source[i];
 800068a:	5acc      	ldrh	r4, [r1, r3]
 800068c:	52c4      	strh	r4, [r0, r3]
    for(int i =0; i<NoOfBytes;++i)
 800068e:	3302      	adds	r3, #2
 8000690:	e7f8      	b.n	8000684 <MSM_DataCopy+0x6>
	...

08000694 <main_logic_setup>:
{
 8000694:	b570      	push	{r4, r5, r6, lr}
	xSemaphoreGive(modbus_h.ModBusSphrHandle);
 8000696:	2600      	movs	r6, #0
	xSemaphoreTake(modbus_h.ModBusSphrHandle , 100);
 8000698:	4c15      	ldr	r4, [pc, #84]	; (80006f0 <main_logic_setup+0x5c>)
 800069a:	2164      	movs	r1, #100	; 0x64
 800069c:	0025      	movs	r5, r4
 800069e:	35c4      	adds	r5, #196	; 0xc4
 80006a0:	6828      	ldr	r0, [r5, #0]
	HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, modbus_h.au16regs[0] & 0x1);
 80006a2:	3498      	adds	r4, #152	; 0x98
	xSemaphoreTake(modbus_h.ModBusSphrHandle , 100);
 80006a4:	f004 fbbd 	bl	8004e22 <xQueueSemaphoreTake>
	HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, modbus_h.au16regs[0] & 0x1);
 80006a8:	6823      	ldr	r3, [r4, #0]
 80006aa:	2104      	movs	r1, #4
 80006ac:	881a      	ldrh	r2, [r3, #0]
 80006ae:	2301      	movs	r3, #1
 80006b0:	4810      	ldr	r0, [pc, #64]	; (80006f4 <main_logic_setup+0x60>)
 80006b2:	401a      	ands	r2, r3
 80006b4:	f001 fa1c 	bl	8001af0 <HAL_GPIO_WritePin>
	ModbusDATA[1]=MachineStateData.FanSpeedRPM;
 80006b8:	4c0f      	ldr	r4, [pc, #60]	; (80006f8 <main_logic_setup+0x64>)
 80006ba:	4b10      	ldr	r3, [pc, #64]	; (80006fc <main_logic_setup+0x68>)
 80006bc:	8b22      	ldrh	r2, [r4, #24]
	MSM_DataCopy(&ModbusDATA[2],&MachineStateData.AnalogInputs.ADC_Input[0],12);
 80006be:	0021      	movs	r1, r4
	ModbusDATA[1]=MachineStateData.FanSpeedRPM;
 80006c0:	805a      	strh	r2, [r3, #2]
	MSM_DataCopy(&ModbusDATA[2],&MachineStateData.AnalogInputs.ADC_Input[0],12);
 80006c2:	480f      	ldr	r0, [pc, #60]	; (8000700 <main_logic_setup+0x6c>)
 80006c4:	220c      	movs	r2, #12
 80006c6:	f7ff ffda 	bl	800067e <MSM_DataCopy>
	xSemaphoreGive(modbus_h.ModBusSphrHandle);
 80006ca:	2300      	movs	r3, #0
 80006cc:	6828      	ldr	r0, [r5, #0]
 80006ce:	001a      	movs	r2, r3
 80006d0:	0019      	movs	r1, r3
 80006d2:	f004 fa47 	bl	8004b64 <xQueueGenericSend>
	uint32_t TmpFanSPeed=__HAL_TIM_GetCounter(&htim17);
 80006d6:	4b0b      	ldr	r3, [pc, #44]	; (8000704 <main_logic_setup+0x70>)
	osDelay(200);
 80006d8:	20c8      	movs	r0, #200	; 0xc8
	uint32_t TmpFanSPeed=__HAL_TIM_GetCounter(&htim17);
 80006da:	681a      	ldr	r2, [r3, #0]
	MachineStateData.FanSpeedRPM=TmpFanSPeed*300;
 80006dc:	2396      	movs	r3, #150	; 0x96
	uint32_t TmpFanSPeed=__HAL_TIM_GetCounter(&htim17);
 80006de:	6a51      	ldr	r1, [r2, #36]	; 0x24
	MachineStateData.FanSpeedRPM=TmpFanSPeed*300;
 80006e0:	005b      	lsls	r3, r3, #1
 80006e2:	434b      	muls	r3, r1
	htim17.Instance->CNT=0;
 80006e4:	6256      	str	r6, [r2, #36]	; 0x24
	MachineStateData.FanSpeedRPM=TmpFanSPeed*300;
 80006e6:	8323      	strh	r3, [r4, #24]
	osDelay(200);
 80006e8:	f004 f819 	bl	800471e <osDelay>
  for(;;)
 80006ec:	e7d4      	b.n	8000698 <main_logic_setup+0x4>
 80006ee:	46c0      	nop			; (mov r8, r8)
 80006f0:	200014dc 	.word	0x200014dc
 80006f4:	50000400 	.word	0x50000400
 80006f8:	2000171c 	.word	0x2000171c
 80006fc:	200014b4 	.word	0x200014b4
 8000700:	200014b8 	.word	0x200014b8
 8000704:	20001468 	.word	0x20001468

08000708 <SystemClock_Config>:
{
 8000708:	b510      	push	{r4, lr}
 800070a:	b09c      	sub	sp, #112	; 0x70
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800070c:	2238      	movs	r2, #56	; 0x38
 800070e:	2100      	movs	r1, #0
 8000710:	a80e      	add	r0, sp, #56	; 0x38
 8000712:	f005 fe08 	bl	8006326 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000716:	2210      	movs	r2, #16
 8000718:	2100      	movs	r1, #0
 800071a:	4668      	mov	r0, sp
 800071c:	f005 fe03 	bl	8006326 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000720:	2228      	movs	r2, #40	; 0x28
 8000722:	2100      	movs	r1, #0
 8000724:	a804      	add	r0, sp, #16
 8000726:	f005 fdfe 	bl	8006326 <memset>
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800072a:	2080      	movs	r0, #128	; 0x80
 800072c:	0080      	lsls	r0, r0, #2
 800072e:	f001 f9e5 	bl	8001afc <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000732:	2380      	movs	r3, #128	; 0x80
 8000734:	005b      	lsls	r3, r3, #1
 8000736:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000738:	2300      	movs	r3, #0
 800073a:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800073c:	3340      	adds	r3, #64	; 0x40
 800073e:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000740:	3b10      	subs	r3, #16
 8000742:	9317      	str	r3, [sp, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLN = 80;
 8000744:	3320      	adds	r3, #32
 8000746:	9318      	str	r3, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000748:	2380      	movs	r3, #128	; 0x80
 800074a:	029b      	lsls	r3, r3, #10
 800074c:	9319      	str	r3, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800074e:	2380      	movs	r3, #128	; 0x80
 8000750:	049b      	lsls	r3, r3, #18
 8000752:	931a      	str	r3, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV5;
 8000754:	2380      	movs	r3, #128	; 0x80
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000756:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV5;
 8000758:	061b      	lsls	r3, r3, #24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800075a:	a80e      	add	r0, sp, #56	; 0x38
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800075c:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800075e:	9415      	str	r4, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000760:	9416      	str	r4, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV5;
 8000762:	931b      	str	r3, [sp, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000764:	f001 f9f6 	bl	8001b54 <HAL_RCC_OscConfig>
 8000768:	2800      	cmp	r0, #0
 800076a:	d001      	beq.n	8000770 <SystemClock_Config+0x68>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800076c:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800076e:	e7fe      	b.n	800076e <SystemClock_Config+0x66>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000770:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000772:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000774:	9003      	str	r0, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000776:	0021      	movs	r1, r4
 8000778:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800077a:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800077c:	9401      	str	r4, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800077e:	f001 fc53 	bl	8002028 <HAL_RCC_ClockConfig>
 8000782:	2800      	cmp	r0, #0
 8000784:	d001      	beq.n	800078a <SystemClock_Config+0x82>
 8000786:	b672      	cpsid	i
  while (1)
 8000788:	e7fe      	b.n	8000788 <SystemClock_Config+0x80>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_ADC;
 800078a:	4b06      	ldr	r3, [pc, #24]	; (80007a4 <SystemClock_Config+0x9c>)
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800078c:	9005      	str	r0, [sp, #20]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 800078e:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000790:	a804      	add	r0, sp, #16
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_ADC;
 8000792:	9304      	str	r3, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000794:	f001 fd24 	bl	80021e0 <HAL_RCCEx_PeriphCLKConfig>
 8000798:	2800      	cmp	r0, #0
 800079a:	d001      	beq.n	80007a0 <SystemClock_Config+0x98>
 800079c:	b672      	cpsid	i
  while (1)
 800079e:	e7fe      	b.n	800079e <SystemClock_Config+0x96>
}
 80007a0:	b01c      	add	sp, #112	; 0x70
 80007a2:	bd10      	pop	{r4, pc}
 80007a4:	00004001 	.word	0x00004001

080007a8 <main>:
{
 80007a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007aa:	b08b      	sub	sp, #44	; 0x2c
  HAL_Init();
 80007ac:	f000 fb4c 	bl	8000e48 <HAL_Init>
  SystemClock_Config();
 80007b0:	f7ff ffaa 	bl	8000708 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b4:	2214      	movs	r2, #20
 80007b6:	2100      	movs	r1, #0
 80007b8:	a805      	add	r0, sp, #20
 80007ba:	f005 fdb4 	bl	8006326 <memset>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007be:	2102      	movs	r1, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007c0:	2601      	movs	r6, #1
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007c2:	2404      	movs	r4, #4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007c4:	4dc2      	ldr	r5, [pc, #776]	; (8000ad0 <main+0x328>)
  HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_RESET);
 80007c6:	48c3      	ldr	r0, [pc, #780]	; (8000ad4 <main+0x32c>)
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007c8:	6b6a      	ldr	r2, [r5, #52]	; 0x34
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 80007ca:	2780      	movs	r7, #128	; 0x80
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007cc:	430a      	orrs	r2, r1
 80007ce:	636a      	str	r2, [r5, #52]	; 0x34
 80007d0:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_RESET);
 80007d2:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007d4:	400b      	ands	r3, r1
 80007d6:	9302      	str	r3, [sp, #8]
 80007d8:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007da:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_RESET);
 80007dc:	0021      	movs	r1, r4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007de:	4333      	orrs	r3, r6
 80007e0:	636b      	str	r3, [r5, #52]	; 0x34
 80007e2:	6b6b      	ldr	r3, [r5, #52]	; 0x34
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 80007e4:	007f      	lsls	r7, r7, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007e6:	4033      	ands	r3, r6
 80007e8:	9303      	str	r3, [sp, #12]
 80007ea:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ec:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80007ee:	4323      	orrs	r3, r4
 80007f0:	636b      	str	r3, [r5, #52]	; 0x34
 80007f2:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80007f4:	4023      	ands	r3, r4
 80007f6:	9304      	str	r3, [sp, #16]
 80007f8:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LED_B_GPIO_Port, LED_B_Pin, GPIO_PIN_RESET);
 80007fa:	f001 f979 	bl	8001af0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 80007fe:	20a0      	movs	r0, #160	; 0xa0
 8000800:	2200      	movs	r2, #0
 8000802:	0039      	movs	r1, r7
 8000804:	05c0      	lsls	r0, r0, #23
 8000806:	f001 f973 	bl	8001af0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, GPIO_PIN_RESET);
 800080a:	2200      	movs	r2, #0
 800080c:	2140      	movs	r1, #64	; 0x40
 800080e:	48b2      	ldr	r0, [pc, #712]	; (8000ad8 <main+0x330>)
 8000810:	f001 f96e 	bl	8001af0 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = LED_B_Pin;
 8000814:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000816:	2400      	movs	r4, #0
  HAL_GPIO_Init(LED_B_GPIO_Port, &GPIO_InitStruct);
 8000818:	48ae      	ldr	r0, [pc, #696]	; (8000ad4 <main+0x32c>)
 800081a:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800081c:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081e:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000820:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LED_B_GPIO_Port, &GPIO_InitStruct);
 8000822:	f001 f8b7 	bl	8001994 <HAL_GPIO_Init>
  HAL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
 8000826:	20a0      	movs	r0, #160	; 0xa0
 8000828:	a905      	add	r1, sp, #20
 800082a:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = LED_R_Pin;
 800082c:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800082e:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000830:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000832:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
 8000834:	f001 f8ae 	bl	8001994 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = LED_G_Pin;
 8000838:	2340      	movs	r3, #64	; 0x40
  HAL_GPIO_Init(LED_G_GPIO_Port, &GPIO_InitStruct);
 800083a:	48a7      	ldr	r0, [pc, #668]	; (8000ad8 <main+0x330>)
 800083c:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = LED_G_Pin;
 800083e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000840:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000842:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000844:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LED_G_GPIO_Port, &GPIO_InitStruct);
 8000846:	f001 f8a5 	bl	8001994 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800084a:	6bab      	ldr	r3, [r5, #56]	; 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 800084c:	2103      	movs	r1, #3
  __HAL_RCC_DMA1_CLK_ENABLE();
 800084e:	4333      	orrs	r3, r6
 8000850:	63ab      	str	r3, [r5, #56]	; 0x38
 8000852:	6bab      	ldr	r3, [r5, #56]	; 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 8000854:	0022      	movs	r2, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000856:	4033      	ands	r3, r6
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 8000858:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 800085a:	9301      	str	r3, [sp, #4]
 800085c:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 800085e:	f000 feb3 	bl	80015c8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000862:	2009      	movs	r0, #9
 8000864:	f000 feda 	bl	800161c <HAL_NVIC_EnableIRQ>
  huart1.Instance = USART1;
 8000868:	4d9c      	ldr	r5, [pc, #624]	; (8000adc <main+0x334>)
 800086a:	4b9d      	ldr	r3, [pc, #628]	; (8000ae0 <main+0x338>)
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800086c:	0028      	movs	r0, r5
  huart1.Instance = USART1;
 800086e:	602b      	str	r3, [r5, #0]
  huart1.Init.BaudRate = 115200;
 8000870:	23e1      	movs	r3, #225	; 0xe1
 8000872:	025b      	lsls	r3, r3, #9
 8000874:	606b      	str	r3, [r5, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000876:	230c      	movs	r3, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000878:	60ac      	str	r4, [r5, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800087a:	60ec      	str	r4, [r5, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800087c:	612c      	str	r4, [r5, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800087e:	616b      	str	r3, [r5, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000880:	61ac      	str	r4, [r5, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000882:	61ec      	str	r4, [r5, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000884:	622c      	str	r4, [r5, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000886:	626c      	str	r4, [r5, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000888:	62ac      	str	r4, [r5, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800088a:	f002 fefd 	bl	8003688 <HAL_UART_Init>
 800088e:	0001      	movs	r1, r0
 8000890:	42a0      	cmp	r0, r4
 8000892:	d001      	beq.n	8000898 <main+0xf0>
 8000894:	b672      	cpsid	i
  while (1)
 8000896:	e7fe      	b.n	8000896 <main+0xee>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000898:	0028      	movs	r0, r5
 800089a:	f003 f83b 	bl	8003914 <HAL_UARTEx_SetTxFifoThreshold>
 800089e:	1e01      	subs	r1, r0, #0
 80008a0:	d001      	beq.n	80008a6 <main+0xfe>
 80008a2:	b672      	cpsid	i
  while (1)
 80008a4:	e7fe      	b.n	80008a4 <main+0xfc>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008a6:	0028      	movs	r0, r5
 80008a8:	f003 f858 	bl	800395c <HAL_UARTEx_SetRxFifoThreshold>
 80008ac:	2800      	cmp	r0, #0
 80008ae:	d001      	beq.n	80008b4 <main+0x10c>
 80008b0:	b672      	cpsid	i
  while (1)
 80008b2:	e7fe      	b.n	80008b2 <main+0x10a>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80008b4:	0028      	movs	r0, r5
 80008b6:	f003 f80f 	bl	80038d8 <HAL_UARTEx_DisableFifoMode>
 80008ba:	1e07      	subs	r7, r0, #0
 80008bc:	d001      	beq.n	80008c2 <main+0x11a>
 80008be:	b672      	cpsid	i
  while (1)
 80008c0:	e7fe      	b.n	80008c0 <main+0x118>
  ADC_ChannelConfTypeDef sConfig = {0};
 80008c2:	0001      	movs	r1, r0
 80008c4:	220c      	movs	r2, #12
 80008c6:	a805      	add	r0, sp, #20
 80008c8:	f005 fd2d 	bl	8006326 <memset>
  hadc1.Instance = ADC1;
 80008cc:	4c85      	ldr	r4, [pc, #532]	; (8000ae4 <main+0x33c>)
 80008ce:	4b86      	ldr	r3, [pc, #536]	; (8000ae8 <main+0x340>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80008d0:	0020      	movs	r0, r4
  hadc1.Instance = ADC1;
 80008d2:	6023      	str	r3, [r4, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80008d4:	2380      	movs	r3, #128	; 0x80
 80008d6:	061b      	lsls	r3, r3, #24
 80008d8:	6063      	str	r3, [r4, #4]
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 80008da:	6123      	str	r3, [r4, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80008dc:	2308      	movs	r3, #8
 80008de:	6163      	str	r3, [r4, #20]
  hadc1.Init.LowPowerAutoWait = ENABLE;
 80008e0:	2302      	movs	r3, #2
 80008e2:	33ff      	adds	r3, #255	; 0xff
 80008e4:	8323      	strh	r3, [r4, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80008e6:	1c63      	adds	r3, r4, #1
 80008e8:	77df      	strb	r7, [r3, #31]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80008ea:	0023      	movs	r3, r4
 80008ec:	332c      	adds	r3, #44	; 0x2c
 80008ee:	701e      	strb	r6, [r3, #0]
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_19CYCLES_5;
 80008f0:	2304      	movs	r3, #4
 80008f2:	6363      	str	r3, [r4, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80008f4:	0023      	movs	r3, r4
 80008f6:	333c      	adds	r3, #60	; 0x3c
 80008f8:	701f      	strb	r7, [r3, #0]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_LOW;
 80008fa:	2380      	movs	r3, #128	; 0x80
 80008fc:	059b      	lsls	r3, r3, #22
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80008fe:	60a7      	str	r7, [r4, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000900:	60e7      	str	r7, [r4, #12]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000902:	76a6      	strb	r6, [r4, #26]
  hadc1.Init.NbrOfConversion = 1;
 8000904:	61e6      	str	r6, [r4, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000906:	6267      	str	r7, [r4, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000908:	62a7      	str	r7, [r4, #40]	; 0x28
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800090a:	6327      	str	r7, [r4, #48]	; 0x30
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_LOW;
 800090c:	64e3      	str	r3, [r4, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800090e:	f000 fac5 	bl	8000e9c <HAL_ADC_Init>
 8000912:	2800      	cmp	r0, #0
 8000914:	d001      	beq.n	800091a <main+0x172>
 8000916:	b672      	cpsid	i
  while (1)
 8000918:	e7fe      	b.n	8000918 <main+0x170>
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800091a:	0020      	movs	r0, r4
 800091c:	a905      	add	r1, sp, #20
  sConfig.Channel = ADC_CHANNEL_0;
 800091e:	9605      	str	r6, [sp, #20]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000920:	9606      	str	r6, [sp, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000922:	f000 fc49 	bl	80011b8 <HAL_ADC_ConfigChannel>
 8000926:	2800      	cmp	r0, #0
 8000928:	d001      	beq.n	800092e <main+0x186>
 800092a:	b672      	cpsid	i
  while (1)
 800092c:	e7fe      	b.n	800092c <main+0x184>
  sConfig.Channel = ADC_CHANNEL_1;
 800092e:	4b6f      	ldr	r3, [pc, #444]	; (8000aec <main+0x344>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000930:	0020      	movs	r0, r4
 8000932:	a905      	add	r1, sp, #20
  sConfig.Channel = ADC_CHANNEL_1;
 8000934:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000936:	f000 fc3f 	bl	80011b8 <HAL_ADC_ConfigChannel>
 800093a:	2800      	cmp	r0, #0
 800093c:	d001      	beq.n	8000942 <main+0x19a>
 800093e:	b672      	cpsid	i
  while (1)
 8000940:	e7fe      	b.n	8000940 <main+0x198>
  sConfig.Channel = ADC_CHANNEL_2;
 8000942:	4b6b      	ldr	r3, [pc, #428]	; (8000af0 <main+0x348>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000944:	0020      	movs	r0, r4
 8000946:	a905      	add	r1, sp, #20
  sConfig.Channel = ADC_CHANNEL_2;
 8000948:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800094a:	f000 fc35 	bl	80011b8 <HAL_ADC_ConfigChannel>
 800094e:	2800      	cmp	r0, #0
 8000950:	d001      	beq.n	8000956 <main+0x1ae>
 8000952:	b672      	cpsid	i
  while (1)
 8000954:	e7fe      	b.n	8000954 <main+0x1ac>
  sConfig.Channel = ADC_CHANNEL_3;
 8000956:	4b67      	ldr	r3, [pc, #412]	; (8000af4 <main+0x34c>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000958:	0020      	movs	r0, r4
 800095a:	a905      	add	r1, sp, #20
  sConfig.Channel = ADC_CHANNEL_3;
 800095c:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800095e:	f000 fc2b 	bl	80011b8 <HAL_ADC_ConfigChannel>
 8000962:	2800      	cmp	r0, #0
 8000964:	d001      	beq.n	800096a <main+0x1c2>
 8000966:	b672      	cpsid	i
  while (1)
 8000968:	e7fe      	b.n	8000968 <main+0x1c0>
  sConfig.Channel = ADC_CHANNEL_4;
 800096a:	4b63      	ldr	r3, [pc, #396]	; (8000af8 <main+0x350>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800096c:	0020      	movs	r0, r4
 800096e:	a905      	add	r1, sp, #20
  sConfig.Channel = ADC_CHANNEL_4;
 8000970:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000972:	f000 fc21 	bl	80011b8 <HAL_ADC_ConfigChannel>
 8000976:	2800      	cmp	r0, #0
 8000978:	d001      	beq.n	800097e <main+0x1d6>
 800097a:	b672      	cpsid	i
  while (1)
 800097c:	e7fe      	b.n	800097c <main+0x1d4>
  sConfig.Channel = ADC_CHANNEL_5;
 800097e:	4b5f      	ldr	r3, [pc, #380]	; (8000afc <main+0x354>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000980:	0020      	movs	r0, r4
 8000982:	a905      	add	r1, sp, #20
  sConfig.Channel = ADC_CHANNEL_5;
 8000984:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000986:	f000 fc17 	bl	80011b8 <HAL_ADC_ConfigChannel>
 800098a:	2800      	cmp	r0, #0
 800098c:	d001      	beq.n	8000992 <main+0x1ea>
 800098e:	b672      	cpsid	i
  while (1)
 8000990:	e7fe      	b.n	8000990 <main+0x1e8>
  sConfig.Channel = ADC_CHANNEL_6;
 8000992:	4b5b      	ldr	r3, [pc, #364]	; (8000b00 <main+0x358>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000994:	0020      	movs	r0, r4
 8000996:	a905      	add	r1, sp, #20
  sConfig.Channel = ADC_CHANNEL_6;
 8000998:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800099a:	f000 fc0d 	bl	80011b8 <HAL_ADC_ConfigChannel>
 800099e:	2800      	cmp	r0, #0
 80009a0:	d001      	beq.n	80009a6 <main+0x1fe>
 80009a2:	b672      	cpsid	i
  while (1)
 80009a4:	e7fe      	b.n	80009a4 <main+0x1fc>
  sConfig.Channel = ADC_CHANNEL_7;
 80009a6:	4b57      	ldr	r3, [pc, #348]	; (8000b04 <main+0x35c>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009a8:	0020      	movs	r0, r4
 80009aa:	a905      	add	r1, sp, #20
  sConfig.Channel = ADC_CHANNEL_7;
 80009ac:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009ae:	f000 fc03 	bl	80011b8 <HAL_ADC_ConfigChannel>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	d001      	beq.n	80009ba <main+0x212>
 80009b6:	b672      	cpsid	i
  while (1)
 80009b8:	e7fe      	b.n	80009b8 <main+0x210>
  sConfig.Channel = ADC_CHANNEL_8;
 80009ba:	4b53      	ldr	r3, [pc, #332]	; (8000b08 <main+0x360>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009bc:	0020      	movs	r0, r4
 80009be:	a905      	add	r1, sp, #20
  sConfig.Channel = ADC_CHANNEL_8;
 80009c0:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009c2:	f000 fbf9 	bl	80011b8 <HAL_ADC_ConfigChannel>
 80009c6:	2800      	cmp	r0, #0
 80009c8:	d001      	beq.n	80009ce <main+0x226>
 80009ca:	b672      	cpsid	i
  while (1)
 80009cc:	e7fe      	b.n	80009cc <main+0x224>
  sConfig.Channel = ADC_CHANNEL_9;
 80009ce:	4b4f      	ldr	r3, [pc, #316]	; (8000b0c <main+0x364>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009d0:	0020      	movs	r0, r4
 80009d2:	a905      	add	r1, sp, #20
  sConfig.Channel = ADC_CHANNEL_9;
 80009d4:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009d6:	f000 fbef 	bl	80011b8 <HAL_ADC_ConfigChannel>
 80009da:	2800      	cmp	r0, #0
 80009dc:	d001      	beq.n	80009e2 <main+0x23a>
 80009de:	b672      	cpsid	i
  while (1)
 80009e0:	e7fe      	b.n	80009e0 <main+0x238>
  sConfig.Channel = ADC_CHANNEL_16;
 80009e2:	4b4b      	ldr	r3, [pc, #300]	; (8000b10 <main+0x368>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009e4:	0020      	movs	r0, r4
 80009e6:	a905      	add	r1, sp, #20
  sConfig.Channel = ADC_CHANNEL_16;
 80009e8:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009ea:	f000 fbe5 	bl	80011b8 <HAL_ADC_ConfigChannel>
 80009ee:	2800      	cmp	r0, #0
 80009f0:	d001      	beq.n	80009f6 <main+0x24e>
 80009f2:	b672      	cpsid	i
  while (1)
 80009f4:	e7fe      	b.n	80009f4 <main+0x24c>
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80009f6:	4b47      	ldr	r3, [pc, #284]	; (8000b14 <main+0x36c>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009f8:	0020      	movs	r0, r4
 80009fa:	a905      	add	r1, sp, #20
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80009fc:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009fe:	f000 fbdb 	bl	80011b8 <HAL_ADC_ConfigChannel>
 8000a02:	1e07      	subs	r7, r0, #0
 8000a04:	d001      	beq.n	8000a0a <main+0x262>
 8000a06:	b672      	cpsid	i
  while (1)
 8000a08:	e7fe      	b.n	8000a08 <main+0x260>
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000a0a:	0001      	movs	r1, r0
 8000a0c:	2210      	movs	r2, #16
 8000a0e:	a805      	add	r0, sp, #20
 8000a10:	f005 fc89 	bl	8006326 <memset>
  htim17.Instance = TIM17;
 8000a14:	4e40      	ldr	r6, [pc, #256]	; (8000b18 <main+0x370>)
 8000a16:	4b41      	ldr	r3, [pc, #260]	; (8000b1c <main+0x374>)
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000a18:	0030      	movs	r0, r6
  htim17.Instance = TIM17;
 8000a1a:	6033      	str	r3, [r6, #0]
  htim17.Init.Period = 65535;
 8000a1c:	4b40      	ldr	r3, [pc, #256]	; (8000b20 <main+0x378>)
  htim17.Init.Prescaler = 0;
 8000a1e:	6077      	str	r7, [r6, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a20:	60b7      	str	r7, [r6, #8]
  htim17.Init.Period = 65535;
 8000a22:	60f3      	str	r3, [r6, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a24:	6137      	str	r7, [r6, #16]
  htim17.Init.RepetitionCounter = 0;
 8000a26:	6177      	str	r7, [r6, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a28:	61b7      	str	r7, [r6, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000a2a:	f001 fded 	bl	8002608 <HAL_TIM_Base_Init>
 8000a2e:	2800      	cmp	r0, #0
 8000a30:	d001      	beq.n	8000a36 <main+0x28e>
 8000a32:	b672      	cpsid	i
  while (1)
 8000a34:	e7fe      	b.n	8000a34 <main+0x28c>
  if (HAL_TIM_IC_Init(&htim17) != HAL_OK)
 8000a36:	0030      	movs	r0, r6
 8000a38:	f001 fe10 	bl	800265c <HAL_TIM_IC_Init>
 8000a3c:	1e02      	subs	r2, r0, #0
 8000a3e:	d001      	beq.n	8000a44 <main+0x29c>
 8000a40:	b672      	cpsid	i
  while (1)
 8000a42:	e7fe      	b.n	8000a42 <main+0x29a>
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000a44:	2301      	movs	r3, #1
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000a46:	9005      	str	r0, [sp, #20]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000a48:	9007      	str	r0, [sp, #28]
  sConfigIC.ICFilter = 0;
 8000a4a:	9008      	str	r0, [sp, #32]
  if (HAL_TIM_IC_ConfigChannel(&htim17, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000a4c:	a905      	add	r1, sp, #20
 8000a4e:	0030      	movs	r0, r6
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000a50:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_IC_ConfigChannel(&htim17, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000a52:	f001 fe55 	bl	8002700 <HAL_TIM_IC_ConfigChannel>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	d001      	beq.n	8000a5e <main+0x2b6>
 8000a5a:	b672      	cpsid	i
  while (1)
 8000a5c:	e7fe      	b.n	8000a5c <main+0x2b4>
  modbus_h.uiModbusType = SLAVE_RTU;
 8000a5e:	2303      	movs	r3, #3
 8000a60:	4e30      	ldr	r6, [pc, #192]	; (8000b24 <main+0x37c>)
  modbus_h.u16timeOut = 1000;
 8000a62:	22fa      	movs	r2, #250	; 0xfa
  modbus_h.uiModbusType = SLAVE_RTU;
 8000a64:	7033      	strb	r3, [r6, #0]
  modbus_h.u8id = 10; //Modbus slave ID
 8000a66:	3307      	adds	r3, #7
 8000a68:	7233      	strb	r3, [r6, #8]
  modbus_h.u16timeOut = 1000;
 8000a6a:	0033      	movs	r3, r6
 8000a6c:	0092      	lsls	r2, r2, #2
 8000a6e:	33a2      	adds	r3, #162	; 0xa2
 8000a70:	801a      	strh	r2, [r3, #0]
  modbus_h.u32overTime = 0;
 8000a72:	0033      	movs	r3, r6
  modbus_h.port =  &huart1;
 8000a74:	6075      	str	r5, [r6, #4]
  modbus_h.EN_Port = NULL;
 8000a76:	2500      	movs	r5, #0
  modbus_h.u32overTime = 0;
 8000a78:	33ac      	adds	r3, #172	; 0xac
 8000a7a:	601d      	str	r5, [r3, #0]
  modbus_h.au16regs = ModbusDATA;
 8000a7c:	0033      	movs	r3, r6
 8000a7e:	4a2a      	ldr	r2, [pc, #168]	; (8000b28 <main+0x380>)
 8000a80:	3398      	adds	r3, #152	; 0x98
 8000a82:	601a      	str	r2, [r3, #0]
  modbus_h.u16regsize = sizeof(ModbusDATA)/sizeof(ModbusDATA[0]);
 8000a84:	0033      	movs	r3, r6
 8000a86:	2210      	movs	r2, #16
 8000a88:	33b0      	adds	r3, #176	; 0xb0
  ModbusInit(&modbus_h);
 8000a8a:	0030      	movs	r0, r6
  modbus_h.u16regsize = sizeof(ModbusDATA)/sizeof(ModbusDATA[0]);
 8000a8c:	801a      	strh	r2, [r3, #0]
  modbus_h.EN_Port = NULL;
 8000a8e:	60f5      	str	r5, [r6, #12]
  ModbusInit(&modbus_h);
 8000a90:	f003 f836 	bl	8003b00 <ModbusInit>
  ModbusStart(&modbus_h);
 8000a94:	0030      	movs	r0, r6
 8000a96:	f003 f8af 	bl	8003bf8 <ModbusStart>
  HAL_ADC_Start_DMA(&hadc1,&MachineStateData.AnalogInputs.ADC_Input[0] ,12);
 8000a9a:	220c      	movs	r2, #12
 8000a9c:	4923      	ldr	r1, [pc, #140]	; (8000b2c <main+0x384>)
 8000a9e:	0020      	movs	r0, r4
 8000aa0:	f000 fd3a 	bl	8001518 <HAL_ADC_Start_DMA>
  HAL_ADC_Start(&hadc1);
 8000aa4:	0020      	movs	r0, r4
 8000aa6:	f000 fd09 	bl	80014bc <HAL_ADC_Start>
  osKernelInitialize();
 8000aaa:	f003 fdb5 	bl	8004618 <osKernelInitialize>
  main_logic_loopHandle = osThreadNew(main_logic_setup, NULL, &main_logic_loop_attributes);
 8000aae:	0029      	movs	r1, r5
 8000ab0:	4a1f      	ldr	r2, [pc, #124]	; (8000b30 <main+0x388>)
 8000ab2:	4820      	ldr	r0, [pc, #128]	; (8000b34 <main+0x38c>)
 8000ab4:	f003 fde0 	bl	8004678 <osThreadNew>
 8000ab8:	4b1f      	ldr	r3, [pc, #124]	; (8000b38 <main+0x390>)
  Modbus_TaskHandle = osThreadNew(modbus_init_task, NULL, &Modbus_Task_attributes);
 8000aba:	0029      	movs	r1, r5
  main_logic_loopHandle = osThreadNew(main_logic_setup, NULL, &main_logic_loop_attributes);
 8000abc:	6018      	str	r0, [r3, #0]
  Modbus_TaskHandle = osThreadNew(modbus_init_task, NULL, &Modbus_Task_attributes);
 8000abe:	4a1f      	ldr	r2, [pc, #124]	; (8000b3c <main+0x394>)
 8000ac0:	481f      	ldr	r0, [pc, #124]	; (8000b40 <main+0x398>)
 8000ac2:	f003 fdd9 	bl	8004678 <osThreadNew>
 8000ac6:	4b1f      	ldr	r3, [pc, #124]	; (8000b44 <main+0x39c>)
 8000ac8:	6018      	str	r0, [r3, #0]
  osKernelStart();
 8000aca:	f003 fdb7 	bl	800463c <osKernelStart>
  while (1)
 8000ace:	e7fe      	b.n	8000ace <main+0x326>
 8000ad0:	40021000 	.word	0x40021000
 8000ad4:	50000400 	.word	0x50000400
 8000ad8:	50000800 	.word	0x50000800
 8000adc:	2000168c 	.word	0x2000168c
 8000ae0:	40013800 	.word	0x40013800
 8000ae4:	20001628 	.word	0x20001628
 8000ae8:	40012400 	.word	0x40012400
 8000aec:	04000002 	.word	0x04000002
 8000af0:	08000004 	.word	0x08000004
 8000af4:	0c000008 	.word	0x0c000008
 8000af8:	10000010 	.word	0x10000010
 8000afc:	14000020 	.word	0x14000020
 8000b00:	18000040 	.word	0x18000040
 8000b04:	1c000080 	.word	0x1c000080
 8000b08:	20000100 	.word	0x20000100
 8000b0c:	24000200 	.word	0x24000200
 8000b10:	40010000 	.word	0x40010000
 8000b14:	b0001000 	.word	0xb0001000
 8000b18:	20001468 	.word	0x20001468
 8000b1c:	40014800 	.word	0x40014800
 8000b20:	0000ffff 	.word	0x0000ffff
 8000b24:	200014dc 	.word	0x200014dc
 8000b28:	200014b4 	.word	0x200014b4
 8000b2c:	2000171c 	.word	0x2000171c
 8000b30:	08006528 	.word	0x08006528
 8000b34:	08000695 	.word	0x08000695
 8000b38:	20001464 	.word	0x20001464
 8000b3c:	08006504 	.word	0x08006504
 8000b40:	08000671 	.word	0x08000671
 8000b44:	200017d0 	.word	0x200017d0

08000b48 <HAL_TIM_PeriodElapsedCallback>:
  if (htim->Instance == TIM1) {
 8000b48:	4b03      	ldr	r3, [pc, #12]	; (8000b58 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8000b4a:	6802      	ldr	r2, [r0, #0]
{
 8000b4c:	b510      	push	{r4, lr}
  if (htim->Instance == TIM1) {
 8000b4e:	429a      	cmp	r2, r3
 8000b50:	d101      	bne.n	8000b56 <HAL_TIM_PeriodElapsedCallback+0xe>
    HAL_IncTick();
 8000b52:	f000 f98d 	bl	8000e70 <HAL_IncTick>
}
 8000b56:	bd10      	pop	{r4, pc}
 8000b58:	40012c00 	.word	0x40012c00

08000b5c <Error_Handler>:
 8000b5c:	b672      	cpsid	i
  while (1)
 8000b5e:	e7fe      	b.n	8000b5e <Error_Handler+0x2>

08000b60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b60:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b62:	2001      	movs	r0, #1
 8000b64:	4b0b      	ldr	r3, [pc, #44]	; (8000b94 <HAL_MspInit+0x34>)
 8000b66:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8000b68:	4301      	orrs	r1, r0
 8000b6a:	6419      	str	r1, [r3, #64]	; 0x40
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b6c:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b6e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b70:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b72:	4002      	ands	r2, r0
 8000b74:	9200      	str	r2, [sp, #0]
 8000b76:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b78:	6bda      	ldr	r2, [r3, #60]	; 0x3c

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8000b7a:	1800      	adds	r0, r0, r0
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b7c:	430a      	orrs	r2, r1
 8000b7e:	63da      	str	r2, [r3, #60]	; 0x3c
 8000b80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8000b82:	2200      	movs	r2, #0
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b84:	400b      	ands	r3, r1
 8000b86:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8000b88:	2103      	movs	r1, #3
 8000b8a:	4240      	negs	r0, r0
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b8c:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8000b8e:	f000 fd1b 	bl	80015c8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b92:	bd07      	pop	{r0, r1, r2, pc}
 8000b94:	40021000 	.word	0x40021000

08000b98 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000b98:	b570      	push	{r4, r5, r6, lr}
 8000b9a:	0005      	movs	r5, r0
 8000b9c:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b9e:	2214      	movs	r2, #20
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	a803      	add	r0, sp, #12
 8000ba4:	f005 fbbf 	bl	8006326 <memset>
  if(hadc->Instance==ADC1)
 8000ba8:	4b26      	ldr	r3, [pc, #152]	; (8000c44 <HAL_ADC_MspInit+0xac>)
 8000baa:	682a      	ldr	r2, [r5, #0]
 8000bac:	429a      	cmp	r2, r3
 8000bae:	d147      	bne.n	8000c40 <HAL_ADC_MspInit+0xa8>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000bb0:	2080      	movs	r0, #128	; 0x80
 8000bb2:	4b25      	ldr	r3, [pc, #148]	; (8000c48 <HAL_ADC_MspInit+0xb0>)
 8000bb4:	0340      	lsls	r0, r0, #13
 8000bb6:	6c19      	ldr	r1, [r3, #64]	; 0x40
    */
    GPIO_InitStruct.Pin = VOLTAGE_PROBE_20V_Pin|VOLTAGE_PROBE_5V_Pin|CHASIS_T_1_Pin|CHASIS_T_2_Pin
                          |BOARD_TEMP_PROBE1_Pin|BOARD_TEMP_PROBE2_Pin|GPIO_PIN_6|VBAT_1_Pin
                          |BAT_CURRENT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb8:	2600      	movs	r6, #0
    __HAL_RCC_ADC_CLK_ENABLE();
 8000bba:	4301      	orrs	r1, r0
 8000bbc:	6419      	str	r1, [r3, #64]	; 0x40
 8000bbe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bc0:	2403      	movs	r4, #3
    __HAL_RCC_ADC_CLK_ENABLE();
 8000bc2:	4002      	ands	r2, r0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bc4:	2001      	movs	r0, #1
    __HAL_RCC_ADC_CLK_ENABLE();
 8000bc6:	9200      	str	r2, [sp, #0]
 8000bc8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bca:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000bcc:	4301      	orrs	r1, r0
 8000bce:	6359      	str	r1, [r3, #52]	; 0x34
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bd0:	2102      	movs	r1, #2
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000bd4:	4002      	ands	r2, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bd6:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd8:	9201      	str	r2, [sp, #4]
 8000bda:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bdc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bde:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000be0:	430a      	orrs	r2, r1
 8000be2:	635a      	str	r2, [r3, #52]	; 0x34
 8000be4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000be6:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000be8:	400b      	ands	r3, r1
 8000bea:	9302      	str	r3, [sp, #8]
 8000bec:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = VOLTAGE_PROBE_20V_Pin|VOLTAGE_PROBE_5V_Pin|CHASIS_T_1_Pin|CHASIS_T_2_Pin
 8000bee:	4b17      	ldr	r3, [pc, #92]	; (8000c4c <HAL_ADC_MspInit+0xb4>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bf0:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = VOLTAGE_PROBE_20V_Pin|VOLTAGE_PROBE_5V_Pin|CHASIS_T_1_Pin|CHASIS_T_2_Pin
 8000bf2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf4:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bf6:	f000 fecd 	bl	8001994 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VBAT_2_Pin|VBAT_3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bfa:	4815      	ldr	r0, [pc, #84]	; (8000c50 <HAL_ADC_MspInit+0xb8>)
 8000bfc:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = VBAT_2_Pin|VBAT_3_Pin;
 8000bfe:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c00:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c02:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c04:	f000 fec6 	bl	8001994 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000c08:	4c12      	ldr	r4, [pc, #72]	; (8000c54 <HAL_ADC_MspInit+0xbc>)
 8000c0a:	4b13      	ldr	r3, [pc, #76]	; (8000c58 <HAL_ADC_MspInit+0xc0>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000c0c:	0020      	movs	r0, r4
    hdma_adc1.Instance = DMA1_Channel1;
 8000c0e:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000c10:	2305      	movs	r3, #5
 8000c12:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000c14:	337b      	adds	r3, #123	; 0x7b
 8000c16:	6123      	str	r3, [r4, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000c18:	3380      	adds	r3, #128	; 0x80
 8000c1a:	6163      	str	r3, [r4, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000c1c:	2380      	movs	r3, #128	; 0x80
 8000c1e:	00db      	lsls	r3, r3, #3
 8000c20:	61a3      	str	r3, [r4, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000c22:	2320      	movs	r3, #32
 8000c24:	61e3      	str	r3, [r4, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000c26:	23c0      	movs	r3, #192	; 0xc0
 8000c28:	019b      	lsls	r3, r3, #6
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000c2a:	60a6      	str	r6, [r4, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c2c:	60e6      	str	r6, [r4, #12]
    hdma_adc1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000c2e:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000c30:	f000 fd3a 	bl	80016a8 <HAL_DMA_Init>
 8000c34:	42b0      	cmp	r0, r6
 8000c36:	d001      	beq.n	8000c3c <HAL_ADC_MspInit+0xa4>
    {
      Error_Handler();
 8000c38:	f7ff ff90 	bl	8000b5c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000c3c:	652c      	str	r4, [r5, #80]	; 0x50
 8000c3e:	62a5      	str	r5, [r4, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000c40:	b008      	add	sp, #32
 8000c42:	bd70      	pop	{r4, r5, r6, pc}
 8000c44:	40012400 	.word	0x40012400
 8000c48:	40021000 	.word	0x40021000
 8000c4c:	000010ff 	.word	0x000010ff
 8000c50:	50000400 	.word	0x50000400
 8000c54:	2000173c 	.word	0x2000173c
 8000c58:	40020008 	.word	0x40020008

08000c5c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000c5c:	b510      	push	{r4, lr}
 8000c5e:	0004      	movs	r4, r0
 8000c60:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c62:	2214      	movs	r2, #20
 8000c64:	2100      	movs	r1, #0
 8000c66:	a803      	add	r0, sp, #12
 8000c68:	f005 fb5d 	bl	8006326 <memset>
  if(htim_base->Instance==TIM17)
 8000c6c:	4b11      	ldr	r3, [pc, #68]	; (8000cb4 <HAL_TIM_Base_MspInit+0x58>)
 8000c6e:	6822      	ldr	r2, [r4, #0]
 8000c70:	429a      	cmp	r2, r3
 8000c72:	d11d      	bne.n	8000cb0 <HAL_TIM_Base_MspInit+0x54>
  {
  /* USER CODE BEGIN TIM17_MspInit 0 */

  /* USER CODE END TIM17_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM17_CLK_ENABLE();
 8000c74:	2080      	movs	r0, #128	; 0x80
 8000c76:	4b10      	ldr	r3, [pc, #64]	; (8000cb8 <HAL_TIM_Base_MspInit+0x5c>)
 8000c78:	02c0      	lsls	r0, r0, #11
 8000c7a:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8000c7c:	4301      	orrs	r1, r0
 8000c7e:	6419      	str	r1, [r3, #64]	; 0x40
 8000c80:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000c82:	4002      	ands	r2, r0
 8000c84:	9201      	str	r2, [sp, #4]
 8000c86:	9a01      	ldr	r2, [sp, #4]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c88:	2202      	movs	r2, #2
 8000c8a:	6b59      	ldr	r1, [r3, #52]	; 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM17;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c8c:	480b      	ldr	r0, [pc, #44]	; (8000cbc <HAL_TIM_Base_MspInit+0x60>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c8e:	4311      	orrs	r1, r2
 8000c90:	6359      	str	r1, [r3, #52]	; 0x34
 8000c92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c94:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c96:	4013      	ands	r3, r2
 8000c98:	9302      	str	r3, [sp, #8]
 8000c9a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000c9c:	2380      	movs	r3, #128	; 0x80
 8000c9e:	009b      	lsls	r3, r3, #2
 8000ca0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca2:	2300      	movs	r3, #0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca4:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ca8:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM17;
 8000caa:	9207      	str	r2, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cac:	f000 fe72 	bl	8001994 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }

}
 8000cb0:	b008      	add	sp, #32
 8000cb2:	bd10      	pop	{r4, pc}
 8000cb4:	40014800 	.word	0x40014800
 8000cb8:	40021000 	.word	0x40021000
 8000cbc:	50000400 	.word	0x50000400

08000cc0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000cc0:	b510      	push	{r4, lr}
 8000cc2:	0004      	movs	r4, r0
 8000cc4:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc6:	2214      	movs	r2, #20
 8000cc8:	2100      	movs	r1, #0
 8000cca:	a803      	add	r0, sp, #12
 8000ccc:	f005 fb2b 	bl	8006326 <memset>
  if(huart->Instance==USART1)
 8000cd0:	4b16      	ldr	r3, [pc, #88]	; (8000d2c <HAL_UART_MspInit+0x6c>)
 8000cd2:	6822      	ldr	r2, [r4, #0]
 8000cd4:	429a      	cmp	r2, r3
 8000cd6:	d127      	bne.n	8000d28 <HAL_UART_MspInit+0x68>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000cd8:	2080      	movs	r0, #128	; 0x80
 8000cda:	4b15      	ldr	r3, [pc, #84]	; (8000d30 <HAL_UART_MspInit+0x70>)
 8000cdc:	01c0      	lsls	r0, r0, #7
 8000cde:	6c19      	ldr	r1, [r3, #64]	; 0x40
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce0:	2400      	movs	r4, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 8000ce2:	4301      	orrs	r1, r0
 8000ce4:	6419      	str	r1, [r3, #64]	; 0x40
 8000ce6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ce8:	4002      	ands	r2, r0
 8000cea:	9201      	str	r2, [sp, #4]
 8000cec:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cee:	2201      	movs	r2, #1
 8000cf0:	6b59      	ldr	r1, [r3, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf2:	20a0      	movs	r0, #160	; 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf4:	4311      	orrs	r1, r2
 8000cf6:	6359      	str	r1, [r3, #52]	; 0x34
 8000cf8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cfa:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cfc:	4013      	ands	r3, r2
 8000cfe:	9302      	str	r3, [sp, #8]
 8000d00:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000d02:	23c0      	movs	r3, #192	; 0xc0
 8000d04:	00db      	lsls	r3, r3, #3
 8000d06:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d08:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d0a:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d0c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000d0e:	9207      	str	r2, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d10:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d12:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d14:	f000 fe3e 	bl	8001994 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8000d18:	201b      	movs	r0, #27
 8000d1a:	0022      	movs	r2, r4
 8000d1c:	2103      	movs	r1, #3
 8000d1e:	f000 fc53 	bl	80015c8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000d22:	201b      	movs	r0, #27
 8000d24:	f000 fc7a 	bl	800161c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000d28:	b008      	add	sp, #32
 8000d2a:	bd10      	pop	{r4, pc}
 8000d2c:	40013800 	.word	0x40013800
 8000d30:	40021000 	.word	0x40021000

08000d34 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d34:	b510      	push	{r4, lr}
 8000d36:	0001      	movs	r1, r0
 8000d38:	b086      	sub	sp, #24
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, TickPriority ,0);
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	200d      	movs	r0, #13
 8000d3e:	f000 fc43 	bl	80015c8 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8000d42:	200d      	movs	r0, #13
 8000d44:	f000 fc6a 	bl	800161c <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000d48:	2080      	movs	r0, #128	; 0x80
 8000d4a:	4a14      	ldr	r2, [pc, #80]	; (8000d9c <HAL_InitTick+0x68>)
 8000d4c:	0100      	lsls	r0, r0, #4
 8000d4e:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8000d50:	4301      	orrs	r1, r0
 8000d52:	6411      	str	r1, [r2, #64]	; 0x40
 8000d54:	6c13      	ldr	r3, [r2, #64]	; 0x40

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d56:	4669      	mov	r1, sp
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000d58:	4003      	ands	r3, r0
 8000d5a:	9301      	str	r3, [sp, #4]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d5c:	a802      	add	r0, sp, #8
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000d5e:	9b01      	ldr	r3, [sp, #4]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000d60:	f001 fa24 	bl	80021ac <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000d64:	f001 fa0e 	bl	8002184 <HAL_RCC_GetPCLK1Freq>
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000d68:	4c0d      	ldr	r4, [pc, #52]	; (8000da0 <HAL_InitTick+0x6c>)
 8000d6a:	4b0e      	ldr	r3, [pc, #56]	; (8000da4 <HAL_InitTick+0x70>)
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d6c:	490e      	ldr	r1, [pc, #56]	; (8000da8 <HAL_InitTick+0x74>)
  htim1.Instance = TIM1;
 8000d6e:	6023      	str	r3, [r4, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000d70:	4b0e      	ldr	r3, [pc, #56]	; (8000dac <HAL_InitTick+0x78>)
 8000d72:	60e3      	str	r3, [r4, #12]
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d74:	f7ff f9f0 	bl	8000158 <__udivsi3>
  htim1.Init.Prescaler = uwPrescalerValue;
  htim1.Init.ClockDivision = 0;
 8000d78:	2300      	movs	r3, #0
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d7a:	3801      	subs	r0, #1
  htim1.Init.Prescaler = uwPrescalerValue;
 8000d7c:	6060      	str	r0, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000d7e:	0020      	movs	r0, r4
  htim1.Init.ClockDivision = 0;
 8000d80:	6123      	str	r3, [r4, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d82:	60a3      	str	r3, [r4, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000d84:	f001 fc40 	bl	8002608 <HAL_TIM_Base_Init>
 8000d88:	0003      	movs	r3, r0
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
  }

  /* Return function status */
  return HAL_ERROR;
 8000d8a:	2001      	movs	r0, #1
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d102      	bne.n	8000d96 <HAL_InitTick+0x62>
    return HAL_TIM_Base_Start_IT(&htim1);
 8000d90:	0020      	movs	r0, r4
 8000d92:	f001 fb07 	bl	80023a4 <HAL_TIM_Base_Start_IT>
}
 8000d96:	b006      	add	sp, #24
 8000d98:	bd10      	pop	{r4, pc}
 8000d9a:	46c0      	nop			; (mov r8, r8)
 8000d9c:	40021000 	.word	0x40021000
 8000da0:	200017d4 	.word	0x200017d4
 8000da4:	40012c00 	.word	0x40012c00
 8000da8:	000f4240 	.word	0x000f4240
 8000dac:	000003e7 	.word	0x000003e7

08000db0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000db0:	e7fe      	b.n	8000db0 <NMI_Handler>

08000db2 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000db2:	e7fe      	b.n	8000db2 <HardFault_Handler>

08000db4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000db4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000db6:	4802      	ldr	r0, [pc, #8]	; (8000dc0 <DMA1_Channel1_IRQHandler+0xc>)
 8000db8:	f000 fd98 	bl	80018ec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000dbc:	bd10      	pop	{r4, pc}
 8000dbe:	46c0      	nop			; (mov r8, r8)
 8000dc0:	2000173c 	.word	0x2000173c

08000dc4 <TIM1_BRK_UP_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM1 break, update, trigger and commutation interrupts.
  */
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
{
 8000dc4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000dc6:	4802      	ldr	r0, [pc, #8]	; (8000dd0 <TIM1_BRK_UP_TRG_COM_IRQHandler+0xc>)
 8000dc8:	f001 fb22 	bl	8002410 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */

  /* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
}
 8000dcc:	bd10      	pop	{r4, pc}
 8000dce:	46c0      	nop			; (mov r8, r8)
 8000dd0:	200017d4 	.word	0x200017d4

08000dd4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000dd4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000dd6:	4802      	ldr	r0, [pc, #8]	; (8000de0 <USART1_IRQHandler+0xc>)
 8000dd8:	f001 fe86 	bl	8002ae8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000ddc:	bd10      	pop	{r4, pc}
 8000dde:	46c0      	nop			; (mov r8, r8)
 8000de0:	2000168c 	.word	0x2000168c

08000de4 <SystemInit>:
{
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000de4:	2280      	movs	r2, #128	; 0x80
 8000de6:	4b02      	ldr	r3, [pc, #8]	; (8000df0 <SystemInit+0xc>)
 8000de8:	0512      	lsls	r2, r2, #20
 8000dea:	609a      	str	r2, [r3, #8]
#endif
}
 8000dec:	4770      	bx	lr
 8000dee:	46c0      	nop			; (mov r8, r8)
 8000df0:	e000ed00 	.word	0xe000ed00

08000df4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000df4:	480d      	ldr	r0, [pc, #52]	; (8000e2c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000df6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000df8:	f7ff fff4 	bl	8000de4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000dfc:	480c      	ldr	r0, [pc, #48]	; (8000e30 <LoopForever+0x6>)
  ldr r1, =_edata
 8000dfe:	490d      	ldr	r1, [pc, #52]	; (8000e34 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000e00:	4a0d      	ldr	r2, [pc, #52]	; (8000e38 <LoopForever+0xe>)
  movs r3, #0
 8000e02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e04:	e002      	b.n	8000e0c <LoopCopyDataInit>

08000e06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e0a:	3304      	adds	r3, #4

08000e0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e10:	d3f9      	bcc.n	8000e06 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e12:	4a0a      	ldr	r2, [pc, #40]	; (8000e3c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000e14:	4c0a      	ldr	r4, [pc, #40]	; (8000e40 <LoopForever+0x16>)
  movs r3, #0
 8000e16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e18:	e001      	b.n	8000e1e <LoopFillZerobss>

08000e1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e1c:	3204      	adds	r2, #4

08000e1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e20:	d3fb      	bcc.n	8000e1a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000e22:	f005 fa51 	bl	80062c8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000e26:	f7ff fcbf 	bl	80007a8 <main>

08000e2a <LoopForever>:

LoopForever:
  b LoopForever
 8000e2a:	e7fe      	b.n	8000e2a <LoopForever>
  ldr   r0, =_estack
 8000e2c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000e30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e34:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000e38:	0800672c 	.word	0x0800672c
  ldr r2, =_sbss
 8000e3c:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000e40:	20001870 	.word	0x20001870

08000e44 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e44:	e7fe      	b.n	8000e44 <ADC1_IRQHandler>
	...

08000e48 <HAL_Init>:
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e48:	2380      	movs	r3, #128	; 0x80
 8000e4a:	4a08      	ldr	r2, [pc, #32]	; (8000e6c <HAL_Init+0x24>)
 8000e4c:	005b      	lsls	r3, r3, #1
 8000e4e:	6811      	ldr	r1, [r2, #0]
{
 8000e50:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e52:	430b      	orrs	r3, r1
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e54:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e56:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000e58:	f7ff ff6c 	bl	8000d34 <HAL_InitTick>
 8000e5c:	1e04      	subs	r4, r0, #0
 8000e5e:	d103      	bne.n	8000e68 <HAL_Init+0x20>
    status = HAL_ERROR;
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000e60:	f7ff fe7e 	bl	8000b60 <HAL_MspInit>
  }

  /* Return function status */
  return status;
}
 8000e64:	0020      	movs	r0, r4
 8000e66:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8000e68:	2401      	movs	r4, #1
 8000e6a:	e7fb      	b.n	8000e64 <HAL_Init+0x1c>
 8000e6c:	40022000 	.word	0x40022000

08000e70 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8000e70:	4a03      	ldr	r2, [pc, #12]	; (8000e80 <HAL_IncTick+0x10>)
 8000e72:	4b04      	ldr	r3, [pc, #16]	; (8000e84 <HAL_IncTick+0x14>)
 8000e74:	6811      	ldr	r1, [r2, #0]
 8000e76:	781b      	ldrb	r3, [r3, #0]
 8000e78:	185b      	adds	r3, r3, r1
 8000e7a:	6013      	str	r3, [r2, #0]
}
 8000e7c:	4770      	bx	lr
 8000e7e:	46c0      	nop			; (mov r8, r8)
 8000e80:	20001820 	.word	0x20001820
 8000e84:	20000004 	.word	0x20000004

08000e88 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000e88:	4b01      	ldr	r3, [pc, #4]	; (8000e90 <HAL_GetTick+0x8>)
 8000e8a:	6818      	ldr	r0, [r3, #0]
}
 8000e8c:	4770      	bx	lr
 8000e8e:	46c0      	nop			; (mov r8, r8)
 8000e90:	20001820 	.word	0x20001820

08000e94 <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000e94:	6880      	ldr	r0, [r0, #8]
 8000e96:	0740      	lsls	r0, r0, #29
 8000e98:	0fc0      	lsrs	r0, r0, #31
}
 8000e9a:	4770      	bx	lr

08000e9c <HAL_ADC_Init>:
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR1 = 0UL;
  uint32_t tmpCFGR2 = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8000e9c:	2300      	movs	r3, #0
{
 8000e9e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ea0:	b087      	sub	sp, #28
  __IO uint32_t wait_loop_index = 0UL;
 8000ea2:	9305      	str	r3, [sp, #20]

  /* Check ADC handle */
  if (hadc == NULL)
  {
    return HAL_ERROR;
 8000ea4:	3301      	adds	r3, #1
{
 8000ea6:	1e04      	subs	r4, r0, #0
    return HAL_ERROR;
 8000ea8:	9301      	str	r3, [sp, #4]
  if (hadc == NULL)
 8000eaa:	d100      	bne.n	8000eae <HAL_ADC_Init+0x12>
 8000eac:	e0c1      	b.n	8001032 <HAL_ADC_Init+0x196>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000eae:	6d85      	ldr	r5, [r0, #88]	; 0x58
 8000eb0:	2d00      	cmp	r5, #0
 8000eb2:	d105      	bne.n	8000ec0 <HAL_ADC_Init+0x24>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000eb4:	f7ff fe70 	bl	8000b98 <HAL_ADC_MspInit>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000eb8:	0023      	movs	r3, r4
 8000eba:	3354      	adds	r3, #84	; 0x54
    ADC_CLEAR_ERRORCODE(hadc);
 8000ebc:	65e5      	str	r5, [r4, #92]	; 0x5c
    hadc->Lock = HAL_UNLOCKED;
 8000ebe:	701d      	strb	r5, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000ec0:	2380      	movs	r3, #128	; 0x80
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000ec2:	6826      	ldr	r6, [r4, #0]
 8000ec4:	055b      	lsls	r3, r3, #21
 8000ec6:	68b2      	ldr	r2, [r6, #8]
 8000ec8:	421a      	tst	r2, r3
 8000eca:	d100      	bne.n	8000ece <HAL_ADC_Init+0x32>
 8000ecc:	e0b4      	b.n	8001038 <HAL_ADC_Init+0x19c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ece:	2200      	movs	r2, #0
 8000ed0:	68b3      	ldr	r3, [r6, #8]
 8000ed2:	9201      	str	r2, [sp, #4]
 8000ed4:	00db      	lsls	r3, r3, #3
 8000ed6:	d408      	bmi.n	8000eea <HAL_ADC_Init+0x4e>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ed8:	2310      	movs	r3, #16

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000eda:	2501      	movs	r5, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000edc:	6da2      	ldr	r2, [r4, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8000ede:	9501      	str	r5, [sp, #4]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ee0:	4313      	orrs	r3, r2
 8000ee2:	65a3      	str	r3, [r4, #88]	; 0x58
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ee4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8000ee6:	432b      	orrs	r3, r5
 8000ee8:	65e3      	str	r3, [r4, #92]	; 0x5c

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000eea:	0030      	movs	r0, r6
 8000eec:	f7ff ffd2 	bl	8000e94 <LL_ADC_REG_IsConversionOngoing>

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000ef0:	2310      	movs	r3, #16
 8000ef2:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8000ef4:	401a      	ands	r2, r3
 8000ef6:	4310      	orrs	r0, r2
 8000ef8:	d000      	beq.n	8000efc <HAL_ADC_Init+0x60>
 8000efa:	e0ec      	b.n	80010d6 <HAL_ADC_Init+0x23a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000efc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000efe:	4a79      	ldr	r2, [pc, #484]	; (80010e4 <HAL_ADC_Init+0x248>)
  uint32_t tmpCFGR2 = 0UL;
 8000f00:	0001      	movs	r1, r0
    ADC_STATE_CLR_SET(hadc->State,
 8000f02:	401a      	ands	r2, r3
 8000f04:	2302      	movs	r3, #2
 8000f06:	4313      	orrs	r3, r2
 8000f08:	65a3      	str	r3, [r4, #88]	; 0x58
    /*  - Oversampling                                                        */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000f0a:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000f0c:	689a      	ldr	r2, [r3, #8]
 8000f0e:	07d2      	lsls	r2, r2, #31
 8000f10:	d431      	bmi.n	8000f76 <HAL_ADC_Init+0xda>

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
                   hadc->Init.TriggerFrequencyMode
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8000f12:	0026      	movs	r6, r4
      MODIFY_REG(hadc->Instance->CFGR1,
 8000f14:	68da      	ldr	r2, [r3, #12]
 8000f16:	3118      	adds	r1, #24
 8000f18:	438a      	bics	r2, r1
 8000f1a:	68a1      	ldr	r1, [r4, #8]
      if (hadc->Init.OversamplingMode == ENABLE)
 8000f1c:	363c      	adds	r6, #60	; 0x3c
      MODIFY_REG(hadc->Instance->CFGR1,
 8000f1e:	430a      	orrs	r2, r1
 8000f20:	60da      	str	r2, [r3, #12]
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000f22:	6862      	ldr	r2, [r4, #4]
 8000f24:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
      if (hadc->Init.OversamplingMode == ENABLE)
 8000f26:	7835      	ldrb	r5, [r6, #0]
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8000f28:	0f97      	lsrs	r7, r2, #30
 8000f2a:	07bf      	lsls	r7, r7, #30
 8000f2c:	4339      	orrs	r1, r7
      if (hadc->Init.OversamplingMode == ENABLE)
 8000f2e:	9502      	str	r5, [sp, #8]
 8000f30:	2d01      	cmp	r5, #1
 8000f32:	d108      	bne.n	8000f46 <HAL_ADC_Init+0xaa>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8000f34:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8000f36:	6c66      	ldr	r6, [r4, #68]	; 0x44
 8000f38:	4335      	orrs	r5, r6
 8000f3a:	4329      	orrs	r1, r5
 8000f3c:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8000f3e:	4329      	orrs	r1, r5
 8000f40:	9d02      	ldr	r5, [sp, #8]
 8000f42:	4339      	orrs	r1, r7
 8000f44:	4329      	orrs	r1, r5
                     hadc->Init.Oversampling.RightBitShift |
                     hadc->Init.Oversampling.TriggeredMode
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8000f46:	691e      	ldr	r6, [r3, #16]
 8000f48:	4f67      	ldr	r7, [pc, #412]	; (80010e8 <HAL_ADC_Init+0x24c>)
 8000f4a:	403e      	ands	r6, r7
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8000f4c:	2780      	movs	r7, #128	; 0x80
      MODIFY_REG(hadc->Instance->CFGR2,
 8000f4e:	430e      	orrs	r6, r1
 8000f50:	611e      	str	r6, [r3, #16]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8000f52:	0056      	lsls	r6, r2, #1
 8000f54:	0876      	lsrs	r6, r6, #1
 8000f56:	05ff      	lsls	r7, r7, #23
 8000f58:	42be      	cmp	r6, r7
 8000f5a:	d00c      	beq.n	8000f76 <HAL_ADC_Init+0xda>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8000f5c:	2680      	movs	r6, #128	; 0x80
 8000f5e:	0636      	lsls	r6, r6, #24
 8000f60:	42b2      	cmp	r2, r6
 8000f62:	d008      	beq.n	8000f76 <HAL_ADC_Init+0xda>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8000f64:	4e61      	ldr	r6, [pc, #388]	; (80010ec <HAL_ADC_Init+0x250>)
 8000f66:	4f62      	ldr	r7, [pc, #392]	; (80010f0 <HAL_ADC_Init+0x254>)
 8000f68:	6835      	ldr	r5, [r6, #0]
 8000f6a:	402f      	ands	r7, r5
 8000f6c:	25f0      	movs	r5, #240	; 0xf0
 8000f6e:	03ad      	lsls	r5, r5, #14
 8000f70:	402a      	ands	r2, r5
 8000f72:	433a      	orrs	r2, r7
 8000f74:	6032      	str	r2, [r6, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000f76:	7e26      	ldrb	r6, [r4, #24]
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8000f78:	7e62      	ldrb	r2, [r4, #25]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000f7a:	03b6      	lsls	r6, r6, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8000f7c:	03d2      	lsls	r2, r2, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8000f7e:	4316      	orrs	r6, r2
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8000f80:	7ea2      	ldrb	r2, [r4, #26]
 8000f82:	4694      	mov	ip, r2
 8000f84:	0357      	lsls	r7, r2, #13
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8000f86:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000f88:	2a00      	cmp	r2, #0
 8000f8a:	d001      	beq.n	8000f90 <HAL_ADC_Init+0xf4>
 8000f8c:	2280      	movs	r2, #128	; 0x80
 8000f8e:	0152      	lsls	r2, r2, #5
 8000f90:	68e5      	ldr	r5, [r4, #12]
 8000f92:	432e      	orrs	r6, r5
                 hadc->Init.DataAlign                                           |
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000f94:	6925      	ldr	r5, [r4, #16]
 8000f96:	433e      	orrs	r6, r7
 8000f98:	9603      	str	r6, [sp, #12]
 8000f9a:	9502      	str	r5, [sp, #8]
 8000f9c:	2d00      	cmp	r5, #0
 8000f9e:	da60      	bge.n	8001062 <HAL_ADC_Init+0x1c6>
 8000fa0:	006f      	lsls	r7, r5, #1
 8000fa2:	087f      	lsrs	r7, r7, #1
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000fa4:	0026      	movs	r6, r4
 8000fa6:	362c      	adds	r6, #44	; 0x2c
 8000fa8:	7836      	ldrb	r6, [r6, #0]
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000faa:	9d03      	ldr	r5, [sp, #12]
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000fac:	0076      	lsls	r6, r6, #1
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000fae:	432e      	orrs	r6, r5
 8000fb0:	4332      	orrs	r2, r6

    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000fb2:	1c66      	adds	r6, r4, #1
 8000fb4:	7ff6      	ldrb	r6, [r6, #31]
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8000fb6:	433a      	orrs	r2, r7
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000fb8:	2e01      	cmp	r6, #1
 8000fba:	d105      	bne.n	8000fc8 <HAL_ADC_Init+0x12c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000fbc:	4665      	mov	r5, ip
 8000fbe:	2d00      	cmp	r5, #0
 8000fc0:	d152      	bne.n	8001068 <HAL_ADC_Init+0x1cc>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000fc2:	2680      	movs	r6, #128	; 0x80
 8000fc4:	0276      	lsls	r6, r6, #9
 8000fc6:	4332      	orrs	r2, r6
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000fc8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8000fca:	2e00      	cmp	r6, #0
 8000fcc:	d005      	beq.n	8000fda <HAL_ADC_Init+0x13e>
    {
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8000fce:	27e0      	movs	r7, #224	; 0xe0
 8000fd0:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8000fd2:	007f      	lsls	r7, r7, #1
 8000fd4:	403e      	ands	r6, r7
 8000fd6:	432e      	orrs	r6, r5
 8000fd8:	4332      	orrs	r2, r6
                   hadc->Init.ExternalTrigConvEdge);
    }

    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 8000fda:	68de      	ldr	r6, [r3, #12]
 8000fdc:	4f45      	ldr	r7, [pc, #276]	; (80010f4 <HAL_ADC_Init+0x258>)
  MODIFY_REG(ADCx->SMPR,
 8000fde:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8000fe0:	403e      	ands	r6, r7
 8000fe2:	4316      	orrs	r6, r2
 8000fe4:	60de      	str	r6, [r3, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG,
               tmpCFGR1);

    MODIFY_REG(hadc->Instance->CFGR2,
 8000fe6:	691e      	ldr	r6, [r3, #16]
 8000fe8:	4f43      	ldr	r7, [pc, #268]	; (80010f8 <HAL_ADC_Init+0x25c>)
 8000fea:	403e      	ands	r6, r7
 8000fec:	4331      	orrs	r1, r6
 8000fee:	2607      	movs	r6, #7
 8000ff0:	2770      	movs	r7, #112	; 0x70
 8000ff2:	6119      	str	r1, [r3, #16]
 8000ff4:	6959      	ldr	r1, [r3, #20]
 8000ff6:	43b1      	bics	r1, r6
 8000ff8:	4329      	orrs	r1, r5
 8000ffa:	6159      	str	r1, [r3, #20]
 8000ffc:	695e      	ldr	r6, [r3, #20]
 8000ffe:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8001000:	43be      	bics	r6, r7
 8001002:	0109      	lsls	r1, r1, #4
 8001004:	4331      	orrs	r1, r6
 8001006:	6159      	str	r1, [r3, #20]
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001008:	9902      	ldr	r1, [sp, #8]
 800100a:	2900      	cmp	r1, #0
 800100c:	d134      	bne.n	8001078 <HAL_ADC_Init+0x1dc>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800100e:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001010:	3910      	subs	r1, #16
      if (ADCGroupRegularSequencerRanksCount == 1UL)
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 8001012:	4301      	orrs	r1, r0
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8001014:	6299      	str	r1, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8001016:	68db      	ldr	r3, [r3, #12]
 8001018:	4938      	ldr	r1, [pc, #224]	; (80010fc <HAL_ADC_Init+0x260>)
 800101a:	400b      	ands	r3, r1
 800101c:	4293      	cmp	r3, r2
 800101e:	d14d      	bne.n	80010bc <HAL_ADC_Init+0x220>
        == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001020:	2300      	movs	r3, #0

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001022:	2203      	movs	r2, #3
      ADC_CLEAR_ERRORCODE(hadc);
 8001024:	65e3      	str	r3, [r4, #92]	; 0x5c
      ADC_STATE_CLR_SET(hadc->State,
 8001026:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001028:	4393      	bics	r3, r2
 800102a:	001a      	movs	r2, r3
 800102c:	2301      	movs	r3, #1
 800102e:	4313      	orrs	r3, r2
 8001030:	65a3      	str	r3, [r4, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
  }

  return tmp_hal_status;
}
 8001032:	9801      	ldr	r0, [sp, #4]
 8001034:	b007      	add	sp, #28
 8001036:	bdf0      	pop	{r4, r5, r6, r7, pc}
  MODIFY_REG(ADCx->CR,
 8001038:	68b2      	ldr	r2, [r6, #8]
 800103a:	4931      	ldr	r1, [pc, #196]	; (8001100 <HAL_ADC_Init+0x264>)
 800103c:	400a      	ands	r2, r1
 800103e:	4313      	orrs	r3, r2
 8001040:	60b3      	str	r3, [r6, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001042:	4b30      	ldr	r3, [pc, #192]	; (8001104 <HAL_ADC_Init+0x268>)
 8001044:	4930      	ldr	r1, [pc, #192]	; (8001108 <HAL_ADC_Init+0x26c>)
 8001046:	6818      	ldr	r0, [r3, #0]
 8001048:	f7ff f886 	bl	8000158 <__udivsi3>
 800104c:	3001      	adds	r0, #1
 800104e:	0040      	lsls	r0, r0, #1
 8001050:	9005      	str	r0, [sp, #20]
    while (wait_loop_index != 0UL)
 8001052:	9b05      	ldr	r3, [sp, #20]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d100      	bne.n	800105a <HAL_ADC_Init+0x1be>
 8001058:	e739      	b.n	8000ece <HAL_ADC_Init+0x32>
      wait_loop_index--;
 800105a:	9b05      	ldr	r3, [sp, #20]
 800105c:	3b01      	subs	r3, #1
 800105e:	9305      	str	r3, [sp, #20]
 8001060:	e7f7      	b.n	8001052 <HAL_ADC_Init+0x1b6>
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001062:	2780      	movs	r7, #128	; 0x80
 8001064:	03bf      	lsls	r7, r7, #14
 8001066:	e79d      	b.n	8000fa4 <HAL_ADC_Init+0x108>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001068:	2720      	movs	r7, #32
 800106a:	6da5      	ldr	r5, [r4, #88]	; 0x58
 800106c:	432f      	orrs	r7, r5
 800106e:	65a7      	str	r7, [r4, #88]	; 0x58
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001070:	6de7      	ldr	r7, [r4, #92]	; 0x5c
 8001072:	433e      	orrs	r6, r7
 8001074:	65e6      	str	r6, [r4, #92]	; 0x5c
 8001076:	e7a7      	b.n	8000fc8 <HAL_ADC_Init+0x12c>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001078:	2180      	movs	r1, #128	; 0x80
 800107a:	9d02      	ldr	r5, [sp, #8]
 800107c:	0389      	lsls	r1, r1, #14
 800107e:	428d      	cmp	r5, r1
 8001080:	d1c9      	bne.n	8001016 <HAL_ADC_Init+0x17a>
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 8001082:	270f      	movs	r7, #15
 8001084:	6e26      	ldr	r6, [r4, #96]	; 0x60
 8001086:	0035      	movs	r5, r6
 8001088:	0081      	lsls	r1, r0, #2
 800108a:	40cd      	lsrs	r5, r1
 800108c:	0029      	movs	r1, r5
 800108e:	4039      	ands	r1, r7
 8001090:	290f      	cmp	r1, #15
 8001092:	d00d      	beq.n	80010b0 <HAL_ADC_Init+0x214>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 8001094:	3001      	adds	r0, #1
 8001096:	2808      	cmp	r0, #8
 8001098:	d1f5      	bne.n	8001086 <HAL_ADC_Init+0x1ea>
        MODIFY_REG(hadc->Instance->CHSELR,
 800109a:	201c      	movs	r0, #28
 800109c:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800109e:	69e1      	ldr	r1, [r4, #28]
 80010a0:	3901      	subs	r1, #1
 80010a2:	0089      	lsls	r1, r1, #2
 80010a4:	4001      	ands	r1, r0
 80010a6:	382c      	subs	r0, #44	; 0x2c
 80010a8:	4088      	lsls	r0, r1
 80010aa:	0001      	movs	r1, r0
 80010ac:	4331      	orrs	r1, r6
 80010ae:	e7b1      	b.n	8001014 <HAL_ADC_Init+0x178>
      if (ADCGroupRegularSequencerRanksCount == 1UL)
 80010b0:	2801      	cmp	r0, #1
 80010b2:	d1f2      	bne.n	800109a <HAL_ADC_Init+0x1fe>
        SET_BIT(hadc->Instance->CHSELR,
 80010b4:	2110      	movs	r1, #16
 80010b6:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80010b8:	4249      	negs	r1, r1
 80010ba:	e7aa      	b.n	8001012 <HAL_ADC_Init+0x176>
      ADC_STATE_CLR_SET(hadc->State,
 80010bc:	2212      	movs	r2, #18
 80010be:	6da3      	ldr	r3, [r4, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010c0:	2501      	movs	r5, #1
      ADC_STATE_CLR_SET(hadc->State,
 80010c2:	4393      	bics	r3, r2
 80010c4:	001a      	movs	r2, r3
 80010c6:	2310      	movs	r3, #16
 80010c8:	4313      	orrs	r3, r2
 80010ca:	65a3      	str	r3, [r4, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010cc:	6de3      	ldr	r3, [r4, #92]	; 0x5c
      tmp_hal_status = HAL_ERROR;
 80010ce:	9501      	str	r5, [sp, #4]
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80010d0:	432b      	orrs	r3, r5
 80010d2:	65e3      	str	r3, [r4, #92]	; 0x5c
      tmp_hal_status = HAL_ERROR;
 80010d4:	e7ad      	b.n	8001032 <HAL_ADC_Init+0x196>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80010d6:	6da2      	ldr	r2, [r4, #88]	; 0x58
 80010d8:	4313      	orrs	r3, r2
 80010da:	65a3      	str	r3, [r4, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 80010dc:	2301      	movs	r3, #1
 80010de:	9301      	str	r3, [sp, #4]
 80010e0:	e7a7      	b.n	8001032 <HAL_ADC_Init+0x196>
 80010e2:	46c0      	nop			; (mov r8, r8)
 80010e4:	fffffefd 	.word	0xfffffefd
 80010e8:	1ffffc02 	.word	0x1ffffc02
 80010ec:	40012708 	.word	0x40012708
 80010f0:	ffc3ffff 	.word	0xffc3ffff
 80010f4:	fffe0219 	.word	0xfffe0219
 80010f8:	dffffc02 	.word	0xdffffc02
 80010fc:	833fffe7 	.word	0x833fffe7
 8001100:	6fffffe8 	.word	0x6fffffe8
 8001104:	20000000 	.word	0x20000000
 8001108:	00030d40 	.word	0x00030d40

0800110c <HAL_ADC_ConvCpltCallback>:
 800110c:	4770      	bx	lr

0800110e <HAL_ADC_ConvHalfCpltCallback>:
 800110e:	4770      	bx	lr

08001110 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001110:	b510      	push	{r4, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001112:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8001114:	f7ff fffb 	bl	800110e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001118:	bd10      	pop	{r4, pc}

0800111a <HAL_ADC_ErrorCallback>:
 800111a:	4770      	bx	lr

0800111c <ADC_DMAError>:
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800111c:	2340      	movs	r3, #64	; 0x40
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800111e:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8001120:	b510      	push	{r4, lr}
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001122:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8001124:	4313      	orrs	r3, r2
 8001126:	6583      	str	r3, [r0, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001128:	2304      	movs	r3, #4
 800112a:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 800112c:	4313      	orrs	r3, r2
 800112e:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001130:	f7ff fff3 	bl	800111a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001134:	bd10      	pop	{r4, pc}
	...

08001138 <ADC_DMAConvCplt>:
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001138:	2350      	movs	r3, #80	; 0x50
{
 800113a:	b510      	push	{r4, lr}
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800113c:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800113e:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8001140:	421a      	tst	r2, r3
 8001142:	d12c      	bne.n	800119e <ADC_DMAConvCplt+0x66>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001144:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8001146:	33b1      	adds	r3, #177	; 0xb1
 8001148:	33ff      	adds	r3, #255	; 0xff
 800114a:	4313      	orrs	r3, r2
 800114c:	65a3      	str	r3, [r4, #88]	; 0x58
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800114e:	23c0      	movs	r3, #192	; 0xc0
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001150:	6820      	ldr	r0, [r4, #0]
 8001152:	011b      	lsls	r3, r3, #4
 8001154:	68c2      	ldr	r2, [r0, #12]
 8001156:	421a      	tst	r2, r3
 8001158:	d114      	bne.n	8001184 <ADC_DMAConvCplt+0x4c>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 800115a:	7ea3      	ldrb	r3, [r4, #26]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d111      	bne.n	8001184 <ADC_DMAConvCplt+0x4c>
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001160:	6803      	ldr	r3, [r0, #0]
 8001162:	071b      	lsls	r3, r3, #28
 8001164:	d50e      	bpl.n	8001184 <ADC_DMAConvCplt+0x4c>
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001166:	f7ff fe95 	bl	8000e94 <LL_ADC_REG_IsConversionOngoing>
 800116a:	2800      	cmp	r0, #0
 800116c:	d10e      	bne.n	800118c <ADC_DMAConvCplt+0x54>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800116e:	210c      	movs	r1, #12
 8001170:	6822      	ldr	r2, [r4, #0]
 8001172:	6853      	ldr	r3, [r2, #4]
 8001174:	438b      	bics	r3, r1
 8001176:	6053      	str	r3, [r2, #4]
          ADC_STATE_CLR_SET(hadc->State,
 8001178:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800117a:	4a0e      	ldr	r2, [pc, #56]	; (80011b4 <ADC_DMAConvCplt+0x7c>)
 800117c:	401a      	ands	r2, r3
 800117e:	2301      	movs	r3, #1
 8001180:	4313      	orrs	r3, r2
 8001182:	65a3      	str	r3, [r4, #88]	; 0x58
    HAL_ADC_ConvCpltCallback(hadc);
 8001184:	0020      	movs	r0, r4
 8001186:	f7ff ffc1 	bl	800110c <HAL_ADC_ConvCpltCallback>
}
 800118a:	bd10      	pop	{r4, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800118c:	2320      	movs	r3, #32
 800118e:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8001190:	4313      	orrs	r3, r2
 8001192:	65a3      	str	r3, [r4, #88]	; 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001194:	2301      	movs	r3, #1
 8001196:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001198:	4313      	orrs	r3, r2
 800119a:	65e3      	str	r3, [r4, #92]	; 0x5c
 800119c:	e7f2      	b.n	8001184 <ADC_DMAConvCplt+0x4c>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800119e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80011a0:	06db      	lsls	r3, r3, #27
 80011a2:	d503      	bpl.n	80011ac <ADC_DMAConvCplt+0x74>
      HAL_ADC_ErrorCallback(hadc);
 80011a4:	0020      	movs	r0, r4
 80011a6:	f7ff ffb8 	bl	800111a <HAL_ADC_ErrorCallback>
 80011aa:	e7ee      	b.n	800118a <ADC_DMAConvCplt+0x52>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80011ac:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80011ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011b0:	4798      	blx	r3
}
 80011b2:	e7ea      	b.n	800118a <ADC_DMAConvCplt+0x52>
 80011b4:	fffffefe 	.word	0xfffffefe

080011b8 <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0UL;
 80011b8:	2300      	movs	r3, #0
{
 80011ba:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011bc:	b087      	sub	sp, #28
  __IO uint32_t wait_loop_index = 0UL;
 80011be:	9305      	str	r3, [sp, #20]
  __HAL_LOCK(hadc);
 80011c0:	0003      	movs	r3, r0
 80011c2:	3354      	adds	r3, #84	; 0x54
 80011c4:	781a      	ldrb	r2, [r3, #0]
{
 80011c6:	0005      	movs	r5, r0
 80011c8:	000e      	movs	r6, r1
  __HAL_LOCK(hadc);
 80011ca:	2002      	movs	r0, #2
 80011cc:	2a01      	cmp	r2, #1
 80011ce:	d100      	bne.n	80011d2 <HAL_ADC_ConfigChannel+0x1a>
 80011d0:	e0c3      	b.n	800135a <HAL_ADC_ConfigChannel+0x1a2>
 80011d2:	2401      	movs	r4, #1
 80011d4:	701c      	strb	r4, [r3, #0]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80011d6:	6828      	ldr	r0, [r5, #0]
 80011d8:	f7ff fe5c 	bl	8000e94 <LL_ADC_REG_IsConversionOngoing>
 80011dc:	2800      	cmp	r0, #0
 80011de:	d000      	beq.n	80011e2 <HAL_ADC_ConfigChannel+0x2a>
 80011e0:	e0f9      	b.n	80013d6 <HAL_ADC_ConfigChannel+0x21e>
    if (pConfig->Rank != ADC_RANK_NONE)
 80011e2:	2280      	movs	r2, #128	; 0x80
 80011e4:	6873      	ldr	r3, [r6, #4]
 80011e6:	0612      	lsls	r2, r2, #24
 80011e8:	9301      	str	r3, [sp, #4]
 80011ea:	2304      	movs	r3, #4
 80011ec:	4694      	mov	ip, r2
 80011ee:	692f      	ldr	r7, [r5, #16]
 80011f0:	9a01      	ldr	r2, [sp, #4]
 80011f2:	439f      	bics	r7, r3
 80011f4:	6833      	ldr	r3, [r6, #0]
 80011f6:	2a02      	cmp	r2, #2
 80011f8:	d100      	bne.n	80011fc <HAL_ADC_ConfigChannel+0x44>
 80011fa:	e0c2      	b.n	8001382 <HAL_ADC_ConfigChannel+0x1ca>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80011fc:	0359      	lsls	r1, r3, #13
 80011fe:	0b49      	lsrs	r1, r1, #13
 8001200:	682a      	ldr	r2, [r5, #0]
 8001202:	9102      	str	r1, [sp, #8]
 8001204:	4567      	cmp	r7, ip
 8001206:	d10f      	bne.n	8001228 <HAL_ADC_ConfigChannel+0x70>
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001208:	6a90      	ldr	r0, [r2, #40]	; 0x28
  MODIFY_REG(ADCx->CHSELR,
 800120a:	4301      	orrs	r1, r0
 800120c:	6291      	str	r1, [r2, #40]	; 0x28
  MODIFY_REG(ADCx->SMPR,
 800120e:	68b1      	ldr	r1, [r6, #8]
 8001210:	6954      	ldr	r4, [r2, #20]
 8001212:	0218      	lsls	r0, r3, #8
 8001214:	4e73      	ldr	r6, [pc, #460]	; (80013e4 <HAL_ADC_ConfigChannel+0x22c>)
 8001216:	4001      	ands	r1, r0
 8001218:	4031      	ands	r1, r6
 800121a:	4384      	bics	r4, r0
 800121c:	4321      	orrs	r1, r4
 800121e:	6151      	str	r1, [r2, #20]
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001220:	2b00      	cmp	r3, #0
 8001222:	db64      	blt.n	80012ee <HAL_ADC_ConfigChannel+0x136>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001224:	2000      	movs	r0, #0
}
 8001226:	e095      	b.n	8001354 <HAL_ADC_ConfigChannel+0x19c>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001228:	211f      	movs	r1, #31
 800122a:	9f01      	ldr	r7, [sp, #4]
 800122c:	400f      	ands	r7, r1
 800122e:	46bc      	mov	ip, r7
 8001230:	270f      	movs	r7, #15
 8001232:	4661      	mov	r1, ip
 8001234:	408f      	lsls	r7, r1
 8001236:	43f9      	mvns	r1, r7
 8001238:	9103      	str	r1, [sp, #12]
 800123a:	6e29      	ldr	r1, [r5, #96]	; 0x60
 800123c:	43b9      	bics	r1, r7
 800123e:	000f      	movs	r7, r1
 8001240:	9902      	ldr	r1, [sp, #8]
 8001242:	2900      	cmp	r1, #0
 8001244:	d114      	bne.n	8001270 <HAL_ADC_ConfigChannel+0xb8>
 8001246:	0e98      	lsrs	r0, r3, #26
 8001248:	311f      	adds	r1, #31
 800124a:	4008      	ands	r0, r1
 800124c:	4661      	mov	r1, ip
 800124e:	4088      	lsls	r0, r1
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001250:	9901      	ldr	r1, [sp, #4]
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001252:	4307      	orrs	r7, r0
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001254:	0889      	lsrs	r1, r1, #2
 8001256:	69e8      	ldr	r0, [r5, #28]
 8001258:	3101      	adds	r1, #1
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800125a:	662f      	str	r7, [r5, #96]	; 0x60
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800125c:	4281      	cmp	r1, r0
 800125e:	d8d6      	bhi.n	800120e <HAL_ADC_ConfigChannel+0x56>
  MODIFY_REG(ADCx->CHSELR,
 8001260:	4664      	mov	r4, ip
 8001262:	0099      	lsls	r1, r3, #2
 8001264:	0f09      	lsrs	r1, r1, #28
 8001266:	40a1      	lsls	r1, r4
 8001268:	6a90      	ldr	r0, [r2, #40]	; 0x28
 800126a:	9c03      	ldr	r4, [sp, #12]
 800126c:	4020      	ands	r0, r4
 800126e:	e7cc      	b.n	800120a <HAL_ADC_ConfigChannel+0x52>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001270:	4223      	tst	r3, r4
 8001272:	d1eb      	bne.n	800124c <HAL_ADC_ConfigChannel+0x94>
 8001274:	2102      	movs	r1, #2
 8001276:	0020      	movs	r0, r4
 8001278:	420b      	tst	r3, r1
 800127a:	d1e7      	bne.n	800124c <HAL_ADC_ConfigChannel+0x94>
 800127c:	0008      	movs	r0, r1
 800127e:	1849      	adds	r1, r1, r1
 8001280:	420b      	tst	r3, r1
 8001282:	d1e3      	bne.n	800124c <HAL_ADC_ConfigChannel+0x94>
 8001284:	3001      	adds	r0, #1
 8001286:	0719      	lsls	r1, r3, #28
 8001288:	d4e0      	bmi.n	800124c <HAL_ADC_ConfigChannel+0x94>
 800128a:	3001      	adds	r0, #1
 800128c:	06d9      	lsls	r1, r3, #27
 800128e:	d4dd      	bmi.n	800124c <HAL_ADC_ConfigChannel+0x94>
 8001290:	3001      	adds	r0, #1
 8001292:	0699      	lsls	r1, r3, #26
 8001294:	d4da      	bmi.n	800124c <HAL_ADC_ConfigChannel+0x94>
 8001296:	3001      	adds	r0, #1
 8001298:	0659      	lsls	r1, r3, #25
 800129a:	d4d7      	bmi.n	800124c <HAL_ADC_ConfigChannel+0x94>
 800129c:	3001      	adds	r0, #1
 800129e:	0619      	lsls	r1, r3, #24
 80012a0:	d4d4      	bmi.n	800124c <HAL_ADC_ConfigChannel+0x94>
 80012a2:	3001      	adds	r0, #1
 80012a4:	05d9      	lsls	r1, r3, #23
 80012a6:	d4d1      	bmi.n	800124c <HAL_ADC_ConfigChannel+0x94>
 80012a8:	3001      	adds	r0, #1
 80012aa:	0599      	lsls	r1, r3, #22
 80012ac:	d4ce      	bmi.n	800124c <HAL_ADC_ConfigChannel+0x94>
 80012ae:	3001      	adds	r0, #1
 80012b0:	0559      	lsls	r1, r3, #21
 80012b2:	d4cb      	bmi.n	800124c <HAL_ADC_ConfigChannel+0x94>
 80012b4:	3001      	adds	r0, #1
 80012b6:	0519      	lsls	r1, r3, #20
 80012b8:	d4c8      	bmi.n	800124c <HAL_ADC_ConfigChannel+0x94>
 80012ba:	3001      	adds	r0, #1
 80012bc:	04d9      	lsls	r1, r3, #19
 80012be:	d4c5      	bmi.n	800124c <HAL_ADC_ConfigChannel+0x94>
 80012c0:	3001      	adds	r0, #1
 80012c2:	0499      	lsls	r1, r3, #18
 80012c4:	d4c2      	bmi.n	800124c <HAL_ADC_ConfigChannel+0x94>
 80012c6:	3001      	adds	r0, #1
 80012c8:	0459      	lsls	r1, r3, #17
 80012ca:	d4bf      	bmi.n	800124c <HAL_ADC_ConfigChannel+0x94>
 80012cc:	3001      	adds	r0, #1
 80012ce:	0419      	lsls	r1, r3, #16
 80012d0:	d4bc      	bmi.n	800124c <HAL_ADC_ConfigChannel+0x94>
 80012d2:	3001      	adds	r0, #1
 80012d4:	03d9      	lsls	r1, r3, #15
 80012d6:	d4b9      	bmi.n	800124c <HAL_ADC_ConfigChannel+0x94>
 80012d8:	3001      	adds	r0, #1
 80012da:	0399      	lsls	r1, r3, #14
 80012dc:	d4b6      	bmi.n	800124c <HAL_ADC_ConfigChannel+0x94>
 80012de:	2180      	movs	r1, #128	; 0x80
 80012e0:	0018      	movs	r0, r3
 80012e2:	02c9      	lsls	r1, r1, #11
 80012e4:	4008      	ands	r0, r1
 80012e6:	420b      	tst	r3, r1
 80012e8:	d0b0      	beq.n	800124c <HAL_ADC_ConfigChannel+0x94>
 80012ea:	2012      	movs	r0, #18
 80012ec:	e7ae      	b.n	800124c <HAL_ADC_ConfigChannel+0x94>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80012ee:	24e0      	movs	r4, #224	; 0xe0
 80012f0:	4a3d      	ldr	r2, [pc, #244]	; (80013e8 <HAL_ADC_ConfigChannel+0x230>)
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80012f2:	483e      	ldr	r0, [pc, #248]	; (80013ec <HAL_ADC_ConfigChannel+0x234>)
 80012f4:	6811      	ldr	r1, [r2, #0]
 80012f6:	0464      	lsls	r4, r4, #17
 80012f8:	400c      	ands	r4, r1
 80012fa:	4283      	cmp	r3, r0
 80012fc:	d11a      	bne.n	8001334 <HAL_ADC_ConfigChannel+0x17c>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80012fe:	2380      	movs	r3, #128	; 0x80
 8001300:	041b      	lsls	r3, r3, #16
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001302:	4219      	tst	r1, r3
 8001304:	d18e      	bne.n	8001224 <HAL_ADC_ConfigChannel+0x6c>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001306:	6811      	ldr	r1, [r2, #0]
 8001308:	4839      	ldr	r0, [pc, #228]	; (80013f0 <HAL_ADC_ConfigChannel+0x238>)
 800130a:	4001      	ands	r1, r0
 800130c:	4321      	orrs	r1, r4
 800130e:	4319      	orrs	r1, r3
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001310:	4b38      	ldr	r3, [pc, #224]	; (80013f4 <HAL_ADC_ConfigChannel+0x23c>)
 8001312:	6011      	str	r1, [r2, #0]
 8001314:	6818      	ldr	r0, [r3, #0]
 8001316:	4938      	ldr	r1, [pc, #224]	; (80013f8 <HAL_ADC_ConfigChannel+0x240>)
 8001318:	f7fe ff1e 	bl	8000158 <__udivsi3>
 800131c:	1c43      	adds	r3, r0, #1
 800131e:	200c      	movs	r0, #12
 8001320:	4358      	muls	r0, r3
 8001322:	9005      	str	r0, [sp, #20]
          while (wait_loop_index != 0UL)
 8001324:	9b05      	ldr	r3, [sp, #20]
 8001326:	2b00      	cmp	r3, #0
 8001328:	d100      	bne.n	800132c <HAL_ADC_ConfigChannel+0x174>
 800132a:	e77b      	b.n	8001224 <HAL_ADC_ConfigChannel+0x6c>
            wait_loop_index--;
 800132c:	9b05      	ldr	r3, [sp, #20]
 800132e:	3b01      	subs	r3, #1
 8001330:	9305      	str	r3, [sp, #20]
 8001332:	e7f7      	b.n	8001324 <HAL_ADC_ConfigChannel+0x16c>
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001334:	4831      	ldr	r0, [pc, #196]	; (80013fc <HAL_ADC_ConfigChannel+0x244>)
 8001336:	4283      	cmp	r3, r0
 8001338:	d111      	bne.n	800135e <HAL_ADC_ConfigChannel+0x1a6>
 800133a:	2680      	movs	r6, #128	; 0x80
 800133c:	0008      	movs	r0, r1
 800133e:	0476      	lsls	r6, r6, #17
 8001340:	4030      	ands	r0, r6
 8001342:	4231      	tst	r1, r6
 8001344:	d000      	beq.n	8001348 <HAL_ADC_ConfigChannel+0x190>
 8001346:	e76d      	b.n	8001224 <HAL_ADC_ConfigChannel+0x6c>
 8001348:	6811      	ldr	r1, [r2, #0]
 800134a:	4b29      	ldr	r3, [pc, #164]	; (80013f0 <HAL_ADC_ConfigChannel+0x238>)
 800134c:	4019      	ands	r1, r3
 800134e:	4321      	orrs	r1, r4
 8001350:	430e      	orrs	r6, r1
 8001352:	6016      	str	r6, [r2, #0]
  __HAL_UNLOCK(hadc);
 8001354:	2300      	movs	r3, #0
 8001356:	3554      	adds	r5, #84	; 0x54
 8001358:	702b      	strb	r3, [r5, #0]
}
 800135a:	b007      	add	sp, #28
 800135c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800135e:	4828      	ldr	r0, [pc, #160]	; (8001400 <HAL_ADC_ConfigChannel+0x248>)
 8001360:	4283      	cmp	r3, r0
 8001362:	d000      	beq.n	8001366 <HAL_ADC_ConfigChannel+0x1ae>
 8001364:	e75e      	b.n	8001224 <HAL_ADC_ConfigChannel+0x6c>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001366:	2380      	movs	r3, #128	; 0x80
 8001368:	0008      	movs	r0, r1
 800136a:	03db      	lsls	r3, r3, #15
 800136c:	4018      	ands	r0, r3
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800136e:	4219      	tst	r1, r3
 8001370:	d000      	beq.n	8001374 <HAL_ADC_ConfigChannel+0x1bc>
 8001372:	e757      	b.n	8001224 <HAL_ADC_ConfigChannel+0x6c>
 8001374:	6811      	ldr	r1, [r2, #0]
 8001376:	4e1e      	ldr	r6, [pc, #120]	; (80013f0 <HAL_ADC_ConfigChannel+0x238>)
 8001378:	4031      	ands	r1, r6
 800137a:	4321      	orrs	r1, r4
 800137c:	430b      	orrs	r3, r1
 800137e:	6013      	str	r3, [r2, #0]
}
 8001380:	e7e8      	b.n	8001354 <HAL_ADC_ConfigChannel+0x19c>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001382:	4567      	cmp	r7, ip
 8001384:	d105      	bne.n	8001392 <HAL_ADC_ConfigChannel+0x1da>
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8001386:	6828      	ldr	r0, [r5, #0]
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001388:	0359      	lsls	r1, r3, #13
 800138a:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800138c:	0b49      	lsrs	r1, r1, #13
 800138e:	438a      	bics	r2, r1
 8001390:	6282      	str	r2, [r0, #40]	; 0x28
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001392:	2b00      	cmp	r3, #0
 8001394:	db00      	blt.n	8001398 <HAL_ADC_ConfigChannel+0x1e0>
 8001396:	e745      	b.n	8001224 <HAL_ADC_ConfigChannel+0x6c>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001398:	4a13      	ldr	r2, [pc, #76]	; (80013e8 <HAL_ADC_ConfigChannel+0x230>)
        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800139a:	4814      	ldr	r0, [pc, #80]	; (80013ec <HAL_ADC_ConfigChannel+0x234>)
 800139c:	6811      	ldr	r1, [r2, #0]
 800139e:	4283      	cmp	r3, r0
 80013a0:	d108      	bne.n	80013b4 <HAL_ADC_ConfigChannel+0x1fc>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80013a2:	23a0      	movs	r3, #160	; 0xa0
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80013a4:	6810      	ldr	r0, [r2, #0]
 80013a6:	045b      	lsls	r3, r3, #17
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80013a8:	4019      	ands	r1, r3
 80013aa:	4b11      	ldr	r3, [pc, #68]	; (80013f0 <HAL_ADC_ConfigChannel+0x238>)
 80013ac:	4003      	ands	r3, r0
 80013ae:	4319      	orrs	r1, r3
 80013b0:	6011      	str	r1, [r2, #0]
 80013b2:	e737      	b.n	8001224 <HAL_ADC_ConfigChannel+0x6c>
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80013b4:	4811      	ldr	r0, [pc, #68]	; (80013fc <HAL_ADC_ConfigChannel+0x244>)
 80013b6:	4283      	cmp	r3, r0
 80013b8:	d103      	bne.n	80013c2 <HAL_ADC_ConfigChannel+0x20a>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80013ba:	23c0      	movs	r3, #192	; 0xc0
 80013bc:	6810      	ldr	r0, [r2, #0]
 80013be:	041b      	lsls	r3, r3, #16
 80013c0:	e7f2      	b.n	80013a8 <HAL_ADC_ConfigChannel+0x1f0>
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80013c2:	480f      	ldr	r0, [pc, #60]	; (8001400 <HAL_ADC_ConfigChannel+0x248>)
 80013c4:	4283      	cmp	r3, r0
 80013c6:	d000      	beq.n	80013ca <HAL_ADC_ConfigChannel+0x212>
 80013c8:	e72c      	b.n	8001224 <HAL_ADC_ConfigChannel+0x6c>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80013ca:	20c0      	movs	r0, #192	; 0xc0
 80013cc:	0440      	lsls	r0, r0, #17
 80013ce:	4001      	ands	r1, r0
 80013d0:	6813      	ldr	r3, [r2, #0]
 80013d2:	4807      	ldr	r0, [pc, #28]	; (80013f0 <HAL_ADC_ConfigChannel+0x238>)
 80013d4:	e7ea      	b.n	80013ac <HAL_ADC_ConfigChannel+0x1f4>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013d6:	2320      	movs	r3, #32
 80013d8:	6daa      	ldr	r2, [r5, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 80013da:	0020      	movs	r0, r4
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013dc:	4313      	orrs	r3, r2
 80013de:	65ab      	str	r3, [r5, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 80013e0:	e7b8      	b.n	8001354 <HAL_ADC_ConfigChannel+0x19c>
 80013e2:	46c0      	nop			; (mov r8, r8)
 80013e4:	07ffff00 	.word	0x07ffff00
 80013e8:	40012708 	.word	0x40012708
 80013ec:	b0001000 	.word	0xb0001000
 80013f0:	fe3fffff 	.word	0xfe3fffff
 80013f4:	20000000 	.word	0x20000000
 80013f8:	00030d40 	.word	0x00030d40
 80013fc:	b8004000 	.word	0xb8004000
 8001400:	b4002000 	.word	0xb4002000

08001404 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0UL;
 8001404:	2300      	movs	r3, #0
{
 8001406:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001408:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0UL;
 800140a:	9301      	str	r3, [sp, #4]
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800140c:	6803      	ldr	r3, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800140e:	2001      	movs	r0, #1
 8001410:	689a      	ldr	r2, [r3, #8]
 8001412:	4202      	tst	r2, r0
 8001414:	d001      	beq.n	800141a <ADC_Enable+0x16>
  return HAL_OK;
 8001416:	2000      	movs	r0, #0
}
 8001418:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800141a:	6899      	ldr	r1, [r3, #8]
 800141c:	4a22      	ldr	r2, [pc, #136]	; (80014a8 <ADC_Enable+0xa4>)
 800141e:	4211      	tst	r1, r2
 8001420:	d007      	beq.n	8001432 <ADC_Enable+0x2e>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001422:	2310      	movs	r3, #16
 8001424:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8001426:	4313      	orrs	r3, r2
 8001428:	65a3      	str	r3, [r4, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800142a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800142c:	4303      	orrs	r3, r0
 800142e:	65e3      	str	r3, [r4, #92]	; 0x5c
      return HAL_ERROR;
 8001430:	e7f2      	b.n	8001418 <ADC_Enable+0x14>
  MODIFY_REG(ADCx->CR,
 8001432:	689a      	ldr	r2, [r3, #8]
 8001434:	4e1d      	ldr	r6, [pc, #116]	; (80014ac <ADC_Enable+0xa8>)
 8001436:	4032      	ands	r2, r6
 8001438:	4310      	orrs	r0, r2
 800143a:	6098      	str	r0, [r3, #8]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800143c:	4b1c      	ldr	r3, [pc, #112]	; (80014b0 <ADC_Enable+0xac>)
 800143e:	681b      	ldr	r3, [r3, #0]
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8001440:	021b      	lsls	r3, r3, #8
 8001442:	d423      	bmi.n	800148c <ADC_Enable+0x88>
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001444:	7e63      	ldrb	r3, [r4, #25]
 8001446:	2b01      	cmp	r3, #1
 8001448:	d0e5      	beq.n	8001416 <ADC_Enable+0x12>
      tickstart = HAL_GetTick();
 800144a:	f7ff fd1d 	bl	8000e88 <HAL_GetTick>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800144e:	2501      	movs	r5, #1
      tickstart = HAL_GetTick();
 8001450:	0007      	movs	r7, r0
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001452:	6822      	ldr	r2, [r4, #0]
 8001454:	6813      	ldr	r3, [r2, #0]
 8001456:	422b      	tst	r3, r5
 8001458:	d1dd      	bne.n	8001416 <ADC_Enable+0x12>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800145a:	6893      	ldr	r3, [r2, #8]
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800145c:	422b      	tst	r3, r5
 800145e:	d103      	bne.n	8001468 <ADC_Enable+0x64>
  MODIFY_REG(ADCx->CR,
 8001460:	6893      	ldr	r3, [r2, #8]
 8001462:	4033      	ands	r3, r6
 8001464:	432b      	orrs	r3, r5
 8001466:	6093      	str	r3, [r2, #8]
        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001468:	f7ff fd0e 	bl	8000e88 <HAL_GetTick>
 800146c:	1bc0      	subs	r0, r0, r7
 800146e:	2802      	cmp	r0, #2
 8001470:	d9ef      	bls.n	8001452 <ADC_Enable+0x4e>
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001472:	6823      	ldr	r3, [r4, #0]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	422b      	tst	r3, r5
 8001478:	d1eb      	bne.n	8001452 <ADC_Enable+0x4e>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800147a:	2310      	movs	r3, #16
 800147c:	6da2      	ldr	r2, [r4, #88]	; 0x58
            return HAL_ERROR;
 800147e:	2001      	movs	r0, #1
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001480:	4313      	orrs	r3, r2
 8001482:	65a3      	str	r3, [r4, #88]	; 0x58
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001484:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8001486:	431d      	orrs	r5, r3
 8001488:	65e5      	str	r5, [r4, #92]	; 0x5c
            return HAL_ERROR;
 800148a:	e7c5      	b.n	8001418 <ADC_Enable+0x14>
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800148c:	4b09      	ldr	r3, [pc, #36]	; (80014b4 <ADC_Enable+0xb0>)
 800148e:	490a      	ldr	r1, [pc, #40]	; (80014b8 <ADC_Enable+0xb4>)
 8001490:	6818      	ldr	r0, [r3, #0]
 8001492:	f7fe fe61 	bl	8000158 <__udivsi3>
 8001496:	3001      	adds	r0, #1
 8001498:	9001      	str	r0, [sp, #4]
      while (wait_loop_index != 0UL)
 800149a:	9b01      	ldr	r3, [sp, #4]
 800149c:	2b00      	cmp	r3, #0
 800149e:	d0d1      	beq.n	8001444 <ADC_Enable+0x40>
        wait_loop_index--;
 80014a0:	9b01      	ldr	r3, [sp, #4]
 80014a2:	3b01      	subs	r3, #1
 80014a4:	9301      	str	r3, [sp, #4]
 80014a6:	e7f8      	b.n	800149a <ADC_Enable+0x96>
 80014a8:	80000017 	.word	0x80000017
 80014ac:	7fffffe8 	.word	0x7fffffe8
 80014b0:	40012708 	.word	0x40012708
 80014b4:	20000000 	.word	0x20000000
 80014b8:	00030d40 	.word	0x00030d40

080014bc <HAL_ADC_Start>:
{
 80014bc:	b570      	push	{r4, r5, r6, lr}
 80014be:	0004      	movs	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80014c0:	6800      	ldr	r0, [r0, #0]
 80014c2:	f7ff fce7 	bl	8000e94 <LL_ADC_REG_IsConversionOngoing>
 80014c6:	0006      	movs	r6, r0
    tmp_hal_status = HAL_BUSY;
 80014c8:	2002      	movs	r0, #2
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80014ca:	2e00      	cmp	r6, #0
 80014cc:	d11d      	bne.n	800150a <HAL_ADC_Start+0x4e>
    __HAL_LOCK(hadc);
 80014ce:	0025      	movs	r5, r4
 80014d0:	3554      	adds	r5, #84	; 0x54
 80014d2:	782b      	ldrb	r3, [r5, #0]
 80014d4:	2b01      	cmp	r3, #1
 80014d6:	d018      	beq.n	800150a <HAL_ADC_Start+0x4e>
 80014d8:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 80014da:	0020      	movs	r0, r4
    __HAL_LOCK(hadc);
 80014dc:	702b      	strb	r3, [r5, #0]
    tmp_hal_status = ADC_Enable(hadc);
 80014de:	f7ff ff91 	bl	8001404 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80014e2:	2800      	cmp	r0, #0
 80014e4:	d112      	bne.n	800150c <HAL_ADC_Start+0x50>
      ADC_STATE_CLR_SET(hadc->State,
 80014e6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80014e8:	4a09      	ldr	r2, [pc, #36]	; (8001510 <HAL_ADC_Start+0x54>)
  MODIFY_REG(ADCx->CR,
 80014ea:	490a      	ldr	r1, [pc, #40]	; (8001514 <HAL_ADC_Start+0x58>)
 80014ec:	401a      	ands	r2, r3
 80014ee:	2380      	movs	r3, #128	; 0x80
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	4313      	orrs	r3, r2
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80014f4:	221c      	movs	r2, #28
      ADC_STATE_CLR_SET(hadc->State,
 80014f6:	65a3      	str	r3, [r4, #88]	; 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80014f8:	6823      	ldr	r3, [r4, #0]
      ADC_CLEAR_ERRORCODE(hadc);
 80014fa:	65e0      	str	r0, [r4, #92]	; 0x5c
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80014fc:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hadc);
 80014fe:	7028      	strb	r0, [r5, #0]
 8001500:	689a      	ldr	r2, [r3, #8]
 8001502:	4011      	ands	r1, r2
 8001504:	2204      	movs	r2, #4
 8001506:	430a      	orrs	r2, r1
 8001508:	609a      	str	r2, [r3, #8]
}
 800150a:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UNLOCK(hadc);
 800150c:	702e      	strb	r6, [r5, #0]
 800150e:	e7fc      	b.n	800150a <HAL_ADC_Start+0x4e>
 8001510:	fffff0fe 	.word	0xfffff0fe
 8001514:	7fffffe8 	.word	0x7fffffe8

08001518 <HAL_ADC_Start_DMA>:
{
 8001518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800151a:	0004      	movs	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800151c:	6800      	ldr	r0, [r0, #0]
{
 800151e:	000d      	movs	r5, r1
 8001520:	0016      	movs	r6, r2
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001522:	f7ff fcb7 	bl	8000e94 <LL_ADC_REG_IsConversionOngoing>
    tmp_hal_status = HAL_BUSY;
 8001526:	2302      	movs	r3, #2
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001528:	2800      	cmp	r0, #0
 800152a:	d140      	bne.n	80015ae <HAL_ADC_Start_DMA+0x96>
    __HAL_LOCK(hadc);
 800152c:	0027      	movs	r7, r4
 800152e:	3754      	adds	r7, #84	; 0x54
 8001530:	783a      	ldrb	r2, [r7, #0]
 8001532:	2a01      	cmp	r2, #1
 8001534:	d03b      	beq.n	80015ae <HAL_ADC_Start_DMA+0x96>
 8001536:	2201      	movs	r2, #1
 8001538:	703a      	strb	r2, [r7, #0]
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 800153a:	6823      	ldr	r3, [r4, #0]
 800153c:	68d9      	ldr	r1, [r3, #12]
 800153e:	4211      	tst	r1, r2
 8001540:	d10c      	bne.n	800155c <HAL_ADC_Start_DMA+0x44>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001542:	6899      	ldr	r1, [r3, #8]
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001544:	4211      	tst	r1, r2
 8001546:	d005      	beq.n	8001554 <HAL_ADC_Start_DMA+0x3c>
  MODIFY_REG(ADCx->CR,
 8001548:	689a      	ldr	r2, [r3, #8]
 800154a:	491a      	ldr	r1, [pc, #104]	; (80015b4 <HAL_ADC_Start_DMA+0x9c>)
 800154c:	4011      	ands	r1, r2
 800154e:	2202      	movs	r2, #2
 8001550:	430a      	orrs	r2, r1
 8001552:	609a      	str	r2, [r3, #8]
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001554:	2201      	movs	r2, #1
 8001556:	68d9      	ldr	r1, [r3, #12]
 8001558:	430a      	orrs	r2, r1
 800155a:	60da      	str	r2, [r3, #12]
    tmp_hal_status = ADC_Enable(hadc);
 800155c:	0020      	movs	r0, r4
 800155e:	f7ff ff51 	bl	8001404 <ADC_Enable>
 8001562:	1e03      	subs	r3, r0, #0
    if (tmp_hal_status == HAL_OK)
 8001564:	d123      	bne.n	80015ae <HAL_ADC_Start_DMA+0x96>
      ADC_STATE_CLR_SET(hadc->State,
 8001566:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8001568:	4913      	ldr	r1, [pc, #76]	; (80015b8 <HAL_ADC_Start_DMA+0xa0>)
 800156a:	4011      	ands	r1, r2
 800156c:	2280      	movs	r2, #128	; 0x80
 800156e:	0052      	lsls	r2, r2, #1
 8001570:	430a      	orrs	r2, r1
 8001572:	65a2      	str	r2, [r4, #88]	; 0x58
      ADC_CLEAR_ERRORCODE(hadc);
 8001574:	65e0      	str	r0, [r4, #92]	; 0x5c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001576:	4a11      	ldr	r2, [pc, #68]	; (80015bc <HAL_ADC_Start_DMA+0xa4>)
 8001578:	6d20      	ldr	r0, [r4, #80]	; 0x50
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800157a:	6821      	ldr	r1, [r4, #0]
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800157c:	62c2      	str	r2, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800157e:	4a10      	ldr	r2, [pc, #64]	; (80015c0 <HAL_ADC_Start_DMA+0xa8>)
 8001580:	6302      	str	r2, [r0, #48]	; 0x30
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001582:	4a10      	ldr	r2, [pc, #64]	; (80015c4 <HAL_ADC_Start_DMA+0xac>)
 8001584:	6342      	str	r2, [r0, #52]	; 0x34
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001586:	221c      	movs	r2, #28
 8001588:	600a      	str	r2, [r1, #0]
      __HAL_UNLOCK(hadc);
 800158a:	703b      	strb	r3, [r7, #0]
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800158c:	684a      	ldr	r2, [r1, #4]
 800158e:	3310      	adds	r3, #16
 8001590:	4313      	orrs	r3, r2
 8001592:	604b      	str	r3, [r1, #4]
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001594:	002a      	movs	r2, r5
 8001596:	0033      	movs	r3, r6
 8001598:	3140      	adds	r1, #64	; 0x40
 800159a:	f000 f8e3 	bl	8001764 <HAL_DMA_Start_IT>
 800159e:	0003      	movs	r3, r0
      LL_ADC_REG_StartConversion(hadc->Instance);
 80015a0:	6820      	ldr	r0, [r4, #0]
  MODIFY_REG(ADCx->CR,
 80015a2:	4904      	ldr	r1, [pc, #16]	; (80015b4 <HAL_ADC_Start_DMA+0x9c>)
 80015a4:	6882      	ldr	r2, [r0, #8]
 80015a6:	4011      	ands	r1, r2
 80015a8:	2204      	movs	r2, #4
 80015aa:	430a      	orrs	r2, r1
 80015ac:	6082      	str	r2, [r0, #8]
}
 80015ae:	0018      	movs	r0, r3
 80015b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80015b2:	46c0      	nop			; (mov r8, r8)
 80015b4:	7fffffe8 	.word	0x7fffffe8
 80015b8:	fffff0fe 	.word	0xfffff0fe
 80015bc:	08001139 	.word	0x08001139
 80015c0:	08001111 	.word	0x08001111
 80015c4:	0800111d 	.word	0x0800111d

080015c8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015c8:	b530      	push	{r4, r5, lr}
 80015ca:	25ff      	movs	r5, #255	; 0xff
 80015cc:	2403      	movs	r4, #3
 80015ce:	002a      	movs	r2, r5
 80015d0:	4004      	ands	r4, r0
 80015d2:	00e4      	lsls	r4, r4, #3
 80015d4:	40a2      	lsls	r2, r4
 80015d6:	0189      	lsls	r1, r1, #6
 80015d8:	4029      	ands	r1, r5
 80015da:	43d2      	mvns	r2, r2
 80015dc:	40a1      	lsls	r1, r4
 80015de:	b2c3      	uxtb	r3, r0
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80015e0:	2800      	cmp	r0, #0
 80015e2:	db0a      	blt.n	80015fa <HAL_NVIC_SetPriority+0x32>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015e4:	24c0      	movs	r4, #192	; 0xc0
 80015e6:	4b0b      	ldr	r3, [pc, #44]	; (8001614 <HAL_NVIC_SetPriority+0x4c>)
 80015e8:	0880      	lsrs	r0, r0, #2
 80015ea:	0080      	lsls	r0, r0, #2
 80015ec:	18c0      	adds	r0, r0, r3
 80015ee:	00a4      	lsls	r4, r4, #2
 80015f0:	5903      	ldr	r3, [r0, r4]
 80015f2:	401a      	ands	r2, r3
 80015f4:	4311      	orrs	r1, r2
 80015f6:	5101      	str	r1, [r0, r4]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80015f8:	bd30      	pop	{r4, r5, pc}
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015fa:	200f      	movs	r0, #15
 80015fc:	4003      	ands	r3, r0
 80015fe:	3b08      	subs	r3, #8
 8001600:	4805      	ldr	r0, [pc, #20]	; (8001618 <HAL_NVIC_SetPriority+0x50>)
 8001602:	089b      	lsrs	r3, r3, #2
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	181b      	adds	r3, r3, r0
 8001608:	69d8      	ldr	r0, [r3, #28]
 800160a:	4002      	ands	r2, r0
 800160c:	4311      	orrs	r1, r2
 800160e:	61d9      	str	r1, [r3, #28]
 8001610:	e7f2      	b.n	80015f8 <HAL_NVIC_SetPriority+0x30>
 8001612:	46c0      	nop			; (mov r8, r8)
 8001614:	e000e100 	.word	0xe000e100
 8001618:	e000ed00 	.word	0xe000ed00

0800161c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800161c:	2800      	cmp	r0, #0
 800161e:	db05      	blt.n	800162c <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001620:	231f      	movs	r3, #31
 8001622:	4018      	ands	r0, r3
 8001624:	3b1e      	subs	r3, #30
 8001626:	4083      	lsls	r3, r0
 8001628:	4a01      	ldr	r2, [pc, #4]	; (8001630 <HAL_NVIC_EnableIRQ+0x14>)
 800162a:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800162c:	4770      	bx	lr
 800162e:	46c0      	nop			; (mov r8, r8)
 8001630:	e000e100 	.word	0xe000e100

08001634 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001634:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001636:	6c84      	ldr	r4, [r0, #72]	; 0x48
 8001638:	6cc5      	ldr	r5, [r0, #76]	; 0x4c
 800163a:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800163c:	6d04      	ldr	r4, [r0, #80]	; 0x50
 800163e:	2c00      	cmp	r4, #0
 8001640:	d002      	beq.n	8001648 <DMA_SetConfig+0x14>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001642:	6d44      	ldr	r4, [r0, #84]	; 0x54
 8001644:	6d85      	ldr	r5, [r0, #88]	; 0x58
 8001646:	6065      	str	r5, [r4, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8001648:	251c      	movs	r5, #28
 800164a:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800164c:	4e08      	ldr	r6, [pc, #32]	; (8001670 <DMA_SetConfig+0x3c>)
 800164e:	4025      	ands	r5, r4
 8001650:	2401      	movs	r4, #1
 8001652:	40ac      	lsls	r4, r5
 8001654:	6877      	ldr	r7, [r6, #4]
 8001656:	433c      	orrs	r4, r7
 8001658:	6074      	str	r4, [r6, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800165a:	6804      	ldr	r4, [r0, #0]
 800165c:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800165e:	6883      	ldr	r3, [r0, #8]
 8001660:	2b10      	cmp	r3, #16
 8001662:	d102      	bne.n	800166a <DMA_SetConfig+0x36>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001664:	60a2      	str	r2, [r4, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001666:	60e1      	str	r1, [r4, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001668:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hdma->Instance->CPAR = SrcAddress;
 800166a:	60a1      	str	r1, [r4, #8]
    hdma->Instance->CMAR = DstAddress;
 800166c:	60e2      	str	r2, [r4, #12]
}
 800166e:	e7fb      	b.n	8001668 <DMA_SetConfig+0x34>
 8001670:	40020000 	.word	0x40020000

08001674 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001674:	b510      	push	{r4, lr}
 8001676:	0004      	movs	r4, r0
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8001678:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800167a:	4a09      	ldr	r2, [pc, #36]	; (80016a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x2c>)
 800167c:	089b      	lsrs	r3, r3, #2
 800167e:	189b      	adds	r3, r3, r2
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	6443      	str	r3, [r0, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8001684:	6803      	ldr	r3, [r0, #0]
 8001686:	2114      	movs	r1, #20
 8001688:	b2d8      	uxtb	r0, r3
 800168a:	3808      	subs	r0, #8
 800168c:	f7fe fd64 	bl	8000158 <__udivsi3>
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8001690:	4b04      	ldr	r3, [pc, #16]	; (80016a4 <DMA_CalcDMAMUXChannelBaseAndMask+0x30>)
 8001692:	64a3      	str	r3, [r4, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8001694:	231f      	movs	r3, #31
 8001696:	4018      	ands	r0, r3
 8001698:	3b1e      	subs	r3, #30
 800169a:	4083      	lsls	r3, r0
 800169c:	64e3      	str	r3, [r4, #76]	; 0x4c
}
 800169e:	bd10      	pop	{r4, pc}
 80016a0:	10008200 	.word	0x10008200
 80016a4:	40020880 	.word	0x40020880

080016a8 <HAL_DMA_Init>:
{
 80016a8:	b570      	push	{r4, r5, r6, lr}
 80016aa:	0004      	movs	r4, r0
    return HAL_ERROR;
 80016ac:	2001      	movs	r0, #1
  if (hdma == NULL)
 80016ae:	2c00      	cmp	r4, #0
 80016b0:	d049      	beq.n	8001746 <HAL_DMA_Init+0x9e>
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80016b2:	6825      	ldr	r5, [r4, #0]
 80016b4:	4b27      	ldr	r3, [pc, #156]	; (8001754 <HAL_DMA_Init+0xac>)
 80016b6:	2114      	movs	r1, #20
 80016b8:	18e8      	adds	r0, r5, r3
 80016ba:	f7fe fd4d 	bl	8000158 <__udivsi3>
  hdma->State = HAL_DMA_STATE_BUSY;
 80016be:	2302      	movs	r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80016c0:	0080      	lsls	r0, r0, #2
  hdma->State = HAL_DMA_STATE_BUSY;
 80016c2:	1da6      	adds	r6, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80016c4:	6420      	str	r0, [r4, #64]	; 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 80016c6:	77f3      	strb	r3, [r6, #31]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80016c8:	682b      	ldr	r3, [r5, #0]
 80016ca:	4a23      	ldr	r2, [pc, #140]	; (8001758 <HAL_DMA_Init+0xb0>)
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80016cc:	68e1      	ldr	r1, [r4, #12]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80016ce:	4013      	ands	r3, r2
 80016d0:	602b      	str	r3, [r5, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80016d2:	68a3      	ldr	r3, [r4, #8]
 80016d4:	682a      	ldr	r2, [r5, #0]
 80016d6:	430b      	orrs	r3, r1
 80016d8:	6921      	ldr	r1, [r4, #16]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80016da:	0020      	movs	r0, r4
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80016dc:	430b      	orrs	r3, r1
 80016de:	6961      	ldr	r1, [r4, #20]
 80016e0:	430b      	orrs	r3, r1
 80016e2:	69a1      	ldr	r1, [r4, #24]
 80016e4:	430b      	orrs	r3, r1
 80016e6:	69e1      	ldr	r1, [r4, #28]
 80016e8:	430b      	orrs	r3, r1
 80016ea:	6a21      	ldr	r1, [r4, #32]
 80016ec:	430b      	orrs	r3, r1
 80016ee:	4313      	orrs	r3, r2
 80016f0:	602b      	str	r3, [r5, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80016f2:	f7ff ffbf 	bl	8001674 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80016f6:	2380      	movs	r3, #128	; 0x80
 80016f8:	68a2      	ldr	r2, [r4, #8]
 80016fa:	01db      	lsls	r3, r3, #7
 80016fc:	429a      	cmp	r2, r3
 80016fe:	d101      	bne.n	8001704 <HAL_DMA_Init+0x5c>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001700:	2300      	movs	r3, #0
 8001702:	6063      	str	r3, [r4, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001704:	233f      	movs	r3, #63	; 0x3f
 8001706:	6862      	ldr	r2, [r4, #4]
 8001708:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800170a:	4013      	ands	r3, r2
 800170c:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800170e:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8001710:	6ca1      	ldr	r1, [r4, #72]	; 0x48
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001712:	3a01      	subs	r2, #1
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001714:	6048      	str	r0, [r1, #4]
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8001716:	2a03      	cmp	r2, #3
 8001718:	d816      	bhi.n	8001748 <HAL_DMA_Init+0xa0>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800171a:	4a10      	ldr	r2, [pc, #64]	; (800175c <HAL_DMA_Init+0xb4>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800171c:	4810      	ldr	r0, [pc, #64]	; (8001760 <HAL_DMA_Init+0xb8>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800171e:	1899      	adds	r1, r3, r2

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001720:	2203      	movs	r2, #3
 8001722:	3b01      	subs	r3, #1
 8001724:	4013      	ands	r3, r2
 8001726:	3a02      	subs	r2, #2
 8001728:	409a      	lsls	r2, r3
 800172a:	65a2      	str	r2, [r4, #88]	; 0x58
 800172c:	0013      	movs	r3, r2
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800172e:	2200      	movs	r2, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8001730:	0089      	lsls	r1, r1, #2
 8001732:	6521      	str	r1, [r4, #80]	; 0x50
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8001734:	6560      	str	r0, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8001736:	600a      	str	r2, [r1, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001738:	6043      	str	r3, [r0, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800173a:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 800173c:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800173e:	63e0      	str	r0, [r4, #60]	; 0x3c
  __HAL_UNLOCK(hdma);
 8001740:	3405      	adds	r4, #5
  hdma->State = HAL_DMA_STATE_READY;
 8001742:	77f3      	strb	r3, [r6, #31]
  __HAL_UNLOCK(hdma);
 8001744:	77e0      	strb	r0, [r4, #31]
}
 8001746:	bd70      	pop	{r4, r5, r6, pc}
    hdma->DMAmuxRequestGen = 0U;
 8001748:	2300      	movs	r3, #0
 800174a:	6523      	str	r3, [r4, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 800174c:	6563      	str	r3, [r4, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800174e:	65a3      	str	r3, [r4, #88]	; 0x58
 8001750:	e7f3      	b.n	800173a <HAL_DMA_Init+0x92>
 8001752:	46c0      	nop			; (mov r8, r8)
 8001754:	bffdfff8 	.word	0xbffdfff8
 8001758:	ffff800f 	.word	0xffff800f
 800175c:	1000823f 	.word	0x1000823f
 8001760:	40020940 	.word	0x40020940

08001764 <HAL_DMA_Start_IT>:
{
 8001764:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8001766:	1d45      	adds	r5, r0, #5
{
 8001768:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hdma);
 800176a:	7fee      	ldrb	r6, [r5, #31]
{
 800176c:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 800176e:	2002      	movs	r0, #2
 8001770:	2e01      	cmp	r6, #1
 8001772:	d034      	beq.n	80017de <HAL_DMA_Start_IT+0x7a>
 8001774:	3801      	subs	r0, #1
 8001776:	77e8      	strb	r0, [r5, #31]
  if (hdma->State == HAL_DMA_STATE_READY)
 8001778:	1da7      	adds	r7, r4, #6
 800177a:	7ffe      	ldrb	r6, [r7, #31]
 800177c:	46b4      	mov	ip, r6
 800177e:	4663      	mov	r3, ip
 8001780:	b2f6      	uxtb	r6, r6
 8001782:	9600      	str	r6, [sp, #0]
 8001784:	2600      	movs	r6, #0
 8001786:	4283      	cmp	r3, r0
 8001788:	d131      	bne.n	80017ee <HAL_DMA_Start_IT+0x8a>
    hdma->State = HAL_DMA_STATE_BUSY;
 800178a:	3001      	adds	r0, #1
 800178c:	77f8      	strb	r0, [r7, #31]
    __HAL_DMA_DISABLE(hdma);
 800178e:	6825      	ldr	r5, [r4, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001790:	63e6      	str	r6, [r4, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8001792:	6828      	ldr	r0, [r5, #0]
 8001794:	9b00      	ldr	r3, [sp, #0]
 8001796:	4398      	bics	r0, r3
 8001798:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800179a:	9b01      	ldr	r3, [sp, #4]
 800179c:	0020      	movs	r0, r4
 800179e:	f7ff ff49 	bl	8001634 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 80017a2:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80017a4:	6823      	ldr	r3, [r4, #0]
 80017a6:	42b2      	cmp	r2, r6
 80017a8:	d01a      	beq.n	80017e0 <HAL_DMA_Start_IT+0x7c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80017aa:	220e      	movs	r2, #14
 80017ac:	6819      	ldr	r1, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80017ae:	430a      	orrs	r2, r1
 80017b0:	601a      	str	r2, [r3, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80017b2:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80017b4:	6811      	ldr	r1, [r2, #0]
 80017b6:	03c9      	lsls	r1, r1, #15
 80017b8:	d504      	bpl.n	80017c4 <HAL_DMA_Start_IT+0x60>
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80017ba:	2180      	movs	r1, #128	; 0x80
 80017bc:	6810      	ldr	r0, [r2, #0]
 80017be:	0049      	lsls	r1, r1, #1
 80017c0:	4301      	orrs	r1, r0
 80017c2:	6011      	str	r1, [r2, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 80017c4:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80017c6:	2a00      	cmp	r2, #0
 80017c8:	d004      	beq.n	80017d4 <HAL_DMA_Start_IT+0x70>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80017ca:	2180      	movs	r1, #128	; 0x80
 80017cc:	6810      	ldr	r0, [r2, #0]
 80017ce:	0049      	lsls	r1, r1, #1
 80017d0:	4301      	orrs	r1, r0
 80017d2:	6011      	str	r1, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 80017d4:	2201      	movs	r2, #1
  HAL_StatusTypeDef status = HAL_OK;
 80017d6:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 80017d8:	6819      	ldr	r1, [r3, #0]
 80017da:	430a      	orrs	r2, r1
 80017dc:	601a      	str	r2, [r3, #0]
}
 80017de:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80017e0:	2104      	movs	r1, #4
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	438a      	bics	r2, r1
 80017e6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80017e8:	6819      	ldr	r1, [r3, #0]
 80017ea:	220a      	movs	r2, #10
 80017ec:	e7df      	b.n	80017ae <HAL_DMA_Start_IT+0x4a>
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 80017ee:	2380      	movs	r3, #128	; 0x80
 80017f0:	63e3      	str	r3, [r4, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 80017f2:	77ee      	strb	r6, [r5, #31]
    status = HAL_ERROR;
 80017f4:	e7f3      	b.n	80017de <HAL_DMA_Start_IT+0x7a>
	...

080017f8 <HAL_DMA_Abort>:
{
 80017f8:	0003      	movs	r3, r0
 80017fa:	b5f0      	push	{r4, r5, r6, r7, lr}
    return HAL_ERROR;
 80017fc:	2001      	movs	r0, #1
  if (NULL == hdma)
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d009      	beq.n	8001816 <HAL_DMA_Abort+0x1e>
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001802:	1d98      	adds	r0, r3, #6
 8001804:	7fc2      	ldrb	r2, [r0, #31]
 8001806:	1d5c      	adds	r4, r3, #5
 8001808:	2a02      	cmp	r2, #2
 800180a:	d005      	beq.n	8001818 <HAL_DMA_Abort+0x20>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800180c:	2204      	movs	r2, #4
 800180e:	63da      	str	r2, [r3, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8001810:	2300      	movs	r3, #0
    return HAL_ERROR;
 8001812:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 8001814:	77e3      	strb	r3, [r4, #31]
}
 8001816:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001818:	250e      	movs	r5, #14
 800181a:	6819      	ldr	r1, [r3, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800181c:	6c5e      	ldr	r6, [r3, #68]	; 0x44
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800181e:	680a      	ldr	r2, [r1, #0]
 8001820:	43aa      	bics	r2, r5
 8001822:	600a      	str	r2, [r1, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001824:	6832      	ldr	r2, [r6, #0]
 8001826:	4d11      	ldr	r5, [pc, #68]	; (800186c <HAL_DMA_Abort+0x74>)
 8001828:	402a      	ands	r2, r5
 800182a:	6032      	str	r2, [r6, #0]
    __HAL_DMA_DISABLE(hdma);
 800182c:	2201      	movs	r2, #1
 800182e:	680e      	ldr	r6, [r1, #0]
 8001830:	4694      	mov	ip, r2
 8001832:	4396      	bics	r6, r2
 8001834:	600e      	str	r6, [r1, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 8001836:	211c      	movs	r1, #28
 8001838:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800183a:	4e0d      	ldr	r6, [pc, #52]	; (8001870 <HAL_DMA_Abort+0x78>)
 800183c:	4011      	ands	r1, r2
 800183e:	4662      	mov	r2, ip
 8001840:	408a      	lsls	r2, r1
 8001842:	6877      	ldr	r7, [r6, #4]
 8001844:	433a      	orrs	r2, r7
 8001846:	6072      	str	r2, [r6, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001848:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800184a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800184c:	6051      	str	r1, [r2, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 800184e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001850:	2a00      	cmp	r2, #0
 8001852:	d005      	beq.n	8001860 <HAL_DMA_Abort+0x68>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001854:	6811      	ldr	r1, [r2, #0]
 8001856:	4029      	ands	r1, r5
 8001858:	6011      	str	r1, [r2, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800185a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800185c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800185e:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001860:	2301      	movs	r3, #1
 8001862:	77c3      	strb	r3, [r0, #31]
    __HAL_UNLOCK(hdma);
 8001864:	2000      	movs	r0, #0
 8001866:	77e0      	strb	r0, [r4, #31]
  return HAL_OK;
 8001868:	e7d5      	b.n	8001816 <HAL_DMA_Abort+0x1e>
 800186a:	46c0      	nop			; (mov r8, r8)
 800186c:	fffffeff 	.word	0xfffffeff
 8001870:	40020000 	.word	0x40020000

08001874 <HAL_DMA_Abort_IT>:
{
 8001874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001876:	1d81      	adds	r1, r0, #6
 8001878:	7fcb      	ldrb	r3, [r1, #31]
 800187a:	2b02      	cmp	r3, #2
 800187c:	d004      	beq.n	8001888 <HAL_DMA_Abort_IT+0x14>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800187e:	2304      	movs	r3, #4
 8001880:	63c3      	str	r3, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 8001882:	3b03      	subs	r3, #3
}
 8001884:	0018      	movs	r0, r3
 8001886:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001888:	240e      	movs	r4, #14
 800188a:	6802      	ldr	r2, [r0, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800188c:	4d15      	ldr	r5, [pc, #84]	; (80018e4 <HAL_DMA_Abort_IT+0x70>)
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800188e:	6813      	ldr	r3, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 8001890:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001892:	43a3      	bics	r3, r4
 8001894:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8001896:	2301      	movs	r3, #1
 8001898:	6814      	ldr	r4, [r2, #0]
 800189a:	439c      	bics	r4, r3
 800189c:	6014      	str	r4, [r2, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800189e:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80018a0:	6822      	ldr	r2, [r4, #0]
 80018a2:	402a      	ands	r2, r5
 80018a4:	6022      	str	r2, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 80018a6:	241c      	movs	r4, #28
 80018a8:	403c      	ands	r4, r7
 80018aa:	40a3      	lsls	r3, r4
 80018ac:	4a0e      	ldr	r2, [pc, #56]	; (80018e8 <HAL_DMA_Abort_IT+0x74>)
 80018ae:	6856      	ldr	r6, [r2, #4]
 80018b0:	4333      	orrs	r3, r6
 80018b2:	6053      	str	r3, [r2, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80018b4:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 80018b6:	6c83      	ldr	r3, [r0, #72]	; 0x48
 80018b8:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 80018ba:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d005      	beq.n	80018cc <HAL_DMA_Abort_IT+0x58>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	402a      	ands	r2, r5
 80018c4:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80018c6:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80018c8:	6d82      	ldr	r2, [r0, #88]	; 0x58
 80018ca:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80018cc:	2301      	movs	r3, #1
    __HAL_UNLOCK(hdma);
 80018ce:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 80018d0:	77cb      	strb	r3, [r1, #31]
    __HAL_UNLOCK(hdma);
 80018d2:	1d43      	adds	r3, r0, #5
 80018d4:	77dc      	strb	r4, [r3, #31]
    if (hdma->XferAbortCallback != NULL)
 80018d6:	6b82      	ldr	r2, [r0, #56]	; 0x38
  HAL_StatusTypeDef status = HAL_OK;
 80018d8:	0013      	movs	r3, r2
    if (hdma->XferAbortCallback != NULL)
 80018da:	42a2      	cmp	r2, r4
 80018dc:	d0d2      	beq.n	8001884 <HAL_DMA_Abort_IT+0x10>
      hdma->XferAbortCallback(hdma);
 80018de:	4790      	blx	r2
  HAL_StatusTypeDef status = HAL_OK;
 80018e0:	0023      	movs	r3, r4
 80018e2:	e7cf      	b.n	8001884 <HAL_DMA_Abort_IT+0x10>
 80018e4:	fffffeff 	.word	0xfffffeff
 80018e8:	40020000 	.word	0x40020000

080018ec <HAL_DMA_IRQHandler>:
{
 80018ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80018ee:	211c      	movs	r1, #28
 80018f0:	2704      	movs	r7, #4
 80018f2:	6c04      	ldr	r4, [r0, #64]	; 0x40
  uint32_t flag_it = DMA1->ISR;
 80018f4:	4b26      	ldr	r3, [pc, #152]	; (8001990 <HAL_DMA_IRQHandler+0xa4>)
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80018f6:	4021      	ands	r1, r4
 80018f8:	003c      	movs	r4, r7
 80018fa:	408c      	lsls	r4, r1
  uint32_t flag_it = DMA1->ISR;
 80018fc:	681e      	ldr	r6, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80018fe:	6802      	ldr	r2, [r0, #0]
 8001900:	6815      	ldr	r5, [r2, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001902:	4226      	tst	r6, r4
 8001904:	d00f      	beq.n	8001926 <HAL_DMA_IRQHandler+0x3a>
 8001906:	423d      	tst	r5, r7
 8001908:	d00d      	beq.n	8001926 <HAL_DMA_IRQHandler+0x3a>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800190a:	6811      	ldr	r1, [r2, #0]
 800190c:	0689      	lsls	r1, r1, #26
 800190e:	d402      	bmi.n	8001916 <HAL_DMA_IRQHandler+0x2a>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001910:	6811      	ldr	r1, [r2, #0]
 8001912:	43b9      	bics	r1, r7
 8001914:	6011      	str	r1, [r2, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8001916:	685a      	ldr	r2, [r3, #4]
 8001918:	4314      	orrs	r4, r2
 800191a:	605c      	str	r4, [r3, #4]
      if (hdma->XferHalfCpltCallback != NULL)
 800191c:	6b03      	ldr	r3, [r0, #48]	; 0x30
 800191e:	2b00      	cmp	r3, #0
 8001920:	d01b      	beq.n	800195a <HAL_DMA_IRQHandler+0x6e>
      hdma->XferErrorCallback(hdma);
 8001922:	4798      	blx	r3
  return;
 8001924:	e019      	b.n	800195a <HAL_DMA_IRQHandler+0x6e>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8001926:	2702      	movs	r7, #2
 8001928:	003c      	movs	r4, r7
 800192a:	408c      	lsls	r4, r1
 800192c:	4226      	tst	r6, r4
 800192e:	d015      	beq.n	800195c <HAL_DMA_IRQHandler+0x70>
 8001930:	423d      	tst	r5, r7
 8001932:	d013      	beq.n	800195c <HAL_DMA_IRQHandler+0x70>
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001934:	6811      	ldr	r1, [r2, #0]
 8001936:	0689      	lsls	r1, r1, #26
 8001938:	d406      	bmi.n	8001948 <HAL_DMA_IRQHandler+0x5c>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800193a:	250a      	movs	r5, #10
 800193c:	6811      	ldr	r1, [r2, #0]
 800193e:	43a9      	bics	r1, r5
 8001940:	6011      	str	r1, [r2, #0]
        hdma->State = HAL_DMA_STATE_READY;
 8001942:	2101      	movs	r1, #1
 8001944:	1d82      	adds	r2, r0, #6
 8001946:	77d1      	strb	r1, [r2, #31]
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8001948:	685a      	ldr	r2, [r3, #4]
 800194a:	4314      	orrs	r4, r2
      __HAL_UNLOCK(hdma);
 800194c:	2200      	movs	r2, #0
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 800194e:	605c      	str	r4, [r3, #4]
      __HAL_UNLOCK(hdma);
 8001950:	1d43      	adds	r3, r0, #5
 8001952:	77da      	strb	r2, [r3, #31]
      if (hdma->XferCpltCallback != NULL)
 8001954:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8001956:	4293      	cmp	r3, r2
 8001958:	d1e3      	bne.n	8001922 <HAL_DMA_IRQHandler+0x36>
}
 800195a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800195c:	2408      	movs	r4, #8
 800195e:	0027      	movs	r7, r4
 8001960:	408f      	lsls	r7, r1
 8001962:	423e      	tst	r6, r7
 8001964:	d0f9      	beq.n	800195a <HAL_DMA_IRQHandler+0x6e>
 8001966:	4225      	tst	r5, r4
 8001968:	d0f7      	beq.n	800195a <HAL_DMA_IRQHandler+0x6e>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800196a:	250e      	movs	r5, #14
 800196c:	6814      	ldr	r4, [r2, #0]
 800196e:	43ac      	bics	r4, r5
 8001970:	6014      	str	r4, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8001972:	2201      	movs	r2, #1
 8001974:	0015      	movs	r5, r2
 8001976:	408d      	lsls	r5, r1
 8001978:	0029      	movs	r1, r5
 800197a:	685c      	ldr	r4, [r3, #4]
 800197c:	4321      	orrs	r1, r4
 800197e:	6059      	str	r1, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001980:	1d83      	adds	r3, r0, #6
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001982:	63c2      	str	r2, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8001984:	77da      	strb	r2, [r3, #31]
    __HAL_UNLOCK(hdma);
 8001986:	2200      	movs	r2, #0
 8001988:	1d43      	adds	r3, r0, #5
 800198a:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 800198c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800198e:	e7e2      	b.n	8001956 <HAL_DMA_IRQHandler+0x6a>
 8001990:	40020000 	.word	0x40020000

08001994 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00u;
 8001994:	2300      	movs	r3, #0
{
 8001996:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001998:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800199a:	680a      	ldr	r2, [r1, #0]
 800199c:	0014      	movs	r4, r2
 800199e:	40dc      	lsrs	r4, r3
 80019a0:	d101      	bne.n	80019a6 <HAL_GPIO_Init+0x12>
      }
    }

    position++;
  }
}
 80019a2:	b005      	add	sp, #20
 80019a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80019a6:	2501      	movs	r5, #1
 80019a8:	0014      	movs	r4, r2
 80019aa:	409d      	lsls	r5, r3
 80019ac:	402c      	ands	r4, r5
 80019ae:	9401      	str	r4, [sp, #4]
    if (iocurrent != 0x00u)
 80019b0:	422a      	tst	r2, r5
 80019b2:	d100      	bne.n	80019b6 <HAL_GPIO_Init+0x22>
 80019b4:	e08e      	b.n	8001ad4 <HAL_GPIO_Init+0x140>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80019b6:	684a      	ldr	r2, [r1, #4]
 80019b8:	005e      	lsls	r6, r3, #1
 80019ba:	4694      	mov	ip, r2
 80019bc:	2203      	movs	r2, #3
 80019be:	4664      	mov	r4, ip
 80019c0:	4022      	ands	r2, r4
 80019c2:	2403      	movs	r4, #3
 80019c4:	40b4      	lsls	r4, r6
 80019c6:	43e4      	mvns	r4, r4
 80019c8:	9402      	str	r4, [sp, #8]
 80019ca:	1e54      	subs	r4, r2, #1
 80019cc:	2c01      	cmp	r4, #1
 80019ce:	d82a      	bhi.n	8001a26 <HAL_GPIO_Init+0x92>
        temp = GPIOx->OSPEEDR;
 80019d0:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80019d2:	9c02      	ldr	r4, [sp, #8]
 80019d4:	4027      	ands	r7, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 80019d6:	68cc      	ldr	r4, [r1, #12]
 80019d8:	40b4      	lsls	r4, r6
 80019da:	433c      	orrs	r4, r7
        GPIOx->OSPEEDR = temp;
 80019dc:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 80019de:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019e0:	2701      	movs	r7, #1
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80019e2:	43ac      	bics	r4, r5
 80019e4:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019e6:	4664      	mov	r4, ip
 80019e8:	0924      	lsrs	r4, r4, #4
 80019ea:	403c      	ands	r4, r7
 80019ec:	409c      	lsls	r4, r3
 80019ee:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 80019f0:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 80019f2:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80019f4:	9c02      	ldr	r4, [sp, #8]
 80019f6:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80019f8:	688c      	ldr	r4, [r1, #8]
 80019fa:	40b4      	lsls	r4, r6
 80019fc:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 80019fe:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a00:	2a02      	cmp	r2, #2
 8001a02:	d112      	bne.n	8001a2a <HAL_GPIO_Init+0x96>
        temp = GPIOx->AFR[position >> 3u];
 8001a04:	08dc      	lsrs	r4, r3, #3
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a06:	2507      	movs	r5, #7
 8001a08:	00a4      	lsls	r4, r4, #2
 8001a0a:	1904      	adds	r4, r0, r4
        temp = GPIOx->AFR[position >> 3u];
 8001a0c:	6a27      	ldr	r7, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a0e:	9403      	str	r4, [sp, #12]
 8001a10:	240f      	movs	r4, #15
 8001a12:	401d      	ands	r5, r3
 8001a14:	00ad      	lsls	r5, r5, #2
 8001a16:	40ac      	lsls	r4, r5
 8001a18:	43a7      	bics	r7, r4
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a1a:	690c      	ldr	r4, [r1, #16]
 8001a1c:	40ac      	lsls	r4, r5
 8001a1e:	4327      	orrs	r7, r4
        GPIOx->AFR[position >> 3u] = temp;
 8001a20:	9c03      	ldr	r4, [sp, #12]
 8001a22:	6227      	str	r7, [r4, #32]
 8001a24:	e001      	b.n	8001a2a <HAL_GPIO_Init+0x96>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a26:	2a03      	cmp	r2, #3
 8001a28:	d1e3      	bne.n	80019f2 <HAL_GPIO_Init+0x5e>
      temp = GPIOx->MODER;
 8001a2a:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001a2c:	9d02      	ldr	r5, [sp, #8]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a2e:	40b2      	lsls	r2, r6
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001a30:	4025      	ands	r5, r4
 8001a32:	002c      	movs	r4, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a34:	4314      	orrs	r4, r2
      GPIOx->MODER = temp;
 8001a36:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001a38:	24c0      	movs	r4, #192	; 0xc0
 8001a3a:	4662      	mov	r2, ip
 8001a3c:	02a4      	lsls	r4, r4, #10
 8001a3e:	4222      	tst	r2, r4
 8001a40:	d048      	beq.n	8001ad4 <HAL_GPIO_Init+0x140>
        temp = EXTI->EXTICR[position >> 2u];
 8001a42:	4a25      	ldr	r2, [pc, #148]	; (8001ad8 <HAL_GPIO_Init+0x144>)
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001a44:	2503      	movs	r5, #3
        temp = EXTI->EXTICR[position >> 2u];
 8001a46:	089c      	lsrs	r4, r3, #2
 8001a48:	00a4      	lsls	r4, r4, #2
 8001a4a:	18a4      	adds	r4, r4, r2
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001a4c:	220f      	movs	r2, #15
 8001a4e:	401d      	ands	r5, r3
 8001a50:	00ed      	lsls	r5, r5, #3
 8001a52:	40aa      	lsls	r2, r5
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001a54:	27a0      	movs	r7, #160	; 0xa0
        temp = EXTI->EXTICR[position >> 2u];
 8001a56:	6e26      	ldr	r6, [r4, #96]	; 0x60
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001a58:	05ff      	lsls	r7, r7, #23
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8001a5a:	4396      	bics	r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	42b8      	cmp	r0, r7
 8001a60:	d00c      	beq.n	8001a7c <HAL_GPIO_Init+0xe8>
 8001a62:	4f1e      	ldr	r7, [pc, #120]	; (8001adc <HAL_GPIO_Init+0x148>)
 8001a64:	3201      	adds	r2, #1
 8001a66:	42b8      	cmp	r0, r7
 8001a68:	d008      	beq.n	8001a7c <HAL_GPIO_Init+0xe8>
 8001a6a:	4f1d      	ldr	r7, [pc, #116]	; (8001ae0 <HAL_GPIO_Init+0x14c>)
 8001a6c:	3201      	adds	r2, #1
 8001a6e:	42b8      	cmp	r0, r7
 8001a70:	d004      	beq.n	8001a7c <HAL_GPIO_Init+0xe8>
 8001a72:	4f1c      	ldr	r7, [pc, #112]	; (8001ae4 <HAL_GPIO_Init+0x150>)
 8001a74:	3201      	adds	r2, #1
 8001a76:	42b8      	cmp	r0, r7
 8001a78:	d000      	beq.n	8001a7c <HAL_GPIO_Init+0xe8>
 8001a7a:	3202      	adds	r2, #2
 8001a7c:	40aa      	lsls	r2, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a7e:	4667      	mov	r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001a80:	4332      	orrs	r2, r6
        EXTI->EXTICR[position >> 2u] = temp;
 8001a82:	6622      	str	r2, [r4, #96]	; 0x60
        temp = EXTI->IMR1;
 8001a84:	4a18      	ldr	r2, [pc, #96]	; (8001ae8 <HAL_GPIO_Init+0x154>)
        temp &= ~(iocurrent);
 8001a86:	9c01      	ldr	r4, [sp, #4]
        temp = EXTI->IMR1;
 8001a88:	6fd6      	ldr	r6, [r2, #124]	; 0x7c
          temp |= iocurrent;
 8001a8a:	9d01      	ldr	r5, [sp, #4]
        temp &= ~(iocurrent);
 8001a8c:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 8001a8e:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001a90:	03ff      	lsls	r7, r7, #15
 8001a92:	d401      	bmi.n	8001a98 <HAL_GPIO_Init+0x104>
        temp &= ~(iocurrent);
 8001a94:	0035      	movs	r5, r6
 8001a96:	4025      	ands	r5, r4
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001a98:	4667      	mov	r7, ip
        EXTI->IMR1 = temp;
 8001a9a:	67d5      	str	r5, [r2, #124]	; 0x7c
        temp = EXTI->EMR1;
 8001a9c:	4d13      	ldr	r5, [pc, #76]	; (8001aec <HAL_GPIO_Init+0x158>)
          temp |= iocurrent;
 8001a9e:	9e01      	ldr	r6, [sp, #4]
        temp = EXTI->EMR1;
 8001aa0:	6fea      	ldr	r2, [r5, #124]	; 0x7c
          temp |= iocurrent;
 8001aa2:	4316      	orrs	r6, r2
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001aa4:	03bf      	lsls	r7, r7, #14
 8001aa6:	d401      	bmi.n	8001aac <HAL_GPIO_Init+0x118>
        temp &= ~(iocurrent);
 8001aa8:	4022      	ands	r2, r4
 8001aaa:	0016      	movs	r6, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001aac:	4667      	mov	r7, ip
        EXTI->EMR1 = temp;
 8001aae:	4a0a      	ldr	r2, [pc, #40]	; (8001ad8 <HAL_GPIO_Init+0x144>)
 8001ab0:	67ee      	str	r6, [r5, #124]	; 0x7c
        temp = EXTI->RTSR1;
 8001ab2:	6816      	ldr	r6, [r2, #0]
          temp |= iocurrent;
 8001ab4:	9d01      	ldr	r5, [sp, #4]
 8001ab6:	4335      	orrs	r5, r6
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ab8:	02ff      	lsls	r7, r7, #11
 8001aba:	d401      	bmi.n	8001ac0 <HAL_GPIO_Init+0x12c>
        temp &= ~(iocurrent);
 8001abc:	0035      	movs	r5, r6
 8001abe:	4025      	ands	r5, r4
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001ac0:	4667      	mov	r7, ip
        EXTI->RTSR1 = temp;
 8001ac2:	6015      	str	r5, [r2, #0]
        temp = EXTI->FTSR1;
 8001ac4:	6855      	ldr	r5, [r2, #4]
          temp |= iocurrent;
 8001ac6:	9e01      	ldr	r6, [sp, #4]
 8001ac8:	432e      	orrs	r6, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001aca:	02bf      	lsls	r7, r7, #10
 8001acc:	d401      	bmi.n	8001ad2 <HAL_GPIO_Init+0x13e>
        temp &= ~(iocurrent);
 8001ace:	4025      	ands	r5, r4
 8001ad0:	002e      	movs	r6, r5
        EXTI->FTSR1 = temp;
 8001ad2:	6056      	str	r6, [r2, #4]
    position++;
 8001ad4:	3301      	adds	r3, #1
 8001ad6:	e760      	b.n	800199a <HAL_GPIO_Init+0x6>
 8001ad8:	40021800 	.word	0x40021800
 8001adc:	50000400 	.word	0x50000400
 8001ae0:	50000800 	.word	0x50000800
 8001ae4:	50000c00 	.word	0x50000c00
 8001ae8:	40021804 	.word	0x40021804
 8001aec:	40021808 	.word	0x40021808

08001af0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001af0:	2a00      	cmp	r2, #0
 8001af2:	d001      	beq.n	8001af8 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001af4:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001af6:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001af8:	6281      	str	r1, [r0, #40]	; 0x28
}
 8001afa:	e7fc      	b.n	8001af6 <HAL_GPIO_WritePin+0x6>

08001afc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001afc:	b510      	push	{r4, lr}
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001afe:	4c11      	ldr	r4, [pc, #68]	; (8001b44 <HAL_PWREx_ControlVoltageScaling+0x48>)
 8001b00:	4911      	ldr	r1, [pc, #68]	; (8001b48 <HAL_PWREx_ControlVoltageScaling+0x4c>)
 8001b02:	6823      	ldr	r3, [r4, #0]
{
 8001b04:	0002      	movs	r2, r0
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001b06:	400b      	ands	r3, r1
 8001b08:	4303      	orrs	r3, r0
 8001b0a:	6023      	str	r3, [r4, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b0c:	2380      	movs	r3, #128	; 0x80
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8001b0e:	2000      	movs	r0, #0
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001b10:	009b      	lsls	r3, r3, #2
 8001b12:	429a      	cmp	r2, r3
 8001b14:	d10e      	bne.n	8001b34 <HAL_PWREx_ControlVoltageScaling+0x38>
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001b16:	4b0d      	ldr	r3, [pc, #52]	; (8001b4c <HAL_PWREx_ControlVoltageScaling+0x50>)
 8001b18:	490d      	ldr	r1, [pc, #52]	; (8001b50 <HAL_PWREx_ControlVoltageScaling+0x54>)
 8001b1a:	6818      	ldr	r0, [r3, #0]
 8001b1c:	2306      	movs	r3, #6
 8001b1e:	4358      	muls	r0, r3
 8001b20:	f7fe fb1a 	bl	8000158 <__udivsi3>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001b24:	2280      	movs	r2, #128	; 0x80
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001b26:	1c43      	adds	r3, r0, #1
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001b28:	00d2      	lsls	r2, r2, #3
 8001b2a:	6961      	ldr	r1, [r4, #20]
 8001b2c:	0008      	movs	r0, r1
 8001b2e:	4010      	ands	r0, r2
 8001b30:	4211      	tst	r1, r2
 8001b32:	d100      	bne.n	8001b36 <HAL_PWREx_ControlVoltageScaling+0x3a>
}
 8001b34:	bd10      	pop	{r4, pc}
      if (wait_loop_index != 0U)
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <HAL_PWREx_ControlVoltageScaling+0x42>
        wait_loop_index--;
 8001b3a:	3b01      	subs	r3, #1
 8001b3c:	e7f5      	b.n	8001b2a <HAL_PWREx_ControlVoltageScaling+0x2e>
        return HAL_TIMEOUT;
 8001b3e:	2003      	movs	r0, #3
 8001b40:	e7f8      	b.n	8001b34 <HAL_PWREx_ControlVoltageScaling+0x38>
 8001b42:	46c0      	nop			; (mov r8, r8)
 8001b44:	40007000 	.word	0x40007000
 8001b48:	fffff9ff 	.word	0xfffff9ff
 8001b4c:	20000000 	.word	0x20000000
 8001b50:	000f4240 	.word	0x000f4240

08001b54 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b56:	0004      	movs	r4, r0
 8001b58:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b5a:	2800      	cmp	r0, #0
 8001b5c:	d023      	beq.n	8001ba6 <HAL_RCC_OscConfig+0x52>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b5e:	6803      	ldr	r3, [r0, #0]
 8001b60:	07db      	lsls	r3, r3, #31
 8001b62:	d410      	bmi.n	8001b86 <HAL_RCC_OscConfig+0x32>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b64:	6823      	ldr	r3, [r4, #0]
 8001b66:	079b      	lsls	r3, r3, #30
 8001b68:	d45e      	bmi.n	8001c28 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b6a:	6823      	ldr	r3, [r4, #0]
 8001b6c:	071b      	lsls	r3, r3, #28
 8001b6e:	d500      	bpl.n	8001b72 <HAL_RCC_OscConfig+0x1e>
 8001b70:	e0c3      	b.n	8001cfa <HAL_RCC_OscConfig+0x1a6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b72:	6823      	ldr	r3, [r4, #0]
 8001b74:	075b      	lsls	r3, r3, #29
 8001b76:	d500      	bpl.n	8001b7a <HAL_RCC_OscConfig+0x26>
 8001b78:	e0f5      	b.n	8001d66 <HAL_RCC_OscConfig+0x212>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001b7a:	69e2      	ldr	r2, [r4, #28]
 8001b7c:	2a00      	cmp	r2, #0
 8001b7e:	d000      	beq.n	8001b82 <HAL_RCC_OscConfig+0x2e>
 8001b80:	e17c      	b.n	8001e7c <HAL_RCC_OscConfig+0x328>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8001b82:	2000      	movs	r0, #0
 8001b84:	e029      	b.n	8001bda <HAL_RCC_OscConfig+0x86>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b86:	2238      	movs	r2, #56	; 0x38
 8001b88:	4db0      	ldr	r5, [pc, #704]	; (8001e4c <HAL_RCC_OscConfig+0x2f8>)
 8001b8a:	68ab      	ldr	r3, [r5, #8]
 8001b8c:	4013      	ands	r3, r2
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b8e:	68ea      	ldr	r2, [r5, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001b90:	2b10      	cmp	r3, #16
 8001b92:	d10a      	bne.n	8001baa <HAL_RCC_OscConfig+0x56>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b94:	43d2      	mvns	r2, r2
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001b96:	0793      	lsls	r3, r2, #30
 8001b98:	d109      	bne.n	8001bae <HAL_RCC_OscConfig+0x5a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b9a:	682b      	ldr	r3, [r5, #0]
 8001b9c:	039b      	lsls	r3, r3, #14
 8001b9e:	d5e1      	bpl.n	8001b64 <HAL_RCC_OscConfig+0x10>
 8001ba0:	6863      	ldr	r3, [r4, #4]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d1de      	bne.n	8001b64 <HAL_RCC_OscConfig+0x10>
          return HAL_ERROR;
 8001ba6:	2001      	movs	r0, #1
 8001ba8:	e017      	b.n	8001bda <HAL_RCC_OscConfig+0x86>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001baa:	2b08      	cmp	r3, #8
 8001bac:	d0f5      	beq.n	8001b9a <HAL_RCC_OscConfig+0x46>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bae:	2280      	movs	r2, #128	; 0x80
 8001bb0:	6863      	ldr	r3, [r4, #4]
 8001bb2:	0252      	lsls	r2, r2, #9
 8001bb4:	4293      	cmp	r3, r2
 8001bb6:	d112      	bne.n	8001bde <HAL_RCC_OscConfig+0x8a>
 8001bb8:	682a      	ldr	r2, [r5, #0]
 8001bba:	4313      	orrs	r3, r2
 8001bbc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001bbe:	f7ff f963 	bl	8000e88 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bc2:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8001bc4:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001bc6:	02bf      	lsls	r7, r7, #10
 8001bc8:	682b      	ldr	r3, [r5, #0]
 8001bca:	423b      	tst	r3, r7
 8001bcc:	d1ca      	bne.n	8001b64 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bce:	f7ff f95b 	bl	8000e88 <HAL_GetTick>
 8001bd2:	1b80      	subs	r0, r0, r6
 8001bd4:	2864      	cmp	r0, #100	; 0x64
 8001bd6:	d9f7      	bls.n	8001bc8 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8001bd8:	2003      	movs	r0, #3
}
 8001bda:	b005      	add	sp, #20
 8001bdc:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bde:	21a0      	movs	r1, #160	; 0xa0
 8001be0:	02c9      	lsls	r1, r1, #11
 8001be2:	428b      	cmp	r3, r1
 8001be4:	d108      	bne.n	8001bf8 <HAL_RCC_OscConfig+0xa4>
 8001be6:	2380      	movs	r3, #128	; 0x80
 8001be8:	6829      	ldr	r1, [r5, #0]
 8001bea:	02db      	lsls	r3, r3, #11
 8001bec:	430b      	orrs	r3, r1
 8001bee:	602b      	str	r3, [r5, #0]
 8001bf0:	682b      	ldr	r3, [r5, #0]
 8001bf2:	431a      	orrs	r2, r3
 8001bf4:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001bf6:	e7e2      	b.n	8001bbe <HAL_RCC_OscConfig+0x6a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bf8:	682a      	ldr	r2, [r5, #0]
 8001bfa:	4995      	ldr	r1, [pc, #596]	; (8001e50 <HAL_RCC_OscConfig+0x2fc>)
 8001bfc:	400a      	ands	r2, r1
 8001bfe:	602a      	str	r2, [r5, #0]
 8001c00:	682a      	ldr	r2, [r5, #0]
 8001c02:	4994      	ldr	r1, [pc, #592]	; (8001e54 <HAL_RCC_OscConfig+0x300>)
 8001c04:	400a      	ands	r2, r1
 8001c06:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d1d8      	bne.n	8001bbe <HAL_RCC_OscConfig+0x6a>
        tickstart = HAL_GetTick();
 8001c0c:	f7ff f93c 	bl	8000e88 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c10:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8001c12:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001c14:	02bf      	lsls	r7, r7, #10
 8001c16:	682b      	ldr	r3, [r5, #0]
 8001c18:	423b      	tst	r3, r7
 8001c1a:	d0a3      	beq.n	8001b64 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c1c:	f7ff f934 	bl	8000e88 <HAL_GetTick>
 8001c20:	1b80      	subs	r0, r0, r6
 8001c22:	2864      	cmp	r0, #100	; 0x64
 8001c24:	d9f7      	bls.n	8001c16 <HAL_RCC_OscConfig+0xc2>
 8001c26:	e7d7      	b.n	8001bd8 <HAL_RCC_OscConfig+0x84>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001c28:	2338      	movs	r3, #56	; 0x38
 8001c2a:	4d88      	ldr	r5, [pc, #544]	; (8001e4c <HAL_RCC_OscConfig+0x2f8>)
 8001c2c:	68aa      	ldr	r2, [r5, #8]
 8001c2e:	4013      	ands	r3, r2
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c30:	68ea      	ldr	r2, [r5, #12]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001c32:	2b10      	cmp	r3, #16
 8001c34:	d128      	bne.n	8001c88 <HAL_RCC_OscConfig+0x134>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001c36:	2103      	movs	r1, #3
 8001c38:	400a      	ands	r2, r1
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001c3a:	2a02      	cmp	r2, #2
 8001c3c:	d126      	bne.n	8001c8c <HAL_RCC_OscConfig+0x138>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c3e:	682a      	ldr	r2, [r5, #0]
 8001c40:	0552      	lsls	r2, r2, #21
 8001c42:	d502      	bpl.n	8001c4a <HAL_RCC_OscConfig+0xf6>
 8001c44:	68e2      	ldr	r2, [r4, #12]
 8001c46:	2a00      	cmp	r2, #0
 8001c48:	d0ad      	beq.n	8001ba6 <HAL_RCC_OscConfig+0x52>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c4a:	6869      	ldr	r1, [r5, #4]
 8001c4c:	6962      	ldr	r2, [r4, #20]
 8001c4e:	4882      	ldr	r0, [pc, #520]	; (8001e58 <HAL_RCC_OscConfig+0x304>)
 8001c50:	0212      	lsls	r2, r2, #8
 8001c52:	4001      	ands	r1, r0
 8001c54:	430a      	orrs	r2, r1
 8001c56:	606a      	str	r2, [r5, #4]
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d10d      	bne.n	8001c78 <HAL_RCC_OscConfig+0x124>
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001c5c:	682b      	ldr	r3, [r5, #0]
 8001c5e:	4a7f      	ldr	r2, [pc, #508]	; (8001e5c <HAL_RCC_OscConfig+0x308>)
 8001c60:	4013      	ands	r3, r2
 8001c62:	6922      	ldr	r2, [r4, #16]
 8001c64:	4313      	orrs	r3, r2
 8001c66:	602b      	str	r3, [r5, #0]
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001c68:	682b      	ldr	r3, [r5, #0]
 8001c6a:	4a7d      	ldr	r2, [pc, #500]	; (8001e60 <HAL_RCC_OscConfig+0x30c>)
 8001c6c:	049b      	lsls	r3, r3, #18
 8001c6e:	0f5b      	lsrs	r3, r3, #29
 8001c70:	40da      	lsrs	r2, r3
 8001c72:	0013      	movs	r3, r2
 8001c74:	4a7b      	ldr	r2, [pc, #492]	; (8001e64 <HAL_RCC_OscConfig+0x310>)
 8001c76:	6013      	str	r3, [r2, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001c78:	4b7b      	ldr	r3, [pc, #492]	; (8001e68 <HAL_RCC_OscConfig+0x314>)
 8001c7a:	6818      	ldr	r0, [r3, #0]
 8001c7c:	f7ff f85a 	bl	8000d34 <HAL_InitTick>
 8001c80:	2800      	cmp	r0, #0
 8001c82:	d100      	bne.n	8001c86 <HAL_RCC_OscConfig+0x132>
 8001c84:	e771      	b.n	8001b6a <HAL_RCC_OscConfig+0x16>
 8001c86:	e78e      	b.n	8001ba6 <HAL_RCC_OscConfig+0x52>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d0d8      	beq.n	8001c3e <HAL_RCC_OscConfig+0xea>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c8c:	68e3      	ldr	r3, [r4, #12]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d020      	beq.n	8001cd4 <HAL_RCC_OscConfig+0x180>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001c92:	682b      	ldr	r3, [r5, #0]
 8001c94:	4a71      	ldr	r2, [pc, #452]	; (8001e5c <HAL_RCC_OscConfig+0x308>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c96:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001c98:	4013      	ands	r3, r2
 8001c9a:	6922      	ldr	r2, [r4, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001c9c:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001c9e:	4313      	orrs	r3, r2
 8001ca0:	602b      	str	r3, [r5, #0]
        __HAL_RCC_HSI_ENABLE();
 8001ca2:	2380      	movs	r3, #128	; 0x80
 8001ca4:	682a      	ldr	r2, [r5, #0]
 8001ca6:	005b      	lsls	r3, r3, #1
 8001ca8:	4313      	orrs	r3, r2
 8001caa:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001cac:	f7ff f8ec 	bl	8000e88 <HAL_GetTick>
 8001cb0:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cb2:	682b      	ldr	r3, [r5, #0]
 8001cb4:	423b      	tst	r3, r7
 8001cb6:	d007      	beq.n	8001cc8 <HAL_RCC_OscConfig+0x174>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cb8:	686a      	ldr	r2, [r5, #4]
 8001cba:	6963      	ldr	r3, [r4, #20]
 8001cbc:	4966      	ldr	r1, [pc, #408]	; (8001e58 <HAL_RCC_OscConfig+0x304>)
 8001cbe:	021b      	lsls	r3, r3, #8
 8001cc0:	400a      	ands	r2, r1
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	606b      	str	r3, [r5, #4]
 8001cc6:	e750      	b.n	8001b6a <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cc8:	f7ff f8de 	bl	8000e88 <HAL_GetTick>
 8001ccc:	1b80      	subs	r0, r0, r6
 8001cce:	2802      	cmp	r0, #2
 8001cd0:	d9ef      	bls.n	8001cb2 <HAL_RCC_OscConfig+0x15e>
 8001cd2:	e781      	b.n	8001bd8 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8001cd4:	682b      	ldr	r3, [r5, #0]
 8001cd6:	4a65      	ldr	r2, [pc, #404]	; (8001e6c <HAL_RCC_OscConfig+0x318>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001cd8:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_HSI_DISABLE();
 8001cda:	4013      	ands	r3, r2
 8001cdc:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001cde:	f7ff f8d3 	bl	8000e88 <HAL_GetTick>
 8001ce2:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ce4:	00ff      	lsls	r7, r7, #3
 8001ce6:	682b      	ldr	r3, [r5, #0]
 8001ce8:	423b      	tst	r3, r7
 8001cea:	d100      	bne.n	8001cee <HAL_RCC_OscConfig+0x19a>
 8001cec:	e73d      	b.n	8001b6a <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cee:	f7ff f8cb 	bl	8000e88 <HAL_GetTick>
 8001cf2:	1b80      	subs	r0, r0, r6
 8001cf4:	2802      	cmp	r0, #2
 8001cf6:	d9f6      	bls.n	8001ce6 <HAL_RCC_OscConfig+0x192>
 8001cf8:	e76e      	b.n	8001bd8 <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001cfa:	2138      	movs	r1, #56	; 0x38
 8001cfc:	4b53      	ldr	r3, [pc, #332]	; (8001e4c <HAL_RCC_OscConfig+0x2f8>)
 8001cfe:	689a      	ldr	r2, [r3, #8]
 8001d00:	001d      	movs	r5, r3
 8001d02:	400a      	ands	r2, r1
 8001d04:	2a18      	cmp	r2, #24
 8001d06:	d108      	bne.n	8001d1a <HAL_RCC_OscConfig+0x1c6>
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001d08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d0a:	079b      	lsls	r3, r3, #30
 8001d0c:	d400      	bmi.n	8001d10 <HAL_RCC_OscConfig+0x1bc>
 8001d0e:	e730      	b.n	8001b72 <HAL_RCC_OscConfig+0x1e>
 8001d10:	69a3      	ldr	r3, [r4, #24]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d000      	beq.n	8001d18 <HAL_RCC_OscConfig+0x1c4>
 8001d16:	e72c      	b.n	8001b72 <HAL_RCC_OscConfig+0x1e>
 8001d18:	e745      	b.n	8001ba6 <HAL_RCC_OscConfig+0x52>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d1a:	69a2      	ldr	r2, [r4, #24]
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	2a00      	cmp	r2, #0
 8001d20:	d010      	beq.n	8001d44 <HAL_RCC_OscConfig+0x1f0>
        __HAL_RCC_LSI_ENABLE();
 8001d22:	6e2a      	ldr	r2, [r5, #96]	; 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001d24:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 8001d26:	4313      	orrs	r3, r2
 8001d28:	662b      	str	r3, [r5, #96]	; 0x60
        tickstart = HAL_GetTick();
 8001d2a:	f7ff f8ad 	bl	8000e88 <HAL_GetTick>
 8001d2e:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001d30:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8001d32:	423b      	tst	r3, r7
 8001d34:	d000      	beq.n	8001d38 <HAL_RCC_OscConfig+0x1e4>
 8001d36:	e71c      	b.n	8001b72 <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d38:	f7ff f8a6 	bl	8000e88 <HAL_GetTick>
 8001d3c:	1b80      	subs	r0, r0, r6
 8001d3e:	2802      	cmp	r0, #2
 8001d40:	d9f6      	bls.n	8001d30 <HAL_RCC_OscConfig+0x1dc>
 8001d42:	e749      	b.n	8001bd8 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_LSI_DISABLE();
 8001d44:	6e2a      	ldr	r2, [r5, #96]	; 0x60
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d46:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 8001d48:	439a      	bics	r2, r3
 8001d4a:	662a      	str	r2, [r5, #96]	; 0x60
        tickstart = HAL_GetTick();
 8001d4c:	f7ff f89c 	bl	8000e88 <HAL_GetTick>
 8001d50:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d52:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8001d54:	423b      	tst	r3, r7
 8001d56:	d100      	bne.n	8001d5a <HAL_RCC_OscConfig+0x206>
 8001d58:	e70b      	b.n	8001b72 <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d5a:	f7ff f895 	bl	8000e88 <HAL_GetTick>
 8001d5e:	1b80      	subs	r0, r0, r6
 8001d60:	2802      	cmp	r0, #2
 8001d62:	d9f6      	bls.n	8001d52 <HAL_RCC_OscConfig+0x1fe>
 8001d64:	e738      	b.n	8001bd8 <HAL_RCC_OscConfig+0x84>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001d66:	2138      	movs	r1, #56	; 0x38
 8001d68:	4b38      	ldr	r3, [pc, #224]	; (8001e4c <HAL_RCC_OscConfig+0x2f8>)
 8001d6a:	689a      	ldr	r2, [r3, #8]
 8001d6c:	001d      	movs	r5, r3
 8001d6e:	400a      	ands	r2, r1
 8001d70:	2a20      	cmp	r2, #32
 8001d72:	d108      	bne.n	8001d86 <HAL_RCC_OscConfig+0x232>
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001d74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d76:	079b      	lsls	r3, r3, #30
 8001d78:	d400      	bmi.n	8001d7c <HAL_RCC_OscConfig+0x228>
 8001d7a:	e6fe      	b.n	8001b7a <HAL_RCC_OscConfig+0x26>
 8001d7c:	68a3      	ldr	r3, [r4, #8]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d000      	beq.n	8001d84 <HAL_RCC_OscConfig+0x230>
 8001d82:	e6fa      	b.n	8001b7a <HAL_RCC_OscConfig+0x26>
 8001d84:	e70f      	b.n	8001ba6 <HAL_RCC_OscConfig+0x52>
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001d86:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8001d88:	2100      	movs	r1, #0
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001d8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d8c:	0552      	lsls	r2, r2, #21
    FlagStatus       pwrclkchanged = RESET;
 8001d8e:	9100      	str	r1, [sp, #0]
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001d90:	4213      	tst	r3, r2
 8001d92:	d108      	bne.n	8001da6 <HAL_RCC_OscConfig+0x252>
        __HAL_RCC_PWR_CLK_ENABLE();
 8001d94:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8001d96:	4313      	orrs	r3, r2
 8001d98:	63eb      	str	r3, [r5, #60]	; 0x3c
 8001d9a:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	9303      	str	r3, [sp, #12]
 8001da0:	9b03      	ldr	r3, [sp, #12]
        pwrclkchanged = SET;
 8001da2:	2301      	movs	r3, #1
 8001da4:	9300      	str	r3, [sp, #0]
      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001da6:	2780      	movs	r7, #128	; 0x80
 8001da8:	4e31      	ldr	r6, [pc, #196]	; (8001e70 <HAL_RCC_OscConfig+0x31c>)
 8001daa:	007f      	lsls	r7, r7, #1
 8001dac:	6833      	ldr	r3, [r6, #0]
 8001dae:	423b      	tst	r3, r7
 8001db0:	d015      	beq.n	8001dde <HAL_RCC_OscConfig+0x28a>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001db2:	68a3      	ldr	r3, [r4, #8]
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d122      	bne.n	8001dfe <HAL_RCC_OscConfig+0x2aa>
 8001db8:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	65eb      	str	r3, [r5, #92]	; 0x5c
        tickstart = HAL_GetTick();
 8001dbe:	f7ff f863 	bl	8000e88 <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001dc2:	2702      	movs	r7, #2
        tickstart = HAL_GetTick();
 8001dc4:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001dc6:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8001dc8:	423b      	tst	r3, r7
 8001dca:	d038      	beq.n	8001e3e <HAL_RCC_OscConfig+0x2ea>
      if (pwrclkchanged == SET)
 8001dcc:	9b00      	ldr	r3, [sp, #0]
 8001dce:	2b01      	cmp	r3, #1
 8001dd0:	d000      	beq.n	8001dd4 <HAL_RCC_OscConfig+0x280>
 8001dd2:	e6d2      	b.n	8001b7a <HAL_RCC_OscConfig+0x26>
        __HAL_RCC_PWR_CLK_DISABLE();
 8001dd4:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8001dd6:	4a27      	ldr	r2, [pc, #156]	; (8001e74 <HAL_RCC_OscConfig+0x320>)
 8001dd8:	4013      	ands	r3, r2
 8001dda:	63eb      	str	r3, [r5, #60]	; 0x3c
 8001ddc:	e6cd      	b.n	8001b7a <HAL_RCC_OscConfig+0x26>
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001dde:	6833      	ldr	r3, [r6, #0]
 8001de0:	433b      	orrs	r3, r7
 8001de2:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001de4:	f7ff f850 	bl	8000e88 <HAL_GetTick>
 8001de8:	9001      	str	r0, [sp, #4]
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001dea:	6833      	ldr	r3, [r6, #0]
 8001dec:	423b      	tst	r3, r7
 8001dee:	d1e0      	bne.n	8001db2 <HAL_RCC_OscConfig+0x25e>
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001df0:	f7ff f84a 	bl	8000e88 <HAL_GetTick>
 8001df4:	9b01      	ldr	r3, [sp, #4]
 8001df6:	1ac0      	subs	r0, r0, r3
 8001df8:	2802      	cmp	r0, #2
 8001dfa:	d9f6      	bls.n	8001dea <HAL_RCC_OscConfig+0x296>
 8001dfc:	e6ec      	b.n	8001bd8 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001dfe:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8001e00:	2b05      	cmp	r3, #5
 8001e02:	d105      	bne.n	8001e10 <HAL_RCC_OscConfig+0x2bc>
 8001e04:	3b01      	subs	r3, #1
 8001e06:	4313      	orrs	r3, r2
 8001e08:	65eb      	str	r3, [r5, #92]	; 0x5c
 8001e0a:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	e7d4      	b.n	8001dba <HAL_RCC_OscConfig+0x266>
 8001e10:	2101      	movs	r1, #1
 8001e12:	438a      	bics	r2, r1
 8001e14:	65ea      	str	r2, [r5, #92]	; 0x5c
 8001e16:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8001e18:	3103      	adds	r1, #3
 8001e1a:	438a      	bics	r2, r1
 8001e1c:	65ea      	str	r2, [r5, #92]	; 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d1cd      	bne.n	8001dbe <HAL_RCC_OscConfig+0x26a>
        tickstart = HAL_GetTick();
 8001e22:	f7ff f831 	bl	8000e88 <HAL_GetTick>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e26:	2702      	movs	r7, #2
        tickstart = HAL_GetTick();
 8001e28:	0006      	movs	r6, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e2a:	6deb      	ldr	r3, [r5, #92]	; 0x5c
 8001e2c:	423b      	tst	r3, r7
 8001e2e:	d0cd      	beq.n	8001dcc <HAL_RCC_OscConfig+0x278>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e30:	f7ff f82a 	bl	8000e88 <HAL_GetTick>
 8001e34:	4b10      	ldr	r3, [pc, #64]	; (8001e78 <HAL_RCC_OscConfig+0x324>)
 8001e36:	1b80      	subs	r0, r0, r6
 8001e38:	4298      	cmp	r0, r3
 8001e3a:	d9f6      	bls.n	8001e2a <HAL_RCC_OscConfig+0x2d6>
 8001e3c:	e6cc      	b.n	8001bd8 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e3e:	f7ff f823 	bl	8000e88 <HAL_GetTick>
 8001e42:	4b0d      	ldr	r3, [pc, #52]	; (8001e78 <HAL_RCC_OscConfig+0x324>)
 8001e44:	1b80      	subs	r0, r0, r6
 8001e46:	4298      	cmp	r0, r3
 8001e48:	d9bd      	bls.n	8001dc6 <HAL_RCC_OscConfig+0x272>
 8001e4a:	e6c5      	b.n	8001bd8 <HAL_RCC_OscConfig+0x84>
 8001e4c:	40021000 	.word	0x40021000
 8001e50:	fffeffff 	.word	0xfffeffff
 8001e54:	fffbffff 	.word	0xfffbffff
 8001e58:	ffff80ff 	.word	0xffff80ff
 8001e5c:	ffffc7ff 	.word	0xffffc7ff
 8001e60:	00f42400 	.word	0x00f42400
 8001e64:	20000000 	.word	0x20000000
 8001e68:	20000008 	.word	0x20000008
 8001e6c:	fffffeff 	.word	0xfffffeff
 8001e70:	40007000 	.word	0x40007000
 8001e74:	efffffff 	.word	0xefffffff
 8001e78:	00001388 	.word	0x00001388
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001e7c:	2038      	movs	r0, #56	; 0x38
 8001e7e:	4b44      	ldr	r3, [pc, #272]	; (8001f90 <HAL_RCC_OscConfig+0x43c>)
 8001e80:	6899      	ldr	r1, [r3, #8]
 8001e82:	001d      	movs	r5, r3
 8001e84:	4001      	ands	r1, r0
 8001e86:	2910      	cmp	r1, #16
 8001e88:	d054      	beq.n	8001f34 <HAL_RCC_OscConfig+0x3e0>
        __HAL_RCC_PLL_DISABLE();
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4941      	ldr	r1, [pc, #260]	; (8001f94 <HAL_RCC_OscConfig+0x440>)
 8001e8e:	400b      	ands	r3, r1
 8001e90:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001e92:	2a02      	cmp	r2, #2
 8001e94:	d137      	bne.n	8001f06 <HAL_RCC_OscConfig+0x3b2>
        tickstart = HAL_GetTick();
 8001e96:	f7fe fff7 	bl	8000e88 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e9a:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 8001e9c:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001e9e:	04bf      	lsls	r7, r7, #18
 8001ea0:	682b      	ldr	r3, [r5, #0]
 8001ea2:	423b      	tst	r3, r7
 8001ea4:	d129      	bne.n	8001efa <HAL_RCC_OscConfig+0x3a6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001ea6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001ea8:	6a23      	ldr	r3, [r4, #32]
 8001eaa:	68ea      	ldr	r2, [r5, #12]
 8001eac:	430b      	orrs	r3, r1
 8001eae:	493a      	ldr	r1, [pc, #232]	; (8001f98 <HAL_RCC_OscConfig+0x444>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001eb0:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001eb2:	400a      	ands	r2, r1
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001eb8:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001ec6:	0212      	lsls	r2, r2, #8
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8001ecc:	2380      	movs	r3, #128	; 0x80
 8001ece:	682a      	ldr	r2, [r5, #0]
 8001ed0:	045b      	lsls	r3, r3, #17
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	602b      	str	r3, [r5, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001ed6:	2380      	movs	r3, #128	; 0x80
 8001ed8:	68ea      	ldr	r2, [r5, #12]
 8001eda:	055b      	lsls	r3, r3, #21
 8001edc:	4313      	orrs	r3, r2
 8001ede:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8001ee0:	f7fe ffd2 	bl	8000e88 <HAL_GetTick>
 8001ee4:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ee6:	682b      	ldr	r3, [r5, #0]
 8001ee8:	4233      	tst	r3, r6
 8001eea:	d000      	beq.n	8001eee <HAL_RCC_OscConfig+0x39a>
 8001eec:	e649      	b.n	8001b82 <HAL_RCC_OscConfig+0x2e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001eee:	f7fe ffcb 	bl	8000e88 <HAL_GetTick>
 8001ef2:	1b00      	subs	r0, r0, r4
 8001ef4:	2802      	cmp	r0, #2
 8001ef6:	d9f6      	bls.n	8001ee6 <HAL_RCC_OscConfig+0x392>
 8001ef8:	e66e      	b.n	8001bd8 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001efa:	f7fe ffc5 	bl	8000e88 <HAL_GetTick>
 8001efe:	1b80      	subs	r0, r0, r6
 8001f00:	2802      	cmp	r0, #2
 8001f02:	d9cd      	bls.n	8001ea0 <HAL_RCC_OscConfig+0x34c>
 8001f04:	e668      	b.n	8001bd8 <HAL_RCC_OscConfig+0x84>
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8001f06:	2203      	movs	r2, #3
 8001f08:	68eb      	ldr	r3, [r5, #12]
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f0a:	2680      	movs	r6, #128	; 0x80
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8001f0c:	4393      	bics	r3, r2
 8001f0e:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001f10:	68eb      	ldr	r3, [r5, #12]
 8001f12:	4a22      	ldr	r2, [pc, #136]	; (8001f9c <HAL_RCC_OscConfig+0x448>)
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f14:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8001f16:	4013      	ands	r3, r2
 8001f18:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8001f1a:	f7fe ffb5 	bl	8000e88 <HAL_GetTick>
 8001f1e:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f20:	682b      	ldr	r3, [r5, #0]
 8001f22:	4233      	tst	r3, r6
 8001f24:	d100      	bne.n	8001f28 <HAL_RCC_OscConfig+0x3d4>
 8001f26:	e62c      	b.n	8001b82 <HAL_RCC_OscConfig+0x2e>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f28:	f7fe ffae 	bl	8000e88 <HAL_GetTick>
 8001f2c:	1b00      	subs	r0, r0, r4
 8001f2e:	2802      	cmp	r0, #2
 8001f30:	d9f6      	bls.n	8001f20 <HAL_RCC_OscConfig+0x3cc>
 8001f32:	e651      	b.n	8001bd8 <HAL_RCC_OscConfig+0x84>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f34:	2a01      	cmp	r2, #1
 8001f36:	d100      	bne.n	8001f3a <HAL_RCC_OscConfig+0x3e6>
 8001f38:	e635      	b.n	8001ba6 <HAL_RCC_OscConfig+0x52>
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f3a:	2203      	movs	r2, #3
        temp_pllckcfg = RCC->PLLCFGR;
 8001f3c:	68db      	ldr	r3, [r3, #12]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f3e:	6a21      	ldr	r1, [r4, #32]
 8001f40:	401a      	ands	r2, r3
 8001f42:	428a      	cmp	r2, r1
 8001f44:	d000      	beq.n	8001f48 <HAL_RCC_OscConfig+0x3f4>
 8001f46:	e62e      	b.n	8001ba6 <HAL_RCC_OscConfig+0x52>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f48:	2270      	movs	r2, #112	; 0x70
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f4a:	6a61      	ldr	r1, [r4, #36]	; 0x24
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f4c:	401a      	ands	r2, r3
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f4e:	428a      	cmp	r2, r1
 8001f50:	d000      	beq.n	8001f54 <HAL_RCC_OscConfig+0x400>
 8001f52:	e628      	b.n	8001ba6 <HAL_RCC_OscConfig+0x52>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f54:	21fe      	movs	r1, #254	; 0xfe
 8001f56:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001f58:	01c9      	lsls	r1, r1, #7
 8001f5a:	4019      	ands	r1, r3
 8001f5c:	0212      	lsls	r2, r2, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001f5e:	4291      	cmp	r1, r2
 8001f60:	d000      	beq.n	8001f64 <HAL_RCC_OscConfig+0x410>
 8001f62:	e620      	b.n	8001ba6 <HAL_RCC_OscConfig+0x52>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001f64:	22f8      	movs	r2, #248	; 0xf8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f66:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001f68:	0392      	lsls	r2, r2, #14
 8001f6a:	401a      	ands	r2, r3
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001f6c:	428a      	cmp	r2, r1
 8001f6e:	d000      	beq.n	8001f72 <HAL_RCC_OscConfig+0x41e>
 8001f70:	e619      	b.n	8001ba6 <HAL_RCC_OscConfig+0x52>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001f72:	22e0      	movs	r2, #224	; 0xe0
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001f74:	6b21      	ldr	r1, [r4, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001f76:	0512      	lsls	r2, r2, #20
 8001f78:	401a      	ands	r2, r3
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001f7a:	428a      	cmp	r2, r1
 8001f7c:	d000      	beq.n	8001f80 <HAL_RCC_OscConfig+0x42c>
 8001f7e:	e612      	b.n	8001ba6 <HAL_RCC_OscConfig+0x52>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001f80:	6b62      	ldr	r2, [r4, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001f82:	0f5b      	lsrs	r3, r3, #29
 8001f84:	075b      	lsls	r3, r3, #29
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d100      	bne.n	8001f8c <HAL_RCC_OscConfig+0x438>
 8001f8a:	e5fa      	b.n	8001b82 <HAL_RCC_OscConfig+0x2e>
 8001f8c:	e60b      	b.n	8001ba6 <HAL_RCC_OscConfig+0x52>
 8001f8e:	46c0      	nop			; (mov r8, r8)
 8001f90:	40021000 	.word	0x40021000
 8001f94:	feffffff 	.word	0xfeffffff
 8001f98:	11c1808c 	.word	0x11c1808c
 8001f9c:	eefeffff 	.word	0xeefeffff

08001fa0 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001fa0:	2338      	movs	r3, #56	; 0x38
 8001fa2:	4a1e      	ldr	r2, [pc, #120]	; (800201c <HAL_RCC_GetSysClockFreq+0x7c>)
{
 8001fa4:	b570      	push	{r4, r5, r6, lr}
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001fa6:	6891      	ldr	r1, [r2, #8]
 8001fa8:	0014      	movs	r4, r2
 8001faa:	4219      	tst	r1, r3
 8001fac:	d105      	bne.n	8001fba <HAL_RCC_GetSysClockFreq+0x1a>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001fae:	6813      	ldr	r3, [r2, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001fb0:	481b      	ldr	r0, [pc, #108]	; (8002020 <HAL_RCC_GetSysClockFreq+0x80>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001fb2:	049b      	lsls	r3, r3, #18
 8001fb4:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001fb6:	40d8      	lsrs	r0, r3
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
}
 8001fb8:	bd70      	pop	{r4, r5, r6, pc}
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fba:	6891      	ldr	r1, [r2, #8]
 8001fbc:	4019      	ands	r1, r3
 8001fbe:	2908      	cmp	r1, #8
 8001fc0:	d027      	beq.n	8002012 <HAL_RCC_GetSysClockFreq+0x72>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001fc2:	6891      	ldr	r1, [r2, #8]
 8001fc4:	4019      	ands	r1, r3
 8001fc6:	2910      	cmp	r1, #16
 8001fc8:	d117      	bne.n	8001ffa <HAL_RCC_GetSysClockFreq+0x5a>
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001fca:	68d3      	ldr	r3, [r2, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001fcc:	68d1      	ldr	r1, [r2, #12]
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001fce:	43db      	mvns	r3, r3
 8001fd0:	227f      	movs	r2, #127	; 0x7f
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001fd2:	68e5      	ldr	r5, [r4, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001fd4:	0649      	lsls	r1, r1, #25
 8001fd6:	0f49      	lsrs	r1, r1, #29
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001fd8:	0a2d      	lsrs	r5, r5, #8
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001fda:	3101      	adds	r1, #1
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001fdc:	4015      	ands	r5, r2
    switch (pllsource)
 8001fde:	079b      	lsls	r3, r3, #30
 8001fe0:	d109      	bne.n	8001ff6 <HAL_RCC_GetSysClockFreq+0x56>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001fe2:	4810      	ldr	r0, [pc, #64]	; (8002024 <HAL_RCC_GetSysClockFreq+0x84>)
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001fe4:	f7fe f8b8 	bl	8000158 <__udivsi3>
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001fe8:	68e1      	ldr	r1, [r4, #12]
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001fea:	4368      	muls	r0, r5
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001fec:	0f49      	lsrs	r1, r1, #29
 8001fee:	3101      	adds	r1, #1
    sysclockfreq = pllvco / pllr;
 8001ff0:	f7fe f8b2 	bl	8000158 <__udivsi3>
  return sysclockfreq;
 8001ff4:	e7e0      	b.n	8001fb8 <HAL_RCC_GetSysClockFreq+0x18>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001ff6:	480a      	ldr	r0, [pc, #40]	; (8002020 <HAL_RCC_GetSysClockFreq+0x80>)
 8001ff8:	e7f4      	b.n	8001fe4 <HAL_RCC_GetSysClockFreq+0x44>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001ffa:	6891      	ldr	r1, [r2, #8]
 8001ffc:	4019      	ands	r1, r3
 8001ffe:	2920      	cmp	r1, #32
 8002000:	d009      	beq.n	8002016 <HAL_RCC_GetSysClockFreq+0x76>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002002:	6892      	ldr	r2, [r2, #8]
    sysclockfreq = 0U;
 8002004:	2000      	movs	r0, #0
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002006:	4013      	ands	r3, r2
 8002008:	2b18      	cmp	r3, #24
 800200a:	d1d5      	bne.n	8001fb8 <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = LSI_VALUE;
 800200c:	20fa      	movs	r0, #250	; 0xfa
 800200e:	01c0      	lsls	r0, r0, #7
  return sysclockfreq;
 8002010:	e7d2      	b.n	8001fb8 <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = HSE_VALUE;
 8002012:	4804      	ldr	r0, [pc, #16]	; (8002024 <HAL_RCC_GetSysClockFreq+0x84>)
 8002014:	e7d0      	b.n	8001fb8 <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = LSE_VALUE;
 8002016:	2080      	movs	r0, #128	; 0x80
 8002018:	0200      	lsls	r0, r0, #8
 800201a:	e7cd      	b.n	8001fb8 <HAL_RCC_GetSysClockFreq+0x18>
 800201c:	40021000 	.word	0x40021000
 8002020:	00f42400 	.word	0x00f42400
 8002024:	007a1200 	.word	0x007a1200

08002028 <HAL_RCC_ClockConfig>:
{
 8002028:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800202a:	0005      	movs	r5, r0
 800202c:	000e      	movs	r6, r1
  if (RCC_ClkInitStruct == NULL)
 800202e:	2800      	cmp	r0, #0
 8002030:	d101      	bne.n	8002036 <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 8002032:	2001      	movs	r0, #1
}
 8002034:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002036:	2707      	movs	r7, #7
 8002038:	4c4a      	ldr	r4, [pc, #296]	; (8002164 <HAL_RCC_ClockConfig+0x13c>)
 800203a:	6823      	ldr	r3, [r4, #0]
 800203c:	403b      	ands	r3, r7
 800203e:	428b      	cmp	r3, r1
 8002040:	d32a      	bcc.n	8002098 <HAL_RCC_ClockConfig+0x70>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002042:	6829      	ldr	r1, [r5, #0]
 8002044:	078b      	lsls	r3, r1, #30
 8002046:	d43b      	bmi.n	80020c0 <HAL_RCC_ClockConfig+0x98>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002048:	07cb      	lsls	r3, r1, #31
 800204a:	d448      	bmi.n	80020de <HAL_RCC_ClockConfig+0xb6>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800204c:	2707      	movs	r7, #7
 800204e:	6823      	ldr	r3, [r4, #0]
 8002050:	403b      	ands	r3, r7
 8002052:	42b3      	cmp	r3, r6
 8002054:	d90a      	bls.n	800206c <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002056:	6823      	ldr	r3, [r4, #0]
 8002058:	43bb      	bics	r3, r7
 800205a:	4333      	orrs	r3, r6
 800205c:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 800205e:	f7fe ff13 	bl	8000e88 <HAL_GetTick>
 8002062:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002064:	6823      	ldr	r3, [r4, #0]
 8002066:	403b      	ands	r3, r7
 8002068:	42b3      	cmp	r3, r6
 800206a:	d16b      	bne.n	8002144 <HAL_RCC_ClockConfig+0x11c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800206c:	682b      	ldr	r3, [r5, #0]
 800206e:	4c3e      	ldr	r4, [pc, #248]	; (8002168 <HAL_RCC_ClockConfig+0x140>)
 8002070:	075b      	lsls	r3, r3, #29
 8002072:	d46f      	bmi.n	8002154 <HAL_RCC_ClockConfig+0x12c>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002074:	f7ff ff94 	bl	8001fa0 <HAL_RCC_GetSysClockFreq>
 8002078:	68a3      	ldr	r3, [r4, #8]
 800207a:	4a3c      	ldr	r2, [pc, #240]	; (800216c <HAL_RCC_ClockConfig+0x144>)
 800207c:	051b      	lsls	r3, r3, #20
 800207e:	0f1b      	lsrs	r3, r3, #28
 8002080:	009b      	lsls	r3, r3, #2
 8002082:	589b      	ldr	r3, [r3, r2]
 8002084:	221f      	movs	r2, #31
 8002086:	4013      	ands	r3, r2
 8002088:	40d8      	lsrs	r0, r3
 800208a:	4b39      	ldr	r3, [pc, #228]	; (8002170 <HAL_RCC_ClockConfig+0x148>)
 800208c:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 800208e:	4b39      	ldr	r3, [pc, #228]	; (8002174 <HAL_RCC_ClockConfig+0x14c>)
 8002090:	6818      	ldr	r0, [r3, #0]
 8002092:	f7fe fe4f 	bl	8000d34 <HAL_InitTick>
 8002096:	e7cd      	b.n	8002034 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002098:	6823      	ldr	r3, [r4, #0]
 800209a:	43bb      	bics	r3, r7
 800209c:	430b      	orrs	r3, r1
 800209e:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 80020a0:	f7fe fef2 	bl	8000e88 <HAL_GetTick>
 80020a4:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80020a6:	6823      	ldr	r3, [r4, #0]
 80020a8:	403b      	ands	r3, r7
 80020aa:	42b3      	cmp	r3, r6
 80020ac:	d0c9      	beq.n	8002042 <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020ae:	f7fe feeb 	bl	8000e88 <HAL_GetTick>
 80020b2:	9b01      	ldr	r3, [sp, #4]
 80020b4:	1ac0      	subs	r0, r0, r3
 80020b6:	4b30      	ldr	r3, [pc, #192]	; (8002178 <HAL_RCC_ClockConfig+0x150>)
 80020b8:	4298      	cmp	r0, r3
 80020ba:	d9f4      	bls.n	80020a6 <HAL_RCC_ClockConfig+0x7e>
        return HAL_TIMEOUT;
 80020bc:	2003      	movs	r0, #3
 80020be:	e7b9      	b.n	8002034 <HAL_RCC_ClockConfig+0xc>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020c0:	4a29      	ldr	r2, [pc, #164]	; (8002168 <HAL_RCC_ClockConfig+0x140>)
 80020c2:	074b      	lsls	r3, r1, #29
 80020c4:	d504      	bpl.n	80020d0 <HAL_RCC_ClockConfig+0xa8>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80020c6:	23e0      	movs	r3, #224	; 0xe0
 80020c8:	6890      	ldr	r0, [r2, #8]
 80020ca:	01db      	lsls	r3, r3, #7
 80020cc:	4303      	orrs	r3, r0
 80020ce:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020d0:	6893      	ldr	r3, [r2, #8]
 80020d2:	482a      	ldr	r0, [pc, #168]	; (800217c <HAL_RCC_ClockConfig+0x154>)
 80020d4:	4003      	ands	r3, r0
 80020d6:	68a8      	ldr	r0, [r5, #8]
 80020d8:	4303      	orrs	r3, r0
 80020da:	6093      	str	r3, [r2, #8]
 80020dc:	e7b4      	b.n	8002048 <HAL_RCC_ClockConfig+0x20>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020de:	686a      	ldr	r2, [r5, #4]
 80020e0:	4f21      	ldr	r7, [pc, #132]	; (8002168 <HAL_RCC_ClockConfig+0x140>)
 80020e2:	2a01      	cmp	r2, #1
 80020e4:	d119      	bne.n	800211a <HAL_RCC_ClockConfig+0xf2>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020e6:	683b      	ldr	r3, [r7, #0]
 80020e8:	039b      	lsls	r3, r3, #14
 80020ea:	d5a2      	bpl.n	8002032 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80020ec:	2107      	movs	r1, #7
 80020ee:	68bb      	ldr	r3, [r7, #8]
 80020f0:	438b      	bics	r3, r1
 80020f2:	4313      	orrs	r3, r2
 80020f4:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 80020f6:	f7fe fec7 	bl	8000e88 <HAL_GetTick>
 80020fa:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020fc:	2338      	movs	r3, #56	; 0x38
 80020fe:	68ba      	ldr	r2, [r7, #8]
 8002100:	401a      	ands	r2, r3
 8002102:	686b      	ldr	r3, [r5, #4]
 8002104:	00db      	lsls	r3, r3, #3
 8002106:	429a      	cmp	r2, r3
 8002108:	d0a0      	beq.n	800204c <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800210a:	f7fe febd 	bl	8000e88 <HAL_GetTick>
 800210e:	9b01      	ldr	r3, [sp, #4]
 8002110:	1ac0      	subs	r0, r0, r3
 8002112:	4b19      	ldr	r3, [pc, #100]	; (8002178 <HAL_RCC_ClockConfig+0x150>)
 8002114:	4298      	cmp	r0, r3
 8002116:	d9f1      	bls.n	80020fc <HAL_RCC_ClockConfig+0xd4>
 8002118:	e7d0      	b.n	80020bc <HAL_RCC_ClockConfig+0x94>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800211a:	2a02      	cmp	r2, #2
 800211c:	d103      	bne.n	8002126 <HAL_RCC_ClockConfig+0xfe>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800211e:	683b      	ldr	r3, [r7, #0]
 8002120:	019b      	lsls	r3, r3, #6
 8002122:	d4e3      	bmi.n	80020ec <HAL_RCC_ClockConfig+0xc4>
 8002124:	e785      	b.n	8002032 <HAL_RCC_ClockConfig+0xa>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002126:	2a00      	cmp	r2, #0
 8002128:	d103      	bne.n	8002132 <HAL_RCC_ClockConfig+0x10a>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	055b      	lsls	r3, r3, #21
 800212e:	d4dd      	bmi.n	80020ec <HAL_RCC_ClockConfig+0xc4>
 8002130:	e77f      	b.n	8002032 <HAL_RCC_ClockConfig+0xa>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002132:	2302      	movs	r3, #2
 8002134:	2a03      	cmp	r2, #3
 8002136:	d103      	bne.n	8002140 <HAL_RCC_ClockConfig+0x118>
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002138:	6e39      	ldr	r1, [r7, #96]	; 0x60
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800213a:	4219      	tst	r1, r3
 800213c:	d1d6      	bne.n	80020ec <HAL_RCC_ClockConfig+0xc4>
 800213e:	e778      	b.n	8002032 <HAL_RCC_ClockConfig+0xa>
 8002140:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8002142:	e7fa      	b.n	800213a <HAL_RCC_ClockConfig+0x112>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002144:	f7fe fea0 	bl	8000e88 <HAL_GetTick>
 8002148:	9b01      	ldr	r3, [sp, #4]
 800214a:	1ac0      	subs	r0, r0, r3
 800214c:	4b0a      	ldr	r3, [pc, #40]	; (8002178 <HAL_RCC_ClockConfig+0x150>)
 800214e:	4298      	cmp	r0, r3
 8002150:	d988      	bls.n	8002064 <HAL_RCC_ClockConfig+0x3c>
 8002152:	e7b3      	b.n	80020bc <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002154:	68a3      	ldr	r3, [r4, #8]
 8002156:	4a0a      	ldr	r2, [pc, #40]	; (8002180 <HAL_RCC_ClockConfig+0x158>)
 8002158:	4013      	ands	r3, r2
 800215a:	68ea      	ldr	r2, [r5, #12]
 800215c:	4313      	orrs	r3, r2
 800215e:	60a3      	str	r3, [r4, #8]
 8002160:	e788      	b.n	8002074 <HAL_RCC_ClockConfig+0x4c>
 8002162:	46c0      	nop			; (mov r8, r8)
 8002164:	40022000 	.word	0x40022000
 8002168:	40021000 	.word	0x40021000
 800216c:	0800654c 	.word	0x0800654c
 8002170:	20000000 	.word	0x20000000
 8002174:	20000008 	.word	0x20000008
 8002178:	00001388 	.word	0x00001388
 800217c:	fffff0ff 	.word	0xfffff0ff
 8002180:	ffff8fff 	.word	0xffff8fff

08002184 <HAL_RCC_GetPCLK1Freq>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002184:	4b06      	ldr	r3, [pc, #24]	; (80021a0 <HAL_RCC_GetPCLK1Freq+0x1c>)
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8002186:	4a07      	ldr	r2, [pc, #28]	; (80021a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	045b      	lsls	r3, r3, #17
 800218c:	0f5b      	lsrs	r3, r3, #29
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	589b      	ldr	r3, [r3, r2]
 8002192:	221f      	movs	r2, #31
 8002194:	4013      	ands	r3, r2
 8002196:	4a04      	ldr	r2, [pc, #16]	; (80021a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002198:	6810      	ldr	r0, [r2, #0]
 800219a:	40d8      	lsrs	r0, r3
}
 800219c:	4770      	bx	lr
 800219e:	46c0      	nop			; (mov r8, r8)
 80021a0:	40021000 	.word	0x40021000
 80021a4:	0800658c 	.word	0x0800658c
 80021a8:	20000000 	.word	0x20000000

080021ac <HAL_RCC_GetClockConfig>:
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 80021ac:	2207      	movs	r2, #7
{
 80021ae:	b530      	push	{r4, r5, lr}

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80021b0:	25f0      	movs	r5, #240	; 0xf0
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80021b2:	4b09      	ldr	r3, [pc, #36]	; (80021d8 <HAL_RCC_GetClockConfig+0x2c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 80021b4:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80021b6:	689c      	ldr	r4, [r3, #8]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80021b8:	012d      	lsls	r5, r5, #4
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80021ba:	4014      	ands	r4, r2
 80021bc:	6044      	str	r4, [r0, #4]
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80021be:	689c      	ldr	r4, [r3, #8]
 80021c0:	402c      	ands	r4, r5
 80021c2:	6084      	str	r4, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 80021c4:	24e0      	movs	r4, #224	; 0xe0
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	01e4      	lsls	r4, r4, #7
 80021ca:	4023      	ands	r3, r4
 80021cc:	60c3      	str	r3, [r0, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80021ce:	4b03      	ldr	r3, [pc, #12]	; (80021dc <HAL_RCC_GetClockConfig+0x30>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4013      	ands	r3, r2
 80021d4:	600b      	str	r3, [r1, #0]
}
 80021d6:	bd30      	pop	{r4, r5, pc}
 80021d8:	40021000 	.word	0x40021000
 80021dc:	40022000 	.word	0x40022000

080021e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80021e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021e2:	0005      	movs	r5, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80021e4:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80021e6:	2000      	movs	r0, #0
{
 80021e8:	b085      	sub	sp, #20
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80021ea:	039b      	lsls	r3, r3, #14
 80021ec:	d53c      	bpl.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x88>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021ee:	2280      	movs	r2, #128	; 0x80
 80021f0:	4c60      	ldr	r4, [pc, #384]	; (8002374 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80021f2:	0552      	lsls	r2, r2, #21
 80021f4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    FlagStatus       pwrclkchanged = RESET;
 80021f6:	9000      	str	r0, [sp, #0]
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021f8:	4213      	tst	r3, r2
 80021fa:	d108      	bne.n	800220e <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021fc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80021fe:	4313      	orrs	r3, r2
 8002200:	63e3      	str	r3, [r4, #60]	; 0x3c
 8002202:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002204:	4013      	ands	r3, r2
 8002206:	9303      	str	r3, [sp, #12]
 8002208:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 800220a:	2301      	movs	r3, #1
 800220c:	9300      	str	r3, [sp, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800220e:	2780      	movs	r7, #128	; 0x80
 8002210:	4e59      	ldr	r6, [pc, #356]	; (8002378 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8002212:	007f      	lsls	r7, r7, #1
 8002214:	6833      	ldr	r3, [r6, #0]
 8002216:	433b      	orrs	r3, r7
 8002218:	6033      	str	r3, [r6, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800221a:	f7fe fe35 	bl	8000e88 <HAL_GetTick>
 800221e:	9001      	str	r0, [sp, #4]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002220:	6833      	ldr	r3, [r6, #0]
 8002222:	423b      	tst	r3, r7
 8002224:	d012      	beq.n	800224c <HAL_RCCEx_PeriphCLKConfig+0x6c>
    }

    if (ret == HAL_OK)
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002226:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8002228:	23c0      	movs	r3, #192	; 0xc0
 800222a:	0011      	movs	r1, r2
 800222c:	009b      	lsls	r3, r3, #2
 800222e:	4e53      	ldr	r6, [pc, #332]	; (800237c <HAL_RCCEx_PeriphCLKConfig+0x19c>)
 8002230:	4019      	ands	r1, r3

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002232:	421a      	tst	r2, r3
 8002234:	d003      	beq.n	800223e <HAL_RCCEx_PeriphCLKConfig+0x5e>
 8002236:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002238:	4299      	cmp	r1, r3
 800223a:	d000      	beq.n	800223e <HAL_RCCEx_PeriphCLKConfig+0x5e>
 800223c:	e07a      	b.n	8002334 <HAL_RCCEx_PeriphCLKConfig+0x154>
      }

      if (ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800223e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002240:	2000      	movs	r0, #0
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002242:	401e      	ands	r6, r3
 8002244:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8002246:	431e      	orrs	r6, r3
 8002248:	65e6      	str	r6, [r4, #92]	; 0x5c
 800224a:	e006      	b.n	800225a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800224c:	f7fe fe1c 	bl	8000e88 <HAL_GetTick>
 8002250:	9b01      	ldr	r3, [sp, #4]
 8002252:	1ac0      	subs	r0, r0, r3
 8002254:	2802      	cmp	r0, #2
 8002256:	d9e3      	bls.n	8002220 <HAL_RCCEx_PeriphCLKConfig+0x40>
        ret = HAL_TIMEOUT;
 8002258:	2003      	movs	r0, #3
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800225a:	9b00      	ldr	r3, [sp, #0]
 800225c:	2b01      	cmp	r3, #1
 800225e:	d103      	bne.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002260:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002262:	4a47      	ldr	r2, [pc, #284]	; (8002380 <HAL_RCCEx_PeriphCLKConfig+0x1a0>)
 8002264:	4013      	ands	r3, r2
 8002266:	63e3      	str	r3, [r4, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002268:	682b      	ldr	r3, [r5, #0]
 800226a:	07da      	lsls	r2, r3, #31
 800226c:	d506      	bpl.n	800227c <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800226e:	2403      	movs	r4, #3
 8002270:	4940      	ldr	r1, [pc, #256]	; (8002374 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002272:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8002274:	43a2      	bics	r2, r4
 8002276:	686c      	ldr	r4, [r5, #4]
 8002278:	4322      	orrs	r2, r4
 800227a:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800227c:	06da      	lsls	r2, r3, #27
 800227e:	d506      	bpl.n	800228e <HAL_RCCEx_PeriphCLKConfig+0xae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002280:	493c      	ldr	r1, [pc, #240]	; (8002374 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002282:	4c40      	ldr	r4, [pc, #256]	; (8002384 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8002284:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8002286:	4022      	ands	r2, r4
 8002288:	68ac      	ldr	r4, [r5, #8]
 800228a:	4322      	orrs	r2, r4
 800228c:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800228e:	059a      	lsls	r2, r3, #22
 8002290:	d506      	bpl.n	80022a0 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002292:	4938      	ldr	r1, [pc, #224]	; (8002374 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002294:	4c3c      	ldr	r4, [pc, #240]	; (8002388 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8002296:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8002298:	4022      	ands	r2, r4
 800229a:	696c      	ldr	r4, [r5, #20]
 800229c:	4322      	orrs	r2, r4
 800229e:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80022a0:	055a      	lsls	r2, r3, #21
 80022a2:	d506      	bpl.n	80022b2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80022a4:	4933      	ldr	r1, [pc, #204]	; (8002374 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80022a6:	4c39      	ldr	r4, [pc, #228]	; (800238c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80022a8:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80022aa:	4022      	ands	r2, r4
 80022ac:	69ac      	ldr	r4, [r5, #24]
 80022ae:	4322      	orrs	r2, r4
 80022b0:	654a      	str	r2, [r1, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80022b2:	069a      	lsls	r2, r3, #26
 80022b4:	d506      	bpl.n	80022c4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80022b6:	492f      	ldr	r1, [pc, #188]	; (8002374 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80022b8:	4c35      	ldr	r4, [pc, #212]	; (8002390 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 80022ba:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80022bc:	4022      	ands	r2, r4
 80022be:	68ec      	ldr	r4, [r5, #12]
 80022c0:	4322      	orrs	r2, r4
 80022c2:	654a      	str	r2, [r1, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80022c4:	045a      	lsls	r2, r3, #17
 80022c6:	d50f      	bpl.n	80022e8 <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80022c8:	492a      	ldr	r1, [pc, #168]	; (8002374 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80022ca:	69ec      	ldr	r4, [r5, #28]
 80022cc:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80022ce:	0092      	lsls	r2, r2, #2
 80022d0:	0892      	lsrs	r2, r2, #2
 80022d2:	4322      	orrs	r2, r4
 80022d4:	654a      	str	r2, [r1, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80022d6:	2280      	movs	r2, #128	; 0x80
 80022d8:	05d2      	lsls	r2, r2, #23
 80022da:	4294      	cmp	r4, r2
 80022dc:	d104      	bne.n	80022e8 <HAL_RCCEx_PeriphCLKConfig+0x108>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80022de:	2280      	movs	r2, #128	; 0x80
 80022e0:	68cc      	ldr	r4, [r1, #12]
 80022e2:	0252      	lsls	r2, r2, #9
 80022e4:	4322      	orrs	r2, r4
 80022e6:	60ca      	str	r2, [r1, #12]
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80022e8:	029a      	lsls	r2, r3, #10
 80022ea:	d50f      	bpl.n	800230c <HAL_RCCEx_PeriphCLKConfig+0x12c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80022ec:	4921      	ldr	r1, [pc, #132]	; (8002374 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 80022ee:	4e29      	ldr	r6, [pc, #164]	; (8002394 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80022f0:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80022f2:	6a2c      	ldr	r4, [r5, #32]
 80022f4:	4032      	ands	r2, r6
 80022f6:	4322      	orrs	r2, r4
 80022f8:	654a      	str	r2, [r1, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80022fa:	2280      	movs	r2, #128	; 0x80
 80022fc:	03d2      	lsls	r2, r2, #15
 80022fe:	4294      	cmp	r4, r2
 8002300:	d104      	bne.n	800230c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8002302:	2280      	movs	r2, #128	; 0x80
 8002304:	68cc      	ldr	r4, [r1, #12]
 8002306:	0452      	lsls	r2, r2, #17
 8002308:	4322      	orrs	r2, r4
 800230a:	60ca      	str	r2, [r1, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800230c:	051b      	lsls	r3, r3, #20
 800230e:	d50f      	bpl.n	8002330 <HAL_RCCEx_PeriphCLKConfig+0x150>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002310:	4a18      	ldr	r2, [pc, #96]	; (8002374 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8002312:	4c21      	ldr	r4, [pc, #132]	; (8002398 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002314:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8002316:	6929      	ldr	r1, [r5, #16]
 8002318:	4023      	ands	r3, r4
 800231a:	430b      	orrs	r3, r1
 800231c:	6553      	str	r3, [r2, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800231e:	2380      	movs	r3, #128	; 0x80
 8002320:	01db      	lsls	r3, r3, #7
 8002322:	4299      	cmp	r1, r3
 8002324:	d104      	bne.n	8002330 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8002326:	2380      	movs	r3, #128	; 0x80
 8002328:	68d1      	ldr	r1, [r2, #12]
 800232a:	025b      	lsls	r3, r3, #9
 800232c:	430b      	orrs	r3, r1
 800232e:	60d3      	str	r3, [r2, #12]
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
}
 8002330:	b005      	add	sp, #20
 8002332:	bdf0      	pop	{r4, r5, r6, r7, pc}
        __HAL_RCC_BACKUPRESET_FORCE();
 8002334:	2380      	movs	r3, #128	; 0x80
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002336:	6de2      	ldr	r2, [r4, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_FORCE();
 8002338:	6de0      	ldr	r0, [r4, #92]	; 0x5c
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800233a:	0011      	movs	r1, r2
        __HAL_RCC_BACKUPRESET_FORCE();
 800233c:	025b      	lsls	r3, r3, #9
 800233e:	4303      	orrs	r3, r0
 8002340:	65e3      	str	r3, [r4, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002342:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002344:	4815      	ldr	r0, [pc, #84]	; (800239c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002346:	4031      	ands	r1, r6
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002348:	4003      	ands	r3, r0
 800234a:	65e3      	str	r3, [r4, #92]	; 0x5c
        RCC->BDCR = tmpregister;
 800234c:	65e1      	str	r1, [r4, #92]	; 0x5c
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800234e:	07d3      	lsls	r3, r2, #31
 8002350:	d400      	bmi.n	8002354 <HAL_RCCEx_PeriphCLKConfig+0x174>
 8002352:	e774      	b.n	800223e <HAL_RCCEx_PeriphCLKConfig+0x5e>
        tickstart = HAL_GetTick();
 8002354:	f7fe fd98 	bl	8000e88 <HAL_GetTick>
 8002358:	0007      	movs	r7, r0
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800235a:	2202      	movs	r2, #2
 800235c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800235e:	4213      	tst	r3, r2
 8002360:	d000      	beq.n	8002364 <HAL_RCCEx_PeriphCLKConfig+0x184>
 8002362:	e76c      	b.n	800223e <HAL_RCCEx_PeriphCLKConfig+0x5e>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002364:	f7fe fd90 	bl	8000e88 <HAL_GetTick>
 8002368:	4b0d      	ldr	r3, [pc, #52]	; (80023a0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800236a:	1bc0      	subs	r0, r0, r7
 800236c:	4298      	cmp	r0, r3
 800236e:	d9f4      	bls.n	800235a <HAL_RCCEx_PeriphCLKConfig+0x17a>
 8002370:	e772      	b.n	8002258 <HAL_RCCEx_PeriphCLKConfig+0x78>
 8002372:	46c0      	nop			; (mov r8, r8)
 8002374:	40021000 	.word	0x40021000
 8002378:	40007000 	.word	0x40007000
 800237c:	fffffcff 	.word	0xfffffcff
 8002380:	efffffff 	.word	0xefffffff
 8002384:	fffff3ff 	.word	0xfffff3ff
 8002388:	fff3ffff 	.word	0xfff3ffff
 800238c:	ffcfffff 	.word	0xffcfffff
 8002390:	ffffcfff 	.word	0xffffcfff
 8002394:	ffbfffff 	.word	0xffbfffff
 8002398:	ffff3fff 	.word	0xffff3fff
 800239c:	fffeffff 	.word	0xfffeffff
 80023a0:	00001388 	.word	0x00001388

080023a4 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80023a4:	0002      	movs	r2, r0
{
 80023a6:	0003      	movs	r3, r0
  {
    return HAL_ERROR;
 80023a8:	2001      	movs	r0, #1
  if (htim->State != HAL_TIM_STATE_READY)
 80023aa:	323d      	adds	r2, #61	; 0x3d
 80023ac:	7811      	ldrb	r1, [r2, #0]
 80023ae:	4281      	cmp	r1, r0
 80023b0:	d11c      	bne.n	80023ec <HAL_TIM_Base_Start_IT+0x48>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023b2:	2102      	movs	r1, #2
 80023b4:	7011      	strb	r1, [r2, #0]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	68da      	ldr	r2, [r3, #12]
 80023ba:	4302      	orrs	r2, r0
 80023bc:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023be:	4a0e      	ldr	r2, [pc, #56]	; (80023f8 <HAL_TIM_Base_Start_IT+0x54>)
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d006      	beq.n	80023d2 <HAL_TIM_Base_Start_IT+0x2e>
 80023c4:	2280      	movs	r2, #128	; 0x80
 80023c6:	05d2      	lsls	r2, r2, #23
 80023c8:	4293      	cmp	r3, r2
 80023ca:	d002      	beq.n	80023d2 <HAL_TIM_Base_Start_IT+0x2e>
 80023cc:	4a0b      	ldr	r2, [pc, #44]	; (80023fc <HAL_TIM_Base_Start_IT+0x58>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d10d      	bne.n	80023ee <HAL_TIM_Base_Start_IT+0x4a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023d2:	689a      	ldr	r2, [r3, #8]
 80023d4:	490a      	ldr	r1, [pc, #40]	; (8002400 <HAL_TIM_Base_Start_IT+0x5c>)
  {
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
 80023d6:	2000      	movs	r0, #0
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80023d8:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80023da:	2a06      	cmp	r2, #6
 80023dc:	d006      	beq.n	80023ec <HAL_TIM_Base_Start_IT+0x48>
 80023de:	3907      	subs	r1, #7
 80023e0:	428a      	cmp	r2, r1
 80023e2:	d003      	beq.n	80023ec <HAL_TIM_Base_Start_IT+0x48>
      __HAL_TIM_ENABLE(htim);
 80023e4:	2201      	movs	r2, #1
 80023e6:	6819      	ldr	r1, [r3, #0]
 80023e8:	430a      	orrs	r2, r1
 80023ea:	601a      	str	r2, [r3, #0]
}
 80023ec:	4770      	bx	lr
    __HAL_TIM_ENABLE(htim);
 80023ee:	681a      	ldr	r2, [r3, #0]
 80023f0:	4310      	orrs	r0, r2
 80023f2:	6018      	str	r0, [r3, #0]
  return HAL_OK;
 80023f4:	2000      	movs	r0, #0
 80023f6:	e7f9      	b.n	80023ec <HAL_TIM_Base_Start_IT+0x48>
 80023f8:	40012c00 	.word	0x40012c00
 80023fc:	40000400 	.word	0x40000400
 8002400:	00010007 	.word	0x00010007

08002404 <HAL_TIM_IC_MspInit>:
 8002404:	4770      	bx	lr

08002406 <HAL_TIM_OC_DelayElapsedCallback>:
 8002406:	4770      	bx	lr

08002408 <HAL_TIM_IC_CaptureCallback>:
 8002408:	4770      	bx	lr

0800240a <HAL_TIM_PWM_PulseFinishedCallback>:
 800240a:	4770      	bx	lr

0800240c <HAL_TIM_TriggerCallback>:
 800240c:	4770      	bx	lr
	...

08002410 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002410:	2202      	movs	r2, #2
 8002412:	6803      	ldr	r3, [r0, #0]
{
 8002414:	b510      	push	{r4, lr}
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002416:	6919      	ldr	r1, [r3, #16]
{
 8002418:	0004      	movs	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800241a:	4211      	tst	r1, r2
 800241c:	d00e      	beq.n	800243c <HAL_TIM_IRQHandler+0x2c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800241e:	68d9      	ldr	r1, [r3, #12]
 8002420:	4211      	tst	r1, r2
 8002422:	d00b      	beq.n	800243c <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002424:	3a05      	subs	r2, #5
 8002426:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002428:	3204      	adds	r2, #4
 800242a:	7702      	strb	r2, [r0, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800242c:	699b      	ldr	r3, [r3, #24]
 800242e:	079b      	lsls	r3, r3, #30
 8002430:	d100      	bne.n	8002434 <HAL_TIM_IRQHandler+0x24>
 8002432:	e086      	b.n	8002542 <HAL_TIM_IRQHandler+0x132>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002434:	f7ff ffe8 	bl	8002408 <HAL_TIM_IC_CaptureCallback>
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002438:	2300      	movs	r3, #0
 800243a:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800243c:	2204      	movs	r2, #4
 800243e:	6823      	ldr	r3, [r4, #0]
 8002440:	6919      	ldr	r1, [r3, #16]
 8002442:	4211      	tst	r1, r2
 8002444:	d011      	beq.n	800246a <HAL_TIM_IRQHandler+0x5a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002446:	68d9      	ldr	r1, [r3, #12]
 8002448:	4211      	tst	r1, r2
 800244a:	d00e      	beq.n	800246a <HAL_TIM_IRQHandler+0x5a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800244c:	3a09      	subs	r2, #9
 800244e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002450:	3207      	adds	r2, #7
 8002452:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002454:	699a      	ldr	r2, [r3, #24]
 8002456:	23c0      	movs	r3, #192	; 0xc0
 8002458:	009b      	lsls	r3, r3, #2
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800245a:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800245c:	421a      	tst	r2, r3
 800245e:	d100      	bne.n	8002462 <HAL_TIM_IRQHandler+0x52>
 8002460:	e075      	b.n	800254e <HAL_TIM_IRQHandler+0x13e>
        HAL_TIM_IC_CaptureCallback(htim);
 8002462:	f7ff ffd1 	bl	8002408 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002466:	2300      	movs	r3, #0
 8002468:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800246a:	2208      	movs	r2, #8
 800246c:	6823      	ldr	r3, [r4, #0]
 800246e:	6919      	ldr	r1, [r3, #16]
 8002470:	4211      	tst	r1, r2
 8002472:	d00e      	beq.n	8002492 <HAL_TIM_IRQHandler+0x82>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002474:	68d9      	ldr	r1, [r3, #12]
 8002476:	4211      	tst	r1, r2
 8002478:	d00b      	beq.n	8002492 <HAL_TIM_IRQHandler+0x82>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800247a:	3a11      	subs	r2, #17
 800247c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800247e:	320d      	adds	r2, #13
 8002480:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002482:	69db      	ldr	r3, [r3, #28]
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002484:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002486:	079b      	lsls	r3, r3, #30
 8002488:	d067      	beq.n	800255a <HAL_TIM_IRQHandler+0x14a>
        HAL_TIM_IC_CaptureCallback(htim);
 800248a:	f7ff ffbd 	bl	8002408 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800248e:	2300      	movs	r3, #0
 8002490:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002492:	2210      	movs	r2, #16
 8002494:	6823      	ldr	r3, [r4, #0]
 8002496:	6919      	ldr	r1, [r3, #16]
 8002498:	4211      	tst	r1, r2
 800249a:	d010      	beq.n	80024be <HAL_TIM_IRQHandler+0xae>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800249c:	68d9      	ldr	r1, [r3, #12]
 800249e:	4211      	tst	r1, r2
 80024a0:	d00d      	beq.n	80024be <HAL_TIM_IRQHandler+0xae>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80024a2:	3a21      	subs	r2, #33	; 0x21
 80024a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80024a6:	3219      	adds	r2, #25
 80024a8:	7722      	strb	r2, [r4, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80024aa:	69da      	ldr	r2, [r3, #28]
 80024ac:	23c0      	movs	r3, #192	; 0xc0
 80024ae:	009b      	lsls	r3, r3, #2
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024b0:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80024b2:	421a      	tst	r2, r3
 80024b4:	d057      	beq.n	8002566 <HAL_TIM_IRQHandler+0x156>
        HAL_TIM_IC_CaptureCallback(htim);
 80024b6:	f7ff ffa7 	bl	8002408 <HAL_TIM_IC_CaptureCallback>
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024ba:	2300      	movs	r3, #0
 80024bc:	7723      	strb	r3, [r4, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80024be:	2201      	movs	r2, #1
 80024c0:	6823      	ldr	r3, [r4, #0]
 80024c2:	6919      	ldr	r1, [r3, #16]
 80024c4:	4211      	tst	r1, r2
 80024c6:	d007      	beq.n	80024d8 <HAL_TIM_IRQHandler+0xc8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80024c8:	68d9      	ldr	r1, [r3, #12]
 80024ca:	4211      	tst	r1, r2
 80024cc:	d004      	beq.n	80024d8 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80024ce:	3a03      	subs	r2, #3
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80024d0:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80024d2:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80024d4:	f7fe fb38 	bl	8000b48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80024d8:	2280      	movs	r2, #128	; 0x80
 80024da:	6823      	ldr	r3, [r4, #0]
 80024dc:	6919      	ldr	r1, [r3, #16]
 80024de:	4211      	tst	r1, r2
 80024e0:	d008      	beq.n	80024f4 <HAL_TIM_IRQHandler+0xe4>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80024e2:	68d9      	ldr	r1, [r3, #12]
 80024e4:	4211      	tst	r1, r2
 80024e6:	d005      	beq.n	80024f4 <HAL_TIM_IRQHandler+0xe4>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80024e8:	3a02      	subs	r2, #2
 80024ea:	3aff      	subs	r2, #255	; 0xff
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80024ec:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80024ee:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80024f0:	f000 f99b 	bl	800282a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80024f4:	6823      	ldr	r3, [r4, #0]
 80024f6:	691a      	ldr	r2, [r3, #16]
 80024f8:	05d2      	lsls	r2, r2, #23
 80024fa:	d507      	bpl.n	800250c <HAL_TIM_IRQHandler+0xfc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80024fc:	68da      	ldr	r2, [r3, #12]
 80024fe:	0612      	lsls	r2, r2, #24
 8002500:	d504      	bpl.n	800250c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002502:	4a1c      	ldr	r2, [pc, #112]	; (8002574 <HAL_TIM_IRQHandler+0x164>)
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002504:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002506:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8002508:	f000 f990 	bl	800282c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800250c:	2240      	movs	r2, #64	; 0x40
 800250e:	6823      	ldr	r3, [r4, #0]
 8002510:	6919      	ldr	r1, [r3, #16]
 8002512:	4211      	tst	r1, r2
 8002514:	d007      	beq.n	8002526 <HAL_TIM_IRQHandler+0x116>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002516:	68d9      	ldr	r1, [r3, #12]
 8002518:	4211      	tst	r1, r2
 800251a:	d004      	beq.n	8002526 <HAL_TIM_IRQHandler+0x116>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800251c:	3a81      	subs	r2, #129	; 0x81
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800251e:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002520:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002522:	f7ff ff73 	bl	800240c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002526:	2220      	movs	r2, #32
 8002528:	6823      	ldr	r3, [r4, #0]
 800252a:	6919      	ldr	r1, [r3, #16]
 800252c:	4211      	tst	r1, r2
 800252e:	d007      	beq.n	8002540 <HAL_TIM_IRQHandler+0x130>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002530:	68d9      	ldr	r1, [r3, #12]
 8002532:	4211      	tst	r1, r2
 8002534:	d004      	beq.n	8002540 <HAL_TIM_IRQHandler+0x130>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002536:	3a41      	subs	r2, #65	; 0x41
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002538:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800253a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 800253c:	f000 f974 	bl	8002828 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002540:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002542:	f7ff ff60 	bl	8002406 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002546:	0020      	movs	r0, r4
 8002548:	f7ff ff5f 	bl	800240a <HAL_TIM_PWM_PulseFinishedCallback>
 800254c:	e774      	b.n	8002438 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800254e:	f7ff ff5a 	bl	8002406 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002552:	0020      	movs	r0, r4
 8002554:	f7ff ff59 	bl	800240a <HAL_TIM_PWM_PulseFinishedCallback>
 8002558:	e785      	b.n	8002466 <HAL_TIM_IRQHandler+0x56>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800255a:	f7ff ff54 	bl	8002406 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800255e:	0020      	movs	r0, r4
 8002560:	f7ff ff53 	bl	800240a <HAL_TIM_PWM_PulseFinishedCallback>
 8002564:	e793      	b.n	800248e <HAL_TIM_IRQHandler+0x7e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002566:	f7ff ff4e 	bl	8002406 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800256a:	0020      	movs	r0, r4
 800256c:	f7ff ff4d 	bl	800240a <HAL_TIM_PWM_PulseFinishedCallback>
 8002570:	e7a3      	b.n	80024ba <HAL_TIM_IRQHandler+0xaa>
 8002572:	46c0      	nop			; (mov r8, r8)
 8002574:	fffffeff 	.word	0xfffffeff

08002578 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002578:	4a1d      	ldr	r2, [pc, #116]	; (80025f0 <TIM_Base_SetConfig+0x78>)
{
 800257a:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 800257c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800257e:	4290      	cmp	r0, r2
 8002580:	d006      	beq.n	8002590 <TIM_Base_SetConfig+0x18>
 8002582:	2480      	movs	r4, #128	; 0x80
 8002584:	05e4      	lsls	r4, r4, #23
 8002586:	42a0      	cmp	r0, r4
 8002588:	d002      	beq.n	8002590 <TIM_Base_SetConfig+0x18>
 800258a:	4c1a      	ldr	r4, [pc, #104]	; (80025f4 <TIM_Base_SetConfig+0x7c>)
 800258c:	42a0      	cmp	r0, r4
 800258e:	d10c      	bne.n	80025aa <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002590:	2470      	movs	r4, #112	; 0x70
 8002592:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 8002594:	684c      	ldr	r4, [r1, #4]
 8002596:	4323      	orrs	r3, r4
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002598:	4290      	cmp	r0, r2
 800259a:	d00f      	beq.n	80025bc <TIM_Base_SetConfig+0x44>
 800259c:	2480      	movs	r4, #128	; 0x80
 800259e:	05e4      	lsls	r4, r4, #23
 80025a0:	42a0      	cmp	r0, r4
 80025a2:	d00b      	beq.n	80025bc <TIM_Base_SetConfig+0x44>
 80025a4:	4c13      	ldr	r4, [pc, #76]	; (80025f4 <TIM_Base_SetConfig+0x7c>)
 80025a6:	42a0      	cmp	r0, r4
 80025a8:	d008      	beq.n	80025bc <TIM_Base_SetConfig+0x44>
 80025aa:	4c13      	ldr	r4, [pc, #76]	; (80025f8 <TIM_Base_SetConfig+0x80>)
 80025ac:	42a0      	cmp	r0, r4
 80025ae:	d005      	beq.n	80025bc <TIM_Base_SetConfig+0x44>
 80025b0:	4c12      	ldr	r4, [pc, #72]	; (80025fc <TIM_Base_SetConfig+0x84>)
 80025b2:	42a0      	cmp	r0, r4
 80025b4:	d002      	beq.n	80025bc <TIM_Base_SetConfig+0x44>
 80025b6:	4c12      	ldr	r4, [pc, #72]	; (8002600 <TIM_Base_SetConfig+0x88>)
 80025b8:	42a0      	cmp	r0, r4
 80025ba:	d103      	bne.n	80025c4 <TIM_Base_SetConfig+0x4c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80025bc:	4c11      	ldr	r4, [pc, #68]	; (8002604 <TIM_Base_SetConfig+0x8c>)
 80025be:	4023      	ands	r3, r4
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80025c0:	68cc      	ldr	r4, [r1, #12]
 80025c2:	4323      	orrs	r3, r4
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80025c4:	2480      	movs	r4, #128	; 0x80
 80025c6:	43a3      	bics	r3, r4
 80025c8:	694c      	ldr	r4, [r1, #20]
 80025ca:	4323      	orrs	r3, r4

  TIMx->CR1 = tmpcr1;
 80025cc:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80025ce:	688b      	ldr	r3, [r1, #8]
 80025d0:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80025d2:	680b      	ldr	r3, [r1, #0]
 80025d4:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80025d6:	4290      	cmp	r0, r2
 80025d8:	d005      	beq.n	80025e6 <TIM_Base_SetConfig+0x6e>
 80025da:	4b08      	ldr	r3, [pc, #32]	; (80025fc <TIM_Base_SetConfig+0x84>)
 80025dc:	4298      	cmp	r0, r3
 80025de:	d002      	beq.n	80025e6 <TIM_Base_SetConfig+0x6e>
 80025e0:	4b07      	ldr	r3, [pc, #28]	; (8002600 <TIM_Base_SetConfig+0x88>)
 80025e2:	4298      	cmp	r0, r3
 80025e4:	d101      	bne.n	80025ea <TIM_Base_SetConfig+0x72>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80025e6:	690b      	ldr	r3, [r1, #16]
 80025e8:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80025ea:	2301      	movs	r3, #1
 80025ec:	6143      	str	r3, [r0, #20]
}
 80025ee:	bd10      	pop	{r4, pc}
 80025f0:	40012c00 	.word	0x40012c00
 80025f4:	40000400 	.word	0x40000400
 80025f8:	40002000 	.word	0x40002000
 80025fc:	40014400 	.word	0x40014400
 8002600:	40014800 	.word	0x40014800
 8002604:	fffffcff 	.word	0xfffffcff

08002608 <HAL_TIM_Base_Init>:
{
 8002608:	b570      	push	{r4, r5, r6, lr}
 800260a:	0004      	movs	r4, r0
    return HAL_ERROR;
 800260c:	2001      	movs	r0, #1
  if (htim == NULL)
 800260e:	2c00      	cmp	r4, #0
 8002610:	d023      	beq.n	800265a <HAL_TIM_Base_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002612:	0025      	movs	r5, r4
 8002614:	353d      	adds	r5, #61	; 0x3d
 8002616:	782b      	ldrb	r3, [r5, #0]
 8002618:	b2da      	uxtb	r2, r3
 800261a:	2b00      	cmp	r3, #0
 800261c:	d105      	bne.n	800262a <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 800261e:	0023      	movs	r3, r4
 8002620:	333c      	adds	r3, #60	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002622:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8002624:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 8002626:	f7fe fb19 	bl	8000c5c <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800262a:	2302      	movs	r3, #2
 800262c:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800262e:	6820      	ldr	r0, [r4, #0]
 8002630:	1d21      	adds	r1, r4, #4
 8002632:	f7ff ffa1 	bl	8002578 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002636:	0022      	movs	r2, r4
 8002638:	2301      	movs	r3, #1
  return HAL_OK;
 800263a:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800263c:	3248      	adds	r2, #72	; 0x48
 800263e:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002640:	3447      	adds	r4, #71	; 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002642:	3a0a      	subs	r2, #10
 8002644:	7013      	strb	r3, [r2, #0]
 8002646:	7053      	strb	r3, [r2, #1]
 8002648:	7093      	strb	r3, [r2, #2]
 800264a:	70d3      	strb	r3, [r2, #3]
 800264c:	7113      	strb	r3, [r2, #4]
 800264e:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002650:	7193      	strb	r3, [r2, #6]
 8002652:	71d3      	strb	r3, [r2, #7]
 8002654:	7213      	strb	r3, [r2, #8]
 8002656:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8002658:	702b      	strb	r3, [r5, #0]
}
 800265a:	bd70      	pop	{r4, r5, r6, pc}

0800265c <HAL_TIM_IC_Init>:
{
 800265c:	b570      	push	{r4, r5, r6, lr}
 800265e:	0004      	movs	r4, r0
    return HAL_ERROR;
 8002660:	2001      	movs	r0, #1
  if (htim == NULL)
 8002662:	2c00      	cmp	r4, #0
 8002664:	d023      	beq.n	80026ae <HAL_TIM_IC_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002666:	0025      	movs	r5, r4
 8002668:	353d      	adds	r5, #61	; 0x3d
 800266a:	782b      	ldrb	r3, [r5, #0]
 800266c:	b2da      	uxtb	r2, r3
 800266e:	2b00      	cmp	r3, #0
 8002670:	d105      	bne.n	800267e <HAL_TIM_IC_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8002672:	0023      	movs	r3, r4
 8002674:	333c      	adds	r3, #60	; 0x3c
    HAL_TIM_IC_MspInit(htim);
 8002676:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8002678:	701a      	strb	r2, [r3, #0]
    HAL_TIM_IC_MspInit(htim);
 800267a:	f7ff fec3 	bl	8002404 <HAL_TIM_IC_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800267e:	2302      	movs	r3, #2
 8002680:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002682:	6820      	ldr	r0, [r4, #0]
 8002684:	1d21      	adds	r1, r4, #4
 8002686:	f7ff ff77 	bl	8002578 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800268a:	0022      	movs	r2, r4
 800268c:	2301      	movs	r3, #1
  return HAL_OK;
 800268e:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002690:	3248      	adds	r2, #72	; 0x48
 8002692:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002694:	3447      	adds	r4, #71	; 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002696:	3a0a      	subs	r2, #10
 8002698:	7013      	strb	r3, [r2, #0]
 800269a:	7053      	strb	r3, [r2, #1]
 800269c:	7093      	strb	r3, [r2, #2]
 800269e:	70d3      	strb	r3, [r2, #3]
 80026a0:	7113      	strb	r3, [r2, #4]
 80026a2:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026a4:	7193      	strb	r3, [r2, #6]
 80026a6:	71d3      	strb	r3, [r2, #7]
 80026a8:	7213      	strb	r3, [r2, #8]
 80026aa:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 80026ac:	702b      	strb	r3, [r5, #0]
}
 80026ae:	bd70      	pop	{r4, r5, r6, pc}

080026b0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80026b0:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80026b2:	2601      	movs	r6, #1
 80026b4:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80026b6:	4f10      	ldr	r7, [pc, #64]	; (80026f8 <TIM_TI1_SetConfig+0x48>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80026b8:	43b4      	bics	r4, r6
 80026ba:	6204      	str	r4, [r0, #32]
{
 80026bc:	0015      	movs	r5, r2
  tmpccmr1 = TIMx->CCMR1;
 80026be:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 80026c0:	6a04      	ldr	r4, [r0, #32]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80026c2:	42b8      	cmp	r0, r7
 80026c4:	d014      	beq.n	80026f0 <TIM_TI1_SetConfig+0x40>
 80026c6:	2780      	movs	r7, #128	; 0x80
 80026c8:	05ff      	lsls	r7, r7, #23
 80026ca:	42b8      	cmp	r0, r7
 80026cc:	d010      	beq.n	80026f0 <TIM_TI1_SetConfig+0x40>
 80026ce:	4f0b      	ldr	r7, [pc, #44]	; (80026fc <TIM_TI1_SetConfig+0x4c>)
 80026d0:	42b8      	cmp	r0, r7
 80026d2:	d00d      	beq.n	80026f0 <TIM_TI1_SetConfig+0x40>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
    tmpccmr1 |= TIM_ICSelection;
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80026d4:	4332      	orrs	r2, r6
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80026d6:	25f0      	movs	r5, #240	; 0xf0
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80026d8:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80026da:	43aa      	bics	r2, r5
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80026dc:	350f      	adds	r5, #15
 80026de:	402b      	ands	r3, r5
 80026e0:	431a      	orrs	r2, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80026e2:	230a      	movs	r3, #10
 80026e4:	439c      	bics	r4, r3
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80026e6:	4019      	ands	r1, r3
 80026e8:	4321      	orrs	r1, r4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80026ea:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80026ec:	6201      	str	r1, [r0, #32]
}
 80026ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80026f0:	2603      	movs	r6, #3
 80026f2:	43b2      	bics	r2, r6
    tmpccmr1 |= TIM_ICSelection;
 80026f4:	432a      	orrs	r2, r5
 80026f6:	e7ee      	b.n	80026d6 <TIM_TI1_SetConfig+0x26>
 80026f8:	40012c00 	.word	0x40012c00
 80026fc:	40000400 	.word	0x40000400

08002700 <HAL_TIM_IC_ConfigChannel>:
{
 8002700:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8002702:	0006      	movs	r6, r0
 8002704:	363c      	adds	r6, #60	; 0x3c
 8002706:	7833      	ldrb	r3, [r6, #0]
{
 8002708:	0005      	movs	r5, r0
 800270a:	000c      	movs	r4, r1
 800270c:	0017      	movs	r7, r2
  __HAL_LOCK(htim);
 800270e:	2002      	movs	r0, #2
 8002710:	2b01      	cmp	r3, #1
 8002712:	d014      	beq.n	800273e <HAL_TIM_IC_ConfigChannel+0x3e>
 8002714:	2301      	movs	r3, #1
 8002716:	7033      	strb	r3, [r6, #0]
  if (Channel == TIM_CHANNEL_1)
 8002718:	6828      	ldr	r0, [r5, #0]
 800271a:	6809      	ldr	r1, [r1, #0]
 800271c:	6862      	ldr	r2, [r4, #4]
 800271e:	68e3      	ldr	r3, [r4, #12]
 8002720:	2f00      	cmp	r7, #0
 8002722:	d10d      	bne.n	8002740 <HAL_TIM_IC_ConfigChannel+0x40>
    TIM_TI1_SetConfig(htim->Instance,
 8002724:	f7ff ffc4 	bl	80026b0 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8002728:	210c      	movs	r1, #12
 800272a:	682b      	ldr	r3, [r5, #0]
 800272c:	699a      	ldr	r2, [r3, #24]
 800272e:	438a      	bics	r2, r1
 8002730:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8002732:	699a      	ldr	r2, [r3, #24]
 8002734:	68a1      	ldr	r1, [r4, #8]
 8002736:	430a      	orrs	r2, r1
 8002738:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 800273a:	2000      	movs	r0, #0
 800273c:	7030      	strb	r0, [r6, #0]
}
 800273e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  else if (Channel == TIM_CHANNEL_2)
 8002740:	68a4      	ldr	r4, [r4, #8]
{
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002742:	6a05      	ldr	r5, [r0, #32]
 8002744:	9401      	str	r4, [sp, #4]
  else if (Channel == TIM_CHANNEL_2)
 8002746:	2f04      	cmp	r7, #4
 8002748:	d11e      	bne.n	8002788 <HAL_TIM_IC_ConfigChannel+0x88>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800274a:	370c      	adds	r7, #12
 800274c:	43bd      	bics	r5, r7
 800274e:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002750:	6987      	ldr	r7, [r0, #24]
  tmpccer = TIMx->CCER;

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8002752:	4c2e      	ldr	r4, [pc, #184]	; (800280c <HAL_TIM_IC_ConfigChannel+0x10c>)
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8002754:	0212      	lsls	r2, r2, #8
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8002756:	4027      	ands	r7, r4
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8002758:	433a      	orrs	r2, r7

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800275a:	4f2d      	ldr	r7, [pc, #180]	; (8002810 <HAL_TIM_IC_ConfigChannel+0x110>)
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800275c:	071b      	lsls	r3, r3, #28
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800275e:	403a      	ands	r2, r7
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8002760:	0c1b      	lsrs	r3, r3, #16
 8002762:	4313      	orrs	r3, r2

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002764:	22a0      	movs	r2, #160	; 0xa0
  tmpccer = TIMx->CCER;
 8002766:	6a05      	ldr	r5, [r0, #32]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8002768:	0109      	lsls	r1, r1, #4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800276a:	4395      	bics	r5, r2
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800276c:	4011      	ands	r1, r2
 800276e:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002770:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8002772:	6201      	str	r1, [r0, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8002774:	6983      	ldr	r3, [r0, #24]
 8002776:	4a27      	ldr	r2, [pc, #156]	; (8002814 <HAL_TIM_IC_ConfigChannel+0x114>)
 8002778:	4013      	ands	r3, r2
 800277a:	6183      	str	r3, [r0, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800277c:	9a01      	ldr	r2, [sp, #4]
 800277e:	6983      	ldr	r3, [r0, #24]
 8002780:	0214      	lsls	r4, r2, #8
 8002782:	431c      	orrs	r4, r3
 8002784:	6184      	str	r4, [r0, #24]
 8002786:	e7d8      	b.n	800273a <HAL_TIM_IC_ConfigChannel+0x3a>
  else if (Channel == TIM_CHANNEL_3)
 8002788:	2f08      	cmp	r7, #8
 800278a:	d11f      	bne.n	80027cc <HAL_TIM_IC_ConfigChannel+0xcc>
  TIMx->CCER &= ~TIM_CCER_CC3E;
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800278c:	2403      	movs	r4, #3
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800278e:	4f22      	ldr	r7, [pc, #136]	; (8002818 <HAL_TIM_IC_ConfigChannel+0x118>)
  tmpccmr2 |= TIM_ICSelection;

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8002790:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002792:	403d      	ands	r5, r7
 8002794:	6205      	str	r5, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8002796:	69c5      	ldr	r5, [r0, #28]
  tmpccer = TIMx->CCER;
 8002798:	6a07      	ldr	r7, [r0, #32]
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800279a:	43a5      	bics	r5, r4
  tmpccmr2 |= TIM_ICSelection;
 800279c:	432a      	orrs	r2, r5
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800279e:	25f0      	movs	r5, #240	; 0xf0
 80027a0:	43aa      	bics	r2, r5
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80027a2:	350f      	adds	r5, #15
 80027a4:	402b      	ands	r3, r5
 80027a6:	431a      	orrs	r2, r3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80027a8:	4b1c      	ldr	r3, [pc, #112]	; (800281c <HAL_TIM_IC_ConfigChannel+0x11c>)
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80027aa:	61c2      	str	r2, [r0, #28]
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80027ac:	401f      	ands	r7, r3
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80027ae:	23a0      	movs	r3, #160	; 0xa0
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80027b0:	220c      	movs	r2, #12
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80027b2:	011b      	lsls	r3, r3, #4
 80027b4:	0209      	lsls	r1, r1, #8
 80027b6:	4019      	ands	r1, r3
 80027b8:	4339      	orrs	r1, r7
  TIMx->CCER = tmpccer;
 80027ba:	6201      	str	r1, [r0, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80027bc:	69c3      	ldr	r3, [r0, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80027be:	9c01      	ldr	r4, [sp, #4]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80027c0:	4393      	bics	r3, r2
 80027c2:	61c3      	str	r3, [r0, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80027c4:	69c3      	ldr	r3, [r0, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80027c6:	431c      	orrs	r4, r3
 80027c8:	61c4      	str	r4, [r0, #28]
 80027ca:	e7b6      	b.n	800273a <HAL_TIM_IC_ConfigChannel+0x3a>
{
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80027cc:	4f14      	ldr	r7, [pc, #80]	; (8002820 <HAL_TIM_IC_ConfigChannel+0x120>)
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80027ce:	4c0f      	ldr	r4, [pc, #60]	; (800280c <HAL_TIM_IC_ConfigChannel+0x10c>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80027d0:	403d      	ands	r5, r7
 80027d2:	6205      	str	r5, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 80027d4:	69c7      	ldr	r7, [r0, #28]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80027d6:	0212      	lsls	r2, r2, #8
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80027d8:	4027      	ands	r7, r4
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80027da:	433a      	orrs	r2, r7

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80027dc:	4f0c      	ldr	r7, [pc, #48]	; (8002810 <HAL_TIM_IC_ConfigChannel+0x110>)
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80027de:	071b      	lsls	r3, r3, #28
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80027e0:	403a      	ands	r2, r7
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80027e2:	0c1b      	lsrs	r3, r3, #16
  tmpccer = TIMx->CCER;
 80027e4:	6a05      	ldr	r5, [r0, #32]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80027e6:	4313      	orrs	r3, r2

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80027e8:	4a0e      	ldr	r2, [pc, #56]	; (8002824 <HAL_TIM_IC_ConfigChannel+0x124>)
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80027ea:	0309      	lsls	r1, r1, #12
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80027ec:	4015      	ands	r5, r2
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80027ee:	22a0      	movs	r2, #160	; 0xa0
 80027f0:	0212      	lsls	r2, r2, #8
 80027f2:	4011      	ands	r1, r2
 80027f4:	4329      	orrs	r1, r5

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80027f6:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer ;
 80027f8:	6201      	str	r1, [r0, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80027fa:	69c3      	ldr	r3, [r0, #28]
 80027fc:	4a05      	ldr	r2, [pc, #20]	; (8002814 <HAL_TIM_IC_ConfigChannel+0x114>)
 80027fe:	4013      	ands	r3, r2
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002800:	9a01      	ldr	r2, [sp, #4]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8002802:	61c3      	str	r3, [r0, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8002804:	69c3      	ldr	r3, [r0, #28]
 8002806:	0214      	lsls	r4, r2, #8
 8002808:	e7dd      	b.n	80027c6 <HAL_TIM_IC_ConfigChannel+0xc6>
 800280a:	46c0      	nop			; (mov r8, r8)
 800280c:	fffffcff 	.word	0xfffffcff
 8002810:	ffff0fff 	.word	0xffff0fff
 8002814:	fffff3ff 	.word	0xfffff3ff
 8002818:	fffffeff 	.word	0xfffffeff
 800281c:	fffff5ff 	.word	0xfffff5ff
 8002820:	ffffefff 	.word	0xffffefff
 8002824:	ffff5fff 	.word	0xffff5fff

08002828 <HAL_TIMEx_CommutCallback>:
 8002828:	4770      	bx	lr

0800282a <HAL_TIMEx_BreakCallback>:
 800282a:	4770      	bx	lr

0800282c <HAL_TIMEx_Break2Callback>:
 800282c:	4770      	bx	lr
	...

08002830 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002830:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002832:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002836:	2201      	movs	r2, #1
 8002838:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800283c:	6801      	ldr	r1, [r0, #0]
 800283e:	4d13      	ldr	r5, [pc, #76]	; (800288c <UART_EndRxTransfer+0x5c>)
 8002840:	680b      	ldr	r3, [r1, #0]
 8002842:	402b      	ands	r3, r5
 8002844:	600b      	str	r3, [r1, #0]
 8002846:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800284a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800284e:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002852:	6802      	ldr	r2, [r0, #0]
 8002854:	4c0e      	ldr	r4, [pc, #56]	; (8002890 <UART_EndRxTransfer+0x60>)
 8002856:	6893      	ldr	r3, [r2, #8]
 8002858:	4023      	ands	r3, r4
 800285a:	6093      	str	r3, [r2, #8]
 800285c:	f381 8810 	msr	PRIMASK, r1

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002860:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8002862:	2b01      	cmp	r3, #1
 8002864:	d10a      	bne.n	800287c <UART_EndRxTransfer+0x4c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002866:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800286a:	f383 8810 	msr	PRIMASK, r3
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800286e:	2410      	movs	r4, #16
 8002870:	6802      	ldr	r2, [r0, #0]
 8002872:	6813      	ldr	r3, [r2, #0]
 8002874:	43a3      	bics	r3, r4
 8002876:	6013      	str	r3, [r2, #0]
 8002878:	f381 8810 	msr	PRIMASK, r1
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800287c:	0003      	movs	r3, r0
 800287e:	2220      	movs	r2, #32
 8002880:	3388      	adds	r3, #136	; 0x88
 8002882:	601a      	str	r2, [r3, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002884:	2300      	movs	r3, #0
 8002886:	66c3      	str	r3, [r0, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002888:	6703      	str	r3, [r0, #112]	; 0x70
}
 800288a:	bd30      	pop	{r4, r5, pc}
 800288c:	fffffedf 	.word	0xfffffedf
 8002890:	effffffe 	.word	0xeffffffe

08002894 <UART_TxISR_16BIT.part.0>:
  * @note   Function is called under interruption only, once
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
 8002894:	b530      	push	{r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002896:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800289a:	2201      	movs	r2, #1
 800289c:	f382 8810 	msr	PRIMASK, r2
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
  {
    if (huart->TxXferCount == 0U)
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80028a0:	2580      	movs	r5, #128	; 0x80
 80028a2:	6801      	ldr	r1, [r0, #0]
 80028a4:	680b      	ldr	r3, [r1, #0]
 80028a6:	43ab      	bics	r3, r5
 80028a8:	600b      	str	r3, [r1, #0]
 80028aa:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028ae:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028b2:	f382 8810 	msr	PRIMASK, r2

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80028b6:	2340      	movs	r3, #64	; 0x40
 80028b8:	6802      	ldr	r2, [r0, #0]
 80028ba:	6810      	ldr	r0, [r2, #0]
 80028bc:	4303      	orrs	r3, r0
 80028be:	6013      	str	r3, [r2, #0]
 80028c0:	f381 8810 	msr	PRIMASK, r1
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80028c4:	bd30      	pop	{r4, r5, pc}

080028c6 <UART_TxISR_8BIT>:
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80028c6:	0003      	movs	r3, r0
 80028c8:	3308      	adds	r3, #8
 80028ca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
{
 80028cc:	b510      	push	{r4, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80028ce:	2b21      	cmp	r3, #33	; 0x21
 80028d0:	d106      	bne.n	80028e0 <UART_TxISR_8BIT+0x1a>
    if (huart->TxXferCount == 0U)
 80028d2:	0002      	movs	r2, r0
 80028d4:	3256      	adds	r2, #86	; 0x56
 80028d6:	8813      	ldrh	r3, [r2, #0]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d102      	bne.n	80028e2 <UART_TxISR_8BIT+0x1c>
 80028dc:	f7ff ffda 	bl	8002894 <UART_TxISR_16BIT.part.0>
}
 80028e0:	bd10      	pop	{r4, pc}
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80028e2:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80028e4:	6801      	ldr	r1, [r0, #0]
 80028e6:	781c      	ldrb	r4, [r3, #0]
      huart->pTxBuffPtr++;
 80028e8:	3301      	adds	r3, #1
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80028ea:	628c      	str	r4, [r1, #40]	; 0x28
      huart->pTxBuffPtr++;
 80028ec:	6503      	str	r3, [r0, #80]	; 0x50
      huart->TxXferCount--;
 80028ee:	8813      	ldrh	r3, [r2, #0]
 80028f0:	3b01      	subs	r3, #1
 80028f2:	b29b      	uxth	r3, r3
 80028f4:	8013      	strh	r3, [r2, #0]
}
 80028f6:	e7f3      	b.n	80028e0 <UART_TxISR_8BIT+0x1a>

080028f8 <UART_TxISR_16BIT>:
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80028f8:	0003      	movs	r3, r0
 80028fa:	3308      	adds	r3, #8
 80028fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
{
 80028fe:	b510      	push	{r4, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002900:	2b21      	cmp	r3, #33	; 0x21
 8002902:	d106      	bne.n	8002912 <UART_TxISR_16BIT+0x1a>
  {
    if (huart->TxXferCount == 0U)
 8002904:	0001      	movs	r1, r0
 8002906:	3156      	adds	r1, #86	; 0x56
 8002908:	880b      	ldrh	r3, [r1, #0]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d102      	bne.n	8002914 <UART_TxISR_16BIT+0x1c>
 800290e:	f7ff ffc1 	bl	8002894 <UART_TxISR_16BIT.part.0>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8002912:	bd10      	pop	{r4, pc}
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002914:	6d02      	ldr	r2, [r0, #80]	; 0x50
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8002916:	6804      	ldr	r4, [r0, #0]
 8002918:	8813      	ldrh	r3, [r2, #0]
      huart->pTxBuffPtr += 2U;
 800291a:	3202      	adds	r2, #2
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800291c:	05db      	lsls	r3, r3, #23
 800291e:	0ddb      	lsrs	r3, r3, #23
 8002920:	62a3      	str	r3, [r4, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8002922:	6502      	str	r2, [r0, #80]	; 0x50
      huart->TxXferCount--;
 8002924:	880b      	ldrh	r3, [r1, #0]
 8002926:	3b01      	subs	r3, #1
 8002928:	b29b      	uxth	r3, r3
 800292a:	800b      	strh	r3, [r1, #0]
}
 800292c:	e7f1      	b.n	8002912 <UART_TxISR_16BIT+0x1a>
	...

08002930 <UART_TxISR_16BIT_FIFOEN.part.0>:
  * @note   Function is called under interruption only, once
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
 8002930:	b530      	push	{r4, r5, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002932:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002936:	2201      	movs	r2, #1
 8002938:	f382 8810 	msr	PRIMASK, r2
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
    {
      if (huart->TxXferCount == 0U)
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800293c:	6801      	ldr	r1, [r0, #0]
 800293e:	4d09      	ldr	r5, [pc, #36]	; (8002964 <UART_TxISR_16BIT_FIFOEN.part.0+0x34>)
 8002940:	688b      	ldr	r3, [r1, #8]
 8002942:	402b      	ands	r3, r5
 8002944:	608b      	str	r3, [r1, #8]
 8002946:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800294a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800294e:	f382 8810 	msr	PRIMASK, r2

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002952:	2340      	movs	r3, #64	; 0x40
 8002954:	6802      	ldr	r2, [r0, #0]
 8002956:	6810      	ldr	r0, [r2, #0]
 8002958:	4303      	orrs	r3, r0
 800295a:	6013      	str	r3, [r2, #0]
 800295c:	f381 8810 	msr	PRIMASK, r1
      {
        /* Nothing to do */
      }
    }
  }
}
 8002960:	bd30      	pop	{r4, r5, pc}
 8002962:	46c0      	nop			; (mov r8, r8)
 8002964:	ff7fffff 	.word	0xff7fffff

08002968 <UART_TxISR_8BIT_FIFOEN>:
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002968:	0003      	movs	r3, r0
 800296a:	3308      	adds	r3, #8
 800296c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
{
 800296e:	b570      	push	{r4, r5, r6, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002970:	2b21      	cmp	r3, #33	; 0x21
 8002972:	d10c      	bne.n	800298e <UART_TxISR_8BIT_FIFOEN+0x26>
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8002974:	0003      	movs	r3, r0
      if (huart->TxXferCount == 0U)
 8002976:	0001      	movs	r1, r0
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8002978:	2480      	movs	r4, #128	; 0x80
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800297a:	336a      	adds	r3, #106	; 0x6a
 800297c:	881b      	ldrh	r3, [r3, #0]
      if (huart->TxXferCount == 0U)
 800297e:	3156      	adds	r1, #86	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 8002980:	2b00      	cmp	r3, #0
 8002982:	d004      	beq.n	800298e <UART_TxISR_8BIT_FIFOEN+0x26>
      if (huart->TxXferCount == 0U)
 8002984:	880a      	ldrh	r2, [r1, #0]
 8002986:	2a00      	cmp	r2, #0
 8002988:	d102      	bne.n	8002990 <UART_TxISR_8BIT_FIFOEN+0x28>
 800298a:	f7ff ffd1 	bl	8002930 <UART_TxISR_16BIT_FIFOEN.part.0>
}
 800298e:	bd70      	pop	{r4, r5, r6, pc}
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8002990:	6805      	ldr	r5, [r0, #0]
 8002992:	69ea      	ldr	r2, [r5, #28]
 8002994:	4222      	tst	r2, r4
 8002996:	d008      	beq.n	80029aa <UART_TxISR_8BIT_FIFOEN+0x42>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8002998:	6d02      	ldr	r2, [r0, #80]	; 0x50
 800299a:	7816      	ldrb	r6, [r2, #0]
        huart->pTxBuffPtr++;
 800299c:	3201      	adds	r2, #1
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800299e:	62ae      	str	r6, [r5, #40]	; 0x28
        huart->pTxBuffPtr++;
 80029a0:	6502      	str	r2, [r0, #80]	; 0x50
        huart->TxXferCount--;
 80029a2:	880a      	ldrh	r2, [r1, #0]
 80029a4:	3a01      	subs	r2, #1
 80029a6:	b292      	uxth	r2, r2
 80029a8:	800a      	strh	r2, [r1, #0]
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80029aa:	3b01      	subs	r3, #1
 80029ac:	b29b      	uxth	r3, r3
 80029ae:	e7e7      	b.n	8002980 <UART_TxISR_8BIT_FIFOEN+0x18>

080029b0 <UART_TxISR_16BIT_FIFOEN>:
{
  uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80029b0:	0003      	movs	r3, r0
 80029b2:	3308      	adds	r3, #8
 80029b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
{
 80029b6:	b570      	push	{r4, r5, r6, lr}
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80029b8:	2b21      	cmp	r3, #33	; 0x21
 80029ba:	d10c      	bne.n	80029d6 <UART_TxISR_16BIT_FIFOEN+0x26>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80029bc:	0003      	movs	r3, r0
    {
      if (huart->TxXferCount == 0U)
 80029be:	0001      	movs	r1, r0
        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);

        break; /* force exit loop */
      }
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80029c0:	2480      	movs	r4, #128	; 0x80
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80029c2:	336a      	adds	r3, #106	; 0x6a
 80029c4:	881b      	ldrh	r3, [r3, #0]
      if (huart->TxXferCount == 0U)
 80029c6:	3156      	adds	r1, #86	; 0x56
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d004      	beq.n	80029d6 <UART_TxISR_16BIT_FIFOEN+0x26>
      if (huart->TxXferCount == 0U)
 80029cc:	880a      	ldrh	r2, [r1, #0]
 80029ce:	2a00      	cmp	r2, #0
 80029d0:	d102      	bne.n	80029d8 <UART_TxISR_16BIT_FIFOEN+0x28>
 80029d2:	f7ff ffad 	bl	8002930 <UART_TxISR_16BIT_FIFOEN.part.0>
      {
        /* Nothing to do */
      }
    }
  }
}
 80029d6:	bd70      	pop	{r4, r5, r6, pc}
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 80029d8:	6806      	ldr	r6, [r0, #0]
 80029da:	69f2      	ldr	r2, [r6, #28]
 80029dc:	4222      	tst	r2, r4
 80029de:	d00a      	beq.n	80029f6 <UART_TxISR_16BIT_FIFOEN+0x46>
        tmp = (uint16_t *) huart->pTxBuffPtr;
 80029e0:	6d05      	ldr	r5, [r0, #80]	; 0x50
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80029e2:	882a      	ldrh	r2, [r5, #0]
        huart->pTxBuffPtr += 2U;
 80029e4:	3502      	adds	r5, #2
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80029e6:	05d2      	lsls	r2, r2, #23
 80029e8:	0dd2      	lsrs	r2, r2, #23
 80029ea:	62b2      	str	r2, [r6, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 80029ec:	6505      	str	r5, [r0, #80]	; 0x50
        huart->TxXferCount--;
 80029ee:	880a      	ldrh	r2, [r1, #0]
 80029f0:	3a01      	subs	r2, #1
 80029f2:	b292      	uxth	r2, r2
 80029f4:	800a      	strh	r2, [r1, #0]
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80029f6:	3b01      	subs	r3, #1
 80029f8:	b29b      	uxth	r3, r3
 80029fa:	e7e5      	b.n	80029c8 <UART_TxISR_16BIT_FIFOEN+0x18>

080029fc <HAL_UART_Transmit_IT>:
{
 80029fc:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (huart->gState == HAL_UART_STATE_READY)
 80029fe:	0006      	movs	r6, r0
 8002a00:	3608      	adds	r6, #8
 8002a02:	6ff4      	ldr	r4, [r6, #124]	; 0x7c
{
 8002a04:	0003      	movs	r3, r0
    return HAL_BUSY;
 8002a06:	2002      	movs	r0, #2
  if (huart->gState == HAL_UART_STATE_READY)
 8002a08:	2c20      	cmp	r4, #32
 8002a0a:	d141      	bne.n	8002a90 <HAL_UART_Transmit_IT+0x94>
      return HAL_ERROR;
 8002a0c:	3801      	subs	r0, #1
    if ((pData == NULL) || (Size == 0U))
 8002a0e:	2900      	cmp	r1, #0
 8002a10:	d03e      	beq.n	8002a90 <HAL_UART_Transmit_IT+0x94>
 8002a12:	2a00      	cmp	r2, #0
 8002a14:	d03c      	beq.n	8002a90 <HAL_UART_Transmit_IT+0x94>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a16:	2080      	movs	r0, #128	; 0x80
 8002a18:	689d      	ldr	r5, [r3, #8]
 8002a1a:	0140      	lsls	r0, r0, #5
 8002a1c:	4285      	cmp	r5, r0
 8002a1e:	d106      	bne.n	8002a2e <HAL_UART_Transmit_IT+0x32>
 8002a20:	6918      	ldr	r0, [r3, #16]
 8002a22:	2800      	cmp	r0, #0
 8002a24:	d103      	bne.n	8002a2e <HAL_UART_Transmit_IT+0x32>
      if ((((uint32_t)pData) & 1U) != 0U)
 8002a26:	3c1f      	subs	r4, #31
      return HAL_ERROR;
 8002a28:	0020      	movs	r0, r4
      if ((((uint32_t)pData) & 1U) != 0U)
 8002a2a:	4221      	tst	r1, r4
 8002a2c:	d130      	bne.n	8002a90 <HAL_UART_Transmit_IT+0x94>
    __HAL_LOCK(huart);
 8002a2e:	001c      	movs	r4, r3
 8002a30:	3480      	adds	r4, #128	; 0x80
 8002a32:	7827      	ldrb	r7, [r4, #0]
    return HAL_BUSY;
 8002a34:	2002      	movs	r0, #2
    __HAL_LOCK(huart);
 8002a36:	2f01      	cmp	r7, #1
 8002a38:	d02a      	beq.n	8002a90 <HAL_UART_Transmit_IT+0x94>
 8002a3a:	3801      	subs	r0, #1
 8002a3c:	7020      	strb	r0, [r4, #0]
    huart->pTxBuffPtr  = pData;
 8002a3e:	6519      	str	r1, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8002a40:	0019      	movs	r1, r3
 8002a42:	3154      	adds	r1, #84	; 0x54
 8002a44:	800a      	strh	r2, [r1, #0]
    huart->TxXferCount = Size;
 8002a46:	804a      	strh	r2, [r1, #2]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a48:	001a      	movs	r2, r3
 8002a4a:	2100      	movs	r1, #0
 8002a4c:	328c      	adds	r2, #140	; 0x8c
 8002a4e:	6011      	str	r1, [r2, #0]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002a50:	2221      	movs	r2, #33	; 0x21
 8002a52:	2180      	movs	r1, #128	; 0x80
 8002a54:	67f2      	str	r2, [r6, #124]	; 0x7c
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8002a56:	2280      	movs	r2, #128	; 0x80
 8002a58:	6e58      	ldr	r0, [r3, #100]	; 0x64
 8002a5a:	0592      	lsls	r2, r2, #22
 8002a5c:	0149      	lsls	r1, r1, #5
 8002a5e:	4290      	cmp	r0, r2
 8002a60:	d117      	bne.n	8002a92 <HAL_UART_Transmit_IT+0x96>
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8002a62:	4a16      	ldr	r2, [pc, #88]	; (8002abc <HAL_UART_Transmit_IT+0xc0>)
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a64:	428d      	cmp	r5, r1
 8002a66:	d103      	bne.n	8002a70 <HAL_UART_Transmit_IT+0x74>
 8002a68:	6919      	ldr	r1, [r3, #16]
 8002a6a:	2900      	cmp	r1, #0
 8002a6c:	d100      	bne.n	8002a70 <HAL_UART_Transmit_IT+0x74>
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8002a6e:	4a14      	ldr	r2, [pc, #80]	; (8002ac0 <HAL_UART_Transmit_IT+0xc4>)
      __HAL_UNLOCK(huart);
 8002a70:	2000      	movs	r0, #0
 8002a72:	675a      	str	r2, [r3, #116]	; 0x74
 8002a74:	7020      	strb	r0, [r4, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a76:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a7a:	2201      	movs	r2, #1
 8002a7c:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	2380      	movs	r3, #128	; 0x80
 8002a84:	6894      	ldr	r4, [r2, #8]
 8002a86:	041b      	lsls	r3, r3, #16
 8002a88:	4323      	orrs	r3, r4
 8002a8a:	6093      	str	r3, [r2, #8]
 8002a8c:	f381 8810 	msr	PRIMASK, r1
}
 8002a90:	bdf0      	pop	{r4, r5, r6, r7, pc}
        huart->TxISR = UART_TxISR_8BIT;
 8002a92:	4a0c      	ldr	r2, [pc, #48]	; (8002ac4 <HAL_UART_Transmit_IT+0xc8>)
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002a94:	428d      	cmp	r5, r1
 8002a96:	d103      	bne.n	8002aa0 <HAL_UART_Transmit_IT+0xa4>
 8002a98:	6919      	ldr	r1, [r3, #16]
 8002a9a:	2900      	cmp	r1, #0
 8002a9c:	d100      	bne.n	8002aa0 <HAL_UART_Transmit_IT+0xa4>
        huart->TxISR = UART_TxISR_16BIT;
 8002a9e:	4a0a      	ldr	r2, [pc, #40]	; (8002ac8 <HAL_UART_Transmit_IT+0xcc>)
      __HAL_UNLOCK(huart);
 8002aa0:	2000      	movs	r0, #0
 8002aa2:	675a      	str	r2, [r3, #116]	; 0x74
 8002aa4:	7020      	strb	r0, [r4, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002aa6:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002aaa:	2201      	movs	r2, #1
 8002aac:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8002ab0:	681a      	ldr	r2, [r3, #0]
 8002ab2:	2380      	movs	r3, #128	; 0x80
 8002ab4:	6814      	ldr	r4, [r2, #0]
 8002ab6:	4323      	orrs	r3, r4
 8002ab8:	6013      	str	r3, [r2, #0]
 8002aba:	e7e7      	b.n	8002a8c <HAL_UART_Transmit_IT+0x90>
 8002abc:	08002969 	.word	0x08002969
 8002ac0:	080029b1 	.word	0x080029b1
 8002ac4:	080028c7 	.word	0x080028c7
 8002ac8:	080028f9 	.word	0x080028f9

08002acc <HAL_UART_ErrorCallback>:
 8002acc:	4770      	bx	lr

08002ace <UART_DMAAbortOnError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002ace:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	0002      	movs	r2, r0
{
 8002ad4:	b510      	push	{r4, lr}
  huart->RxXferCount = 0U;
 8002ad6:	325e      	adds	r2, #94	; 0x5e
 8002ad8:	8013      	strh	r3, [r2, #0]
  huart->TxXferCount = 0U;
 8002ada:	3a08      	subs	r2, #8
 8002adc:	8013      	strh	r3, [r2, #0]
  HAL_UART_ErrorCallback(huart);
 8002ade:	f7ff fff5 	bl	8002acc <HAL_UART_ErrorCallback>
}
 8002ae2:	bd10      	pop	{r4, pc}

08002ae4 <HAL_UARTEx_RxEventCallback>:
}
 8002ae4:	4770      	bx	lr
	...

08002ae8 <HAL_UART_IRQHandler>:
{
 8002ae8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002aea:	6801      	ldr	r1, [r0, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002aec:	4dc1      	ldr	r5, [pc, #772]	; (8002df4 <HAL_UART_IRQHandler+0x30c>)
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002aee:	69cb      	ldr	r3, [r1, #28]
{
 8002af0:	0004      	movs	r4, r0
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002af2:	680a      	ldr	r2, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002af4:	6888      	ldr	r0, [r1, #8]
  if (errorflags == 0U)
 8002af6:	422b      	tst	r3, r5
 8002af8:	d110      	bne.n	8002b1c <HAL_UART_IRQHandler+0x34>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002afa:	2520      	movs	r5, #32
 8002afc:	422b      	tst	r3, r5
 8002afe:	d100      	bne.n	8002b02 <HAL_UART_IRQHandler+0x1a>
 8002b00:	e099      	b.n	8002c36 <HAL_UART_IRQHandler+0x14e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002b02:	2680      	movs	r6, #128	; 0x80
 8002b04:	0576      	lsls	r6, r6, #21
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002b06:	4015      	ands	r5, r2
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002b08:	4006      	ands	r6, r0
 8002b0a:	4335      	orrs	r5, r6
 8002b0c:	d100      	bne.n	8002b10 <HAL_UART_IRQHandler+0x28>
 8002b0e:	e092      	b.n	8002c36 <HAL_UART_IRQHandler+0x14e>
      if (huart->RxISR != NULL)
 8002b10:	6f23      	ldr	r3, [r4, #112]	; 0x70
      huart->TxISR(huart);
 8002b12:	0020      	movs	r0, r4
    if (huart->TxISR != NULL)
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d000      	beq.n	8002b1a <HAL_UART_IRQHandler+0x32>
 8002b18:	e082      	b.n	8002c20 <HAL_UART_IRQHandler+0x138>
 8002b1a:	e082      	b.n	8002c22 <HAL_UART_IRQHandler+0x13a>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8002b1c:	4db6      	ldr	r5, [pc, #728]	; (8002df8 <HAL_UART_IRQHandler+0x310>)
 8002b1e:	4005      	ands	r5, r0
 8002b20:	46ac      	mov	ip, r5
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8002b22:	4666      	mov	r6, ip
 8002b24:	4db5      	ldr	r5, [pc, #724]	; (8002dfc <HAL_UART_IRQHandler+0x314>)
 8002b26:	4015      	ands	r5, r2
 8002b28:	4335      	orrs	r5, r6
 8002b2a:	d100      	bne.n	8002b2e <HAL_UART_IRQHandler+0x46>
 8002b2c:	e083      	b.n	8002c36 <HAL_UART_IRQHandler+0x14e>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002b2e:	2501      	movs	r5, #1
 8002b30:	422b      	tst	r3, r5
 8002b32:	d007      	beq.n	8002b44 <HAL_UART_IRQHandler+0x5c>
 8002b34:	05d6      	lsls	r6, r2, #23
 8002b36:	d505      	bpl.n	8002b44 <HAL_UART_IRQHandler+0x5c>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002b38:	0026      	movs	r6, r4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002b3a:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002b3c:	368c      	adds	r6, #140	; 0x8c
 8002b3e:	6837      	ldr	r7, [r6, #0]
 8002b40:	433d      	orrs	r5, r7
 8002b42:	6035      	str	r5, [r6, #0]
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002b44:	0025      	movs	r5, r4
 8002b46:	2602      	movs	r6, #2
 8002b48:	358c      	adds	r5, #140	; 0x8c
 8002b4a:	9501      	str	r5, [sp, #4]
 8002b4c:	4233      	tst	r3, r6
 8002b4e:	d007      	beq.n	8002b60 <HAL_UART_IRQHandler+0x78>
 8002b50:	07c5      	lsls	r5, r0, #31
 8002b52:	d505      	bpl.n	8002b60 <HAL_UART_IRQHandler+0x78>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002b54:	9d01      	ldr	r5, [sp, #4]
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002b56:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002b58:	682f      	ldr	r7, [r5, #0]
 8002b5a:	19b6      	adds	r6, r6, r6
 8002b5c:	433e      	orrs	r6, r7
 8002b5e:	602e      	str	r6, [r5, #0]
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002b60:	2604      	movs	r6, #4
 8002b62:	4233      	tst	r3, r6
 8002b64:	d009      	beq.n	8002b7a <HAL_UART_IRQHandler+0x92>
 8002b66:	07c5      	lsls	r5, r0, #31
 8002b68:	d507      	bpl.n	8002b7a <HAL_UART_IRQHandler+0x92>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002b6a:	0027      	movs	r7, r4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002b6c:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002b6e:	378c      	adds	r7, #140	; 0x8c
 8002b70:	683e      	ldr	r6, [r7, #0]
 8002b72:	0035      	movs	r5, r6
 8002b74:	2602      	movs	r6, #2
 8002b76:	432e      	orrs	r6, r5
 8002b78:	603e      	str	r6, [r7, #0]
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002b7a:	2608      	movs	r6, #8
 8002b7c:	4233      	tst	r3, r6
 8002b7e:	d00a      	beq.n	8002b96 <HAL_UART_IRQHandler+0xae>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8002b80:	2720      	movs	r7, #32
 8002b82:	4665      	mov	r5, ip
 8002b84:	4017      	ands	r7, r2
 8002b86:	432f      	orrs	r7, r5
 8002b88:	d005      	beq.n	8002b96 <HAL_UART_IRQHandler+0xae>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002b8a:	0027      	movs	r7, r4
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002b8c:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002b8e:	378c      	adds	r7, #140	; 0x8c
 8002b90:	683d      	ldr	r5, [r7, #0]
 8002b92:	432e      	orrs	r6, r5
 8002b94:	603e      	str	r6, [r7, #0]
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002b96:	2780      	movs	r7, #128	; 0x80
 8002b98:	0026      	movs	r6, r4
 8002b9a:	013f      	lsls	r7, r7, #4
 8002b9c:	368c      	adds	r6, #140	; 0x8c
 8002b9e:	423b      	tst	r3, r7
 8002ba0:	d006      	beq.n	8002bb0 <HAL_UART_IRQHandler+0xc8>
 8002ba2:	0155      	lsls	r5, r2, #5
 8002ba4:	d504      	bpl.n	8002bb0 <HAL_UART_IRQHandler+0xc8>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002ba6:	620f      	str	r7, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002ba8:	2120      	movs	r1, #32
 8002baa:	6837      	ldr	r7, [r6, #0]
 8002bac:	4339      	orrs	r1, r7
 8002bae:	6031      	str	r1, [r6, #0]
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002bb0:	6831      	ldr	r1, [r6, #0]
 8002bb2:	2900      	cmp	r1, #0
 8002bb4:	d035      	beq.n	8002c22 <HAL_UART_IRQHandler+0x13a>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8002bb6:	2120      	movs	r1, #32
 8002bb8:	420b      	tst	r3, r1
 8002bba:	d00a      	beq.n	8002bd2 <HAL_UART_IRQHandler+0xea>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8002bbc:	4011      	ands	r1, r2
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8002bbe:	2280      	movs	r2, #128	; 0x80
 8002bc0:	0552      	lsls	r2, r2, #21
 8002bc2:	4010      	ands	r0, r2
 8002bc4:	4301      	orrs	r1, r0
 8002bc6:	d004      	beq.n	8002bd2 <HAL_UART_IRQHandler+0xea>
        if (huart->RxISR != NULL)
 8002bc8:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d001      	beq.n	8002bd2 <HAL_UART_IRQHandler+0xea>
          huart->RxISR(huart);
 8002bce:	0020      	movs	r0, r4
 8002bd0:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002bd2:	6822      	ldr	r2, [r4, #0]
      errorcode = huart->ErrorCode;
 8002bd4:	9b01      	ldr	r3, [sp, #4]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002bd6:	2740      	movs	r7, #64	; 0x40
      errorcode = huart->ErrorCode;
 8002bd8:	681b      	ldr	r3, [r3, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002bda:	6896      	ldr	r6, [r2, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002bdc:	2228      	movs	r2, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002bde:	403e      	ands	r6, r7
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002be0:	4013      	ands	r3, r2
        UART_EndRxTransfer(huart);
 8002be2:	0020      	movs	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002be4:	431e      	orrs	r6, r3
 8002be6:	d021      	beq.n	8002c2c <HAL_UART_IRQHandler+0x144>
        UART_EndRxTransfer(huart);
 8002be8:	f7ff fe22 	bl	8002830 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002bec:	6823      	ldr	r3, [r4, #0]
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	423b      	tst	r3, r7
 8002bf2:	d017      	beq.n	8002c24 <HAL_UART_IRQHandler+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002bf4:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002bfe:	6822      	ldr	r2, [r4, #0]
 8002c00:	6893      	ldr	r3, [r2, #8]
 8002c02:	43bb      	bics	r3, r7
 8002c04:	6093      	str	r3, [r2, #8]
 8002c06:	f381 8810 	msr	PRIMASK, r1
          if (huart->hdmarx != NULL)
 8002c0a:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8002c0c:	2800      	cmp	r0, #0
 8002c0e:	d009      	beq.n	8002c24 <HAL_UART_IRQHandler+0x13c>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002c10:	4b7b      	ldr	r3, [pc, #492]	; (8002e00 <HAL_UART_IRQHandler+0x318>)
 8002c12:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002c14:	f7fe fe2e 	bl	8001874 <HAL_DMA_Abort_IT>
 8002c18:	2800      	cmp	r0, #0
 8002c1a:	d002      	beq.n	8002c22 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002c1c:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8002c1e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002c20:	4798      	blx	r3
}
 8002c22:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
            HAL_UART_ErrorCallback(huart);
 8002c24:	0020      	movs	r0, r4
 8002c26:	f7ff ff51 	bl	8002acc <HAL_UART_ErrorCallback>
 8002c2a:	e7fa      	b.n	8002c22 <HAL_UART_IRQHandler+0x13a>
        HAL_UART_ErrorCallback(huart);
 8002c2c:	f7ff ff4e 	bl	8002acc <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c30:	9b01      	ldr	r3, [sp, #4]
 8002c32:	601e      	str	r6, [r3, #0]
 8002c34:	e7f5      	b.n	8002c22 <HAL_UART_IRQHandler+0x13a>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c36:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 8002c38:	2d01      	cmp	r5, #1
 8002c3a:	d000      	beq.n	8002c3e <HAL_UART_IRQHandler+0x156>
 8002c3c:	e098      	b.n	8002d70 <HAL_UART_IRQHandler+0x288>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8002c3e:	2610      	movs	r6, #16
 8002c40:	4233      	tst	r3, r6
 8002c42:	d100      	bne.n	8002c46 <HAL_UART_IRQHandler+0x15e>
 8002c44:	e094      	b.n	8002d70 <HAL_UART_IRQHandler+0x288>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002c46:	4232      	tst	r2, r6
 8002c48:	d100      	bne.n	8002c4c <HAL_UART_IRQHandler+0x164>
 8002c4a:	e091      	b.n	8002d70 <HAL_UART_IRQHandler+0x288>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002c4c:	620e      	str	r6, [r1, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002c4e:	688b      	ldr	r3, [r1, #8]
 8002c50:	2240      	movs	r2, #64	; 0x40
 8002c52:	0018      	movs	r0, r3
 8002c54:	4010      	ands	r0, r2
 8002c56:	4213      	tst	r3, r2
 8002c58:	d052      	beq.n	8002d00 <HAL_UART_IRQHandler+0x218>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002c5a:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8002c5c:	6819      	ldr	r1, [r3, #0]
 8002c5e:	684b      	ldr	r3, [r1, #4]
 8002c60:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d0dd      	beq.n	8002c22 <HAL_UART_IRQHandler+0x13a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002c66:	0020      	movs	r0, r4
 8002c68:	305c      	adds	r0, #92	; 0x5c
 8002c6a:	8800      	ldrh	r0, [r0, #0]
 8002c6c:	4298      	cmp	r0, r3
 8002c6e:	d9d8      	bls.n	8002c22 <HAL_UART_IRQHandler+0x13a>
        huart->RxXferCount = nb_remaining_rx_data;
 8002c70:	0020      	movs	r0, r4
 8002c72:	305e      	adds	r0, #94	; 0x5e
 8002c74:	8003      	strh	r3, [r0, #0]
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002c76:	6809      	ldr	r1, [r1, #0]
 8002c78:	2320      	movs	r3, #32
 8002c7a:	0008      	movs	r0, r1
 8002c7c:	4018      	ands	r0, r3
 8002c7e:	9001      	str	r0, [sp, #4]
 8002c80:	4219      	tst	r1, r3
 8002c82:	d131      	bne.n	8002ce8 <HAL_UART_IRQHandler+0x200>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c84:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c88:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002c8c:	6820      	ldr	r0, [r4, #0]
 8002c8e:	4e5d      	ldr	r6, [pc, #372]	; (8002e04 <HAL_UART_IRQHandler+0x31c>)
 8002c90:	6801      	ldr	r1, [r0, #0]
 8002c92:	4031      	ands	r1, r6
 8002c94:	6001      	str	r1, [r0, #0]
 8002c96:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c9a:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c9e:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ca2:	6820      	ldr	r0, [r4, #0]
 8002ca4:	6881      	ldr	r1, [r0, #8]
 8002ca6:	43a9      	bics	r1, r5
 8002ca8:	6081      	str	r1, [r0, #8]
 8002caa:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cae:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cb2:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002cb6:	6821      	ldr	r1, [r4, #0]
 8002cb8:	688f      	ldr	r7, [r1, #8]
 8002cba:	4397      	bics	r7, r2
 8002cbc:	608f      	str	r7, [r1, #8]
 8002cbe:	f380 8810 	msr	PRIMASK, r0
          huart->RxState = HAL_UART_STATE_READY;
 8002cc2:	0022      	movs	r2, r4
 8002cc4:	3288      	adds	r2, #136	; 0x88
 8002cc6:	6013      	str	r3, [r2, #0]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cc8:	9b01      	ldr	r3, [sp, #4]
 8002cca:	66e3      	str	r3, [r4, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ccc:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cd0:	f385 8810 	msr	PRIMASK, r5
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002cd4:	2010      	movs	r0, #16
 8002cd6:	6822      	ldr	r2, [r4, #0]
 8002cd8:	6813      	ldr	r3, [r2, #0]
 8002cda:	4383      	bics	r3, r0
 8002cdc:	6013      	str	r3, [r2, #0]
 8002cde:	f381 8810 	msr	PRIMASK, r1
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002ce2:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8002ce4:	f7fe fd88 	bl	80017f8 <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002ce8:	0023      	movs	r3, r4
 8002cea:	0022      	movs	r2, r4
 8002cec:	335e      	adds	r3, #94	; 0x5e
 8002cee:	325c      	adds	r2, #92	; 0x5c
 8002cf0:	881b      	ldrh	r3, [r3, #0]
 8002cf2:	8811      	ldrh	r1, [r2, #0]
 8002cf4:	1ac9      	subs	r1, r1, r3
 8002cf6:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002cf8:	0020      	movs	r0, r4
 8002cfa:	f7ff fef3 	bl	8002ae4 <HAL_UARTEx_RxEventCallback>
 8002cfe:	e790      	b.n	8002c22 <HAL_UART_IRQHandler+0x13a>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002d00:	0022      	movs	r2, r4
 8002d02:	325e      	adds	r2, #94	; 0x5e
 8002d04:	8813      	ldrh	r3, [r2, #0]
      if ((huart->RxXferCount > 0U)
 8002d06:	8812      	ldrh	r2, [r2, #0]
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002d08:	b29b      	uxth	r3, r3
      if ((huart->RxXferCount > 0U)
 8002d0a:	2a00      	cmp	r2, #0
 8002d0c:	d100      	bne.n	8002d10 <HAL_UART_IRQHandler+0x228>
 8002d0e:	e788      	b.n	8002c22 <HAL_UART_IRQHandler+0x13a>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002d10:	0022      	movs	r2, r4
 8002d12:	325c      	adds	r2, #92	; 0x5c
 8002d14:	8811      	ldrh	r1, [r2, #0]
 8002d16:	1ac9      	subs	r1, r1, r3
 8002d18:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8002d1a:	2900      	cmp	r1, #0
 8002d1c:	d100      	bne.n	8002d20 <HAL_UART_IRQHandler+0x238>
 8002d1e:	e780      	b.n	8002c22 <HAL_UART_IRQHandler+0x13a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d20:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d24:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002d28:	6822      	ldr	r2, [r4, #0]
 8002d2a:	4e37      	ldr	r6, [pc, #220]	; (8002e08 <HAL_UART_IRQHandler+0x320>)
 8002d2c:	6813      	ldr	r3, [r2, #0]
 8002d2e:	4033      	ands	r3, r6
 8002d30:	6013      	str	r3, [r2, #0]
 8002d32:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d36:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d3a:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8002d3e:	6822      	ldr	r2, [r4, #0]
 8002d40:	4e32      	ldr	r6, [pc, #200]	; (8002e0c <HAL_UART_IRQHandler+0x324>)
 8002d42:	6893      	ldr	r3, [r2, #8]
 8002d44:	4033      	ands	r3, r6
 8002d46:	6093      	str	r3, [r2, #8]
 8002d48:	f387 8810 	msr	PRIMASK, r7
        huart->RxState = HAL_UART_STATE_READY;
 8002d4c:	0023      	movs	r3, r4
 8002d4e:	2220      	movs	r2, #32
 8002d50:	3388      	adds	r3, #136	; 0x88
 8002d52:	601a      	str	r2, [r3, #0]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d54:	66e0      	str	r0, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 8002d56:	6720      	str	r0, [r4, #112]	; 0x70
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d58:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d5c:	f385 8810 	msr	PRIMASK, r5
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d60:	2510      	movs	r5, #16
 8002d62:	6822      	ldr	r2, [r4, #0]
 8002d64:	6813      	ldr	r3, [r2, #0]
 8002d66:	43ab      	bics	r3, r5
 8002d68:	6013      	str	r3, [r2, #0]
 8002d6a:	f380 8810 	msr	PRIMASK, r0
 8002d6e:	e7c3      	b.n	8002cf8 <HAL_UART_IRQHandler+0x210>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002d70:	2580      	movs	r5, #128	; 0x80
 8002d72:	036d      	lsls	r5, r5, #13
 8002d74:	422b      	tst	r3, r5
 8002d76:	d006      	beq.n	8002d86 <HAL_UART_IRQHandler+0x29e>
 8002d78:	0246      	lsls	r6, r0, #9
 8002d7a:	d504      	bpl.n	8002d86 <HAL_UART_IRQHandler+0x29e>
    HAL_UARTEx_WakeupCallback(huart);
 8002d7c:	0020      	movs	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002d7e:	620d      	str	r5, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8002d80:	f000 fda6 	bl	80038d0 <HAL_UARTEx_WakeupCallback>
    return;
 8002d84:	e74d      	b.n	8002c22 <HAL_UART_IRQHandler+0x13a>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8002d86:	2180      	movs	r1, #128	; 0x80
 8002d88:	420b      	tst	r3, r1
 8002d8a:	d007      	beq.n	8002d9c <HAL_UART_IRQHandler+0x2b4>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8002d8c:	2580      	movs	r5, #128	; 0x80
 8002d8e:	042d      	lsls	r5, r5, #16
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8002d90:	4011      	ands	r1, r2
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8002d92:	4028      	ands	r0, r5
 8002d94:	4308      	orrs	r0, r1
 8002d96:	d001      	beq.n	8002d9c <HAL_UART_IRQHandler+0x2b4>
    if (huart->TxISR != NULL)
 8002d98:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8002d9a:	e6ba      	b.n	8002b12 <HAL_UART_IRQHandler+0x2a>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002d9c:	2140      	movs	r1, #64	; 0x40
 8002d9e:	420b      	tst	r3, r1
 8002da0:	d016      	beq.n	8002dd0 <HAL_UART_IRQHandler+0x2e8>
 8002da2:	420a      	tst	r2, r1
 8002da4:	d014      	beq.n	8002dd0 <HAL_UART_IRQHandler+0x2e8>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002da6:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002daa:	2301      	movs	r3, #1
 8002dac:	f383 8810 	msr	PRIMASK, r3
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002db0:	6822      	ldr	r2, [r4, #0]
 8002db2:	6813      	ldr	r3, [r2, #0]
 8002db4:	438b      	bics	r3, r1
 8002db6:	6013      	str	r3, [r2, #0]
 8002db8:	f380 8810 	msr	PRIMASK, r0

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002dbc:	0023      	movs	r3, r4
 8002dbe:	2220      	movs	r2, #32
 8002dc0:	3308      	adds	r3, #8
 8002dc2:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8002dc4:	2300      	movs	r3, #0
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002dc6:	0020      	movs	r0, r4
  huart->TxISR = NULL;
 8002dc8:	6763      	str	r3, [r4, #116]	; 0x74
  HAL_UART_TxCpltCallback(huart);
 8002dca:	f001 fbb5 	bl	8004538 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002dce:	e728      	b.n	8002c22 <HAL_UART_IRQHandler+0x13a>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8002dd0:	0219      	lsls	r1, r3, #8
 8002dd2:	d505      	bpl.n	8002de0 <HAL_UART_IRQHandler+0x2f8>
 8002dd4:	0051      	lsls	r1, r2, #1
 8002dd6:	d503      	bpl.n	8002de0 <HAL_UART_IRQHandler+0x2f8>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8002dd8:	0020      	movs	r0, r4
 8002dda:	f000 fd7b 	bl	80038d4 <HAL_UARTEx_TxFifoEmptyCallback>
    return;
 8002dde:	e720      	b.n	8002c22 <HAL_UART_IRQHandler+0x13a>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8002de0:	01db      	lsls	r3, r3, #7
 8002de2:	d400      	bmi.n	8002de6 <HAL_UART_IRQHandler+0x2fe>
 8002de4:	e71d      	b.n	8002c22 <HAL_UART_IRQHandler+0x13a>
 8002de6:	2a00      	cmp	r2, #0
 8002de8:	db00      	blt.n	8002dec <HAL_UART_IRQHandler+0x304>
 8002dea:	e71a      	b.n	8002c22 <HAL_UART_IRQHandler+0x13a>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8002dec:	0020      	movs	r0, r4
 8002dee:	f000 fd70 	bl	80038d2 <HAL_UARTEx_RxFifoFullCallback>
    return;
 8002df2:	e716      	b.n	8002c22 <HAL_UART_IRQHandler+0x13a>
 8002df4:	0000080f 	.word	0x0000080f
 8002df8:	10000001 	.word	0x10000001
 8002dfc:	04000120 	.word	0x04000120
 8002e00:	08002acf 	.word	0x08002acf
 8002e04:	fffffeff 	.word	0xfffffeff
 8002e08:	fffffedf 	.word	0xfffffedf
 8002e0c:	effffffe 	.word	0xeffffffe

08002e10 <UART_RxISR_16BIT.part.0>:
/**
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
 8002e10:	b570      	push	{r4, r5, r6, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e12:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e16:	2201      	movs	r2, #1
 8002e18:	f382 8810 	msr	PRIMASK, r2
    huart->RxXferCount--;

    if (huart->RxXferCount == 0U)
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8002e1c:	6801      	ldr	r1, [r0, #0]
 8002e1e:	4d19      	ldr	r5, [pc, #100]	; (8002e84 <UART_RxISR_16BIT.part.0+0x74>)
 8002e20:	680b      	ldr	r3, [r1, #0]
 8002e22:	402b      	ands	r3, r5
 8002e24:	600b      	str	r3, [r1, #0]
 8002e26:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e2a:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e2e:	f382 8810 	msr	PRIMASK, r2

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e32:	6801      	ldr	r1, [r0, #0]
 8002e34:	688b      	ldr	r3, [r1, #8]
 8002e36:	4393      	bics	r3, r2
 8002e38:	608b      	str	r3, [r1, #8]
 8002e3a:	f384 8810 	msr	PRIMASK, r4

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002e3e:	0003      	movs	r3, r0
 8002e40:	321f      	adds	r2, #31
 8002e42:	3388      	adds	r3, #136	; 0x88
 8002e44:	601a      	str	r2, [r3, #0]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8002e46:	2200      	movs	r2, #0

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e48:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
      huart->RxISR = NULL;
 8002e4a:	6702      	str	r2, [r0, #112]	; 0x70
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	d116      	bne.n	8002e7e <UART_RxISR_16BIT.part.0+0x6e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e50:	66c2      	str	r2, [r0, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e52:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e56:	f383 8810 	msr	PRIMASK, r3

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002e5a:	6801      	ldr	r1, [r0, #0]
 8002e5c:	330f      	adds	r3, #15
 8002e5e:	680a      	ldr	r2, [r1, #0]
 8002e60:	439a      	bics	r2, r3
 8002e62:	600a      	str	r2, [r1, #0]
 8002e64:	f384 8810 	msr	PRIMASK, r4

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8002e68:	6802      	ldr	r2, [r0, #0]
 8002e6a:	69d1      	ldr	r1, [r2, #28]
 8002e6c:	4219      	tst	r1, r3
 8002e6e:	d000      	beq.n	8002e72 <UART_RxISR_16BIT.part.0+0x62>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002e70:	6213      	str	r3, [r2, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002e72:	0003      	movs	r3, r0
 8002e74:	335c      	adds	r3, #92	; 0x5c
 8002e76:	8819      	ldrh	r1, [r3, #0]
 8002e78:	f7ff fe34 	bl	8002ae4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8002e7c:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_RxCpltCallback(huart);
 8002e7e:	f001 fb85 	bl	800458c <HAL_UART_RxCpltCallback>
}
 8002e82:	e7fb      	b.n	8002e7c <UART_RxISR_16BIT.part.0+0x6c>
 8002e84:	fffffedf 	.word	0xfffffedf

08002e88 <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002e88:	0003      	movs	r3, r0
 8002e8a:	3388      	adds	r3, #136	; 0x88
 8002e8c:	681a      	ldr	r2, [r3, #0]
{
 8002e8e:	b510      	push	{r4, lr}
 8002e90:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002e92:	2a22      	cmp	r2, #34	; 0x22
 8002e94:	d114      	bne.n	8002ec0 <UART_RxISR_16BIT+0x38>
  uint16_t uhMask = huart->Mask;
 8002e96:	0001      	movs	r1, r0
 8002e98:	3160      	adds	r1, #96	; 0x60
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002e9a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
    *tmp = (uint16_t)(uhdata & uhMask);
 8002e9c:	8809      	ldrh	r1, [r1, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8002e9e:	6d83      	ldr	r3, [r0, #88]	; 0x58
    *tmp = (uint16_t)(uhdata & uhMask);
 8002ea0:	400a      	ands	r2, r1
 8002ea2:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
    huart->RxXferCount--;
 8002ea4:	0002      	movs	r2, r0
    huart->pRxBuffPtr += 2U;
 8002ea6:	3302      	adds	r3, #2
 8002ea8:	6583      	str	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8002eaa:	325e      	adds	r2, #94	; 0x5e
 8002eac:	8813      	ldrh	r3, [r2, #0]
 8002eae:	3b01      	subs	r3, #1
 8002eb0:	b29b      	uxth	r3, r3
 8002eb2:	8013      	strh	r3, [r2, #0]

    if (huart->RxXferCount == 0U)
 8002eb4:	8813      	ldrh	r3, [r2, #0]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d101      	bne.n	8002ebe <UART_RxISR_16BIT+0x36>
 8002eba:	f7ff ffa9 	bl	8002e10 <UART_RxISR_16BIT.part.0>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8002ebe:	bd10      	pop	{r4, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002ec0:	2208      	movs	r2, #8
 8002ec2:	6999      	ldr	r1, [r3, #24]
 8002ec4:	430a      	orrs	r2, r1
 8002ec6:	619a      	str	r2, [r3, #24]
}
 8002ec8:	e7f9      	b.n	8002ebe <UART_RxISR_16BIT+0x36>

08002eca <UART_RxISR_8BIT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002eca:	0003      	movs	r3, r0
 8002ecc:	3388      	adds	r3, #136	; 0x88
 8002ece:	681a      	ldr	r2, [r3, #0]
{
 8002ed0:	b510      	push	{r4, lr}
 8002ed2:	6803      	ldr	r3, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002ed4:	2a22      	cmp	r2, #34	; 0x22
 8002ed6:	d115      	bne.n	8002f04 <UART_RxISR_8BIT+0x3a>
  uint16_t uhMask = huart->Mask;
 8002ed8:	0002      	movs	r2, r0
 8002eda:	3260      	adds	r2, #96	; 0x60
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002ede:	8812      	ldrh	r2, [r2, #0]
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	6d82      	ldr	r2, [r0, #88]	; 0x58
 8002ee4:	7013      	strb	r3, [r2, #0]
    huart->RxXferCount--;
 8002ee6:	0002      	movs	r2, r0
    huart->pRxBuffPtr++;
 8002ee8:	6d83      	ldr	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8002eea:	325e      	adds	r2, #94	; 0x5e
    huart->pRxBuffPtr++;
 8002eec:	3301      	adds	r3, #1
 8002eee:	6583      	str	r3, [r0, #88]	; 0x58
    huart->RxXferCount--;
 8002ef0:	8813      	ldrh	r3, [r2, #0]
 8002ef2:	3b01      	subs	r3, #1
 8002ef4:	b29b      	uxth	r3, r3
 8002ef6:	8013      	strh	r3, [r2, #0]
    if (huart->RxXferCount == 0U)
 8002ef8:	8813      	ldrh	r3, [r2, #0]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d101      	bne.n	8002f02 <UART_RxISR_8BIT+0x38>
 8002efe:	f7ff ff87 	bl	8002e10 <UART_RxISR_16BIT.part.0>
}
 8002f02:	bd10      	pop	{r4, pc}
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002f04:	2208      	movs	r2, #8
 8002f06:	6999      	ldr	r1, [r3, #24]
 8002f08:	430a      	orrs	r2, r1
 8002f0a:	619a      	str	r2, [r3, #24]
}
 8002f0c:	e7f9      	b.n	8002f02 <UART_RxISR_8BIT+0x38>
	...

08002f10 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8002f10:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8002f12:	6803      	ldr	r3, [r0, #0]
{
 8002f14:	b085      	sub	sp, #20
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8002f16:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8002f18:	681a      	ldr	r2, [r3, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8002f1a:	689e      	ldr	r6, [r3, #8]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8002f1c:	9202      	str	r2, [sp, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002f1e:	0002      	movs	r2, r0
 8002f20:	3288      	adds	r2, #136	; 0x88
 8002f22:	6812      	ldr	r2, [r2, #0]
{
 8002f24:	0004      	movs	r4, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002f26:	2a22      	cmp	r2, #34	; 0x22
 8002f28:	d000      	beq.n	8002f2c <UART_RxISR_8BIT_FIFOEN+0x1c>
 8002f2a:	e0b7      	b.n	800309c <UART_RxISR_8BIT_FIFOEN+0x18c>
  uint16_t  uhMask = huart->Mask;
 8002f2c:	0003      	movs	r3, r0
 8002f2e:	3360      	adds	r3, #96	; 0x60
 8002f30:	881b      	ldrh	r3, [r3, #0]
 8002f32:	9301      	str	r3, [sp, #4]
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8002f34:	0003      	movs	r3, r0
 8002f36:	3368      	adds	r3, #104	; 0x68
 8002f38:	881b      	ldrh	r3, [r3, #0]
 8002f3a:	9303      	str	r3, [sp, #12]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8002f3c:	0022      	movs	r2, r4
 8002f3e:	9b03      	ldr	r3, [sp, #12]
 8002f40:	325e      	adds	r2, #94	; 0x5e
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d002      	beq.n	8002f4c <UART_RxISR_8BIT_FIFOEN+0x3c>
 8002f46:	2320      	movs	r3, #32
 8002f48:	421d      	tst	r5, r3
 8002f4a:	d123      	bne.n	8002f94 <UART_RxISR_8BIT_FIFOEN+0x84>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8002f4c:	8813      	ldrh	r3, [r2, #0]
 8002f4e:	b29a      	uxth	r2, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d01d      	beq.n	8002f90 <UART_RxISR_8BIT_FIFOEN+0x80>
 8002f54:	0023      	movs	r3, r4
 8002f56:	3368      	adds	r3, #104	; 0x68
 8002f58:	881b      	ldrh	r3, [r3, #0]
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d918      	bls.n	8002f90 <UART_RxISR_8BIT_FIFOEN+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f5e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f62:	2201      	movs	r2, #1
 8002f64:	f382 8810 	msr	PRIMASK, r2
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8002f68:	6821      	ldr	r1, [r4, #0]
 8002f6a:	4d4f      	ldr	r5, [pc, #316]	; (80030a8 <UART_RxISR_8BIT_FIFOEN+0x198>)
 8002f6c:	688b      	ldr	r3, [r1, #8]
 8002f6e:	402b      	ands	r3, r5
 8002f70:	608b      	str	r3, [r1, #8]
 8002f72:	f380 8810 	msr	PRIMASK, r0

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8002f76:	4b4d      	ldr	r3, [pc, #308]	; (80030ac <UART_RxISR_8BIT_FIFOEN+0x19c>)
 8002f78:	6723      	str	r3, [r4, #112]	; 0x70
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f7a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f7e:	f382 8810 	msr	PRIMASK, r2

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8002f82:	2320      	movs	r3, #32
 8002f84:	6822      	ldr	r2, [r4, #0]
 8002f86:	6810      	ldr	r0, [r2, #0]
 8002f88:	4303      	orrs	r3, r0
 8002f8a:	6013      	str	r3, [r2, #0]
 8002f8c:	f381 8810 	msr	PRIMASK, r1
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8002f90:	b005      	add	sp, #20
 8002f92:	bdf0      	pop	{r4, r5, r6, r7, pc}
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002f94:	6823      	ldr	r3, [r4, #0]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002f96:	9901      	ldr	r1, [sp, #4]
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002f98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002f9a:	400b      	ands	r3, r1
 8002f9c:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8002f9e:	700b      	strb	r3, [r1, #0]
      huart->pRxBuffPtr++;
 8002fa0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002fa2:	3301      	adds	r3, #1
 8002fa4:	65a3      	str	r3, [r4, #88]	; 0x58
      huart->RxXferCount--;
 8002fa6:	8813      	ldrh	r3, [r2, #0]
 8002fa8:	3b01      	subs	r3, #1
 8002faa:	b29b      	uxth	r3, r3
 8002fac:	8013      	strh	r3, [r2, #0]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8002fae:	2307      	movs	r3, #7
      isrflags = READ_REG(huart->Instance->ISR);
 8002fb0:	6822      	ldr	r2, [r4, #0]
 8002fb2:	69d5      	ldr	r5, [r2, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8002fb4:	421d      	tst	r5, r3
 8002fb6:	d02d      	beq.n	8003014 <UART_RxISR_8BIT_FIFOEN+0x104>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002fb8:	3b06      	subs	r3, #6
 8002fba:	421d      	tst	r5, r3
 8002fbc:	d008      	beq.n	8002fd0 <UART_RxISR_8BIT_FIFOEN+0xc0>
 8002fbe:	9902      	ldr	r1, [sp, #8]
 8002fc0:	05c9      	lsls	r1, r1, #23
 8002fc2:	d505      	bpl.n	8002fd0 <UART_RxISR_8BIT_FIFOEN+0xc0>
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002fc4:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8002fc6:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002fc8:	318c      	adds	r1, #140	; 0x8c
 8002fca:	6808      	ldr	r0, [r1, #0]
 8002fcc:	4303      	orrs	r3, r0
 8002fce:	600b      	str	r3, [r1, #0]
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002fd0:	2302      	movs	r3, #2
 8002fd2:	421d      	tst	r5, r3
 8002fd4:	d008      	beq.n	8002fe8 <UART_RxISR_8BIT_FIFOEN+0xd8>
 8002fd6:	07f1      	lsls	r1, r6, #31
 8002fd8:	d506      	bpl.n	8002fe8 <UART_RxISR_8BIT_FIFOEN+0xd8>
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002fda:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8002fdc:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002fde:	318c      	adds	r1, #140	; 0x8c
 8002fe0:	6808      	ldr	r0, [r1, #0]
 8002fe2:	18db      	adds	r3, r3, r3
 8002fe4:	4303      	orrs	r3, r0
 8002fe6:	600b      	str	r3, [r1, #0]
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002fe8:	2304      	movs	r3, #4
 8002fea:	421d      	tst	r5, r3
 8002fec:	d008      	beq.n	8003000 <UART_RxISR_8BIT_FIFOEN+0xf0>
 8002fee:	07f1      	lsls	r1, r6, #31
 8002ff0:	d506      	bpl.n	8003000 <UART_RxISR_8BIT_FIFOEN+0xf0>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8002ff2:	6213      	str	r3, [r2, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002ff4:	0022      	movs	r2, r4
 8002ff6:	328c      	adds	r2, #140	; 0x8c
 8002ff8:	6811      	ldr	r1, [r2, #0]
 8002ffa:	3b02      	subs	r3, #2
 8002ffc:	430b      	orrs	r3, r1
 8002ffe:	6013      	str	r3, [r2, #0]
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003000:	0027      	movs	r7, r4
 8003002:	378c      	adds	r7, #140	; 0x8c
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d004      	beq.n	8003014 <UART_RxISR_8BIT_FIFOEN+0x104>
          HAL_UART_ErrorCallback(huart);
 800300a:	0020      	movs	r0, r4
 800300c:	f7ff fd5e 	bl	8002acc <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003010:	2300      	movs	r3, #0
 8003012:	603b      	str	r3, [r7, #0]
      if (huart->RxXferCount == 0U)
 8003014:	0023      	movs	r3, r4
 8003016:	335e      	adds	r3, #94	; 0x5e
 8003018:	881b      	ldrh	r3, [r3, #0]
 800301a:	b29a      	uxth	r2, r3
 800301c:	2b00      	cmp	r3, #0
 800301e:	d000      	beq.n	8003022 <UART_RxISR_8BIT_FIFOEN+0x112>
 8003020:	e78c      	b.n	8002f3c <UART_RxISR_8BIT_FIFOEN+0x2c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003022:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003026:	3301      	adds	r3, #1
 8003028:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800302c:	6820      	ldr	r0, [r4, #0]
 800302e:	6803      	ldr	r3, [r0, #0]
 8003030:	0019      	movs	r1, r3
 8003032:	4b1f      	ldr	r3, [pc, #124]	; (80030b0 <UART_RxISR_8BIT_FIFOEN+0x1a0>)
 8003034:	4019      	ands	r1, r3
 8003036:	6001      	str	r1, [r0, #0]
 8003038:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800303c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003040:	2301      	movs	r3, #1
 8003042:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003046:	6821      	ldr	r1, [r4, #0]
 8003048:	4f1a      	ldr	r7, [pc, #104]	; (80030b4 <UART_RxISR_8BIT_FIFOEN+0x1a4>)
 800304a:	688b      	ldr	r3, [r1, #8]
 800304c:	403b      	ands	r3, r7
 800304e:	608b      	str	r3, [r1, #8]
 8003050:	f380 8810 	msr	PRIMASK, r0
        huart->RxState = HAL_UART_STATE_READY;
 8003054:	0023      	movs	r3, r4
 8003056:	2120      	movs	r1, #32
 8003058:	3388      	adds	r3, #136	; 0x88
 800305a:	6019      	str	r1, [r3, #0]
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800305c:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 800305e:	6722      	str	r2, [r4, #112]	; 0x70
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003060:	2b01      	cmp	r3, #1
 8003062:	d117      	bne.n	8003094 <UART_RxISR_8BIT_FIFOEN+0x184>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003064:	66e2      	str	r2, [r4, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003066:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800306a:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800306e:	6821      	ldr	r1, [r4, #0]
 8003070:	330f      	adds	r3, #15
 8003072:	680a      	ldr	r2, [r1, #0]
 8003074:	439a      	bics	r2, r3
 8003076:	600a      	str	r2, [r1, #0]
 8003078:	f380 8810 	msr	PRIMASK, r0
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800307c:	6822      	ldr	r2, [r4, #0]
 800307e:	69d1      	ldr	r1, [r2, #28]
 8003080:	4219      	tst	r1, r3
 8003082:	d000      	beq.n	8003086 <UART_RxISR_8BIT_FIFOEN+0x176>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003084:	6213      	str	r3, [r2, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003086:	0023      	movs	r3, r4
 8003088:	335c      	adds	r3, #92	; 0x5c
 800308a:	0020      	movs	r0, r4
 800308c:	8819      	ldrh	r1, [r3, #0]
 800308e:	f7ff fd29 	bl	8002ae4 <HAL_UARTEx_RxEventCallback>
 8003092:	e753      	b.n	8002f3c <UART_RxISR_8BIT_FIFOEN+0x2c>
          HAL_UART_RxCpltCallback(huart);
 8003094:	0020      	movs	r0, r4
 8003096:	f001 fa79 	bl	800458c <HAL_UART_RxCpltCallback>
 800309a:	e74f      	b.n	8002f3c <UART_RxISR_8BIT_FIFOEN+0x2c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800309c:	2208      	movs	r2, #8
 800309e:	6999      	ldr	r1, [r3, #24]
 80030a0:	430a      	orrs	r2, r1
 80030a2:	619a      	str	r2, [r3, #24]
}
 80030a4:	e774      	b.n	8002f90 <UART_RxISR_8BIT_FIFOEN+0x80>
 80030a6:	46c0      	nop			; (mov r8, r8)
 80030a8:	efffffff 	.word	0xefffffff
 80030ac:	08002ecb 	.word	0x08002ecb
 80030b0:	fffffeff 	.word	0xfffffeff
 80030b4:	effffffe 	.word	0xeffffffe

080030b8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80030b8:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80030ba:	6803      	ldr	r3, [r0, #0]
{
 80030bc:	b085      	sub	sp, #20
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80030be:	69dd      	ldr	r5, [r3, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80030c0:	681a      	ldr	r2, [r3, #0]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80030c2:	689e      	ldr	r6, [r3, #8]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80030c4:	9202      	str	r2, [sp, #8]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80030c6:	0002      	movs	r2, r0
 80030c8:	3288      	adds	r2, #136	; 0x88
 80030ca:	6812      	ldr	r2, [r2, #0]
{
 80030cc:	0004      	movs	r4, r0
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80030ce:	2a22      	cmp	r2, #34	; 0x22
 80030d0:	d000      	beq.n	80030d4 <UART_RxISR_16BIT_FIFOEN+0x1c>
 80030d2:	e0b5      	b.n	8003240 <UART_RxISR_16BIT_FIFOEN+0x188>
  uint16_t  uhMask = huart->Mask;
 80030d4:	0003      	movs	r3, r0
 80030d6:	3360      	adds	r3, #96	; 0x60
 80030d8:	881b      	ldrh	r3, [r3, #0]
 80030da:	9301      	str	r3, [sp, #4]
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80030dc:	0003      	movs	r3, r0
 80030de:	3368      	adds	r3, #104	; 0x68
 80030e0:	881b      	ldrh	r3, [r3, #0]
 80030e2:	9303      	str	r3, [sp, #12]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80030e4:	0021      	movs	r1, r4
 80030e6:	9b03      	ldr	r3, [sp, #12]
 80030e8:	315e      	adds	r1, #94	; 0x5e
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d002      	beq.n	80030f4 <UART_RxISR_16BIT_FIFOEN+0x3c>
 80030ee:	2320      	movs	r3, #32
 80030f0:	421d      	tst	r5, r3
 80030f2:	d123      	bne.n	800313c <UART_RxISR_16BIT_FIFOEN+0x84>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80030f4:	880b      	ldrh	r3, [r1, #0]
 80030f6:	b29a      	uxth	r2, r3
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d01d      	beq.n	8003138 <UART_RxISR_16BIT_FIFOEN+0x80>
 80030fc:	0023      	movs	r3, r4
 80030fe:	3368      	adds	r3, #104	; 0x68
 8003100:	881b      	ldrh	r3, [r3, #0]
 8003102:	4293      	cmp	r3, r2
 8003104:	d918      	bls.n	8003138 <UART_RxISR_16BIT_FIFOEN+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003106:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800310a:	2201      	movs	r2, #1
 800310c:	f382 8810 	msr	PRIMASK, r2
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8003110:	6821      	ldr	r1, [r4, #0]
 8003112:	4d4e      	ldr	r5, [pc, #312]	; (800324c <UART_RxISR_16BIT_FIFOEN+0x194>)
 8003114:	688b      	ldr	r3, [r1, #8]
 8003116:	402b      	ands	r3, r5
 8003118:	608b      	str	r3, [r1, #8]
 800311a:	f380 8810 	msr	PRIMASK, r0

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800311e:	4b4c      	ldr	r3, [pc, #304]	; (8003250 <UART_RxISR_16BIT_FIFOEN+0x198>)
 8003120:	6723      	str	r3, [r4, #112]	; 0x70
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003122:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003126:	f382 8810 	msr	PRIMASK, r2

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800312a:	2320      	movs	r3, #32
 800312c:	6822      	ldr	r2, [r4, #0]
 800312e:	6810      	ldr	r0, [r2, #0]
 8003130:	4303      	orrs	r3, r0
 8003132:	6013      	str	r3, [r2, #0]
 8003134:	f381 8810 	msr	PRIMASK, r1
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8003138:	b005      	add	sp, #20
 800313a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800313c:	6823      	ldr	r3, [r4, #0]
      *tmp = (uint16_t)(uhdata & uhMask);
 800313e:	9d01      	ldr	r5, [sp, #4]
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8003140:	6a58      	ldr	r0, [r3, #36]	; 0x24
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8003142:	6da2      	ldr	r2, [r4, #88]	; 0x58
      *tmp = (uint16_t)(uhdata & uhMask);
 8003144:	4028      	ands	r0, r5
 8003146:	8010      	strh	r0, [r2, #0]
      huart->pRxBuffPtr += 2U;
 8003148:	3202      	adds	r2, #2
 800314a:	65a2      	str	r2, [r4, #88]	; 0x58
      huart->RxXferCount--;
 800314c:	880a      	ldrh	r2, [r1, #0]
 800314e:	3a01      	subs	r2, #1
 8003150:	b292      	uxth	r2, r2
 8003152:	800a      	strh	r2, [r1, #0]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8003154:	2207      	movs	r2, #7
      isrflags = READ_REG(huart->Instance->ISR);
 8003156:	69dd      	ldr	r5, [r3, #28]
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8003158:	4215      	tst	r5, r2
 800315a:	d02d      	beq.n	80031b8 <UART_RxISR_16BIT_FIFOEN+0x100>
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800315c:	3a06      	subs	r2, #6
 800315e:	4215      	tst	r5, r2
 8003160:	d008      	beq.n	8003174 <UART_RxISR_16BIT_FIFOEN+0xbc>
 8003162:	9902      	ldr	r1, [sp, #8]
 8003164:	05c9      	lsls	r1, r1, #23
 8003166:	d505      	bpl.n	8003174 <UART_RxISR_16BIT_FIFOEN+0xbc>
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003168:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800316a:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800316c:	318c      	adds	r1, #140	; 0x8c
 800316e:	6808      	ldr	r0, [r1, #0]
 8003170:	4302      	orrs	r2, r0
 8003172:	600a      	str	r2, [r1, #0]
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003174:	2202      	movs	r2, #2
 8003176:	4215      	tst	r5, r2
 8003178:	d008      	beq.n	800318c <UART_RxISR_16BIT_FIFOEN+0xd4>
 800317a:	07f1      	lsls	r1, r6, #31
 800317c:	d506      	bpl.n	800318c <UART_RxISR_16BIT_FIFOEN+0xd4>
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800317e:	0021      	movs	r1, r4
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003180:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003182:	318c      	adds	r1, #140	; 0x8c
 8003184:	6808      	ldr	r0, [r1, #0]
 8003186:	1892      	adds	r2, r2, r2
 8003188:	4302      	orrs	r2, r0
 800318a:	600a      	str	r2, [r1, #0]
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800318c:	2204      	movs	r2, #4
 800318e:	4215      	tst	r5, r2
 8003190:	d008      	beq.n	80031a4 <UART_RxISR_16BIT_FIFOEN+0xec>
 8003192:	07f1      	lsls	r1, r6, #31
 8003194:	d506      	bpl.n	80031a4 <UART_RxISR_16BIT_FIFOEN+0xec>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003196:	621a      	str	r2, [r3, #32]
          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003198:	0022      	movs	r2, r4
 800319a:	2302      	movs	r3, #2
 800319c:	328c      	adds	r2, #140	; 0x8c
 800319e:	6811      	ldr	r1, [r2, #0]
 80031a0:	430b      	orrs	r3, r1
 80031a2:	6013      	str	r3, [r2, #0]
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80031a4:	0027      	movs	r7, r4
 80031a6:	378c      	adds	r7, #140	; 0x8c
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d004      	beq.n	80031b8 <UART_RxISR_16BIT_FIFOEN+0x100>
          HAL_UART_ErrorCallback(huart);
 80031ae:	0020      	movs	r0, r4
 80031b0:	f7ff fc8c 	bl	8002acc <HAL_UART_ErrorCallback>
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031b4:	2300      	movs	r3, #0
 80031b6:	603b      	str	r3, [r7, #0]
      if (huart->RxXferCount == 0U)
 80031b8:	0023      	movs	r3, r4
 80031ba:	335e      	adds	r3, #94	; 0x5e
 80031bc:	881b      	ldrh	r3, [r3, #0]
 80031be:	b29a      	uxth	r2, r3
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d000      	beq.n	80031c6 <UART_RxISR_16BIT_FIFOEN+0x10e>
 80031c4:	e78e      	b.n	80030e4 <UART_RxISR_16BIT_FIFOEN+0x2c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031c6:	f3ef 8710 	mrs	r7, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031ca:	3301      	adds	r3, #1
 80031cc:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80031d0:	6820      	ldr	r0, [r4, #0]
 80031d2:	6803      	ldr	r3, [r0, #0]
 80031d4:	0019      	movs	r1, r3
 80031d6:	4b1f      	ldr	r3, [pc, #124]	; (8003254 <UART_RxISR_16BIT_FIFOEN+0x19c>)
 80031d8:	4019      	ands	r1, r3
 80031da:	6001      	str	r1, [r0, #0]
 80031dc:	f387 8810 	msr	PRIMASK, r7
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031e0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031e4:	2301      	movs	r3, #1
 80031e6:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80031ea:	6821      	ldr	r1, [r4, #0]
 80031ec:	4f1a      	ldr	r7, [pc, #104]	; (8003258 <UART_RxISR_16BIT_FIFOEN+0x1a0>)
 80031ee:	688b      	ldr	r3, [r1, #8]
 80031f0:	403b      	ands	r3, r7
 80031f2:	608b      	str	r3, [r1, #8]
 80031f4:	f380 8810 	msr	PRIMASK, r0
        huart->RxState = HAL_UART_STATE_READY;
 80031f8:	0023      	movs	r3, r4
 80031fa:	2120      	movs	r1, #32
 80031fc:	3388      	adds	r3, #136	; 0x88
 80031fe:	6019      	str	r1, [r3, #0]
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003200:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
        huart->RxISR = NULL;
 8003202:	6722      	str	r2, [r4, #112]	; 0x70
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003204:	2b01      	cmp	r3, #1
 8003206:	d117      	bne.n	8003238 <UART_RxISR_16BIT_FIFOEN+0x180>
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003208:	66e2      	str	r2, [r4, #108]	; 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800320a:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800320e:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003212:	6821      	ldr	r1, [r4, #0]
 8003214:	330f      	adds	r3, #15
 8003216:	680a      	ldr	r2, [r1, #0]
 8003218:	439a      	bics	r2, r3
 800321a:	600a      	str	r2, [r1, #0]
 800321c:	f380 8810 	msr	PRIMASK, r0
          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003220:	6822      	ldr	r2, [r4, #0]
 8003222:	69d1      	ldr	r1, [r2, #28]
 8003224:	4219      	tst	r1, r3
 8003226:	d000      	beq.n	800322a <UART_RxISR_16BIT_FIFOEN+0x172>
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003228:	6213      	str	r3, [r2, #32]
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800322a:	0023      	movs	r3, r4
 800322c:	335c      	adds	r3, #92	; 0x5c
 800322e:	0020      	movs	r0, r4
 8003230:	8819      	ldrh	r1, [r3, #0]
 8003232:	f7ff fc57 	bl	8002ae4 <HAL_UARTEx_RxEventCallback>
 8003236:	e755      	b.n	80030e4 <UART_RxISR_16BIT_FIFOEN+0x2c>
          HAL_UART_RxCpltCallback(huart);
 8003238:	0020      	movs	r0, r4
 800323a:	f001 f9a7 	bl	800458c <HAL_UART_RxCpltCallback>
 800323e:	e751      	b.n	80030e4 <UART_RxISR_16BIT_FIFOEN+0x2c>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003240:	2208      	movs	r2, #8
 8003242:	6999      	ldr	r1, [r3, #24]
 8003244:	430a      	orrs	r2, r1
 8003246:	619a      	str	r2, [r3, #24]
}
 8003248:	e776      	b.n	8003138 <UART_RxISR_16BIT_FIFOEN+0x80>
 800324a:	46c0      	nop			; (mov r8, r8)
 800324c:	efffffff 	.word	0xefffffff
 8003250:	08002e89 	.word	0x08002e89
 8003254:	fffffeff 	.word	0xfffffeff
 8003258:	effffffe 	.word	0xeffffffe

0800325c <HAL_UART_GetState>:
  temp1 = huart->gState;
 800325c:	0003      	movs	r3, r0
  temp2 = huart->RxState;
 800325e:	3088      	adds	r0, #136	; 0x88
  temp1 = huart->gState;
 8003260:	3308      	adds	r3, #8
 8003262:	6fda      	ldr	r2, [r3, #124]	; 0x7c
  temp2 = huart->RxState;
 8003264:	6800      	ldr	r0, [r0, #0]
  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8003266:	4310      	orrs	r0, r2
}
 8003268:	4770      	bx	lr
	...

0800326c <UART_SetConfig>:
{
 800326c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800326e:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003270:	6925      	ldr	r5, [r4, #16]
 8003272:	68a1      	ldr	r1, [r4, #8]
  if (UART_INSTANCE_LOWPOWER(huart))
 8003274:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003276:	4329      	orrs	r1, r5
 8003278:	6965      	ldr	r5, [r4, #20]
 800327a:	69c3      	ldr	r3, [r0, #28]
 800327c:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800327e:	6810      	ldr	r0, [r2, #0]
 8003280:	4d70      	ldr	r5, [pc, #448]	; (8003444 <UART_SetConfig+0x1d8>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003282:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003284:	4028      	ands	r0, r5
 8003286:	4301      	orrs	r1, r0
 8003288:	6011      	str	r1, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800328a:	6851      	ldr	r1, [r2, #4]
 800328c:	486e      	ldr	r0, [pc, #440]	; (8003448 <UART_SetConfig+0x1dc>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800328e:	69a5      	ldr	r5, [r4, #24]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003290:	4001      	ands	r1, r0
 8003292:	68e0      	ldr	r0, [r4, #12]
 8003294:	4301      	orrs	r1, r0
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003296:	486d      	ldr	r0, [pc, #436]	; (800344c <UART_SetConfig+0x1e0>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003298:	6051      	str	r1, [r2, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800329a:	4282      	cmp	r2, r0
 800329c:	d001      	beq.n	80032a2 <UART_SetConfig+0x36>
    tmpreg |= huart->Init.OneBitSampling;
 800329e:	6a21      	ldr	r1, [r4, #32]
 80032a0:	430d      	orrs	r5, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80032a2:	6891      	ldr	r1, [r2, #8]
 80032a4:	4e6a      	ldr	r6, [pc, #424]	; (8003450 <UART_SetConfig+0x1e4>)
 80032a6:	4031      	ands	r1, r6
 80032a8:	4329      	orrs	r1, r5
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80032aa:	250f      	movs	r5, #15
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80032ac:	6091      	str	r1, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80032ae:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80032b0:	43a9      	bics	r1, r5
 80032b2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80032b4:	4329      	orrs	r1, r5
 80032b6:	62d1      	str	r1, [r2, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80032b8:	4966      	ldr	r1, [pc, #408]	; (8003454 <UART_SetConfig+0x1e8>)
 80032ba:	428a      	cmp	r2, r1
 80032bc:	d116      	bne.n	80032ec <UART_SetConfig+0x80>
 80032be:	2103      	movs	r1, #3
 80032c0:	4a65      	ldr	r2, [pc, #404]	; (8003458 <UART_SetConfig+0x1ec>)
 80032c2:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80032c4:	400a      	ands	r2, r1
 80032c6:	2180      	movs	r1, #128	; 0x80
 80032c8:	3a01      	subs	r2, #1
 80032ca:	0209      	lsls	r1, r1, #8
 80032cc:	2a02      	cmp	r2, #2
 80032ce:	d900      	bls.n	80032d2 <UART_SetConfig+0x66>
 80032d0:	e08a      	b.n	80033e8 <UART_SetConfig+0x17c>
 80032d2:	4862      	ldr	r0, [pc, #392]	; (800345c <UART_SetConfig+0x1f0>)
 80032d4:	5c80      	ldrb	r0, [r0, r2]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80032d6:	428b      	cmp	r3, r1
 80032d8:	d060      	beq.n	800339c <UART_SetConfig+0x130>
    switch (clocksource)
 80032da:	2808      	cmp	r0, #8
 80032dc:	d81c      	bhi.n	8003318 <UART_SetConfig+0xac>
 80032de:	f7fc ff1d 	bl	800011c <__gnu_thumb1_case_uqi>
 80032e2:	1bab      	.short	0x1bab
 80032e4:	1b7e1b81 	.word	0x1b7e1b81
 80032e8:	1b1b      	.short	0x1b1b
 80032ea:	6b          	.byte	0x6b
 80032eb:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 80032ec:	495c      	ldr	r1, [pc, #368]	; (8003460 <UART_SetConfig+0x1f4>)
 80032ee:	428a      	cmp	r2, r1
 80032f0:	d100      	bne.n	80032f4 <UART_SetConfig+0x88>
 80032f2:	e09d      	b.n	8003430 <UART_SetConfig+0x1c4>
 80032f4:	4282      	cmp	r2, r0
 80032f6:	d10f      	bne.n	8003318 <UART_SetConfig+0xac>
 80032f8:	22c0      	movs	r2, #192	; 0xc0
 80032fa:	2180      	movs	r1, #128	; 0x80
 80032fc:	4b56      	ldr	r3, [pc, #344]	; (8003458 <UART_SetConfig+0x1ec>)
 80032fe:	0112      	lsls	r2, r2, #4
 8003300:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003302:	0109      	lsls	r1, r1, #4
 8003304:	4013      	ands	r3, r2
 8003306:	428b      	cmp	r3, r1
 8003308:	d01b      	beq.n	8003342 <UART_SetConfig+0xd6>
 800330a:	d807      	bhi.n	800331c <UART_SetConfig+0xb0>
 800330c:	2b00      	cmp	r3, #0
 800330e:	d00a      	beq.n	8003326 <UART_SetConfig+0xba>
 8003310:	2280      	movs	r2, #128	; 0x80
 8003312:	00d2      	lsls	r2, r2, #3
 8003314:	4293      	cmp	r3, r2
 8003316:	d011      	beq.n	800333c <UART_SetConfig+0xd0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003318:	2001      	movs	r0, #1
 800331a:	e009      	b.n	8003330 <UART_SetConfig+0xc4>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800331c:	4293      	cmp	r3, r2
 800331e:	d1fb      	bne.n	8003318 <UART_SetConfig+0xac>
 8003320:	2680      	movs	r6, #128	; 0x80
 8003322:	0236      	lsls	r6, r6, #8
 8003324:	e00e      	b.n	8003344 <UART_SetConfig+0xd8>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003326:	f7fe ff2d 	bl	8002184 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 800332a:	1e06      	subs	r6, r0, #0
    if (pclk != 0U)
 800332c:	d10a      	bne.n	8003344 <UART_SetConfig+0xd8>
 800332e:	2000      	movs	r0, #0
  huart->NbRxDataToProcess = 1;
 8003330:	4b4c      	ldr	r3, [pc, #304]	; (8003464 <UART_SetConfig+0x1f8>)
 8003332:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->RxISR = NULL;
 8003334:	2300      	movs	r3, #0
 8003336:	6723      	str	r3, [r4, #112]	; 0x70
  huart->TxISR = NULL;
 8003338:	6763      	str	r3, [r4, #116]	; 0x74
}
 800333a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        pclk = HAL_RCC_GetSysClockFreq();
 800333c:	f7fe fe30 	bl	8001fa0 <HAL_RCC_GetSysClockFreq>
 8003340:	e7f3      	b.n	800332a <UART_SetConfig+0xbe>
        pclk = (uint32_t) HSI_VALUE;
 8003342:	4e49      	ldr	r6, [pc, #292]	; (8003468 <UART_SetConfig+0x1fc>)
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003344:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003346:	4a49      	ldr	r2, [pc, #292]	; (800346c <UART_SetConfig+0x200>)
 8003348:	005b      	lsls	r3, r3, #1
 800334a:	5a9f      	ldrh	r7, [r3, r2]
 800334c:	0030      	movs	r0, r6
 800334e:	0039      	movs	r1, r7
 8003350:	f7fc ff02 	bl	8000158 <__udivsi3>
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003354:	2303      	movs	r3, #3
 8003356:	6865      	ldr	r5, [r4, #4]
 8003358:	436b      	muls	r3, r5
 800335a:	4283      	cmp	r3, r0
 800335c:	d8dc      	bhi.n	8003318 <UART_SetConfig+0xac>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800335e:	032b      	lsls	r3, r5, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003360:	4283      	cmp	r3, r0
 8003362:	d3d9      	bcc.n	8003318 <UART_SetConfig+0xac>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003364:	2300      	movs	r3, #0
 8003366:	003a      	movs	r2, r7
 8003368:	0030      	movs	r0, r6
 800336a:	0019      	movs	r1, r3
 800336c:	f7fd f86a 	bl	8000444 <__aeabi_uldivmod>
 8003370:	2700      	movs	r7, #0
 8003372:	0e06      	lsrs	r6, r0, #24
 8003374:	020b      	lsls	r3, r1, #8
 8003376:	4333      	orrs	r3, r6
 8003378:	0202      	lsls	r2, r0, #8
 800337a:	086e      	lsrs	r6, r5, #1
 800337c:	1992      	adds	r2, r2, r6
 800337e:	417b      	adcs	r3, r7
 8003380:	0010      	movs	r0, r2
 8003382:	0019      	movs	r1, r3
 8003384:	002a      	movs	r2, r5
 8003386:	003b      	movs	r3, r7
 8003388:	f7fd f85c 	bl	8000444 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800338c:	4b38      	ldr	r3, [pc, #224]	; (8003470 <UART_SetConfig+0x204>)
 800338e:	18c2      	adds	r2, r0, r3
 8003390:	4b38      	ldr	r3, [pc, #224]	; (8003474 <UART_SetConfig+0x208>)
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003392:	429a      	cmp	r2, r3
 8003394:	d8c0      	bhi.n	8003318 <UART_SetConfig+0xac>
        huart->Instance->BRR = usartdiv;
 8003396:	6823      	ldr	r3, [r4, #0]
 8003398:	60d8      	str	r0, [r3, #12]
 800339a:	e7c8      	b.n	800332e <UART_SetConfig+0xc2>
    switch (clocksource)
 800339c:	2808      	cmp	r0, #8
 800339e:	d8bb      	bhi.n	8003318 <UART_SetConfig+0xac>
 80033a0:	f7fc feb2 	bl	8000108 <__gnu_thumb1_case_sqi>
 80033a4:	ba08ba24 	.word	0xba08ba24
 80033a8:	bababa05 	.word	0xbababa05
 80033ac:	28          	.byte	0x28
 80033ad:	00          	.byte	0x00
        pclk = HAL_RCC_GetSysClockFreq();
 80033ae:	f7fe fdf7 	bl	8001fa0 <HAL_RCC_GetSysClockFreq>
 80033b2:	e01d      	b.n	80033f0 <UART_SetConfig+0x184>
        pclk = (uint32_t) HSI_VALUE;
 80033b4:	4b2c      	ldr	r3, [pc, #176]	; (8003468 <UART_SetConfig+0x1fc>)
 80033b6:	e01d      	b.n	80033f4 <UART_SetConfig+0x188>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80033b8:	2080      	movs	r0, #128	; 0x80
 80033ba:	0200      	lsls	r0, r0, #8
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80033bc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80033be:	4a2b      	ldr	r2, [pc, #172]	; (800346c <UART_SetConfig+0x200>)
 80033c0:	005b      	lsls	r3, r3, #1
 80033c2:	5a99      	ldrh	r1, [r3, r2]
 80033c4:	f7fc fec8 	bl	8000158 <__udivsi3>
 80033c8:	6865      	ldr	r5, [r4, #4]
 80033ca:	086b      	lsrs	r3, r5, #1
 80033cc:	18c0      	adds	r0, r0, r3
 80033ce:	0029      	movs	r1, r5
 80033d0:	f7fc fec2 	bl	8000158 <__udivsi3>
 80033d4:	b280      	uxth	r0, r0
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80033d6:	0002      	movs	r2, r0
 80033d8:	4b27      	ldr	r3, [pc, #156]	; (8003478 <UART_SetConfig+0x20c>)
 80033da:	3a10      	subs	r2, #16
 80033dc:	e7d9      	b.n	8003392 <UART_SetConfig+0x126>
        pclk = HAL_RCC_GetSysClockFreq();
 80033de:	f7fe fddf 	bl	8001fa0 <HAL_RCC_GetSysClockFreq>
        break;
 80033e2:	e02b      	b.n	800343c <UART_SetConfig+0x1d0>
        pclk = (uint32_t) HSI_VALUE;
 80033e4:	4820      	ldr	r0, [pc, #128]	; (8003468 <UART_SetConfig+0x1fc>)
 80033e6:	e7e9      	b.n	80033bc <UART_SetConfig+0x150>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80033e8:	428b      	cmp	r3, r1
 80033ea:	d125      	bne.n	8003438 <UART_SetConfig+0x1cc>
        pclk = HAL_RCC_GetPCLK1Freq();
 80033ec:	f7fe feca 	bl	8002184 <HAL_RCC_GetPCLK1Freq>
        pclk = HAL_RCC_GetSysClockFreq();
 80033f0:	1e03      	subs	r3, r0, #0
    if (pclk != 0U)
 80033f2:	d09c      	beq.n	800332e <UART_SetConfig+0xc2>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80033f4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80033f6:	491d      	ldr	r1, [pc, #116]	; (800346c <UART_SetConfig+0x200>)
 80033f8:	0052      	lsls	r2, r2, #1
 80033fa:	5a51      	ldrh	r1, [r2, r1]
 80033fc:	0018      	movs	r0, r3
 80033fe:	f7fc feab 	bl	8000158 <__udivsi3>
 8003402:	6865      	ldr	r5, [r4, #4]
 8003404:	0040      	lsls	r0, r0, #1
 8003406:	086b      	lsrs	r3, r5, #1
 8003408:	0029      	movs	r1, r5
 800340a:	18c0      	adds	r0, r0, r3
 800340c:	f7fc fea4 	bl	8000158 <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003410:	4919      	ldr	r1, [pc, #100]	; (8003478 <UART_SetConfig+0x20c>)
 8003412:	b282      	uxth	r2, r0
 8003414:	3a10      	subs	r2, #16
 8003416:	0403      	lsls	r3, r0, #16
 8003418:	428a      	cmp	r2, r1
 800341a:	d900      	bls.n	800341e <UART_SetConfig+0x1b2>
 800341c:	e77c      	b.n	8003318 <UART_SetConfig+0xac>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800341e:	220f      	movs	r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003420:	031b      	lsls	r3, r3, #12
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003422:	4390      	bics	r0, r2
 8003424:	b280      	uxth	r0, r0
        huart->Instance->BRR = brrtemp;
 8003426:	6822      	ldr	r2, [r4, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003428:	0f5b      	lsrs	r3, r3, #29
        huart->Instance->BRR = brrtemp;
 800342a:	4318      	orrs	r0, r3
 800342c:	60d0      	str	r0, [r2, #12]
 800342e:	e77e      	b.n	800332e <UART_SetConfig+0xc2>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003430:	2280      	movs	r2, #128	; 0x80
 8003432:	0212      	lsls	r2, r2, #8
 8003434:	4293      	cmp	r3, r2
 8003436:	d0d9      	beq.n	80033ec <UART_SetConfig+0x180>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003438:	f7fe fea4 	bl	8002184 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800343c:	2800      	cmp	r0, #0
 800343e:	d100      	bne.n	8003442 <UART_SetConfig+0x1d6>
 8003440:	e775      	b.n	800332e <UART_SetConfig+0xc2>
 8003442:	e7bb      	b.n	80033bc <UART_SetConfig+0x150>
 8003444:	cfff69f3 	.word	0xcfff69f3
 8003448:	ffffcfff 	.word	0xffffcfff
 800344c:	40008000 	.word	0x40008000
 8003450:	11fff4ff 	.word	0x11fff4ff
 8003454:	40013800 	.word	0x40013800
 8003458:	40021000 	.word	0x40021000
 800345c:	080065ac 	.word	0x080065ac
 8003460:	40004400 	.word	0x40004400
 8003464:	00010001 	.word	0x00010001
 8003468:	00f42400 	.word	0x00f42400
 800346c:	080065b0 	.word	0x080065b0
 8003470:	fffffd00 	.word	0xfffffd00
 8003474:	000ffcff 	.word	0x000ffcff
 8003478:	0000ffef 	.word	0x0000ffef

0800347c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800347c:	6a83      	ldr	r3, [r0, #40]	; 0x28
{
 800347e:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003480:	07da      	lsls	r2, r3, #31
 8003482:	d506      	bpl.n	8003492 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003484:	6801      	ldr	r1, [r0, #0]
 8003486:	4c28      	ldr	r4, [pc, #160]	; (8003528 <UART_AdvFeatureConfig+0xac>)
 8003488:	684a      	ldr	r2, [r1, #4]
 800348a:	4022      	ands	r2, r4
 800348c:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800348e:	4322      	orrs	r2, r4
 8003490:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003492:	079a      	lsls	r2, r3, #30
 8003494:	d506      	bpl.n	80034a4 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003496:	6801      	ldr	r1, [r0, #0]
 8003498:	4c24      	ldr	r4, [pc, #144]	; (800352c <UART_AdvFeatureConfig+0xb0>)
 800349a:	684a      	ldr	r2, [r1, #4]
 800349c:	4022      	ands	r2, r4
 800349e:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80034a0:	4322      	orrs	r2, r4
 80034a2:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80034a4:	075a      	lsls	r2, r3, #29
 80034a6:	d506      	bpl.n	80034b6 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80034a8:	6801      	ldr	r1, [r0, #0]
 80034aa:	4c21      	ldr	r4, [pc, #132]	; (8003530 <UART_AdvFeatureConfig+0xb4>)
 80034ac:	684a      	ldr	r2, [r1, #4]
 80034ae:	4022      	ands	r2, r4
 80034b0:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80034b2:	4322      	orrs	r2, r4
 80034b4:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80034b6:	071a      	lsls	r2, r3, #28
 80034b8:	d506      	bpl.n	80034c8 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80034ba:	6801      	ldr	r1, [r0, #0]
 80034bc:	4c1d      	ldr	r4, [pc, #116]	; (8003534 <UART_AdvFeatureConfig+0xb8>)
 80034be:	684a      	ldr	r2, [r1, #4]
 80034c0:	4022      	ands	r2, r4
 80034c2:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80034c4:	4322      	orrs	r2, r4
 80034c6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80034c8:	06da      	lsls	r2, r3, #27
 80034ca:	d506      	bpl.n	80034da <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80034cc:	6801      	ldr	r1, [r0, #0]
 80034ce:	4c1a      	ldr	r4, [pc, #104]	; (8003538 <UART_AdvFeatureConfig+0xbc>)
 80034d0:	688a      	ldr	r2, [r1, #8]
 80034d2:	4022      	ands	r2, r4
 80034d4:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80034d6:	4322      	orrs	r2, r4
 80034d8:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80034da:	069a      	lsls	r2, r3, #26
 80034dc:	d506      	bpl.n	80034ec <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80034de:	6801      	ldr	r1, [r0, #0]
 80034e0:	4c16      	ldr	r4, [pc, #88]	; (800353c <UART_AdvFeatureConfig+0xc0>)
 80034e2:	688a      	ldr	r2, [r1, #8]
 80034e4:	4022      	ands	r2, r4
 80034e6:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80034e8:	4322      	orrs	r2, r4
 80034ea:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80034ec:	065a      	lsls	r2, r3, #25
 80034ee:	d510      	bpl.n	8003512 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80034f0:	6801      	ldr	r1, [r0, #0]
 80034f2:	4d13      	ldr	r5, [pc, #76]	; (8003540 <UART_AdvFeatureConfig+0xc4>)
 80034f4:	684a      	ldr	r2, [r1, #4]
 80034f6:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80034f8:	402a      	ands	r2, r5
 80034fa:	4322      	orrs	r2, r4
 80034fc:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80034fe:	2280      	movs	r2, #128	; 0x80
 8003500:	0352      	lsls	r2, r2, #13
 8003502:	4294      	cmp	r4, r2
 8003504:	d105      	bne.n	8003512 <UART_AdvFeatureConfig+0x96>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003506:	684a      	ldr	r2, [r1, #4]
 8003508:	4c0e      	ldr	r4, [pc, #56]	; (8003544 <UART_AdvFeatureConfig+0xc8>)
 800350a:	4022      	ands	r2, r4
 800350c:	6c84      	ldr	r4, [r0, #72]	; 0x48
 800350e:	4322      	orrs	r2, r4
 8003510:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003512:	061b      	lsls	r3, r3, #24
 8003514:	d506      	bpl.n	8003524 <UART_AdvFeatureConfig+0xa8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003516:	6802      	ldr	r2, [r0, #0]
 8003518:	490b      	ldr	r1, [pc, #44]	; (8003548 <UART_AdvFeatureConfig+0xcc>)
 800351a:	6853      	ldr	r3, [r2, #4]
 800351c:	400b      	ands	r3, r1
 800351e:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8003520:	430b      	orrs	r3, r1
 8003522:	6053      	str	r3, [r2, #4]
}
 8003524:	bd30      	pop	{r4, r5, pc}
 8003526:	46c0      	nop			; (mov r8, r8)
 8003528:	fffdffff 	.word	0xfffdffff
 800352c:	fffeffff 	.word	0xfffeffff
 8003530:	fffbffff 	.word	0xfffbffff
 8003534:	ffff7fff 	.word	0xffff7fff
 8003538:	ffffefff 	.word	0xffffefff
 800353c:	ffffdfff 	.word	0xffffdfff
 8003540:	ffefffff 	.word	0xffefffff
 8003544:	ff9fffff 	.word	0xff9fffff
 8003548:	fff7ffff 	.word	0xfff7ffff

0800354c <UART_WaitOnFlagUntilTimeout>:
{
 800354c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800354e:	2780      	movs	r7, #128	; 0x80
{
 8003550:	0004      	movs	r4, r0
 8003552:	000d      	movs	r5, r1
 8003554:	0016      	movs	r6, r2
 8003556:	9301      	str	r3, [sp, #4]
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003558:	013f      	lsls	r7, r7, #4
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800355a:	6822      	ldr	r2, [r4, #0]
 800355c:	69d3      	ldr	r3, [r2, #28]
 800355e:	402b      	ands	r3, r5
 8003560:	1b5b      	subs	r3, r3, r5
 8003562:	4259      	negs	r1, r3
 8003564:	414b      	adcs	r3, r1
 8003566:	42b3      	cmp	r3, r6
 8003568:	d001      	beq.n	800356e <UART_WaitOnFlagUntilTimeout+0x22>
  return HAL_OK;
 800356a:	2000      	movs	r0, #0
 800356c:	e02b      	b.n	80035c6 <UART_WaitOnFlagUntilTimeout+0x7a>
    if (Timeout != HAL_MAX_DELAY)
 800356e:	9b08      	ldr	r3, [sp, #32]
 8003570:	3301      	adds	r3, #1
 8003572:	d0f3      	beq.n	800355c <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003574:	f7fd fc88 	bl	8000e88 <HAL_GetTick>
 8003578:	9b01      	ldr	r3, [sp, #4]
 800357a:	1ac0      	subs	r0, r0, r3
 800357c:	9b08      	ldr	r3, [sp, #32]
 800357e:	4298      	cmp	r0, r3
 8003580:	d801      	bhi.n	8003586 <UART_WaitOnFlagUntilTimeout+0x3a>
 8003582:	2b00      	cmp	r3, #0
 8003584:	d120      	bne.n	80035c8 <UART_WaitOnFlagUntilTimeout+0x7c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003586:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800358a:	2201      	movs	r2, #1
 800358c:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8003590:	6821      	ldr	r1, [r4, #0]
 8003592:	4d21      	ldr	r5, [pc, #132]	; (8003618 <UART_WaitOnFlagUntilTimeout+0xcc>)
 8003594:	680b      	ldr	r3, [r1, #0]
 8003596:	402b      	ands	r3, r5
 8003598:	600b      	str	r3, [r1, #0]
 800359a:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800359e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035a2:	f382 8810 	msr	PRIMASK, r2
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035a6:	6821      	ldr	r1, [r4, #0]
 80035a8:	688b      	ldr	r3, [r1, #8]
 80035aa:	4393      	bics	r3, r2
 80035ac:	608b      	str	r3, [r1, #8]
 80035ae:	f380 8810 	msr	PRIMASK, r0
        huart->gState = HAL_UART_STATE_READY;
 80035b2:	0022      	movs	r2, r4
 80035b4:	2320      	movs	r3, #32
 80035b6:	3208      	adds	r2, #8
 80035b8:	67d3      	str	r3, [r2, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80035ba:	3280      	adds	r2, #128	; 0x80
 80035bc:	6013      	str	r3, [r2, #0]
          __HAL_UNLOCK(huart);
 80035be:	2300      	movs	r3, #0
          return HAL_TIMEOUT;
 80035c0:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 80035c2:	3480      	adds	r4, #128	; 0x80
 80035c4:	7023      	strb	r3, [r4, #0]
}
 80035c6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80035c8:	2104      	movs	r1, #4
 80035ca:	6823      	ldr	r3, [r4, #0]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	420a      	tst	r2, r1
 80035d0:	d0c3      	beq.n	800355a <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80035d2:	69da      	ldr	r2, [r3, #28]
 80035d4:	423a      	tst	r2, r7
 80035d6:	d0c0      	beq.n	800355a <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80035d8:	621f      	str	r7, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035da:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035de:	2201      	movs	r2, #1
 80035e0:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80035e4:	6821      	ldr	r1, [r4, #0]
 80035e6:	4d0c      	ldr	r5, [pc, #48]	; (8003618 <UART_WaitOnFlagUntilTimeout+0xcc>)
 80035e8:	680b      	ldr	r3, [r1, #0]
 80035ea:	402b      	ands	r3, r5
 80035ec:	600b      	str	r3, [r1, #0]
 80035ee:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035f2:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035f6:	f382 8810 	msr	PRIMASK, r2
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035fa:	6821      	ldr	r1, [r4, #0]
 80035fc:	688b      	ldr	r3, [r1, #8]
 80035fe:	4393      	bics	r3, r2
 8003600:	608b      	str	r3, [r1, #8]
 8003602:	f380 8810 	msr	PRIMASK, r0
          huart->gState = HAL_UART_STATE_READY;
 8003606:	0022      	movs	r2, r4
 8003608:	2320      	movs	r3, #32
 800360a:	3208      	adds	r2, #8
 800360c:	67d3      	str	r3, [r2, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 800360e:	3280      	adds	r2, #128	; 0x80
 8003610:	6013      	str	r3, [r2, #0]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003612:	6053      	str	r3, [r2, #4]
 8003614:	e7d3      	b.n	80035be <UART_WaitOnFlagUntilTimeout+0x72>
 8003616:	46c0      	nop			; (mov r8, r8)
 8003618:	fffffe5f 	.word	0xfffffe5f

0800361c <UART_CheckIdleState>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800361c:	0003      	movs	r3, r0
{
 800361e:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003620:	2600      	movs	r6, #0
{
 8003622:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003624:	338c      	adds	r3, #140	; 0x8c
 8003626:	601e      	str	r6, [r3, #0]
  tickstart = HAL_GetTick();
 8003628:	f7fd fc2e 	bl	8000e88 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800362c:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 800362e:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	071b      	lsls	r3, r3, #28
 8003634:	d419      	bmi.n	800366a <UART_CheckIdleState+0x4e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003636:	6823      	ldr	r3, [r4, #0]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	075b      	lsls	r3, r3, #29
 800363c:	d50a      	bpl.n	8003654 <UART_CheckIdleState+0x38>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800363e:	2180      	movs	r1, #128	; 0x80
 8003640:	4b10      	ldr	r3, [pc, #64]	; (8003684 <UART_CheckIdleState+0x68>)
 8003642:	2200      	movs	r2, #0
 8003644:	9300      	str	r3, [sp, #0]
 8003646:	0020      	movs	r0, r4
 8003648:	002b      	movs	r3, r5
 800364a:	03c9      	lsls	r1, r1, #15
 800364c:	f7ff ff7e 	bl	800354c <UART_WaitOnFlagUntilTimeout>
 8003650:	2800      	cmp	r0, #0
 8003652:	d115      	bne.n	8003680 <UART_CheckIdleState+0x64>
  huart->gState = HAL_UART_STATE_READY;
 8003654:	0022      	movs	r2, r4
 8003656:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003658:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800365a:	3208      	adds	r2, #8
 800365c:	67d3      	str	r3, [r2, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800365e:	3280      	adds	r2, #128	; 0x80
 8003660:	6013      	str	r3, [r2, #0]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003662:	66e0      	str	r0, [r4, #108]	; 0x6c
  __HAL_UNLOCK(huart);
 8003664:	3480      	adds	r4, #128	; 0x80
 8003666:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 8003668:	e00b      	b.n	8003682 <UART_CheckIdleState+0x66>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800366a:	2180      	movs	r1, #128	; 0x80
 800366c:	4b05      	ldr	r3, [pc, #20]	; (8003684 <UART_CheckIdleState+0x68>)
 800366e:	0032      	movs	r2, r6
 8003670:	9300      	str	r3, [sp, #0]
 8003672:	0389      	lsls	r1, r1, #14
 8003674:	0003      	movs	r3, r0
 8003676:	0020      	movs	r0, r4
 8003678:	f7ff ff68 	bl	800354c <UART_WaitOnFlagUntilTimeout>
 800367c:	2800      	cmp	r0, #0
 800367e:	d0da      	beq.n	8003636 <UART_CheckIdleState+0x1a>
      return HAL_TIMEOUT;
 8003680:	2003      	movs	r0, #3
}
 8003682:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 8003684:	01ffffff 	.word	0x01ffffff

08003688 <HAL_UART_Init>:
{
 8003688:	b570      	push	{r4, r5, r6, lr}
 800368a:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 800368c:	d101      	bne.n	8003692 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 800368e:	2001      	movs	r0, #1
}
 8003690:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 8003692:	0005      	movs	r5, r0
 8003694:	3508      	adds	r5, #8
 8003696:	6feb      	ldr	r3, [r5, #124]	; 0x7c
 8003698:	2b00      	cmp	r3, #0
 800369a:	d104      	bne.n	80036a6 <HAL_UART_Init+0x1e>
    huart->Lock = HAL_UNLOCKED;
 800369c:	0002      	movs	r2, r0
 800369e:	3280      	adds	r2, #128	; 0x80
 80036a0:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 80036a2:	f7fd fb0d 	bl	8000cc0 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80036a6:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80036a8:	2101      	movs	r1, #1
 80036aa:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80036ac:	67eb      	str	r3, [r5, #124]	; 0x7c
  __HAL_UART_DISABLE(huart);
 80036ae:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80036b0:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 80036b2:	438b      	bics	r3, r1
 80036b4:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80036b6:	f7ff fdd9 	bl	800326c <UART_SetConfig>
 80036ba:	2801      	cmp	r0, #1
 80036bc:	d0e7      	beq.n	800368e <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80036be:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d002      	beq.n	80036ca <HAL_UART_Init+0x42>
    UART_AdvFeatureConfig(huart);
 80036c4:	0020      	movs	r0, r4
 80036c6:	f7ff fed9 	bl	800347c <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036ca:	6823      	ldr	r3, [r4, #0]
 80036cc:	4907      	ldr	r1, [pc, #28]	; (80036ec <HAL_UART_Init+0x64>)
 80036ce:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 80036d0:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036d2:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036d4:	212a      	movs	r1, #42	; 0x2a
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036d6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036d8:	689a      	ldr	r2, [r3, #8]
 80036da:	438a      	bics	r2, r1
 80036dc:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80036de:	2201      	movs	r2, #1
 80036e0:	6819      	ldr	r1, [r3, #0]
 80036e2:	430a      	orrs	r2, r1
 80036e4:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 80036e6:	f7ff ff99 	bl	800361c <UART_CheckIdleState>
 80036ea:	e7d1      	b.n	8003690 <HAL_UART_Init+0x8>
 80036ec:	ffffb7ff 	.word	0xffffb7ff

080036f0 <UART_Start_Receive_IT>:
  huart->RxXferSize  = Size;
 80036f0:	0003      	movs	r3, r0
{
 80036f2:	b570      	push	{r4, r5, r6, lr}
  huart->RxISR       = NULL;
 80036f4:	2400      	movs	r4, #0
  UART_MASK_COMPUTATION(huart);
 80036f6:	2580      	movs	r5, #128	; 0x80
  huart->pRxBuffPtr  = pData;
 80036f8:	6581      	str	r1, [r0, #88]	; 0x58
  UART_MASK_COMPUTATION(huart);
 80036fa:	6881      	ldr	r1, [r0, #8]
  huart->RxXferSize  = Size;
 80036fc:	335c      	adds	r3, #92	; 0x5c
 80036fe:	801a      	strh	r2, [r3, #0]
  huart->RxXferCount = Size;
 8003700:	805a      	strh	r2, [r3, #2]
  UART_MASK_COMPUTATION(huart);
 8003702:	016d      	lsls	r5, r5, #5
  huart->RxISR       = NULL;
 8003704:	6704      	str	r4, [r0, #112]	; 0x70
  UART_MASK_COMPUTATION(huart);
 8003706:	3304      	adds	r3, #4
 8003708:	42a9      	cmp	r1, r5
 800370a:	d14c      	bne.n	80037a6 <UART_Start_Receive_IT+0xb6>
 800370c:	6901      	ldr	r1, [r0, #16]
 800370e:	42a1      	cmp	r1, r4
 8003710:	d147      	bne.n	80037a2 <UART_Start_Receive_IT+0xb2>
 8003712:	4939      	ldr	r1, [pc, #228]	; (80037f8 <UART_Start_Receive_IT+0x108>)
 8003714:	8019      	strh	r1, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003716:	0003      	movs	r3, r0
 8003718:	2100      	movs	r1, #0
 800371a:	338c      	adds	r3, #140	; 0x8c
 800371c:	6019      	str	r1, [r3, #0]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800371e:	3122      	adds	r1, #34	; 0x22
 8003720:	3b04      	subs	r3, #4
 8003722:	6019      	str	r1, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003724:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003728:	2301      	movs	r3, #1
 800372a:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800372e:	6801      	ldr	r1, [r0, #0]
 8003730:	688d      	ldr	r5, [r1, #8]
 8003732:	432b      	orrs	r3, r5
 8003734:	608b      	str	r3, [r1, #8]
 8003736:	f384 8810 	msr	PRIMASK, r4
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800373a:	2580      	movs	r5, #128	; 0x80
 800373c:	2180      	movs	r1, #128	; 0x80
 800373e:	0003      	movs	r3, r0
 8003740:	6e46      	ldr	r6, [r0, #100]	; 0x64
 8003742:	6884      	ldr	r4, [r0, #8]
 8003744:	05ad      	lsls	r5, r5, #22
 8003746:	0149      	lsls	r1, r1, #5
 8003748:	3380      	adds	r3, #128	; 0x80
 800374a:	42ae      	cmp	r6, r5
 800374c:	d13d      	bne.n	80037ca <UART_Start_Receive_IT+0xda>
 800374e:	0005      	movs	r5, r0
 8003750:	3568      	adds	r5, #104	; 0x68
 8003752:	882d      	ldrh	r5, [r5, #0]
 8003754:	4295      	cmp	r5, r2
 8003756:	d838      	bhi.n	80037ca <UART_Start_Receive_IT+0xda>
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8003758:	4a28      	ldr	r2, [pc, #160]	; (80037fc <UART_Start_Receive_IT+0x10c>)
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800375a:	428c      	cmp	r4, r1
 800375c:	d103      	bne.n	8003766 <UART_Start_Receive_IT+0x76>
 800375e:	6901      	ldr	r1, [r0, #16]
 8003760:	2900      	cmp	r1, #0
 8003762:	d100      	bne.n	8003766 <UART_Start_Receive_IT+0x76>
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8003764:	4a26      	ldr	r2, [pc, #152]	; (8003800 <UART_Start_Receive_IT+0x110>)
 8003766:	6702      	str	r2, [r0, #112]	; 0x70
    __HAL_UNLOCK(huart);
 8003768:	2200      	movs	r2, #0
 800376a:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800376c:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003770:	3201      	adds	r2, #1
 8003772:	f382 8810 	msr	PRIMASK, r2
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003776:	2380      	movs	r3, #128	; 0x80
 8003778:	6801      	ldr	r1, [r0, #0]
 800377a:	005b      	lsls	r3, r3, #1
 800377c:	680d      	ldr	r5, [r1, #0]
 800377e:	432b      	orrs	r3, r5
 8003780:	600b      	str	r3, [r1, #0]
 8003782:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003786:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800378a:	f382 8810 	msr	PRIMASK, r2
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800378e:	2380      	movs	r3, #128	; 0x80
 8003790:	6802      	ldr	r2, [r0, #0]
 8003792:	055b      	lsls	r3, r3, #21
 8003794:	6890      	ldr	r0, [r2, #8]
 8003796:	4303      	orrs	r3, r0
 8003798:	6093      	str	r3, [r2, #8]
 800379a:	f381 8810 	msr	PRIMASK, r1
}
 800379e:	2000      	movs	r0, #0
 80037a0:	bd70      	pop	{r4, r5, r6, pc}
  UART_MASK_COMPUTATION(huart);
 80037a2:	21ff      	movs	r1, #255	; 0xff
 80037a4:	e7b6      	b.n	8003714 <UART_Start_Receive_IT+0x24>
 80037a6:	2900      	cmp	r1, #0
 80037a8:	d104      	bne.n	80037b4 <UART_Start_Receive_IT+0xc4>
 80037aa:	6901      	ldr	r1, [r0, #16]
 80037ac:	2900      	cmp	r1, #0
 80037ae:	d0f8      	beq.n	80037a2 <UART_Start_Receive_IT+0xb2>
 80037b0:	217f      	movs	r1, #127	; 0x7f
 80037b2:	e7af      	b.n	8003714 <UART_Start_Receive_IT+0x24>
 80037b4:	2580      	movs	r5, #128	; 0x80
 80037b6:	056d      	lsls	r5, r5, #21
 80037b8:	42a9      	cmp	r1, r5
 80037ba:	d104      	bne.n	80037c6 <UART_Start_Receive_IT+0xd6>
 80037bc:	6901      	ldr	r1, [r0, #16]
 80037be:	2900      	cmp	r1, #0
 80037c0:	d0f6      	beq.n	80037b0 <UART_Start_Receive_IT+0xc0>
 80037c2:	213f      	movs	r1, #63	; 0x3f
 80037c4:	e7a6      	b.n	8003714 <UART_Start_Receive_IT+0x24>
 80037c6:	801c      	strh	r4, [r3, #0]
 80037c8:	e7a5      	b.n	8003716 <UART_Start_Receive_IT+0x26>
      huart->RxISR = UART_RxISR_8BIT;
 80037ca:	4a0e      	ldr	r2, [pc, #56]	; (8003804 <UART_Start_Receive_IT+0x114>)
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037cc:	428c      	cmp	r4, r1
 80037ce:	d103      	bne.n	80037d8 <UART_Start_Receive_IT+0xe8>
 80037d0:	6901      	ldr	r1, [r0, #16]
 80037d2:	2900      	cmp	r1, #0
 80037d4:	d100      	bne.n	80037d8 <UART_Start_Receive_IT+0xe8>
      huart->RxISR = UART_RxISR_16BIT;
 80037d6:	4a0c      	ldr	r2, [pc, #48]	; (8003808 <UART_Start_Receive_IT+0x118>)
 80037d8:	6702      	str	r2, [r0, #112]	; 0x70
    __HAL_UNLOCK(huart);
 80037da:	2200      	movs	r2, #0
 80037dc:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80037de:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80037e2:	2301      	movs	r3, #1
 80037e4:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80037e8:	6802      	ldr	r2, [r0, #0]
 80037ea:	3320      	adds	r3, #32
 80037ec:	6810      	ldr	r0, [r2, #0]
 80037ee:	33ff      	adds	r3, #255	; 0xff
 80037f0:	4303      	orrs	r3, r0
 80037f2:	6013      	str	r3, [r2, #0]
 80037f4:	e7d1      	b.n	800379a <UART_Start_Receive_IT+0xaa>
 80037f6:	46c0      	nop			; (mov r8, r8)
 80037f8:	000001ff 	.word	0x000001ff
 80037fc:	08002f11 	.word	0x08002f11
 8003800:	080030b9 	.word	0x080030b9
 8003804:	08002ecb 	.word	0x08002ecb
 8003808:	08002e89 	.word	0x08002e89

0800380c <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 800380c:	0003      	movs	r3, r0
 800380e:	3388      	adds	r3, #136	; 0x88
{
 8003810:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8003812:	681c      	ldr	r4, [r3, #0]
    return HAL_BUSY;
 8003814:	2302      	movs	r3, #2
  if (huart->RxState == HAL_UART_STATE_READY)
 8003816:	2c20      	cmp	r4, #32
 8003818:	d130      	bne.n	800387c <HAL_UART_Receive_IT+0x70>
      return HAL_ERROR;
 800381a:	3b01      	subs	r3, #1
    if ((pData == NULL) || (Size == 0U))
 800381c:	2900      	cmp	r1, #0
 800381e:	d02d      	beq.n	800387c <HAL_UART_Receive_IT+0x70>
 8003820:	2a00      	cmp	r2, #0
 8003822:	d02b      	beq.n	800387c <HAL_UART_Receive_IT+0x70>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003824:	2380      	movs	r3, #128	; 0x80
 8003826:	6884      	ldr	r4, [r0, #8]
 8003828:	015b      	lsls	r3, r3, #5
 800382a:	429c      	cmp	r4, r3
 800382c:	d106      	bne.n	800383c <HAL_UART_Receive_IT+0x30>
 800382e:	6903      	ldr	r3, [r0, #16]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d103      	bne.n	800383c <HAL_UART_Receive_IT+0x30>
      if ((((uint32_t)pData) & 1U) != 0U)
 8003834:	2401      	movs	r4, #1
      return HAL_ERROR;
 8003836:	0023      	movs	r3, r4
      if ((((uint32_t)pData) & 1U) != 0U)
 8003838:	4221      	tst	r1, r4
 800383a:	d11f      	bne.n	800387c <HAL_UART_Receive_IT+0x70>
    __HAL_LOCK(huart);
 800383c:	0004      	movs	r4, r0
 800383e:	3480      	adds	r4, #128	; 0x80
 8003840:	7825      	ldrb	r5, [r4, #0]
    return HAL_BUSY;
 8003842:	2302      	movs	r3, #2
    __HAL_LOCK(huart);
 8003844:	2d01      	cmp	r5, #1
 8003846:	d019      	beq.n	800387c <HAL_UART_Receive_IT+0x70>
 8003848:	3b01      	subs	r3, #1
 800384a:	7023      	strb	r3, [r4, #0]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800384c:	2400      	movs	r4, #0
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800384e:	4d0c      	ldr	r5, [pc, #48]	; (8003880 <HAL_UART_Receive_IT+0x74>)
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003850:	66c4      	str	r4, [r0, #108]	; 0x6c
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8003852:	6804      	ldr	r4, [r0, #0]
 8003854:	42ac      	cmp	r4, r5
 8003856:	d00e      	beq.n	8003876 <HAL_UART_Receive_IT+0x6a>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003858:	6864      	ldr	r4, [r4, #4]
 800385a:	0224      	lsls	r4, r4, #8
 800385c:	d50b      	bpl.n	8003876 <HAL_UART_Receive_IT+0x6a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800385e:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003862:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003866:	2380      	movs	r3, #128	; 0x80
 8003868:	6804      	ldr	r4, [r0, #0]
 800386a:	04db      	lsls	r3, r3, #19
 800386c:	6826      	ldr	r6, [r4, #0]
 800386e:	4333      	orrs	r3, r6
 8003870:	6023      	str	r3, [r4, #0]
 8003872:	f385 8810 	msr	PRIMASK, r5
    return (UART_Start_Receive_IT(huart, pData, Size));
 8003876:	f7ff ff3b 	bl	80036f0 <UART_Start_Receive_IT>
 800387a:	0003      	movs	r3, r0
}
 800387c:	0018      	movs	r0, r3
 800387e:	bd70      	pop	{r4, r5, r6, pc}
 8003880:	40008000 	.word	0x40008000

08003884 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003886:	6e43      	ldr	r3, [r0, #100]	; 0x64
{
 8003888:	0004      	movs	r4, r0
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800388a:	2b00      	cmp	r3, #0
 800388c:	d102      	bne.n	8003894 <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
    huart->NbRxDataToProcess = 1U;
 800388e:	4b0d      	ldr	r3, [pc, #52]	; (80038c4 <UARTEx_SetNbDataToProcess+0x40>)
 8003890:	6683      	str	r3, [r0, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003892:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003894:	6803      	ldr	r3, [r0, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003896:	4e0c      	ldr	r6, [pc, #48]	; (80038c8 <UARTEx_SetNbDataToProcess+0x44>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003898:	689f      	ldr	r7, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800389a:	689b      	ldr	r3, [r3, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 800389c:	4d0b      	ldr	r5, [pc, #44]	; (80038cc <UARTEx_SetNbDataToProcess+0x48>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800389e:	0f5b      	lsrs	r3, r3, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80038a0:	5cf0      	ldrb	r0, [r6, r3]
                               (uint16_t)denominator[tx_fifo_threshold];
 80038a2:	5ce9      	ldrb	r1, [r5, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80038a4:	00c0      	lsls	r0, r0, #3
 80038a6:	f7fc fce1 	bl	800026c <__divsi3>
 80038aa:	0023      	movs	r3, r4
 80038ac:	336a      	adds	r3, #106	; 0x6a
 80038ae:	8018      	strh	r0, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80038b0:	013b      	lsls	r3, r7, #4
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80038b2:	0f5b      	lsrs	r3, r3, #29
 80038b4:	5cf0      	ldrb	r0, [r6, r3]
                               (uint16_t)denominator[rx_fifo_threshold];
 80038b6:	5ce9      	ldrb	r1, [r5, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80038b8:	00c0      	lsls	r0, r0, #3
 80038ba:	f7fc fcd7 	bl	800026c <__divsi3>
 80038be:	3468      	adds	r4, #104	; 0x68
 80038c0:	8020      	strh	r0, [r4, #0]
}
 80038c2:	e7e6      	b.n	8003892 <UARTEx_SetNbDataToProcess+0xe>
 80038c4:	00010001 	.word	0x00010001
 80038c8:	080065d0 	.word	0x080065d0
 80038cc:	080065c8 	.word	0x080065c8

080038d0 <HAL_UARTEx_WakeupCallback>:
}
 80038d0:	4770      	bx	lr

080038d2 <HAL_UARTEx_RxFifoFullCallback>:
 80038d2:	4770      	bx	lr

080038d4 <HAL_UARTEx_TxFifoEmptyCallback>:
 80038d4:	4770      	bx	lr
	...

080038d8 <HAL_UARTEx_DisableFifoMode>:
{
 80038d8:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 80038da:	0004      	movs	r4, r0
 80038dc:	3480      	adds	r4, #128	; 0x80
 80038de:	7822      	ldrb	r2, [r4, #0]
{
 80038e0:	0003      	movs	r3, r0
  __HAL_LOCK(huart);
 80038e2:	2002      	movs	r0, #2
 80038e4:	2a01      	cmp	r2, #1
 80038e6:	d011      	beq.n	800390c <HAL_UARTEx_DisableFifoMode+0x34>
  huart->gState = HAL_UART_STATE_BUSY;
 80038e8:	001d      	movs	r5, r3
 80038ea:	2224      	movs	r2, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80038ec:	2601      	movs	r6, #1
  huart->gState = HAL_UART_STATE_BUSY;
 80038ee:	3508      	adds	r5, #8
 80038f0:	67ea      	str	r2, [r5, #124]	; 0x7c
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 80038f6:	6810      	ldr	r0, [r2, #0]
 80038f8:	43b0      	bics	r0, r6
 80038fa:	6010      	str	r0, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80038fc:	4804      	ldr	r0, [pc, #16]	; (8003910 <HAL_UARTEx_DisableFifoMode+0x38>)
 80038fe:	4001      	ands	r1, r0
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003900:	2000      	movs	r0, #0
 8003902:	6658      	str	r0, [r3, #100]	; 0x64
  huart->gState = HAL_UART_STATE_READY;
 8003904:	2320      	movs	r3, #32
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003906:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003908:	67eb      	str	r3, [r5, #124]	; 0x7c
  __HAL_UNLOCK(huart);
 800390a:	7020      	strb	r0, [r4, #0]
}
 800390c:	bd70      	pop	{r4, r5, r6, pc}
 800390e:	46c0      	nop			; (mov r8, r8)
 8003910:	dfffffff 	.word	0xdfffffff

08003914 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8003914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(huart);
 8003916:	0005      	movs	r5, r0
 8003918:	3580      	adds	r5, #128	; 0x80
 800391a:	782b      	ldrb	r3, [r5, #0]
{
 800391c:	0004      	movs	r4, r0
 800391e:	000a      	movs	r2, r1
  __HAL_LOCK(huart);
 8003920:	2002      	movs	r0, #2
 8003922:	2b01      	cmp	r3, #1
 8003924:	d018      	beq.n	8003958 <HAL_UARTEx_SetTxFifoThreshold+0x44>
  huart->gState = HAL_UART_STATE_BUSY;
 8003926:	0026      	movs	r6, r4
 8003928:	2324      	movs	r3, #36	; 0x24
  __HAL_LOCK(huart);
 800392a:	3801      	subs	r0, #1
 800392c:	7028      	strb	r0, [r5, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800392e:	3608      	adds	r6, #8
 8003930:	67f3      	str	r3, [r6, #124]	; 0x7c
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003932:	6823      	ldr	r3, [r4, #0]
 8003934:	681f      	ldr	r7, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8003936:	6819      	ldr	r1, [r3, #0]
 8003938:	4381      	bics	r1, r0
 800393a:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800393c:	6899      	ldr	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 800393e:	0020      	movs	r0, r4
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003940:	00c9      	lsls	r1, r1, #3
 8003942:	08c9      	lsrs	r1, r1, #3
 8003944:	4311      	orrs	r1, r2
 8003946:	6099      	str	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 8003948:	f7ff ff9c 	bl	8003884 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800394c:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(huart);
 800394e:	2000      	movs	r0, #0
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003950:	601f      	str	r7, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003952:	2320      	movs	r3, #32
 8003954:	67f3      	str	r3, [r6, #124]	; 0x7c
  __HAL_UNLOCK(huart);
 8003956:	7028      	strb	r0, [r5, #0]
}
 8003958:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800395c <HAL_UARTEx_SetRxFifoThreshold>:
{
 800395c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(huart);
 800395e:	0005      	movs	r5, r0
 8003960:	3580      	adds	r5, #128	; 0x80
 8003962:	782b      	ldrb	r3, [r5, #0]
{
 8003964:	0004      	movs	r4, r0
 8003966:	000a      	movs	r2, r1
  __HAL_LOCK(huart);
 8003968:	2002      	movs	r0, #2
 800396a:	2b01      	cmp	r3, #1
 800396c:	d018      	beq.n	80039a0 <HAL_UARTEx_SetRxFifoThreshold+0x44>
  huart->gState = HAL_UART_STATE_BUSY;
 800396e:	0026      	movs	r6, r4
 8003970:	2324      	movs	r3, #36	; 0x24
  __HAL_LOCK(huart);
 8003972:	3801      	subs	r0, #1
 8003974:	7028      	strb	r0, [r5, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003976:	3608      	adds	r6, #8
 8003978:	67f3      	str	r3, [r6, #124]	; 0x7c
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800397a:	6823      	ldr	r3, [r4, #0]
 800397c:	681f      	ldr	r7, [r3, #0]
  __HAL_UART_DISABLE(huart);
 800397e:	6819      	ldr	r1, [r3, #0]
 8003980:	4381      	bics	r1, r0
 8003982:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003984:	6899      	ldr	r1, [r3, #8]
 8003986:	4807      	ldr	r0, [pc, #28]	; (80039a4 <HAL_UARTEx_SetRxFifoThreshold+0x48>)
 8003988:	4001      	ands	r1, r0
 800398a:	4311      	orrs	r1, r2
  UARTEx_SetNbDataToProcess(huart);
 800398c:	0020      	movs	r0, r4
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800398e:	6099      	str	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 8003990:	f7ff ff78 	bl	8003884 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003994:	6823      	ldr	r3, [r4, #0]
  __HAL_UNLOCK(huart);
 8003996:	2000      	movs	r0, #0
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003998:	601f      	str	r7, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 800399a:	2320      	movs	r3, #32
 800399c:	67f3      	str	r3, [r6, #124]	; 0x7c
  __HAL_UNLOCK(huart);
 800399e:	7028      	strb	r0, [r5, #0]
}
 80039a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039a2:	46c0      	nop			; (mov r8, r8)
 80039a4:	f1ffffff 	.word	0xf1ffffff

080039a8 <vTimerCallbackT35>:
}
#endif


void vTimerCallbackT35(TimerHandle_t *pxTimer)
{
 80039a8:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80039aa:	0006      	movs	r6, r0
	//Notify that a stream has just arrived
	int i;
	//TimerHandle_t aux;
	for(i = 0; i < numberHandlers; i++)
 80039ac:	2500      	movs	r5, #0
 80039ae:	4c11      	ldr	r4, [pc, #68]	; (80039f4 <vTimerCallbackT35+0x4c>)
 80039b0:	4b11      	ldr	r3, [pc, #68]	; (80039f8 <vTimerCallbackT35+0x50>)
 80039b2:	781b      	ldrb	r3, [r3, #0]
 80039b4:	42ab      	cmp	r3, r5
 80039b6:	dc00      	bgt.n	80039ba <vTimerCallbackT35+0x12>
			}
			xTaskNotify(mHandlers[i]->myTaskModbusAHandle, 0, eSetValueWithOverwrite);
		}

	}
}
 80039b8:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
		if( (TimerHandle_t *)mHandlers[i]->xTimerT35 ==  pxTimer ){
 80039ba:	6820      	ldr	r0, [r4, #0]
 80039bc:	0002      	movs	r2, r0
 80039be:	32bc      	adds	r2, #188	; 0xbc
 80039c0:	6812      	ldr	r2, [r2, #0]
 80039c2:	42b2      	cmp	r2, r6
 80039c4:	d112      	bne.n	80039ec <vTimerCallbackT35+0x44>
			if(mHandlers[i]->uiModbusType == MASTER_RTU)
 80039c6:	7802      	ldrb	r2, [r0, #0]
 80039c8:	2a04      	cmp	r2, #4
 80039ca:	d107      	bne.n	80039dc <vTimerCallbackT35+0x34>
				xTimerStop(mHandlers[i]->xTimerTimeout,0);
 80039cc:	2200      	movs	r2, #0
 80039ce:	30c0      	adds	r0, #192	; 0xc0
 80039d0:	9200      	str	r2, [sp, #0]
 80039d2:	0013      	movs	r3, r2
 80039d4:	2103      	movs	r1, #3
 80039d6:	6800      	ldr	r0, [r0, #0]
 80039d8:	f002 f994 	bl	8005d04 <xTimerGenericCommand>
			xTaskNotify(mHandlers[i]->myTaskModbusAHandle, 0, eSetValueWithOverwrite);
 80039dc:	2300      	movs	r3, #0
 80039de:	6820      	ldr	r0, [r4, #0]
 80039e0:	2203      	movs	r2, #3
 80039e2:	30b8      	adds	r0, #184	; 0xb8
 80039e4:	0019      	movs	r1, r3
 80039e6:	6800      	ldr	r0, [r0, #0]
 80039e8:	f002 f808 	bl	80059fc <xTaskGenericNotify>
	for(i = 0; i < numberHandlers; i++)
 80039ec:	3501      	adds	r5, #1
 80039ee:	3404      	adds	r4, #4
 80039f0:	e7de      	b.n	80039b0 <vTimerCallbackT35+0x8>
 80039f2:	46c0      	nop			; (mov r8, r8)
 80039f4:	2000145c 	.word	0x2000145c
 80039f8:	20000090 	.word	0x20000090

080039fc <vTimerCallbackTimeout>:

void vTimerCallbackTimeout(TimerHandle_t *pxTimer)
{
 80039fc:	b570      	push	{r4, r5, r6, lr}
 80039fe:	0006      	movs	r6, r0
	//Notify that a stream has just arrived
	int i;
	//TimerHandle_t aux;
	for(i = 0; i < numberHandlers; i++)
 8003a00:	2400      	movs	r4, #0
 8003a02:	4b0b      	ldr	r3, [pc, #44]	; (8003a30 <vTimerCallbackTimeout+0x34>)
 8003a04:	781b      	ldrb	r3, [r3, #0]
 8003a06:	42a3      	cmp	r3, r4
 8003a08:	dc00      	bgt.n	8003a0c <vTimerCallbackTimeout+0x10>
				xTaskNotify(mHandlers[i]->myTaskModbusAHandle, NO_REPLY, eSetValueWithOverwrite);
		}

	}

}
 8003a0a:	bd70      	pop	{r4, r5, r6, pc}
		if( (TimerHandle_t *)mHandlers[i]->xTimerTimeout ==  pxTimer ){
 8003a0c:	4a09      	ldr	r2, [pc, #36]	; (8003a34 <vTimerCallbackTimeout+0x38>)
 8003a0e:	00a3      	lsls	r3, r4, #2
 8003a10:	58d5      	ldr	r5, [r2, r3]
 8003a12:	002a      	movs	r2, r5
 8003a14:	32c0      	adds	r2, #192	; 0xc0
 8003a16:	6812      	ldr	r2, [r2, #0]
 8003a18:	42b2      	cmp	r2, r6
 8003a1a:	d106      	bne.n	8003a2a <vTimerCallbackTimeout+0x2e>
				xTaskNotify(mHandlers[i]->myTaskModbusAHandle, NO_REPLY, eSetValueWithOverwrite);
 8003a1c:	35b8      	adds	r5, #184	; 0xb8
 8003a1e:	2300      	movs	r3, #0
 8003a20:	2203      	movs	r2, #3
 8003a22:	21ff      	movs	r1, #255	; 0xff
 8003a24:	6828      	ldr	r0, [r5, #0]
 8003a26:	f001 ffe9 	bl	80059fc <xTaskGenericNotify>
	for(i = 0; i < numberHandlers; i++)
 8003a2a:	3401      	adds	r4, #1
 8003a2c:	e7e9      	b.n	8003a02 <vTimerCallbackTimeout+0x6>
 8003a2e:	46c0      	nop			; (mov r8, r8)
 8003a30:	20000090 	.word	0x20000090
 8003a34:	2000145c 	.word	0x2000145c

08003a38 <RingAdd>:
	xRingBuffer->uxBuffer[xRingBuffer->u8end] = u8Val;
 8003a38:	0002      	movs	r2, r0
{
 8003a3a:	b510      	push	{r4, lr}
	xRingBuffer->uxBuffer[xRingBuffer->u8end] = u8Val;
 8003a3c:	3281      	adds	r2, #129	; 0x81
 8003a3e:	7813      	ldrb	r3, [r2, #0]
	xRingBuffer->u8end = (xRingBuffer->u8end + 1) % MAX_BUFFER;
 8003a40:	247f      	movs	r4, #127	; 0x7f
	xRingBuffer->uxBuffer[xRingBuffer->u8end] = u8Val;
 8003a42:	54c1      	strb	r1, [r0, r3]
	if (xRingBuffer->u8available == MAX_BUFFER)
 8003a44:	0001      	movs	r1, r0
	xRingBuffer->u8end = (xRingBuffer->u8end + 1) % MAX_BUFFER;
 8003a46:	3301      	adds	r3, #1
 8003a48:	4023      	ands	r3, r4
 8003a4a:	7013      	strb	r3, [r2, #0]
	if (xRingBuffer->u8available == MAX_BUFFER)
 8003a4c:	3182      	adds	r1, #130	; 0x82
 8003a4e:	780a      	ldrb	r2, [r1, #0]
 8003a50:	2a80      	cmp	r2, #128	; 0x80
 8003a52:	d105      	bne.n	8003a60 <RingAdd+0x28>
		xRingBuffer->u8start = (xRingBuffer->u8start + 1) % MAX_BUFFER;
 8003a54:	3080      	adds	r0, #128	; 0x80
 8003a56:	7803      	ldrb	r3, [r0, #0]
 8003a58:	3301      	adds	r3, #1
 8003a5a:	4023      	ands	r3, r4
 8003a5c:	7003      	strb	r3, [r0, #0]
}
 8003a5e:	bd10      	pop	{r4, pc}
		xRingBuffer->u8available++;
 8003a60:	3201      	adds	r2, #1
 8003a62:	700a      	strb	r2, [r1, #0]
}
 8003a64:	e7fb      	b.n	8003a5e <RingAdd+0x26>

08003a66 <RingGetNBytes>:
{
 8003a66:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if(xRingBuffer->u8available == 0  || uNumber == 0 ) return 0;
 8003a68:	0006      	movs	r6, r0
{
 8003a6a:	9101      	str	r1, [sp, #4]
	if(xRingBuffer->u8available == 0  || uNumber == 0 ) return 0;
 8003a6c:	3682      	adds	r6, #130	; 0x82
{
 8003a6e:	0004      	movs	r4, r0
	if(xRingBuffer->u8available == 0  || uNumber == 0 ) return 0;
 8003a70:	7830      	ldrb	r0, [r6, #0]
 8003a72:	2800      	cmp	r0, #0
 8003a74:	d01e      	beq.n	8003ab4 <RingGetNBytes+0x4e>
 8003a76:	1e53      	subs	r3, r2, #1
 8003a78:	2000      	movs	r0, #0
 8003a7a:	061b      	lsls	r3, r3, #24
 8003a7c:	d41a      	bmi.n	8003ab4 <RingGetNBytes+0x4e>
 8003a7e:	0003      	movs	r3, r0
		buffer[uCounter] = xRingBuffer->uxBuffer[xRingBuffer->u8start];
 8003a80:	0027      	movs	r7, r4
		xRingBuffer->u8start = (xRingBuffer->u8start + 1) % MAX_BUFFER;
 8003a82:	307f      	adds	r0, #127	; 0x7f
 8003a84:	4684      	mov	ip, r0
		buffer[uCounter] = xRingBuffer->uxBuffer[xRingBuffer->u8start];
 8003a86:	3780      	adds	r7, #128	; 0x80
	for(uCounter = 0; uCounter < uNumber && uCounter< xRingBuffer->u8available ; uCounter++)
 8003a88:	7835      	ldrb	r5, [r6, #0]
 8003a8a:	b2d8      	uxtb	r0, r3
 8003a8c:	4285      	cmp	r5, r0
 8003a8e:	d90e      	bls.n	8003aae <RingGetNBytes+0x48>
		buffer[uCounter] = xRingBuffer->uxBuffer[xRingBuffer->u8start];
 8003a90:	783d      	ldrb	r5, [r7, #0]
 8003a92:	9901      	ldr	r1, [sp, #4]
 8003a94:	5d65      	ldrb	r5, [r4, r5]
 8003a96:	3001      	adds	r0, #1
 8003a98:	54cd      	strb	r5, [r1, r3]
		xRingBuffer->u8start = (xRingBuffer->u8start + 1) % MAX_BUFFER;
 8003a9a:	4661      	mov	r1, ip
 8003a9c:	783d      	ldrb	r5, [r7, #0]
 8003a9e:	3301      	adds	r3, #1
 8003aa0:	3501      	adds	r5, #1
 8003aa2:	400d      	ands	r5, r1
 8003aa4:	703d      	strb	r5, [r7, #0]
	for(uCounter = 0; uCounter < uNumber && uCounter< xRingBuffer->u8available ; uCounter++)
 8003aa6:	b2dd      	uxtb	r5, r3
 8003aa8:	b2c0      	uxtb	r0, r0
 8003aaa:	42aa      	cmp	r2, r5
 8003aac:	d8ec      	bhi.n	8003a88 <RingGetNBytes+0x22>
	xRingBuffer->u8available = xRingBuffer->u8available - uCounter;
 8003aae:	7833      	ldrb	r3, [r6, #0]
 8003ab0:	1a1b      	subs	r3, r3, r0
 8003ab2:	7033      	strb	r3, [r6, #0]
}
 8003ab4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08003ab6 <RingGetAllBytes>:
	return RingGetNBytes(xRingBuffer, buffer, xRingBuffer->u8available);
 8003ab6:	0003      	movs	r3, r0
{
 8003ab8:	b510      	push	{r4, lr}
	return RingGetNBytes(xRingBuffer, buffer, xRingBuffer->u8available);
 8003aba:	3382      	adds	r3, #130	; 0x82
 8003abc:	781a      	ldrb	r2, [r3, #0]
 8003abe:	f7ff ffd2 	bl	8003a66 <RingGetNBytes>
}
 8003ac2:	bd10      	pop	{r4, pc}

08003ac4 <getRxBuffer>:
 *
 * @return buffer size if OK, ERR_BUFF_OVERFLOW if u8BufferSize >= MAX_BUFFER
 * @ingroup buffer
 */
int8_t getRxBuffer(modbusHandler_t *modH)
{
 8003ac4:	b570      	push	{r4, r5, r6, lr}
 8003ac6:	0004      	movs	r4, r0
    bool bBuffOverflow = false;

    if (modH->EN_Port)
 8003ac8:	68c0      	ldr	r0, [r0, #12]
 8003aca:	2800      	cmp	r0, #0
 8003acc:	d003      	beq.n	8003ad6 <getRxBuffer+0x12>
    {
    	HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
 8003ace:	2200      	movs	r2, #0
 8003ad0:	8a21      	ldrh	r1, [r4, #16]
 8003ad2:	f7fe f80d 	bl	8001af0 <HAL_GPIO_WritePin>
return xRingBuffer->u8available;
 8003ad6:	0023      	movs	r3, r4
    }

    modH->u8BufferSize = RingCountBytes(&modH->xBufferRX);
 8003ad8:	0025      	movs	r5, r4
return xRingBuffer->u8available;
 8003ada:	0020      	movs	r0, r4
    modH->u8BufferSize = RingCountBytes(&modH->xBufferRX);
 8003adc:	0021      	movs	r1, r4
return xRingBuffer->u8available;
 8003ade:	334b      	adds	r3, #75	; 0x4b
 8003ae0:	33ff      	adds	r3, #255	; 0xff
    modH->u8BufferSize = RingCountBytes(&modH->xBufferRX);
 8003ae2:	781b      	ldrb	r3, [r3, #0]
 8003ae4:	3593      	adds	r5, #147	; 0x93
 8003ae6:	702b      	strb	r3, [r5, #0]
 8003ae8:	3113      	adds	r1, #19
return xRingBuffer->u8available;
 8003aea:	30c8      	adds	r0, #200	; 0xc8
    RingGetAllBytes(&modH->xBufferRX, modH->au8Buffer);
 8003aec:	f7ff ffe3 	bl	8003ab6 <RingGetAllBytes>

    modH->u16InCnt++;
 8003af0:	2000      	movs	r0, #0
 8003af2:	349c      	adds	r4, #156	; 0x9c
 8003af4:	8823      	ldrh	r3, [r4, #0]
 8003af6:	3301      	adds	r3, #1
 8003af8:	8023      	strh	r3, [r4, #0]
    if (bBuffOverflow)
    {
    	modH->u16errCnt++;
        return ERR_BUFF_OVERFLOW;  //using queues this will not happen
    }
    return modH->u8BufferSize;
 8003afa:	5628      	ldrsb	r0, [r5, r0]
}
 8003afc:	bd70      	pop	{r4, r5, r6, pc}
	...

08003b00 <ModbusInit>:
{
 8003b00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  if (numberHandlers < MAX_M_HANDLERS)
 8003b02:	4d31      	ldr	r5, [pc, #196]	; (8003bc8 <ModbusInit+0xc8>)
{
 8003b04:	0004      	movs	r4, r0
  if (numberHandlers < MAX_M_HANDLERS)
 8003b06:	782b      	ldrb	r3, [r5, #0]
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	d85c      	bhi.n	8003bc6 <ModbusInit+0xc6>
xRingBuffer->u8start = 0;
 8003b0c:	0003      	movs	r3, r0
 8003b0e:	2700      	movs	r7, #0
 8003b10:	3349      	adds	r3, #73	; 0x49
 8003b12:	33ff      	adds	r3, #255	; 0xff
 8003b14:	701f      	strb	r7, [r3, #0]
xRingBuffer->u8end = 0;
 8003b16:	705f      	strb	r7, [r3, #1]
xRingBuffer->u8available = 0;
 8003b18:	709f      	strb	r7, [r3, #2]
	  if(modH->uiModbusType == SLAVE_RTU)
 8003b1a:	7803      	ldrb	r3, [r0, #0]
 8003b1c:	2b03      	cmp	r3, #3
 8003b1e:	d10d      	bne.n	8003b3c <ModbusInit+0x3c>
	  	  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusSlave, modH, &myTaskModbusA_attributes);
 8003b20:	0001      	movs	r1, r0
 8003b22:	4a2a      	ldr	r2, [pc, #168]	; (8003bcc <ModbusInit+0xcc>)
 8003b24:	482a      	ldr	r0, [pc, #168]	; (8003bd0 <ModbusInit+0xd0>)
 8003b26:	f000 fda7 	bl	8004678 <osThreadNew>
 8003b2a:	0023      	movs	r3, r4
 8003b2c:	33b8      	adds	r3, #184	; 0xb8
		  modH->QueueTelegramHandle = osMessageQueueNew (MAX_TELEGRAMS, sizeof(modbus_t), &QueueTelegram_attributes);
 8003b2e:	6018      	str	r0, [r3, #0]
	  if  (modH->myTaskModbusAHandle == NULL)
 8003b30:	0023      	movs	r3, r4
 8003b32:	33b8      	adds	r3, #184	; 0xb8
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d125      	bne.n	8003b86 <ModbusInit+0x86>
		  while(1); //Error creating modbus task, check heap and stack size
 8003b3a:	e7fe      	b.n	8003b3a <ModbusInit+0x3a>
	  else if (modH->uiModbusType == MASTER_RTU)
 8003b3c:	2b04      	cmp	r3, #4
 8003b3e:	d11e      	bne.n	8003b7e <ModbusInit+0x7e>
		  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusMaster, modH, &myTaskModbusB_attributes);
 8003b40:	0001      	movs	r1, r0
 8003b42:	4a24      	ldr	r2, [pc, #144]	; (8003bd4 <ModbusInit+0xd4>)
 8003b44:	4824      	ldr	r0, [pc, #144]	; (8003bd8 <ModbusInit+0xd8>)
 8003b46:	f000 fd97 	bl	8004678 <osThreadNew>
 8003b4a:	0023      	movs	r3, r4
		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
 8003b4c:	0026      	movs	r6, r4
		  modH->myTaskModbusAHandle = osThreadNew(StartTaskModbusMaster, modH, &myTaskModbusB_attributes);
 8003b4e:	33b8      	adds	r3, #184	; 0xb8
 8003b50:	6018      	str	r0, [r3, #0]
				  	  	modH->u16timeOut ,     		// The timer period in ticks.
 8003b52:	3b16      	subs	r3, #22
		  modH->xTimerTimeout=xTimerCreate("xTimerTimeout",  // Just a text name, not used by the kernel.
 8003b54:	8819      	ldrh	r1, [r3, #0]
 8003b56:	4b21      	ldr	r3, [pc, #132]	; (8003bdc <ModbusInit+0xdc>)
 8003b58:	36c0      	adds	r6, #192	; 0xc0
 8003b5a:	9300      	str	r3, [sp, #0]
 8003b5c:	003a      	movs	r2, r7
 8003b5e:	6833      	ldr	r3, [r6, #0]
 8003b60:	481f      	ldr	r0, [pc, #124]	; (8003be0 <ModbusInit+0xe0>)
 8003b62:	f002 f8a9 	bl	8005cb8 <xTimerCreate>
 8003b66:	6030      	str	r0, [r6, #0]
		  if(modH->xTimerTimeout == NULL)
 8003b68:	2800      	cmp	r0, #0
 8003b6a:	d100      	bne.n	8003b6e <ModbusInit+0x6e>
			  while(1); //error creating timer, check heap and stack size
 8003b6c:	e7fe      	b.n	8003b6c <ModbusInit+0x6c>
		  modH->QueueTelegramHandle = osMessageQueueNew (MAX_TELEGRAMS, sizeof(modbus_t), &QueueTelegram_attributes);
 8003b6e:	2110      	movs	r1, #16
 8003b70:	2002      	movs	r0, #2
 8003b72:	4a1c      	ldr	r2, [pc, #112]	; (8003be4 <ModbusInit+0xe4>)
 8003b74:	f000 fe2a 	bl	80047cc <osMessageQueueNew>
		  if(modH->QueueTelegramHandle == NULL)
 8003b78:	2800      	cmp	r0, #0
 8003b7a:	d101      	bne.n	8003b80 <ModbusInit+0x80>
			  while(1); //error creating queue for telegrams, check heap and stack size
 8003b7c:	e7fe      	b.n	8003b7c <ModbusInit+0x7c>
		  while(1); //Error Modbus type not supported choose a valid Type
 8003b7e:	e7fe      	b.n	8003b7e <ModbusInit+0x7e>
		  modH->QueueTelegramHandle = osMessageQueueNew (MAX_TELEGRAMS, sizeof(modbus_t), &QueueTelegram_attributes);
 8003b80:	0023      	movs	r3, r4
 8003b82:	33b4      	adds	r3, #180	; 0xb4
 8003b84:	e7d3      	b.n	8003b2e <ModbusInit+0x2e>
	  modH->xTimerT35 = xTimerCreate("TimerT35",         // Just a text name, not used by the kernel.
 8003b86:	0026      	movs	r6, r4
 8003b88:	4b17      	ldr	r3, [pc, #92]	; (8003be8 <ModbusInit+0xe8>)
 8003b8a:	36bc      	adds	r6, #188	; 0xbc
 8003b8c:	9300      	str	r3, [sp, #0]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	2105      	movs	r1, #5
 8003b92:	6833      	ldr	r3, [r6, #0]
 8003b94:	4815      	ldr	r0, [pc, #84]	; (8003bec <ModbusInit+0xec>)
 8003b96:	f002 f88f 	bl	8005cb8 <xTimerCreate>
 8003b9a:	6030      	str	r0, [r6, #0]
	  if (modH->xTimerT35 == NULL)
 8003b9c:	2800      	cmp	r0, #0
 8003b9e:	d100      	bne.n	8003ba2 <ModbusInit+0xa2>
		  while(1); //Error creating the timer, check heap and stack size
 8003ba0:	e7fe      	b.n	8003ba0 <ModbusInit+0xa0>
	  modH->ModBusSphrHandle = osSemaphoreNew(1, 1, &ModBusSphr_attributes);
 8003ba2:	2101      	movs	r1, #1
 8003ba4:	4a12      	ldr	r2, [pc, #72]	; (8003bf0 <ModbusInit+0xf0>)
 8003ba6:	0008      	movs	r0, r1
 8003ba8:	f000 fdc7 	bl	800473a <osSemaphoreNew>
 8003bac:	0023      	movs	r3, r4
 8003bae:	33c4      	adds	r3, #196	; 0xc4
 8003bb0:	6018      	str	r0, [r3, #0]
	  if(modH->ModBusSphrHandle == NULL)
 8003bb2:	2800      	cmp	r0, #0
 8003bb4:	d100      	bne.n	8003bb8 <ModbusInit+0xb8>
		  while(1); //Error creating the semaphore, check heap and stack size
 8003bb6:	e7fe      	b.n	8003bb6 <ModbusInit+0xb6>
	  mHandlers[numberHandlers] = modH;
 8003bb8:	782b      	ldrb	r3, [r5, #0]
 8003bba:	4a0e      	ldr	r2, [pc, #56]	; (8003bf4 <ModbusInit+0xf4>)
 8003bbc:	0099      	lsls	r1, r3, #2
	  numberHandlers++;
 8003bbe:	3301      	adds	r3, #1
 8003bc0:	702b      	strb	r3, [r5, #0]
	  mHandlers[numberHandlers] = modH;
 8003bc2:	508c      	str	r4, [r1, r2]
}
 8003bc4:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
	  while(1); //error no more Modbus handlers supported
 8003bc6:	e7fe      	b.n	8003bc6 <ModbusInit+0xc6>
 8003bc8:	20000090 	.word	0x20000090
 8003bcc:	08006660 	.word	0x08006660
 8003bd0:	08003d25 	.word	0x08003d25
 8003bd4:	08006684 	.word	0x08006684
 8003bd8:	0800420d 	.word	0x0800420d
 8003bdc:	080039fd 	.word	0x080039fd
 8003be0:	080065d8 	.word	0x080065d8
 8003be4:	08006640 	.word	0x08006640
 8003be8:	080039a9 	.word	0x080039a9
 8003bec:	080065e6 	.word	0x080065e6
 8003bf0:	08006630 	.word	0x08006630
 8003bf4:	2000145c 	.word	0x2000145c

08003bf8 <ModbusStart>:
{
 8003bf8:	b510      	push	{r4, lr}
 8003bfa:	0004      	movs	r4, r0
	if (modH->EN_Port != NULL )
 8003bfc:	68c0      	ldr	r0, [r0, #12]
 8003bfe:	2800      	cmp	r0, #0
 8003c00:	d003      	beq.n	8003c0a <ModbusStart+0x12>
    	HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
 8003c02:	2200      	movs	r2, #0
 8003c04:	8a21      	ldrh	r1, [r4, #16]
 8003c06:	f7fd ff73 	bl	8001af0 <HAL_GPIO_WritePin>
    if (modH->uiModbusType == SLAVE_RTU &&  modH->au16regs == NULL )
 8003c0a:	7823      	ldrb	r3, [r4, #0]
 8003c0c:	2b03      	cmp	r3, #3
 8003c0e:	d105      	bne.n	8003c1c <ModbusStart+0x24>
 8003c10:	0023      	movs	r3, r4
 8003c12:	3398      	adds	r3, #152	; 0x98
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d100      	bne.n	8003c1c <ModbusStart+0x24>
    	while(1); //ERROR define the DATA pointer shared through Modbus
 8003c1a:	e7fe      	b.n	8003c1a <ModbusStart+0x22>
    while (HAL_UART_GetState(modH->port) != HAL_UART_STATE_READY)
 8003c1c:	6860      	ldr	r0, [r4, #4]
 8003c1e:	f7ff fb1d 	bl	800325c <HAL_UART_GetState>
 8003c22:	2820      	cmp	r0, #32
 8003c24:	d1fa      	bne.n	8003c1c <ModbusStart+0x24>
    if(HAL_UART_Receive_IT(modH->port, &modH->dataRX, 1) != HAL_OK)
 8003c26:	0021      	movs	r1, r4
 8003c28:	2201      	movs	r2, #1
 8003c2a:	6860      	ldr	r0, [r4, #4]
 8003c2c:	31b2      	adds	r1, #178	; 0xb2
 8003c2e:	f7ff fded 	bl	800380c <HAL_UART_Receive_IT>
 8003c32:	2800      	cmp	r0, #0
 8003c34:	d000      	beq.n	8003c38 <ModbusStart+0x40>
        while(1)
 8003c36:	e7fe      	b.n	8003c36 <ModbusStart+0x3e>
    modH->u8lastRec = modH->u8BufferSize = 0;
 8003c38:	0023      	movs	r3, r4
 8003c3a:	3393      	adds	r3, #147	; 0x93
 8003c3c:	7058      	strb	r0, [r3, #1]
 8003c3e:	7018      	strb	r0, [r3, #0]
    modH->u16InCnt = modH->u16OutCnt = modH->u16errCnt = 0;
 8003c40:	34a0      	adds	r4, #160	; 0xa0
    modH->u8lastRec = modH->u8BufferSize = 0;
 8003c42:	3301      	adds	r3, #1
    modH->u16InCnt = modH->u16OutCnt = modH->u16errCnt = 0;
 8003c44:	6098      	str	r0, [r3, #8]
 8003c46:	8020      	strh	r0, [r4, #0]
}
 8003c48:	bd10      	pop	{r4, pc}
	...

08003c4c <calcCRC>:
 * @return uint16_t calculated CRC value for the message
 * @ingroup Buffer
 * @ingroup u8length
 */
uint16_t calcCRC(uint8_t *Buffer, uint8_t u8length)
{
 8003c4c:	b5f0      	push	{r4, r5, r6, r7, lr}
    unsigned int temp, temp2, flag;
    temp = 0xFFFF;
    for (unsigned char i = 0; i < u8length; i++)
    {
        temp = temp ^ Buffer[i];
 8003c4e:	2408      	movs	r4, #8
        for (unsigned char j = 1; j <= 8; j++)
        {
            flag = temp & 0x0001;
 8003c50:	2501      	movs	r5, #1
    temp = 0xFFFF;
 8003c52:	4b0c      	ldr	r3, [pc, #48]	; (8003c84 <calcCRC+0x38>)
            temp >>=1;
            if (flag)
                temp ^= 0xA001;
 8003c54:	4e0c      	ldr	r6, [pc, #48]	; (8003c88 <calcCRC+0x3c>)
 8003c56:	1841      	adds	r1, r0, r1
    for (unsigned char i = 0; i < u8length; i++)
 8003c58:	4288      	cmp	r0, r1
 8003c5a:	d104      	bne.n	8003c66 <calcCRC+0x1a>
        }
    }
    // Reverse byte order.
    temp2 = temp >> 8;
 8003c5c:	0a18      	lsrs	r0, r3, #8
    temp = (temp << 8) | temp2;
 8003c5e:	021b      	lsls	r3, r3, #8
 8003c60:	4318      	orrs	r0, r3
    temp &= 0xFFFF;
    // the returned value is already swapped
    // crcLo byte is first & crcHi byte is last
    return temp;
 8003c62:	b280      	uxth	r0, r0

}
 8003c64:	bdf0      	pop	{r4, r5, r6, r7, pc}
        temp = temp ^ Buffer[i];
 8003c66:	7802      	ldrb	r2, [r0, #0]
 8003c68:	4053      	eors	r3, r2
 8003c6a:	0022      	movs	r2, r4
            flag = temp & 0x0001;
 8003c6c:	001f      	movs	r7, r3
            temp >>=1;
 8003c6e:	085b      	lsrs	r3, r3, #1
            flag = temp & 0x0001;
 8003c70:	402f      	ands	r7, r5
            if (flag)
 8003c72:	d000      	beq.n	8003c76 <calcCRC+0x2a>
                temp ^= 0xA001;
 8003c74:	4073      	eors	r3, r6
        for (unsigned char j = 1; j <= 8; j++)
 8003c76:	3a01      	subs	r2, #1
 8003c78:	b2d2      	uxtb	r2, r2
 8003c7a:	2a00      	cmp	r2, #0
 8003c7c:	d1f6      	bne.n	8003c6c <calcCRC+0x20>
    for (unsigned char i = 0; i < u8length; i++)
 8003c7e:	3001      	adds	r0, #1
 8003c80:	e7ea      	b.n	8003c58 <calcCRC+0xc>
 8003c82:	46c0      	nop			; (mov r8, r8)
 8003c84:	0000ffff 	.word	0x0000ffff
 8003c88:	0000a001 	.word	0x0000a001

08003c8c <sendTxBuffer>:
 *
 * @return nothing
 * @ingroup modH Modbus handler
 */
void sendTxBuffer(modbusHandler_t *modH)
{
 8003c8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    // append CRC to message
    uint16_t u16crc = calcCRC(modH->au8Buffer, modH->u8BufferSize);
 8003c8e:	0006      	movs	r6, r0
 8003c90:	0007      	movs	r7, r0
 8003c92:	3693      	adds	r6, #147	; 0x93
 8003c94:	7835      	ldrb	r5, [r6, #0]
 8003c96:	3713      	adds	r7, #19
{
 8003c98:	0004      	movs	r4, r0
    uint16_t u16crc = calcCRC(modH->au8Buffer, modH->u8BufferSize);
 8003c9a:	0029      	movs	r1, r5
 8003c9c:	0038      	movs	r0, r7
 8003c9e:	f7ff ffd5 	bl	8003c4c <calcCRC>
    modH->au8Buffer[ modH->u8BufferSize ] = u16crc >> 8;
 8003ca2:	1963      	adds	r3, r4, r5
 8003ca4:	0a02      	lsrs	r2, r0, #8
 8003ca6:	74da      	strb	r2, [r3, #19]
    modH->u8BufferSize++;
 8003ca8:	1c6b      	adds	r3, r5, #1
    modH->au8Buffer[ modH->u8BufferSize ] = u16crc & 0x00ff;
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	18e3      	adds	r3, r4, r3
    modH->u8BufferSize++;
 8003cae:	3502      	adds	r5, #2
    modH->au8Buffer[ modH->u8BufferSize ] = u16crc & 0x00ff;
 8003cb0:	74d8      	strb	r0, [r3, #19]
    modH->u8BufferSize++;
 8003cb2:	7035      	strb	r5, [r6, #0]
#if ENABLE_USB_CDC ==1
    if(modH->u8TypeHW == USART_HW)
    {
#endif
    	if (modH->EN_Port != NULL)
 8003cb4:	68e0      	ldr	r0, [r4, #12]
 8003cb6:	2800      	cmp	r0, #0
 8003cb8:	d003      	beq.n	8003cc2 <sendTxBuffer+0x36>
        {
            // set RS485 transceiver to transmit mode
        	HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_SET);
 8003cba:	2201      	movs	r2, #1
 8003cbc:	8a21      	ldrh	r1, [r4, #16]
 8003cbe:	f7fd ff17 	bl	8001af0 <HAL_GPIO_WritePin>
        }

        // transfer buffer to serial line
        HAL_UART_Transmit_IT(modH->port, modH->au8Buffer,  modH->u8BufferSize);
 8003cc2:	0039      	movs	r1, r7
 8003cc4:	7832      	ldrb	r2, [r6, #0]
 8003cc6:	6860      	ldr	r0, [r4, #4]
 8003cc8:	f7fe fe98 	bl	80029fc <HAL_UART_Transmit_IT>
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY); //wait notification from TXE interrupt
 8003ccc:	2101      	movs	r1, #1
 8003cce:	2001      	movs	r0, #1
 8003cd0:	4249      	negs	r1, r1
 8003cd2:	f001 fe61 	bl	8005998 <ulTaskNotifyTake>


         if (modH->EN_Port != NULL)
 8003cd6:	68e3      	ldr	r3, [r4, #12]
             //return RS485 transceiver to receive mode

        	 #if defined(STM32H745xx) || defined(STM32H743xx)  || defined(STM32F303xE)
        	 while((modH->port->Instance->ISR & USART_ISR_TC) ==0 )
             #else
        	 while((modH->port->Instance->ISR & USART_ISR_TC) ==0 )
 8003cd8:	2540      	movs	r5, #64	; 0x40
         if (modH->EN_Port != NULL)
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d117      	bne.n	8003d0e <sendTxBuffer+0x82>
        	 HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
         }


         // set timeout for master query
         if(modH->uiModbusType == MASTER_RTU )
 8003cde:	7823      	ldrb	r3, [r4, #0]
 8003ce0:	2b04      	cmp	r3, #4
 8003ce2:	d10b      	bne.n	8003cfc <sendTxBuffer+0x70>
         {
 	    	xTimerReset(modH->xTimerTimeout,0);
 8003ce4:	0023      	movs	r3, r4
 8003ce6:	33c0      	adds	r3, #192	; 0xc0
 8003ce8:	681d      	ldr	r5, [r3, #0]
 8003cea:	f001 fb95 	bl	8005418 <xTaskGetTickCount>
 8003cee:	2300      	movs	r3, #0
 8003cf0:	0002      	movs	r2, r0
 8003cf2:	2102      	movs	r1, #2
 8003cf4:	0028      	movs	r0, r5
 8003cf6:	9300      	str	r3, [sp, #0]
 8003cf8:	f002 f804 	bl	8005d04 <xTimerGenericCommand>

	}
#endif


     modH->u8BufferSize = 0;
 8003cfc:	2300      	movs	r3, #0
     // increase message counter
     modH->u16OutCnt++;
 8003cfe:	349e      	adds	r4, #158	; 0x9e
     modH->u8BufferSize = 0;
 8003d00:	7033      	strb	r3, [r6, #0]
     modH->u16OutCnt++;
 8003d02:	8823      	ldrh	r3, [r4, #0]
 8003d04:	3301      	adds	r3, #1
 8003d06:	8023      	strh	r3, [r4, #0]

}
 8003d08:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
        		taskYIELD();
 8003d0a:	f002 f96d 	bl	8005fe8 <vPortYield>
        	 while((modH->port->Instance->ISR & USART_ISR_TC) ==0 )
 8003d0e:	6863      	ldr	r3, [r4, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	69db      	ldr	r3, [r3, #28]
 8003d14:	422b      	tst	r3, r5
 8003d16:	d0f8      	beq.n	8003d0a <sendTxBuffer+0x7e>
        	 HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET);
 8003d18:	2200      	movs	r2, #0
 8003d1a:	8a21      	ldrh	r1, [r4, #16]
 8003d1c:	68e0      	ldr	r0, [r4, #12]
 8003d1e:	f7fd fee7 	bl	8001af0 <HAL_GPIO_WritePin>
 8003d22:	e7dc      	b.n	8003cde <sendTxBuffer+0x52>

08003d24 <StartTaskModbusSlave>:
{
 8003d24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d26:	0004      	movs	r4, r0
 8003d28:	b095      	sub	sp, #84	; 0x54
	  ulTaskNotifyTake(pdTRUE, portMAX_DELAY); /* Block indefinitely until a Modbus Frame arrives */
 8003d2a:	2101      	movs	r1, #1
 8003d2c:	2001      	movs	r0, #1
 8003d2e:	4249      	negs	r1, r1
 8003d30:	f001 fe32 	bl	8005998 <ulTaskNotifyTake>
	  modH->u8BufferSize = RingCountBytes(&modH->xBufferRX);
 8003d34:	0023      	movs	r3, r4
	  modH->i8lastError = 0;
 8003d36:	2200      	movs	r2, #0
	  modH->u8BufferSize = RingCountBytes(&modH->xBufferRX);
 8003d38:	334b      	adds	r3, #75	; 0x4b
	  modH->i8lastError = 0;
 8003d3a:	74a2      	strb	r2, [r4, #18]
	  modH->u8BufferSize = RingCountBytes(&modH->xBufferRX);
 8003d3c:	33ff      	adds	r3, #255	; 0xff
 8003d3e:	7819      	ldrb	r1, [r3, #0]
 8003d40:	3bb7      	subs	r3, #183	; 0xb7
 8003d42:	7019      	strb	r1, [r3, #0]
	  if (modH->EN_Port != NULL )
 8003d44:	68e0      	ldr	r0, [r4, #12]
 8003d46:	4290      	cmp	r0, r2
 8003d48:	d002      	beq.n	8003d50 <StartTaskModbusSlave+0x2c>
	   	HAL_GPIO_WritePin(modH->EN_Port, modH->EN_Pin, GPIO_PIN_RESET); // is this required?
 8003d4a:	8a21      	ldrh	r1, [r4, #16]
 8003d4c:	f7fd fed0 	bl	8001af0 <HAL_GPIO_WritePin>
 	  i8state = getRxBuffer(modH);
 8003d50:	0020      	movs	r0, r4
 8003d52:	f7ff feb7 	bl	8003ac4 <getRxBuffer>
	  if (i8state < 7){
 8003d56:	2806      	cmp	r0, #6
 8003d58:	dc07      	bgt.n	8003d6a <StartTaskModbusSlave+0x46>
		  modH->i8lastError = ERR_BAD_SIZE;
 8003d5a:	23fa      	movs	r3, #250	; 0xfa
		  modH->u16errCnt++;
 8003d5c:	0022      	movs	r2, r4
		  modH->i8lastError = ERR_BAD_SIZE;
 8003d5e:	74a3      	strb	r3, [r4, #18]
		  modH->u16errCnt++;
 8003d60:	32a0      	adds	r2, #160	; 0xa0
 8003d62:	8813      	ldrh	r3, [r2, #0]
 8003d64:	3301      	adds	r3, #1
 8003d66:	8013      	strh	r3, [r2, #0]
		  continue;
 8003d68:	e7df      	b.n	8003d2a <StartTaskModbusSlave+0x6>
	  if ( modH->au8Buffer[ID] !=  modH->u8id) continue;
 8003d6a:	7a26      	ldrb	r6, [r4, #8]
 8003d6c:	7ce3      	ldrb	r3, [r4, #19]
 8003d6e:	42b3      	cmp	r3, r6
 8003d70:	d1db      	bne.n	8003d2a <StartTaskModbusSlave+0x6>
	        ((modH->au8Buffer[modH->u8BufferSize - 2] << 8)
 8003d72:	0023      	movs	r3, r4
	    if ( calcCRC( modH->au8Buffer,  modH->u8BufferSize-2 ) != u16MsgCRC )
 8003d74:	0020      	movs	r0, r4
	        ((modH->au8Buffer[modH->u8BufferSize - 2] << 8)
 8003d76:	3393      	adds	r3, #147	; 0x93
 8003d78:	781d      	ldrb	r5, [r3, #0]
	    if ( calcCRC( modH->au8Buffer,  modH->u8BufferSize-2 ) != u16MsgCRC )
 8003d7a:	3013      	adds	r0, #19
 8003d7c:	1ea9      	subs	r1, r5, #2
 8003d7e:	b2c9      	uxtb	r1, r1
 8003d80:	f7ff ff64 	bl	8003c4c <calcCRC>
	        ((modH->au8Buffer[modH->u8BufferSize - 2] << 8)
 8003d84:	1965      	adds	r5, r4, r5
 8003d86:	7c6a      	ldrb	r2, [r5, #17]
	         | modH->au8Buffer[modH->u8BufferSize - 1]); // combine the crc Low & High bytes
 8003d88:	7cab      	ldrb	r3, [r5, #18]
	        ((modH->au8Buffer[modH->u8BufferSize - 2] << 8)
 8003d8a:	0212      	lsls	r2, r2, #8
	    if ( calcCRC( modH->au8Buffer,  modH->u8BufferSize-2 ) != u16MsgCRC )
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	4283      	cmp	r3, r0
 8003d90:	d007      	beq.n	8003da2 <StartTaskModbusSlave+0x7e>
	    	modH->u16errCnt ++;
 8003d92:	0022      	movs	r2, r4
	        return NO_REPLY;
 8003d94:	25ff      	movs	r5, #255	; 0xff
	    	modH->u16errCnt ++;
 8003d96:	32a0      	adds	r2, #160	; 0xa0
 8003d98:	8813      	ldrh	r3, [r2, #0]
 8003d9a:	3301      	adds	r3, #1
 8003d9c:	8013      	strh	r3, [r2, #0]
		  modH->i8lastError = u8exception;
 8003d9e:	74a5      	strb	r5, [r4, #18]
		  continue;
 8003da0:	e7c3      	b.n	8003d2a <StartTaskModbusSlave+0x6>
	        if (fctsupported[i] == modH->au8Buffer[FUNC])
 8003da2:	2200      	movs	r2, #0
 8003da4:	7d23      	ldrb	r3, [r4, #20]
 8003da6:	49d4      	ldr	r1, [pc, #848]	; (80040f8 <StartTaskModbusSlave+0x3d4>)
 8003da8:	5c50      	ldrb	r0, [r2, r1]
 8003daa:	4298      	cmp	r0, r3
 8003dac:	d100      	bne.n	8003db0 <StartTaskModbusSlave+0x8c>
 8003dae:	e214      	b.n	80041da <StartTaskModbusSlave+0x4b6>
	    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 8003db0:	3201      	adds	r2, #1
 8003db2:	2a08      	cmp	r2, #8
 8003db4:	d1f8      	bne.n	8003da8 <StartTaskModbusSlave+0x84>
	    	modH->u16errCnt ++;
 8003db6:	0021      	movs	r1, r4
 8003db8:	31a0      	adds	r1, #160	; 0xa0
 8003dba:	880a      	ldrh	r2, [r1, #0]
	        return EXC_FUNC_CODE;
 8003dbc:	2501      	movs	r5, #1
	    	modH->u16errCnt ++;
 8003dbe:	3201      	adds	r2, #1
 8003dc0:	800a      	strh	r2, [r1, #0]
	  if (u8exception > 0)
 8003dc2:	e023      	b.n	8003e0c <StartTaskModbusSlave+0xe8>
	W.u8[0] = L;
 8003dc4:	25ff      	movs	r5, #255	; 0xff
 8003dc6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8003dc8:	7da1      	ldrb	r1, [r4, #22]
 8003dca:	43a8      	bics	r0, r5
 8003dcc:	4308      	orrs	r0, r1
	        u16regs = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ]) / 16;
 8003dce:	7d62      	ldrb	r2, [r4, #21]
	W.u8[1] = H;
 8003dd0:	49ca      	ldr	r1, [pc, #808]	; (80040fc <StartTaskModbusSlave+0x3d8>)
 8003dd2:	0212      	lsls	r2, r2, #8
 8003dd4:	4008      	ands	r0, r1
 8003dd6:	4310      	orrs	r0, r2
	return W.u16[0];
 8003dd8:	466a      	mov	r2, sp
	W.u8[1] = H;
 8003dda:	900b      	str	r0, [sp, #44]	; 0x2c
	return W.u16[0];
 8003ddc:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
	W.u8[0] = L;
 8003dde:	7e27      	ldrb	r7, [r4, #24]
	        u16regs = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ]) / 16;
 8003de0:	0912      	lsrs	r2, r2, #4
 8003de2:	4694      	mov	ip, r2
	W.u8[0] = L;
 8003de4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
	        u16regs += word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ]) /16;
 8003de6:	7de0      	ldrb	r0, [r4, #23]
	W.u8[0] = L;
 8003de8:	43aa      	bics	r2, r5
 8003dea:	0015      	movs	r5, r2
	return W.u16[0];
 8003dec:	466a      	mov	r2, sp
	W.u8[0] = L;
 8003dee:	433d      	orrs	r5, r7
	W.u8[1] = H;
 8003df0:	0200      	lsls	r0, r0, #8
 8003df2:	4029      	ands	r1, r5
 8003df4:	4301      	orrs	r1, r0
 8003df6:	910c      	str	r1, [sp, #48]	; 0x30
	return W.u16[0];
 8003df8:	8e11      	ldrh	r1, [r2, #48]	; 0x30
	        if (u16regs > modH->u16regsize) return EXC_ADDR_RANGE;
 8003dfa:	0020      	movs	r0, r4
	        u16regs += word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ]) /16;
 8003dfc:	0909      	lsrs	r1, r1, #4
	        if (u16regs > modH->u16regsize) return EXC_ADDR_RANGE;
 8003dfe:	000a      	movs	r2, r1
 8003e00:	30b0      	adds	r0, #176	; 0xb0
 8003e02:	8800      	ldrh	r0, [r0, #0]
 8003e04:	4462      	add	r2, ip
 8003e06:	4290      	cmp	r0, r2
 8003e08:	d220      	bcs.n	8003e4c <StartTaskModbusSlave+0x128>
 8003e0a:	2502      	movs	r5, #2
    modH->au8Buffer[ FUNC ]    = u8func + 0x80;
 8003e0c:	3b80      	subs	r3, #128	; 0x80
 8003e0e:	7523      	strb	r3, [r4, #20]
    modH->u8BufferSize         = EXCEPTION_SIZE;
 8003e10:	0023      	movs	r3, r4
 8003e12:	2203      	movs	r2, #3
 8003e14:	3393      	adds	r3, #147	; 0x93
    modH->au8Buffer[ ID ]      = modH->u8id;
 8003e16:	74e6      	strb	r6, [r4, #19]
    modH->au8Buffer[ 2 ]       = u8exception;
 8003e18:	7565      	strb	r5, [r4, #21]
			  sendTxBuffer(modH);
 8003e1a:	0020      	movs	r0, r4
    modH->u8BufferSize         = EXCEPTION_SIZE;
 8003e1c:	701a      	strb	r2, [r3, #0]
			  sendTxBuffer(modH);
 8003e1e:	f7ff ff35 	bl	8003c8c <sendTxBuffer>
 8003e22:	e7bc      	b.n	8003d9e <StartTaskModbusSlave+0x7a>
	W.u8[0] = L;
 8003e24:	20ff      	movs	r0, #255	; 0xff
 8003e26:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8003e28:	7da1      	ldrb	r1, [r4, #22]
 8003e2a:	4385      	bics	r5, r0
 8003e2c:	0028      	movs	r0, r5
	        u16regs = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ]) / 16;
 8003e2e:	7d62      	ldrb	r2, [r4, #21]
	W.u8[0] = L;
 8003e30:	4308      	orrs	r0, r1
	W.u8[1] = H;
 8003e32:	49b2      	ldr	r1, [pc, #712]	; (80040fc <StartTaskModbusSlave+0x3d8>)
 8003e34:	0212      	lsls	r2, r2, #8
 8003e36:	4001      	ands	r1, r0
 8003e38:	4311      	orrs	r1, r2
 8003e3a:	910a      	str	r1, [sp, #40]	; 0x28
	return W.u16[0];
 8003e3c:	466a      	mov	r2, sp
	        if (u16regs > modH->u16regsize) return EXC_ADDR_RANGE;
 8003e3e:	0021      	movs	r1, r4
	return W.u16[0];
 8003e40:	8d12      	ldrh	r2, [r2, #40]	; 0x28
	        if (u16regs > modH->u16regsize) return EXC_ADDR_RANGE;
 8003e42:	31b0      	adds	r1, #176	; 0xb0
 8003e44:	8809      	ldrh	r1, [r1, #0]
 8003e46:	0912      	lsrs	r2, r2, #4
	        if (u16regs > modH->u16regsize) return EXC_ADDR_RANGE;
 8003e48:	4291      	cmp	r1, r2
 8003e4a:	d3de      	bcc.n	8003e0a <StartTaskModbusSlave+0xe6>
	  modH->i8lastError = 0;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	74a3      	strb	r3, [r4, #18]
	  xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8003e50:	0023      	movs	r3, r4
 8003e52:	2101      	movs	r1, #1
 8003e54:	33c4      	adds	r3, #196	; 0xc4
 8003e56:	6818      	ldr	r0, [r3, #0]
 8003e58:	4249      	negs	r1, r1
 8003e5a:	f000 ffe2 	bl	8004e22 <xQueueSemaphoreTake>
	    switch(modH->au8Buffer[ FUNC ] )
 8003e5e:	7d20      	ldrb	r0, [r4, #20]
 8003e60:	3801      	subs	r0, #1
 8003e62:	280f      	cmp	r0, #15
 8003e64:	d900      	bls.n	8003e68 <StartTaskModbusSlave+0x144>
 8003e66:	e0dd      	b.n	8004024 <StartTaskModbusSlave+0x300>
 8003e68:	f7fc f96c 	bl	8000144 <__gnu_thumb1_case_uhi>
 8003e6c:	003e003e 	.word	0x003e003e
 8003e70:	00aa00aa 	.word	0x00aa00aa
 8003e74:	012600f8 	.word	0x012600f8
 8003e78:	00dc00dc 	.word	0x00dc00dc
 8003e7c:	00dc00dc 	.word	0x00dc00dc
 8003e80:	00dc00dc 	.word	0x00dc00dc
 8003e84:	00dc00dc 	.word	0x00dc00dc
 8003e88:	0190014a 	.word	0x0190014a
	W.u8[0] = L;
 8003e8c:	20ff      	movs	r0, #255	; 0xff
 8003e8e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8003e90:	7da1      	ldrb	r1, [r4, #22]
 8003e92:	4385      	bics	r5, r0
 8003e94:	0028      	movs	r0, r5
	        u16regs = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ]);
 8003e96:	7d62      	ldrb	r2, [r4, #21]
	W.u8[0] = L;
 8003e98:	4308      	orrs	r0, r1
	W.u8[1] = H;
 8003e9a:	4998      	ldr	r1, [pc, #608]	; (80040fc <StartTaskModbusSlave+0x3d8>)
 8003e9c:	0212      	lsls	r2, r2, #8
 8003e9e:	4001      	ands	r1, r0
 8003ea0:	4311      	orrs	r1, r2
 8003ea2:	9109      	str	r1, [sp, #36]	; 0x24
	        if (u16regs > modH-> u16regsize) return EXC_ADDR_RANGE;
 8003ea4:	0021      	movs	r1, r4
	return W.u16[0];
 8003ea6:	466a      	mov	r2, sp
	        if (u16regs > modH-> u16regsize) return EXC_ADDR_RANGE;
 8003ea8:	31b0      	adds	r1, #176	; 0xb0
	return W.u16[0];
 8003eaa:	8c92      	ldrh	r2, [r2, #36]	; 0x24
	        if (u16regs > modH-> u16regsize) return EXC_ADDR_RANGE;
 8003eac:	8809      	ldrh	r1, [r1, #0]
 8003eae:	e7cb      	b.n	8003e48 <StartTaskModbusSlave+0x124>
	W.u8[0] = L;
 8003eb0:	20ff      	movs	r0, #255	; 0xff
 8003eb2:	9f08      	ldr	r7, [sp, #32]
 8003eb4:	9d07      	ldr	r5, [sp, #28]
 8003eb6:	4387      	bics	r7, r0
 8003eb8:	4385      	bics	r5, r0
 8003eba:	0038      	movs	r0, r7
 8003ebc:	7da2      	ldrb	r2, [r4, #22]
	        u16regs = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ]);
 8003ebe:	7d61      	ldrb	r1, [r4, #21]
	W.u8[0] = L;
 8003ec0:	4315      	orrs	r5, r2
	W.u8[1] = H;
 8003ec2:	4a8e      	ldr	r2, [pc, #568]	; (80040fc <StartTaskModbusSlave+0x3d8>)
 8003ec4:	0209      	lsls	r1, r1, #8
 8003ec6:	4015      	ands	r5, r2
 8003ec8:	430d      	orrs	r5, r1
 8003eca:	9507      	str	r5, [sp, #28]
	W.u8[0] = L;
 8003ecc:	7e25      	ldrb	r5, [r4, #24]
	        u16regs += word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ]);
 8003ece:	7de1      	ldrb	r1, [r4, #23]
	W.u8[0] = L;
 8003ed0:	4328      	orrs	r0, r5
	W.u8[1] = H;
 8003ed2:	0209      	lsls	r1, r1, #8
 8003ed4:	4002      	ands	r2, r0
 8003ed6:	430a      	orrs	r2, r1
	        u16regs += word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ]);
 8003ed8:	9907      	ldr	r1, [sp, #28]
	W.u8[1] = H;
 8003eda:	9208      	str	r2, [sp, #32]
	        u16regs += word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ]);
 8003edc:	1852      	adds	r2, r2, r1
	        if (u16regs > modH->u16regsize) return EXC_ADDR_RANGE;
 8003ede:	0021      	movs	r1, r4
 8003ee0:	31b0      	adds	r1, #176	; 0xb0
 8003ee2:	8809      	ldrh	r1, [r1, #0]
 8003ee4:	b292      	uxth	r2, r2
 8003ee6:	e7af      	b.n	8003e48 <StartTaskModbusSlave+0x124>
	W.u8[0] = L;
 8003ee8:	20ff      	movs	r0, #255	; 0xff
 8003eea:	9e06      	ldr	r6, [sp, #24]
 8003eec:	9905      	ldr	r1, [sp, #20]
 8003eee:	4386      	bics	r6, r0
 8003ef0:	4381      	bics	r1, r0
 8003ef2:	0030      	movs	r0, r6
 8003ef4:	7da3      	ldrb	r3, [r4, #22]
    uint8_t u8currentRegister, u8currentBit, u8bytesno, u8bitsno;
    uint8_t u8CopyBufferSize;
    uint16_t u16currentCoil, u16coil;

    // get the first and last coil from the message
    uint16_t u16StartCoil = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ] );
 8003ef6:	7d62      	ldrb	r2, [r4, #21]
	W.u8[0] = L;
 8003ef8:	4319      	orrs	r1, r3
	W.u8[1] = H;
 8003efa:	4b80      	ldr	r3, [pc, #512]	; (80040fc <StartTaskModbusSlave+0x3d8>)
 8003efc:	0212      	lsls	r2, r2, #8
 8003efe:	4019      	ands	r1, r3
 8003f00:	4311      	orrs	r1, r2
	W.u8[0] = L;
 8003f02:	7e25      	ldrb	r5, [r4, #24]
	W.u8[1] = H;
 8003f04:	9105      	str	r1, [sp, #20]
    uint16_t u16Coilno = word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ] );
 8003f06:	7de1      	ldrb	r1, [r4, #23]
	W.u8[0] = L;
 8003f08:	4328      	orrs	r0, r5
	W.u8[1] = H;
 8003f0a:	0209      	lsls	r1, r1, #8
 8003f0c:	4003      	ands	r3, r0
 8003f0e:	430b      	orrs	r3, r1
 8003f10:	9306      	str	r3, [sp, #24]
	return W.u16[0];
 8003f12:	466b      	mov	r3, sp
 8003f14:	8b19      	ldrh	r1, [r3, #24]

    // put the number of bytes in the outcoming message
    u8bytesno = (uint8_t) (u16Coilno / 8);
    if (u16Coilno % 8 != 0) u8bytesno ++;
 8003f16:	2007      	movs	r0, #7
 8003f18:	000d      	movs	r5, r1
	return W.u16[0];
 8003f1a:	466a      	mov	r2, sp
    u8bytesno = (uint8_t) (u16Coilno / 8);
 8003f1c:	08cb      	lsrs	r3, r1, #3
    if (u16Coilno % 8 != 0) u8bytesno ++;
 8003f1e:	4005      	ands	r5, r0
	return W.u16[0];
 8003f20:	8a92      	ldrh	r2, [r2, #20]
    u8bytesno = (uint8_t) (u16Coilno / 8);
 8003f22:	b2db      	uxtb	r3, r3
    if (u16Coilno % 8 != 0) u8bytesno ++;
 8003f24:	9513      	str	r5, [sp, #76]	; 0x4c
 8003f26:	4201      	tst	r1, r0
 8003f28:	d001      	beq.n	8003f2e <StartTaskModbusSlave+0x20a>
 8003f2a:	3301      	adds	r3, #1
 8003f2c:	b2db      	uxtb	r3, r3
    modH->au8Buffer[ ADD_HI ]  = u8bytesno;
    modH->u8BufferSize         = ADD_LO;
 8003f2e:	0027      	movs	r7, r4
 8003f30:	2003      	movs	r0, #3
 8003f32:	3793      	adds	r7, #147	; 0x93
    modH->au8Buffer[ ADD_HI ]  = u8bytesno;
 8003f34:	7563      	strb	r3, [r4, #21]
    modH->u8BufferSize         = ADD_LO;
 8003f36:	7038      	strb	r0, [r7, #0]
    modH->au8Buffer[modH->u8BufferSize + u8bytesno - 1 ] = 0;
 8003f38:	18e0      	adds	r0, r4, r3
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	1851      	adds	r1, r2, r1
 8003f3e:	b289      	uxth	r1, r1
 8003f40:	7543      	strb	r3, [r0, #21]

    // read each coil from the register map and put its value inside the outcoming message
    u8bitsno = 0;

    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 8003f42:	9112      	str	r1, [sp, #72]	; 0x48
 8003f44:	9711      	str	r7, [sp, #68]	; 0x44
 8003f46:	9911      	ldr	r1, [sp, #68]	; 0x44
 8003f48:	9812      	ldr	r0, [sp, #72]	; 0x48
 8003f4a:	7809      	ldrb	r1, [r1, #0]
 8003f4c:	4290      	cmp	r0, r2
 8003f4e:	d10e      	bne.n	8003f6e <StartTaskModbusSlave+0x24a>
            modH->u8BufferSize++;
        }
    }

    // send outcoming message
    if (u16Coilno % 8 != 0) modH->u8BufferSize ++;
 8003f50:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d001      	beq.n	8003f5a <StartTaskModbusSlave+0x236>
 8003f56:	3101      	adds	r1, #1
 8003f58:	7039      	strb	r1, [r7, #0]
    u8CopyBufferSize = modH->u8BufferSize +2;
 8003f5a:	783d      	ldrb	r5, [r7, #0]
				modH->au8Buffer[ (BYTE_CNT + 2) + i * 2 ]);

        modH->au16regs[ u8StartAdd + i ] = temp;
    }
    u8CopyBufferSize = modH->u8BufferSize +2;
    sendTxBuffer(modH);
 8003f5c:	0020      	movs	r0, r4
 8003f5e:	f7ff fe95 	bl	8003c8c <sendTxBuffer>
				modH->i8state = process_FC16(modH);
 8003f62:	0023      	movs	r3, r4
    u8CopyBufferSize = modH->u8BufferSize +2;
 8003f64:	3502      	adds	r5, #2
 8003f66:	b2ed      	uxtb	r5, r5
				modH->i8state = process_FC16(modH);
 8003f68:	33b3      	adds	r3, #179	; 0xb3
 8003f6a:	701d      	strb	r5, [r3, #0]
				break;
 8003f6c:	e05a      	b.n	8004024 <StartTaskModbusSlave+0x300>
        bitWrite(
 8003f6e:	1860      	adds	r0, r4, r1
 8003f70:	7cc6      	ldrb	r6, [r0, #19]
 8003f72:	2001      	movs	r0, #1
 8003f74:	4098      	lsls	r0, r3
 8003f76:	b2c0      	uxtb	r0, r0
 8003f78:	9010      	str	r0, [sp, #64]	; 0x40
 8003f7a:	2098      	movs	r0, #152	; 0x98
 8003f7c:	4684      	mov	ip, r0
 8003f7e:	44a4      	add	ip, r4
 8003f80:	4660      	mov	r0, ip
        u8currentRegister = (uint8_t) (u16coil / 16);
 8003f82:	0915      	lsrs	r5, r2, #4
        bitWrite(
 8003f84:	6800      	ldr	r0, [r0, #0]
 8003f86:	b2ed      	uxtb	r5, r5
 8003f88:	006d      	lsls	r5, r5, #1
 8003f8a:	5a2d      	ldrh	r5, [r5, r0]
 8003f8c:	200f      	movs	r0, #15
 8003f8e:	4010      	ands	r0, r2
 8003f90:	4105      	asrs	r5, r0
 8003f92:	2001      	movs	r0, #1
 8003f94:	4205      	tst	r5, r0
 8003f96:	d00e      	beq.n	8003fb6 <StartTaskModbusSlave+0x292>
 8003f98:	9810      	ldr	r0, [sp, #64]	; 0x40
 8003f9a:	1865      	adds	r5, r4, r1
 8003f9c:	4330      	orrs	r0, r6
 8003f9e:	74e8      	strb	r0, [r5, #19]
        u8bitsno ++;
 8003fa0:	3301      	adds	r3, #1
 8003fa2:	b2db      	uxtb	r3, r3
        if (u8bitsno > 7)
 8003fa4:	2b07      	cmp	r3, #7
 8003fa6:	d903      	bls.n	8003fb0 <StartTaskModbusSlave+0x28c>
            modH->u8BufferSize++;
 8003fa8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003faa:	3101      	adds	r1, #1
 8003fac:	7019      	strb	r1, [r3, #0]
            u8bitsno = 0;
 8003fae:	2300      	movs	r3, #0
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 8003fb0:	3201      	adds	r2, #1
 8003fb2:	b292      	uxth	r2, r2
 8003fb4:	e7c7      	b.n	8003f46 <StartTaskModbusSlave+0x222>
        bitWrite(
 8003fb6:	9810      	ldr	r0, [sp, #64]	; 0x40
 8003fb8:	4386      	bics	r6, r0
 8003fba:	1860      	adds	r0, r4, r1
 8003fbc:	74c6      	strb	r6, [r0, #19]
 8003fbe:	e7ef      	b.n	8003fa0 <StartTaskModbusSlave+0x27c>
	W.u8[0] = L;
 8003fc0:	20ff      	movs	r0, #255	; 0xff
 8003fc2:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 8003fc4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003fc6:	4386      	bics	r6, r0
 8003fc8:	4382      	bics	r2, r0
 8003fca:	0030      	movs	r0, r6
 8003fcc:	7da3      	ldrb	r3, [r4, #22]
    uint8_t u8StartAdd = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ] );
 8003fce:	7d61      	ldrb	r1, [r4, #21]
	W.u8[0] = L;
 8003fd0:	431a      	orrs	r2, r3
 8003fd2:	920e      	str	r2, [sp, #56]	; 0x38
	W.u8[1] = H;
 8003fd4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003fd6:	4a49      	ldr	r2, [pc, #292]	; (80040fc <StartTaskModbusSlave+0x3d8>)
 8003fd8:	0209      	lsls	r1, r1, #8
 8003fda:	4013      	ands	r3, r2
 8003fdc:	4319      	orrs	r1, r3
	W.u8[0] = L;
 8003fde:	7e25      	ldrb	r5, [r4, #24]
	W.u8[1] = H;
 8003fe0:	910e      	str	r1, [sp, #56]	; 0x38
    uint8_t u8regsno = word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ] );
 8003fe2:	7de1      	ldrb	r1, [r4, #23]
	W.u8[0] = L;
 8003fe4:	4328      	orrs	r0, r5
	W.u8[1] = H;
 8003fe6:	4002      	ands	r2, r0
 8003fe8:	0209      	lsls	r1, r1, #8
 8003fea:	4311      	orrs	r1, r2
    for (i = u8StartAdd; i < u8StartAdd + u8regsno; i++)
 8003fec:	b2db      	uxtb	r3, r3
    uint8_t u8regsno = word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ] );
 8003fee:	b2d2      	uxtb	r2, r2
	W.u8[1] = H;
 8003ff0:	910f      	str	r1, [sp, #60]	; 0x3c
    modH->au8Buffer[ 2 ]       = u8regsno * 2;
 8003ff2:	0051      	lsls	r1, r2, #1
    for (i = u8StartAdd; i < u8StartAdd + u8regsno; i++)
 8003ff4:	189a      	adds	r2, r3, r2
 8003ff6:	9211      	str	r2, [sp, #68]	; 0x44
    	modH->au8Buffer[ modH->u8BufferSize ] = highByte(modH->au16regs[i]);
 8003ff8:	2298      	movs	r2, #152	; 0x98
    modH->au8Buffer[ 2 ]       = u8regsno * 2;
 8003ffa:	7561      	strb	r1, [r4, #21]
    modH->u8BufferSize         = 3;
 8003ffc:	0021      	movs	r1, r4
 8003ffe:	2003      	movs	r0, #3
    	modH->au8Buffer[ modH->u8BufferSize ] = highByte(modH->au16regs[i]);
 8004000:	4694      	mov	ip, r2
    modH->u8BufferSize         = 3;
 8004002:	3193      	adds	r1, #147	; 0x93
 8004004:	7008      	strb	r0, [r1, #0]
    	modH->au8Buffer[ modH->u8BufferSize ] = highByte(modH->au16regs[i]);
 8004006:	44a4      	add	ip, r4
    for (i = u8StartAdd; i < u8StartAdd + u8regsno; i++)
 8004008:	780a      	ldrb	r2, [r1, #0]
 800400a:	1c95      	adds	r5, r2, #2
 800400c:	b2e8      	uxtb	r0, r5
 800400e:	9010      	str	r0, [sp, #64]	; 0x40
 8004010:	9811      	ldr	r0, [sp, #68]	; 0x44
 8004012:	4283      	cmp	r3, r0
 8004014:	db0f      	blt.n	8004036 <StartTaskModbusSlave+0x312>
    sendTxBuffer(modH);
 8004016:	0020      	movs	r0, r4
 8004018:	f7ff fe38 	bl	8003c8c <sendTxBuffer>
				modH->i8state = process_FC3(modH);
 800401c:	0023      	movs	r3, r4
 800401e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004020:	33b3      	adds	r3, #179	; 0xb3
				modH->i8state = process_FC6(modH);
 8004022:	701a      	strb	r2, [r3, #0]
	    xSemaphoreGive(modH->ModBusSphrHandle); //Release the semaphore
 8004024:	0020      	movs	r0, r4
 8004026:	2300      	movs	r3, #0
 8004028:	30c4      	adds	r0, #196	; 0xc4
 800402a:	001a      	movs	r2, r3
 800402c:	0019      	movs	r1, r3
 800402e:	6800      	ldr	r0, [r0, #0]
 8004030:	f000 fd98 	bl	8004b64 <xQueueGenericSend>
	    continue;
 8004034:	e679      	b.n	8003d2a <StartTaskModbusSlave+0x6>
    	modH->au8Buffer[ modH->u8BufferSize ] = highByte(modH->au16regs[i]);
 8004036:	4660      	mov	r0, ip
 8004038:	6807      	ldr	r7, [r0, #0]
 800403a:	18a0      	adds	r0, r4, r2
 800403c:	0005      	movs	r5, r0
 800403e:	005e      	lsls	r6, r3, #1
 8004040:	5bb8      	ldrh	r0, [r7, r6]
    	modH->u8BufferSize++;
 8004042:	3201      	adds	r2, #1
    	modH->au8Buffer[ modH->u8BufferSize ] = highByte(modH->au16regs[i]);
 8004044:	0a00      	lsrs	r0, r0, #8
    	modH->u8BufferSize++;
 8004046:	b2d2      	uxtb	r2, r2
    	modH->au8Buffer[ modH->u8BufferSize ] = highByte(modH->au16regs[i]);
 8004048:	74e8      	strb	r0, [r5, #19]
    	modH->u8BufferSize++;
 800404a:	700a      	strb	r2, [r1, #0]
    	modH->au8Buffer[ modH->u8BufferSize ] = lowByte(modH->au16regs[i]);
 800404c:	5bb8      	ldrh	r0, [r7, r6]
 800404e:	18a2      	adds	r2, r4, r2
 8004050:	74d0      	strb	r0, [r2, #19]
    	modH->u8BufferSize++;
 8004052:	9a10      	ldr	r2, [sp, #64]	; 0x40
    for (i = u8StartAdd; i < u8StartAdd + u8regsno; i++)
 8004054:	3301      	adds	r3, #1
    	modH->u8BufferSize++;
 8004056:	700a      	strb	r2, [r1, #0]
    for (i = u8StartAdd; i < u8StartAdd + u8regsno; i++)
 8004058:	b2db      	uxtb	r3, r3
 800405a:	e7d5      	b.n	8004008 <StartTaskModbusSlave+0x2e4>
	W.u8[0] = L;
 800405c:	21ff      	movs	r1, #255	; 0xff
 800405e:	9804      	ldr	r0, [sp, #16]
 8004060:	7da2      	ldrb	r2, [r4, #22]
 8004062:	4388      	bics	r0, r1
 8004064:	0001      	movs	r1, r0
    uint16_t u16coil = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ] );
 8004066:	7d63      	ldrb	r3, [r4, #21]
	W.u8[0] = L;
 8004068:	4311      	orrs	r1, r2
	W.u8[1] = H;
 800406a:	4a24      	ldr	r2, [pc, #144]	; (80040fc <StartTaskModbusSlave+0x3d8>)
 800406c:	021b      	lsls	r3, r3, #8
 800406e:	400a      	ands	r2, r1
 8004070:	431a      	orrs	r2, r3
	return W.u16[0];
 8004072:	466b      	mov	r3, sp
	W.u8[1] = H;
 8004074:	9204      	str	r2, [sp, #16]
    u8currentBit = (uint8_t) (u16coil % 16);
 8004076:	220f      	movs	r2, #15
	return W.u16[0];
 8004078:	8a19      	ldrh	r1, [r3, #16]
    bitWrite(
 800407a:	7de5      	ldrb	r5, [r4, #23]
    u8currentRegister = (uint8_t) (u16coil / 16);
 800407c:	090b      	lsrs	r3, r1, #4
    u8currentBit = (uint8_t) (u16coil % 16);
 800407e:	4011      	ands	r1, r2
 8004080:	0022      	movs	r2, r4
 8004082:	3298      	adds	r2, #152	; 0x98
 8004084:	6810      	ldr	r0, [r2, #0]
 8004086:	2201      	movs	r2, #1
    u8currentRegister = (uint8_t) (u16coil / 16);
 8004088:	b2db      	uxtb	r3, r3
    bitWrite(
 800408a:	4093      	lsls	r3, r2
 800408c:	408a      	lsls	r2, r1
 800408e:	2dff      	cmp	r5, #255	; 0xff
 8004090:	d10e      	bne.n	80040b0 <StartTaskModbusSlave+0x38c>
 8004092:	0011      	movs	r1, r2
 8004094:	5ac2      	ldrh	r2, [r0, r3]
 8004096:	430a      	orrs	r2, r1
 8004098:	52c2      	strh	r2, [r0, r3]
    modH->u8BufferSize = RESPONSE_SIZE;
 800409a:	0023      	movs	r3, r4
 800409c:	2206      	movs	r2, #6
 800409e:	3393      	adds	r3, #147	; 0x93
 80040a0:	701a      	strb	r2, [r3, #0]
    sendTxBuffer(modH);
 80040a2:	0020      	movs	r0, r4
 80040a4:	f7ff fdf2 	bl	8003c8c <sendTxBuffer>
				modH->i8state = process_FC6(modH);
 80040a8:	0023      	movs	r3, r4
 80040aa:	2208      	movs	r2, #8
 80040ac:	33b3      	adds	r3, #179	; 0xb3
 80040ae:	e7b8      	b.n	8004022 <StartTaskModbusSlave+0x2fe>
    bitWrite(
 80040b0:	5ac1      	ldrh	r1, [r0, r3]
 80040b2:	4391      	bics	r1, r2
 80040b4:	52c1      	strh	r1, [r0, r3]
    modH->u8BufferSize = 6;
 80040b6:	e7f0      	b.n	800409a <StartTaskModbusSlave+0x376>
	W.u8[0] = L;
 80040b8:	20ff      	movs	r0, #255	; 0xff
 80040ba:	9e03      	ldr	r6, [sp, #12]
 80040bc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80040be:	4386      	bics	r6, r0
 80040c0:	4382      	bics	r2, r0
 80040c2:	0030      	movs	r0, r6
 80040c4:	7da3      	ldrb	r3, [r4, #22]
    uint8_t u8add = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ] );
 80040c6:	7d61      	ldrb	r1, [r4, #21]
	W.u8[0] = L;
 80040c8:	431a      	orrs	r2, r3
 80040ca:	920d      	str	r2, [sp, #52]	; 0x34
	W.u8[1] = H;
 80040cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80040ce:	4a0b      	ldr	r2, [pc, #44]	; (80040fc <StartTaskModbusSlave+0x3d8>)
 80040d0:	0209      	lsls	r1, r1, #8
 80040d2:	4013      	ands	r3, r2
 80040d4:	4319      	orrs	r1, r3
	W.u8[0] = L;
 80040d6:	7e25      	ldrb	r5, [r4, #24]
	W.u8[1] = H;
 80040d8:	910d      	str	r1, [sp, #52]	; 0x34
    uint16_t u16val = word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ] );
 80040da:	7de1      	ldrb	r1, [r4, #23]
	W.u8[0] = L;
 80040dc:	4328      	orrs	r0, r5
	W.u8[1] = H;
 80040de:	0209      	lsls	r1, r1, #8
 80040e0:	4002      	ands	r2, r0
 80040e2:	430a      	orrs	r2, r1
 80040e4:	9203      	str	r2, [sp, #12]
    modH->au16regs[ u8add ] = u16val;
 80040e6:	0022      	movs	r2, r4
 80040e8:	3298      	adds	r2, #152	; 0x98
 80040ea:	6812      	ldr	r2, [r2, #0]
 80040ec:	9903      	ldr	r1, [sp, #12]
 80040ee:	b2db      	uxtb	r3, r3
 80040f0:	005b      	lsls	r3, r3, #1
 80040f2:	52d1      	strh	r1, [r2, r3]
 80040f4:	e7d1      	b.n	800409a <StartTaskModbusSlave+0x376>
 80040f6:	46c0      	nop			; (mov r8, r8)
 80040f8:	08006658 	.word	0x08006658
 80040fc:	ffff00ff 	.word	0xffff00ff
	W.u8[0] = L;
 8004100:	20ff      	movs	r0, #255	; 0xff
 8004102:	9901      	ldr	r1, [sp, #4]
 8004104:	7da2      	ldrb	r2, [r4, #22]
 8004106:	9e02      	ldr	r6, [sp, #8]
 8004108:	4381      	bics	r1, r0
 800410a:	4311      	orrs	r1, r2
    uint16_t u16StartCoil = word( modH->au8Buffer[ ADD_HI ], modH->au8Buffer[ ADD_LO ] );
 800410c:	7d63      	ldrb	r3, [r4, #21]
	W.u8[1] = H;
 800410e:	4a3e      	ldr	r2, [pc, #248]	; (8004208 <StartTaskModbusSlave+0x4e4>)
	W.u8[0] = L;
 8004110:	4386      	bics	r6, r0
	W.u8[1] = H;
 8004112:	021b      	lsls	r3, r3, #8
 8004114:	4011      	ands	r1, r2
	W.u8[0] = L;
 8004116:	0030      	movs	r0, r6
	W.u8[1] = H;
 8004118:	4319      	orrs	r1, r3
	return W.u16[0];
 800411a:	466b      	mov	r3, sp
	W.u8[0] = L;
 800411c:	7e25      	ldrb	r5, [r4, #24]
	W.u8[1] = H;
 800411e:	9101      	str	r1, [sp, #4]
    uint16_t u16Coilno = word( modH->au8Buffer[ NB_HI ], modH->au8Buffer[ NB_LO ] );
 8004120:	7de1      	ldrb	r1, [r4, #23]
	W.u8[0] = L;
 8004122:	4328      	orrs	r0, r5
	W.u8[1] = H;
 8004124:	4002      	ands	r2, r0
	return W.u16[0];
 8004126:	889b      	ldrh	r3, [r3, #4]
	W.u8[1] = H;
 8004128:	0209      	lsls	r1, r1, #8
 800412a:	430a      	orrs	r2, r1
 800412c:	9202      	str	r2, [sp, #8]
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 800412e:	18d2      	adds	r2, r2, r3
 8004130:	b292      	uxth	r2, r2
 8004132:	0027      	movs	r7, r4
 8004134:	9212      	str	r2, [sp, #72]	; 0x48
    u8frameByte = 7;
 8004136:	2007      	movs	r0, #7
    u8bitsno = 0;
 8004138:	2200      	movs	r2, #0
 800413a:	3798      	adds	r7, #152	; 0x98
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 800413c:	9912      	ldr	r1, [sp, #72]	; 0x48
 800413e:	428b      	cmp	r3, r1
 8004140:	d0ab      	beq.n	800409a <StartTaskModbusSlave+0x376>
        bitWrite(
 8004142:	210f      	movs	r1, #15
 8004144:	2501      	movs	r5, #1
 8004146:	4019      	ands	r1, r3
 8004148:	408d      	lsls	r5, r1
 800414a:	b2a9      	uxth	r1, r5
 800414c:	9110      	str	r1, [sp, #64]	; 0x40
        u8currentRegister = (uint8_t) (u16coil / 16);
 800414e:	0919      	lsrs	r1, r3, #4
 8004150:	683d      	ldr	r5, [r7, #0]
 8004152:	b2c9      	uxtb	r1, r1
 8004154:	0049      	lsls	r1, r1, #1
 8004156:	186e      	adds	r6, r5, r1
 8004158:	5a69      	ldrh	r1, [r5, r1]
        bTemp = bitRead(
 800415a:	1825      	adds	r5, r4, r0
 800415c:	7ced      	ldrb	r5, [r5, #19]
 800415e:	9111      	str	r1, [sp, #68]	; 0x44
 8004160:	4115      	asrs	r5, r2
        bitWrite(
 8004162:	2101      	movs	r1, #1
 8004164:	420d      	tst	r5, r1
 8004166:	d00d      	beq.n	8004184 <StartTaskModbusSlave+0x460>
 8004168:	9911      	ldr	r1, [sp, #68]	; 0x44
 800416a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800416c:	4329      	orrs	r1, r5
        u8bitsno ++;
 800416e:	3201      	adds	r2, #1
 8004170:	b2d2      	uxtb	r2, r2
        bitWrite(
 8004172:	8031      	strh	r1, [r6, #0]
        if (u8bitsno > 7)
 8004174:	2a07      	cmp	r2, #7
 8004176:	d902      	bls.n	800417e <StartTaskModbusSlave+0x45a>
            u8bitsno = 0;
 8004178:	2200      	movs	r2, #0
            u8frameByte++;
 800417a:	3001      	adds	r0, #1
 800417c:	b2c0      	uxtb	r0, r0
    for (u16currentCoil = 0; u16currentCoil < u16Coilno; u16currentCoil++)
 800417e:	3301      	adds	r3, #1
 8004180:	b29b      	uxth	r3, r3
 8004182:	e7db      	b.n	800413c <StartTaskModbusSlave+0x418>
        bitWrite(
 8004184:	9911      	ldr	r1, [sp, #68]	; 0x44
 8004186:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004188:	43a9      	bics	r1, r5
 800418a:	e7f0      	b.n	800416e <StartTaskModbusSlave+0x44a>
    modH->au8Buffer[ NB_HI ]   = 0;
 800418c:	2300      	movs	r3, #0
 800418e:	75e3      	strb	r3, [r4, #23]
    modH->u8BufferSize         = RESPONSE_SIZE;
 8004190:	0023      	movs	r3, r4
 8004192:	2006      	movs	r0, #6
 8004194:	3393      	adds	r3, #147	; 0x93
        modH->au16regs[ u8StartAdd + i ] = temp;
 8004196:	0026      	movs	r6, r4
    uint8_t u8StartAdd = modH->au8Buffer[ ADD_HI ] << 8 | modH->au8Buffer[ ADD_LO ];
 8004198:	7da2      	ldrb	r2, [r4, #22]
    uint8_t u8regsno = modH->au8Buffer[ NB_HI ] << 8 | modH->au8Buffer[ NB_LO ];
 800419a:	7e21      	ldrb	r1, [r4, #24]
    modH->u8BufferSize         = RESPONSE_SIZE;
 800419c:	7018      	strb	r0, [r3, #0]
    for (i = 0; i < u8regsno; i++)
 800419e:	0023      	movs	r3, r4
 80041a0:	0049      	lsls	r1, r1, #1
 80041a2:	1909      	adds	r1, r1, r4
 80041a4:	0052      	lsls	r2, r2, #1
 80041a6:	9110      	str	r1, [sp, #64]	; 0x40
	W.u8[0] = L;
 80041a8:	30f9      	adds	r0, #249	; 0xf9
        modH->au16regs[ u8StartAdd + i ] = temp;
 80041aa:	3698      	adds	r6, #152	; 0x98
    for (i = 0; i < u8regsno; i++)
 80041ac:	9910      	ldr	r1, [sp, #64]	; 0x40
 80041ae:	4299      	cmp	r1, r3
 80041b0:	d103      	bne.n	80041ba <StartTaskModbusSlave+0x496>
    u8CopyBufferSize = modH->u8BufferSize +2;
 80041b2:	0023      	movs	r3, r4
 80041b4:	3393      	adds	r3, #147	; 0x93
 80041b6:	781d      	ldrb	r5, [r3, #0]
 80041b8:	e6d0      	b.n	8003f5c <StartTaskModbusSlave+0x238>
	W.u8[0] = L;
 80041ba:	9d00      	ldr	r5, [sp, #0]
 80041bc:	7edf      	ldrb	r7, [r3, #27]
 80041be:	4385      	bics	r5, r0
 80041c0:	433d      	orrs	r5, r7
	W.u8[1] = H;
 80041c2:	002f      	movs	r7, r5
        temp = word(
 80041c4:	7e99      	ldrb	r1, [r3, #26]
	W.u8[1] = H;
 80041c6:	4d10      	ldr	r5, [pc, #64]	; (8004208 <StartTaskModbusSlave+0x4e4>)
 80041c8:	0209      	lsls	r1, r1, #8
 80041ca:	402f      	ands	r7, r5
 80041cc:	430f      	orrs	r7, r1
        modH->au16regs[ u8StartAdd + i ] = temp;
 80041ce:	6831      	ldr	r1, [r6, #0]
	W.u8[1] = H;
 80041d0:	9700      	str	r7, [sp, #0]
        modH->au16regs[ u8StartAdd + i ] = temp;
 80041d2:	528f      	strh	r7, [r1, r2]
    for (i = 0; i < u8regsno; i++)
 80041d4:	3302      	adds	r3, #2
 80041d6:	3202      	adds	r2, #2
 80041d8:	e7e8      	b.n	80041ac <StartTaskModbusSlave+0x488>
	    switch ( modH->au8Buffer[ FUNC ] )
 80041da:	1e58      	subs	r0, r3, #1
 80041dc:	280f      	cmp	r0, #15
 80041de:	d900      	bls.n	80041e2 <StartTaskModbusSlave+0x4be>
 80041e0:	e634      	b.n	8003e4c <StartTaskModbusSlave+0x128>
 80041e2:	f7fb ffa5 	bl	8000130 <__gnu_thumb1_case_shi>
 80041e6:	fdef      	.short	0xfdef
 80041e8:	fe65fdef 	.word	0xfe65fdef
 80041ec:	fe1ffe65 	.word	0xfe1ffe65
 80041f0:	fe33fe53 	.word	0xfe33fe53
 80041f4:	fe33fe33 	.word	0xfe33fe33
 80041f8:	fe33fe33 	.word	0xfe33fe33
 80041fc:	fe33fe33 	.word	0xfe33fe33
 8004200:	fdeffe33 	.word	0xfdeffe33
 8004204:	fe65      	.short	0xfe65
 8004206:	46c0      	nop			; (mov r8, r8)
 8004208:	ffff00ff 	.word	0xffff00ff

0800420c <StartTaskModbusMaster>:
{
 800420c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800420e:	0004      	movs	r4, r0
 8004210:	b08f      	sub	sp, #60	; 0x3c
	  xQueueReceive(modH->QueueTelegramHandle, &telegram, portMAX_DELAY);
 8004212:	0023      	movs	r3, r4
 8004214:	2201      	movs	r2, #1
 8004216:	ad0a      	add	r5, sp, #40	; 0x28
 8004218:	33b4      	adds	r3, #180	; 0xb4
 800421a:	0029      	movs	r1, r5
 800421c:	4252      	negs	r2, r2
 800421e:	6818      	ldr	r0, [r3, #0]
	xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8004220:	0026      	movs	r6, r4
	  xQueueReceive(modH->QueueTelegramHandle, &telegram, portMAX_DELAY);
 8004222:	f000 fd79 	bl	8004d18 <xQueueReceive>
	xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8004226:	2101      	movs	r1, #1
	  SendQuery(modH, telegram);
 8004228:	782b      	ldrb	r3, [r5, #0]
	xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 800422a:	36c4      	adds	r6, #196	; 0xc4
	  SendQuery(modH, telegram);
 800422c:	9306      	str	r3, [sp, #24]
 800422e:	786b      	ldrb	r3, [r5, #1]
	xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8004230:	4249      	negs	r1, r1
	  SendQuery(modH, telegram);
 8004232:	9307      	str	r3, [sp, #28]
 8004234:	886b      	ldrh	r3, [r5, #2]
	xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8004236:	6830      	ldr	r0, [r6, #0]
	  SendQuery(modH, telegram);
 8004238:	9308      	str	r3, [sp, #32]
 800423a:	88ad      	ldrh	r5, [r5, #4]
 800423c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
	xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 800423e:	f000 fdf0 	bl	8004e22 <xQueueSemaphoreTake>
	if (modH->i8state != COM_IDLE) error = ERR_POLLING ;
 8004242:	0022      	movs	r2, r4
 8004244:	2100      	movs	r1, #0
 8004246:	32b3      	adds	r2, #179	; 0xb3
 8004248:	9209      	str	r2, [sp, #36]	; 0x24
 800424a:	5651      	ldrsb	r1, [r2, r1]
	if (modH->u8id!=0) error = ERR_NOT_MASTER;
 800424c:	7a23      	ldrb	r3, [r4, #8]
	if (modH->i8state != COM_IDLE) error = ERR_POLLING ;
 800424e:	22fe      	movs	r2, #254	; 0xfe
 8004250:	2900      	cmp	r1, #0
 8004252:	d103      	bne.n	800425c <StartTaskModbusMaster+0x50>
	if (modH->u8id!=0) error = ERR_NOT_MASTER;
 8004254:	1e5a      	subs	r2, r3, #1
 8004256:	4193      	sbcs	r3, r2
 8004258:	425b      	negs	r3, r3
 800425a:	b2da      	uxtb	r2, r3
	if ((telegram.u8id==0) || (telegram.u8id>247)) error = ERR_BAD_SLAVE_ID;
 800425c:	9b06      	ldr	r3, [sp, #24]
 800425e:	3b01      	subs	r3, #1
 8004260:	b2db      	uxtb	r3, r3
 8004262:	2bf6      	cmp	r3, #246	; 0xf6
 8004264:	d824      	bhi.n	80042b0 <StartTaskModbusMaster+0xa4>
	if(error)
 8004266:	2a00      	cmp	r2, #0
 8004268:	d024      	beq.n	80042b4 <StartTaskModbusMaster+0xa8>
		 xSemaphoreGive(modH->ModBusSphrHandle);
 800426a:	2300      	movs	r3, #0
		 modH->i8lastError = error;
 800426c:	74a2      	strb	r2, [r4, #18]
		 xSemaphoreGive(modH->ModBusSphrHandle);
 800426e:	0019      	movs	r1, r3
 8004270:	001a      	movs	r2, r3
 8004272:	6830      	ldr	r0, [r6, #0]
 8004274:	f000 fc76 	bl	8004b64 <xQueueGenericSend>
	  ulNotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8004278:	2101      	movs	r1, #1
 800427a:	2001      	movs	r0, #1
 800427c:	4249      	negs	r1, r1
 800427e:	f001 fb8b 	bl	8005998 <ulTaskNotifyTake>
	  modH->i8lastError = 0;
 8004282:	2500      	movs	r5, #0
 8004284:	74a5      	strb	r5, [r4, #18]
      if(ulNotificationValue == NO_REPLY)
 8004286:	28ff      	cmp	r0, #255	; 0xff
 8004288:	d000      	beq.n	800428c <StartTaskModbusMaster+0x80>
 800428a:	e095      	b.n	80043b8 <StartTaskModbusMaster+0x1ac>
    	  modH->i8state = COM_IDLE;
 800428c:	0023      	movs	r3, r4
 800428e:	33b3      	adds	r3, #179	; 0xb3
 8004290:	701d      	strb	r5, [r3, #0]
    	  modH->u16errCnt++;
 8004292:	0022      	movs	r2, r4
    	  modH->i8lastError = NO_REPLY;
 8004294:	23ff      	movs	r3, #255	; 0xff
    	  modH->u16errCnt++;
 8004296:	32a0      	adds	r2, #160	; 0xa0
    	  modH->i8lastError = NO_REPLY;
 8004298:	74a3      	strb	r3, [r4, #18]
    	  modH->u16errCnt++;
 800429a:	8813      	ldrh	r3, [r2, #0]
    	  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 800429c:	2101      	movs	r1, #1
    	  modH->u16errCnt++;
 800429e:	3301      	adds	r3, #1
 80042a0:	8013      	strh	r3, [r2, #0]
    	  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 80042a2:	002b      	movs	r3, r5
 80042a4:	2203      	movs	r2, #3
		  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 80042a6:	4249      	negs	r1, r1
	  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 80042a8:	980d      	ldr	r0, [sp, #52]	; 0x34
 80042aa:	f001 fba7 	bl	80059fc <xTaskGenericNotify>
	  continue;
 80042ae:	e7b0      	b.n	8004212 <StartTaskModbusMaster+0x6>
	if ((telegram.u8id==0) || (telegram.u8id>247)) error = ERR_BAD_SLAVE_ID;
 80042b0:	22f7      	movs	r2, #247	; 0xf7
 80042b2:	e7da      	b.n	800426a <StartTaskModbusMaster+0x5e>
	modH->au16regs = telegram.au16reg;
 80042b4:	0023      	movs	r3, r4
 80042b6:	3398      	adds	r3, #152	; 0x98
 80042b8:	601f      	str	r7, [r3, #0]
	modH->au8Buffer[ ID ]         = telegram.u8id;
 80042ba:	9b06      	ldr	r3, [sp, #24]
 80042bc:	74e3      	strb	r3, [r4, #19]
	modH->au8Buffer[ FUNC ]       = telegram.u8fct;
 80042be:	9b07      	ldr	r3, [sp, #28]
 80042c0:	7523      	strb	r3, [r4, #20]
	modH->au8Buffer[ ADD_HI ]     = highByte(telegram.u16RegAdd );
 80042c2:	9b08      	ldr	r3, [sp, #32]
 80042c4:	0a1b      	lsrs	r3, r3, #8
 80042c6:	7563      	strb	r3, [r4, #21]
	modH->au8Buffer[ ADD_LO ]     = lowByte( telegram.u16RegAdd );
 80042c8:	9b08      	ldr	r3, [sp, #32]
 80042ca:	75a3      	strb	r3, [r4, #22]
	switch( telegram.u8fct )
 80042cc:	9b07      	ldr	r3, [sp, #28]
 80042ce:	1e58      	subs	r0, r3, #1
 80042d0:	280f      	cmp	r0, #15
 80042d2:	d810      	bhi.n	80042f6 <StartTaskModbusMaster+0xea>
 80042d4:	f7fb ff22 	bl	800011c <__gnu_thumb1_case_uqi>
 80042d8:	08080808 	.word	0x08080808
 80042dc:	0f0f2921 	.word	0x0f0f2921
 80042e0:	0f0f0f0f 	.word	0x0f0f0f0f
 80042e4:	522e0f0f 	.word	0x522e0f0f
	    modH->au8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 80042e8:	0a2b      	lsrs	r3, r5, #8
 80042ea:	75e3      	strb	r3, [r4, #23]
	    modH->au8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 80042ec:	7625      	strb	r5, [r4, #24]
	    modH->u8BufferSize = 6;
 80042ee:	0023      	movs	r3, r4
 80042f0:	2206      	movs	r2, #6
 80042f2:	3393      	adds	r3, #147	; 0x93
 80042f4:	701a      	strb	r2, [r3, #0]
	xSemaphoreGive(modH->ModBusSphrHandle);
 80042f6:	0020      	movs	r0, r4
 80042f8:	2300      	movs	r3, #0
 80042fa:	30c4      	adds	r0, #196	; 0xc4
 80042fc:	001a      	movs	r2, r3
 80042fe:	0019      	movs	r1, r3
 8004300:	6800      	ldr	r0, [r0, #0]
 8004302:	f000 fc2f 	bl	8004b64 <xQueueGenericSend>
	sendTxBuffer(modH);
 8004306:	0020      	movs	r0, r4
 8004308:	f7ff fcc0 	bl	8003c8c <sendTxBuffer>
	modH->i8state = COM_WAITING;
 800430c:	0023      	movs	r3, r4
 800430e:	2201      	movs	r2, #1
 8004310:	33b3      	adds	r3, #179	; 0xb3
 8004312:	701a      	strb	r2, [r3, #0]
	modH->i8lastError = 0;
 8004314:	2300      	movs	r3, #0
 8004316:	74a3      	strb	r3, [r4, #18]
	return 0;
 8004318:	e7ae      	b.n	8004278 <StartTaskModbusMaster+0x6c>
	    modH->au8Buffer[ NB_HI ]      = (( telegram.au16reg[0]> 0) ? 0xff : 0);
 800431a:	883b      	ldrh	r3, [r7, #0]
 800431c:	1e5a      	subs	r2, r3, #1
 800431e:	4193      	sbcs	r3, r2
 8004320:	425b      	negs	r3, r3
 8004322:	75e3      	strb	r3, [r4, #23]
	    modH->au8Buffer[ NB_LO ]      = 0;
 8004324:	2300      	movs	r3, #0
	    modH->au8Buffer[ NB_LO ]      = lowByte( telegram.au16reg[0]);
 8004326:	7623      	strb	r3, [r4, #24]
 8004328:	e7e1      	b.n	80042ee <StartTaskModbusMaster+0xe2>
	    modH->au8Buffer[ NB_HI ]      = highByte( telegram.au16reg[0]);
 800432a:	883b      	ldrh	r3, [r7, #0]
 800432c:	0a1b      	lsrs	r3, r3, #8
 800432e:	75e3      	strb	r3, [r4, #23]
	    modH->au8Buffer[ NB_LO ]      = lowByte( telegram.au16reg[0]);
 8004330:	883b      	ldrh	r3, [r7, #0]
 8004332:	e7f8      	b.n	8004326 <StartTaskModbusMaster+0x11a>
	    u8regsno = telegram.u16CoilsNo / 16;
 8004334:	092b      	lsrs	r3, r5, #4
	    u8bytesno = u8regsno * 2;
 8004336:	005b      	lsls	r3, r3, #1
 8004338:	b2db      	uxtb	r3, r3
	    if ((telegram.u16CoilsNo % 16) != 0)
 800433a:	072a      	lsls	r2, r5, #28
 800433c:	d001      	beq.n	8004342 <StartTaskModbusMaster+0x136>
	        u8bytesno++;
 800433e:	3301      	adds	r3, #1
 8004340:	b2db      	uxtb	r3, r3
	    modH->au8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 8004342:	0a2a      	lsrs	r2, r5, #8
	    modH->u8BufferSize = 7;
 8004344:	0021      	movs	r1, r4
	    modH->au8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 8004346:	75e2      	strb	r2, [r4, #23]
	    modH->u8BufferSize = 7;
 8004348:	2207      	movs	r2, #7
	    modH->au8Buffer[ BYTE_CNT ]    = u8bytesno;
 800434a:	7663      	strb	r3, [r4, #25]
	    modH->u8BufferSize = 7;
 800434c:	3193      	adds	r1, #147	; 0x93
	    for (uint16_t i = 0; i < u8bytesno; i++)
 800434e:	b29b      	uxth	r3, r3
	    modH->au8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 8004350:	7625      	strb	r5, [r4, #24]
	    for (uint16_t i = 0; i < u8bytesno; i++)
 8004352:	469c      	mov	ip, r3
	    modH->u8BufferSize = 7;
 8004354:	700a      	strb	r2, [r1, #0]
	    for (uint16_t i = 0; i < u8bytesno; i++)
 8004356:	2200      	movs	r2, #0
 8004358:	4562      	cmp	r2, ip
 800435a:	d2cc      	bcs.n	80042f6 <StartTaskModbusMaster+0xea>
	        if(i%2)
 800435c:	2301      	movs	r3, #1
 800435e:	0850      	lsrs	r0, r2, #1
 8004360:	0040      	lsls	r0, r0, #1
 8004362:	5bc5      	ldrh	r5, [r0, r7]
 8004364:	7808      	ldrb	r0, [r1, #0]
 8004366:	1826      	adds	r6, r4, r0
 8004368:	421a      	tst	r2, r3
 800436a:	d005      	beq.n	8004378 <StartTaskModbusMaster+0x16c>
	        modH->u8BufferSize++;
 800436c:	3001      	adds	r0, #1
	    for (uint16_t i = 0; i < u8bytesno; i++)
 800436e:	3201      	adds	r2, #1
	        	modH->au8Buffer[  modH->u8BufferSize ] = highByte( telegram.au16reg[ i/2 ] );
 8004370:	74f5      	strb	r5, [r6, #19]
	    for (uint16_t i = 0; i < u8bytesno; i++)
 8004372:	b292      	uxth	r2, r2
	        modH->u8BufferSize++;
 8004374:	7008      	strb	r0, [r1, #0]
	    for (uint16_t i = 0; i < u8bytesno; i++)
 8004376:	e7ef      	b.n	8004358 <StartTaskModbusMaster+0x14c>
	        	modH->au8Buffer[  modH->u8BufferSize ] = highByte( telegram.au16reg[ i/2 ] );
 8004378:	0a2d      	lsrs	r5, r5, #8
 800437a:	e7f7      	b.n	800436c <StartTaskModbusMaster+0x160>
	    modH->au8Buffer[ NB_HI ]      = highByte(telegram.u16CoilsNo );
 800437c:	0a2b      	lsrs	r3, r5, #8
 800437e:	75e3      	strb	r3, [r4, #23]
	    modH->au8Buffer[ NB_LO ]      = lowByte( telegram.u16CoilsNo );
 8004380:	b2eb      	uxtb	r3, r5
 8004382:	7623      	strb	r3, [r4, #24]
	    modH->au8Buffer[ BYTE_CNT ]    = (uint8_t) ( telegram.u16CoilsNo * 2 );
 8004384:	005b      	lsls	r3, r3, #1
 8004386:	7663      	strb	r3, [r4, #25]
	    modH->u8BufferSize = 7;
 8004388:	0023      	movs	r3, r4
 800438a:	2207      	movs	r2, #7
 800438c:	3393      	adds	r3, #147	; 0x93
 800438e:	701a      	strb	r2, [r3, #0]
	    for (uint16_t i=0; i< telegram.u16CoilsNo; i++)
 8004390:	003a      	movs	r2, r7
 8004392:	006d      	lsls	r5, r5, #1
 8004394:	197d      	adds	r5, r7, r5
 8004396:	42aa      	cmp	r2, r5
 8004398:	d0ad      	beq.n	80042f6 <StartTaskModbusMaster+0xea>
	        modH->au8Buffer[  modH->u8BufferSize ] = highByte(  telegram.au16reg[ i ] );
 800439a:	7818      	ldrb	r0, [r3, #0]
 800439c:	8811      	ldrh	r1, [r2, #0]
 800439e:	1826      	adds	r6, r4, r0
 80043a0:	0a09      	lsrs	r1, r1, #8
 80043a2:	74f1      	strb	r1, [r6, #19]
	        modH->u8BufferSize++;
 80043a4:	1c41      	adds	r1, r0, #1
 80043a6:	b2c9      	uxtb	r1, r1
 80043a8:	7019      	strb	r1, [r3, #0]
	        modH->au8Buffer[  modH->u8BufferSize ] = lowByte( telegram.au16reg[ i ] );
 80043aa:	8816      	ldrh	r6, [r2, #0]
 80043ac:	1861      	adds	r1, r4, r1
	        modH->u8BufferSize++;
 80043ae:	3002      	adds	r0, #2
	        modH->au8Buffer[  modH->u8BufferSize ] = lowByte( telegram.au16reg[ i ] );
 80043b0:	74ce      	strb	r6, [r1, #19]
	        modH->u8BufferSize++;
 80043b2:	3202      	adds	r2, #2
 80043b4:	7018      	strb	r0, [r3, #0]
	    for (uint16_t i=0; i< telegram.u16CoilsNo; i++)
 80043b6:	e7ee      	b.n	8004396 <StartTaskModbusMaster+0x18a>
      i8state = getRxBuffer(modH);
 80043b8:	0020      	movs	r0, r4
 80043ba:	f7ff fb83 	bl	8003ac4 <getRxBuffer>
	  if (i8state < 6){
 80043be:	2805      	cmp	r0, #5
 80043c0:	dc0c      	bgt.n	80043dc <StartTaskModbusMaster+0x1d0>
		  modH->i8state = COM_IDLE;
 80043c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
		  modH->u16errCnt++;
 80043c4:	0022      	movs	r2, r4
		  modH->i8state = COM_IDLE;
 80043c6:	701d      	strb	r5, [r3, #0]
		  modH->i8lastError = ERR_BAD_SIZE;
 80043c8:	23fa      	movs	r3, #250	; 0xfa
		  modH->u16errCnt++;
 80043ca:	32a0      	adds	r2, #160	; 0xa0
		  modH->i8lastError = ERR_BAD_SIZE;
 80043cc:	74a3      	strb	r3, [r4, #18]
		  modH->u16errCnt++;
 80043ce:	8813      	ldrh	r3, [r2, #0]
		  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 80043d0:	2106      	movs	r1, #6
		  modH->u16errCnt++;
 80043d2:	3301      	adds	r3, #1
 80043d4:	8013      	strh	r3, [r2, #0]
		  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 80043d6:	002b      	movs	r3, r5
 80043d8:	2203      	movs	r2, #3
 80043da:	e764      	b.n	80042a6 <StartTaskModbusMaster+0x9a>
	  xTimerStop(modH->xTimerTimeout,0); // cancel timeout timer
 80043dc:	0020      	movs	r0, r4
 80043de:	9500      	str	r5, [sp, #0]
 80043e0:	30c0      	adds	r0, #192	; 0xc0
 80043e2:	002a      	movs	r2, r5
 80043e4:	002b      	movs	r3, r5
 80043e6:	2103      	movs	r1, #3
 80043e8:	6800      	ldr	r0, [r0, #0]
 80043ea:	f001 fc8b 	bl	8005d04 <xTimerGenericCommand>
        ((modH->au8Buffer[modH->u8BufferSize - 2] << 8)
 80043ee:	0023      	movs	r3, r4
    if ( calcCRC(modH->au8Buffer,  modH->u8BufferSize-2) != u16MsgCRC )
 80043f0:	0020      	movs	r0, r4
        ((modH->au8Buffer[modH->u8BufferSize - 2] << 8)
 80043f2:	3393      	adds	r3, #147	; 0x93
 80043f4:	781e      	ldrb	r6, [r3, #0]
    if ( calcCRC(modH->au8Buffer,  modH->u8BufferSize-2) != u16MsgCRC )
 80043f6:	3013      	adds	r0, #19
 80043f8:	1eb1      	subs	r1, r6, #2
 80043fa:	b2c9      	uxtb	r1, r1
 80043fc:	f7ff fc26 	bl	8003c4c <calcCRC>
        ((modH->au8Buffer[modH->u8BufferSize - 2] << 8)
 8004400:	19a6      	adds	r6, r4, r6
 8004402:	7c72      	ldrb	r2, [r6, #17]
         | modH->au8Buffer[modH->u8BufferSize - 1]); // combine the crc Low & High bytes
 8004404:	7cb3      	ldrb	r3, [r6, #18]
        ((modH->au8Buffer[modH->u8BufferSize - 2] << 8)
 8004406:	0212      	lsls	r2, r2, #8
    if ( calcCRC(modH->au8Buffer,  modH->u8BufferSize-2) != u16MsgCRC )
 8004408:	4313      	orrs	r3, r2
 800440a:	4283      	cmp	r3, r0
 800440c:	d00d      	beq.n	800442a <StartTaskModbusMaster+0x21e>
    	modH->u16errCnt ++;
 800440e:	0022      	movs	r2, r4
 8004410:	2104      	movs	r1, #4
 8004412:	32a0      	adds	r2, #160	; 0xa0
 8004414:	8813      	ldrh	r3, [r2, #0]
 8004416:	3301      	adds	r3, #1
 8004418:	8013      	strh	r3, [r2, #0]
        return ERR_BAD_CRC;
 800441a:	4249      	negs	r1, r1
		 modH->i8state = COM_IDLE;
 800441c:	0022      	movs	r2, r4
 800441e:	2300      	movs	r3, #0
 8004420:	32b3      	adds	r2, #179	; 0xb3
 8004422:	7013      	strb	r3, [r2, #0]
         modH->i8lastError = u8exception;
 8004424:	74a1      	strb	r1, [r4, #18]
	  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 8004426:	2203      	movs	r2, #3
 8004428:	e73e      	b.n	80042a8 <StartTaskModbusMaster+0x9c>
    if ((modH->au8Buffer[ FUNC ] & 0x80) != 0)
 800442a:	2214      	movs	r2, #20
 800442c:	56a2      	ldrsb	r2, [r4, r2]
 800442e:	7d23      	ldrb	r3, [r4, #20]
 8004430:	2a00      	cmp	r2, #0
 8004432:	da06      	bge.n	8004442 <StartTaskModbusMaster+0x236>
    	modH->u16errCnt ++;
 8004434:	0022      	movs	r2, r4
 8004436:	32a0      	adds	r2, #160	; 0xa0
 8004438:	8813      	ldrh	r3, [r2, #0]
 800443a:	2105      	movs	r1, #5
 800443c:	3301      	adds	r3, #1
 800443e:	8013      	strh	r3, [r2, #0]
        return ERR_EXCEPTION;
 8004440:	e7eb      	b.n	800441a <StartTaskModbusMaster+0x20e>
        if (fctsupported[i] == modH->au8Buffer[FUNC])
 8004442:	4a3b      	ldr	r2, [pc, #236]	; (8004530 <StartTaskModbusMaster+0x324>)
 8004444:	5caa      	ldrb	r2, [r5, r2]
 8004446:	429a      	cmp	r2, r3
 8004448:	d009      	beq.n	800445e <StartTaskModbusMaster+0x252>
    for (uint8_t i = 0; i< sizeof( fctsupported ); i++)
 800444a:	3501      	adds	r5, #1
 800444c:	2d08      	cmp	r5, #8
 800444e:	d1f8      	bne.n	8004442 <StartTaskModbusMaster+0x236>
    	modH->u16errCnt ++;
 8004450:	0022      	movs	r2, r4
 8004452:	32a0      	adds	r2, #160	; 0xa0
 8004454:	8813      	ldrh	r3, [r2, #0]
        return EXC_FUNC_CODE;
 8004456:	2101      	movs	r1, #1
    	modH->u16errCnt ++;
 8004458:	3301      	adds	r3, #1
 800445a:	8013      	strh	r3, [r2, #0]
        return EXC_FUNC_CODE;
 800445c:	e7de      	b.n	800441c <StartTaskModbusMaster+0x210>
    return 0; // OK, no exception code thrown
 800445e:	2500      	movs	r5, #0
	  xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8004460:	0023      	movs	r3, r4
 8004462:	2101      	movs	r1, #1
 8004464:	33c4      	adds	r3, #196	; 0xc4
	  modH->i8lastError = u8exception;
 8004466:	74a5      	strb	r5, [r4, #18]
	  xSemaphoreTake(modH->ModBusSphrHandle , portMAX_DELAY); //before processing the message get the semaphore
 8004468:	6818      	ldr	r0, [r3, #0]
 800446a:	4249      	negs	r1, r1
 800446c:	f000 fcd9 	bl	8004e22 <xQueueSemaphoreTake>
	  switch( modH->au8Buffer[ FUNC ] )
 8004470:	7d23      	ldrb	r3, [r4, #20]
 8004472:	2b02      	cmp	r3, #2
 8004474:	d806      	bhi.n	8004484 <StartTaskModbusMaster+0x278>
 8004476:	2b00      	cmp	r3, #0
 8004478:	d03e      	beq.n	80044f8 <StartTaskModbusMaster+0x2ec>
 800447a:	0027      	movs	r7, r4
 800447c:	002b      	movs	r3, r5
 800447e:	20ff      	movs	r0, #255	; 0xff
 8004480:	3798      	adds	r7, #152	; 0x98
 8004482:	e036      	b.n	80044f2 <StartTaskModbusMaster+0x2e6>
 8004484:	3b03      	subs	r3, #3
 8004486:	2b01      	cmp	r3, #1
 8004488:	d836      	bhi.n	80044f8 <StartTaskModbusMaster+0x2ec>
    	modH->au16regs[ i ] = word(modH->au8Buffer[ u8byte ], modH->au8Buffer[ u8byte +1 ]);
 800448a:	0021      	movs	r1, r4
	  switch( modH->au8Buffer[ FUNC ] )
 800448c:	002b      	movs	r3, r5
	W.u8[0] = L;
 800448e:	20ff      	movs	r0, #255	; 0xff
    	modH->au16regs[ i ] = word(modH->au8Buffer[ u8byte ], modH->au8Buffer[ u8byte +1 ]);
 8004490:	3198      	adds	r1, #152	; 0x98
 8004492:	b2df      	uxtb	r7, r3
    for (i=0; i< modH->au8Buffer[ 2 ] /2; i++)
 8004494:	7d66      	ldrb	r6, [r4, #21]
 8004496:	007a      	lsls	r2, r7, #1
 8004498:	3203      	adds	r2, #3
 800449a:	b2d2      	uxtb	r2, r2
 800449c:	0876      	lsrs	r6, r6, #1
 800449e:	42b7      	cmp	r7, r6
 80044a0:	d22a      	bcs.n	80044f8 <StartTaskModbusMaster+0x2ec>
	W.u8[0] = L;
 80044a2:	9d03      	ldr	r5, [sp, #12]
    	modH->au16regs[ i ] = word(modH->au8Buffer[ u8byte ], modH->au8Buffer[ u8byte +1 ]);
 80044a4:	18a7      	adds	r7, r4, r2
 80044a6:	7cfa      	ldrb	r2, [r7, #19]
	W.u8[0] = L;
 80044a8:	7d3f      	ldrb	r7, [r7, #20]
 80044aa:	4385      	bics	r5, r0
 80044ac:	433d      	orrs	r5, r7
	W.u8[1] = H;
 80044ae:	002f      	movs	r7, r5
 80044b0:	4d20      	ldr	r5, [pc, #128]	; (8004534 <StartTaskModbusMaster+0x328>)
 80044b2:	0212      	lsls	r2, r2, #8
 80044b4:	402f      	ands	r7, r5
 80044b6:	4317      	orrs	r7, r2
    	modH->au16regs[ i ] = word(modH->au8Buffer[ u8byte ], modH->au8Buffer[ u8byte +1 ]);
 80044b8:	680a      	ldr	r2, [r1, #0]
 80044ba:	005e      	lsls	r6, r3, #1
	W.u8[1] = H;
 80044bc:	9703      	str	r7, [sp, #12]
    	modH->au16regs[ i ] = word(modH->au8Buffer[ u8byte ], modH->au8Buffer[ u8byte +1 ]);
 80044be:	5397      	strh	r7, [r2, r6]
    for (i=0; i< modH->au8Buffer[ 2 ] /2; i++)
 80044c0:	3301      	adds	r3, #1
 80044c2:	e7e6      	b.n	8004492 <StartTaskModbusMaster+0x286>
        if(i%2)
 80044c4:	18e2      	adds	r2, r4, r3
 80044c6:	683d      	ldr	r5, [r7, #0]
 80044c8:	7d91      	ldrb	r1, [r2, #22]
 80044ca:	085a      	lsrs	r2, r3, #1
 80044cc:	0052      	lsls	r2, r2, #1
 80044ce:	18ae      	adds	r6, r5, r2
 80044d0:	5aaa      	ldrh	r2, [r5, r2]
 80044d2:	2501      	movs	r5, #1
 80044d4:	422b      	tst	r3, r5
 80044d6:	d01f      	beq.n	8004518 <StartTaskModbusMaster+0x30c>
	W.u8[0] = L;
 80044d8:	9d05      	ldr	r5, [sp, #20]
 80044da:	b2d2      	uxtb	r2, r2
 80044dc:	4385      	bics	r5, r0
 80044de:	4315      	orrs	r5, r2
	W.u8[1] = H;
 80044e0:	002a      	movs	r2, r5
 80044e2:	4d14      	ldr	r5, [pc, #80]	; (8004534 <StartTaskModbusMaster+0x328>)
 80044e4:	0209      	lsls	r1, r1, #8
 80044e6:	402a      	ands	r2, r5
 80044e8:	430a      	orrs	r2, r1
 80044ea:	9205      	str	r2, [sp, #20]
     for (i=0; i< modH->au8Buffer[2]; i++) {
 80044ec:	3301      	adds	r3, #1
        	modH->au16regs[i/2]= word(highByte(modH->au16regs[i/2]), modH->au8Buffer[i+u8byte]);
 80044ee:	8032      	strh	r2, [r6, #0]
     for (i=0; i< modH->au8Buffer[2]; i++) {
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	7d62      	ldrb	r2, [r4, #21]
 80044f4:	429a      	cmp	r2, r3
 80044f6:	d8e5      	bhi.n	80044c4 <StartTaskModbusMaster+0x2b8>
	  modH->i8state = COM_IDLE;
 80044f8:	0023      	movs	r3, r4
 80044fa:	2500      	movs	r5, #0
	  xSemaphoreGive(modH->ModBusSphrHandle); //Release the semaphore
 80044fc:	0020      	movs	r0, r4
	  modH->i8state = COM_IDLE;
 80044fe:	33b3      	adds	r3, #179	; 0xb3
 8004500:	701d      	strb	r5, [r3, #0]
	  xSemaphoreGive(modH->ModBusSphrHandle); //Release the semaphore
 8004502:	30c4      	adds	r0, #196	; 0xc4
 8004504:	002b      	movs	r3, r5
 8004506:	0029      	movs	r1, r5
 8004508:	002a      	movs	r2, r5
 800450a:	6800      	ldr	r0, [r0, #0]
 800450c:	f000 fb2a 	bl	8004b64 <xQueueGenericSend>
	  xTaskNotify((TaskHandle_t)telegram.u32CurrentTask, modH->i8lastError, eSetValueWithOverwrite);
 8004510:	2112      	movs	r1, #18
 8004512:	002b      	movs	r3, r5
 8004514:	5661      	ldrsb	r1, [r4, r1]
 8004516:	e786      	b.n	8004426 <StartTaskModbusMaster+0x21a>
	W.u8[0] = L;
 8004518:	9d04      	ldr	r5, [sp, #16]
	W.u8[1] = H;
 800451a:	0a12      	lsrs	r2, r2, #8
	W.u8[0] = L;
 800451c:	4385      	bics	r5, r0
 800451e:	430d      	orrs	r5, r1
	W.u8[1] = H;
 8004520:	0029      	movs	r1, r5
 8004522:	4d04      	ldr	r5, [pc, #16]	; (8004534 <StartTaskModbusMaster+0x328>)
 8004524:	0212      	lsls	r2, r2, #8
 8004526:	4029      	ands	r1, r5
 8004528:	4311      	orrs	r1, r2
        	modH->au16regs[i/2]= word(highByte(modH->au16regs[i/2]), modH->au8Buffer[i+u8byte]);
 800452a:	000a      	movs	r2, r1
	W.u8[1] = H;
 800452c:	9104      	str	r1, [sp, #16]
	return W.u16[0];
 800452e:	e7dd      	b.n	80044ec <StartTaskModbusMaster+0x2e0>
 8004530:	08006658 	.word	0x08006658
 8004534:	ffff00ff 	.word	0xffff00ff

08004538 <HAL_UART_TxCpltCallback>:
 */

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
	/* Modbus RTU TX callback BEGIN */
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8004538:	2300      	movs	r3, #0
{
 800453a:	b530      	push	{r4, r5, lr}
	int i;
	for (i = 0; i < numberHandlers; i++ )
 800453c:	4a10      	ldr	r2, [pc, #64]	; (8004580 <HAL_UART_TxCpltCallback+0x48>)
{
 800453e:	b085      	sub	sp, #20
	for (i = 0; i < numberHandlers; i++ )
 8004540:	7811      	ldrb	r1, [r2, #0]
	{
	   	if (mHandlers[i]->port == huart )
 8004542:	4c10      	ldr	r4, [pc, #64]	; (8004584 <HAL_UART_TxCpltCallback+0x4c>)
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8004544:	9303      	str	r3, [sp, #12]
	for (i = 0; i < numberHandlers; i++ )
 8004546:	4299      	cmp	r1, r3
 8004548:	dd11      	ble.n	800456e <HAL_UART_TxCpltCallback+0x36>
	   	if (mHandlers[i]->port == huart )
 800454a:	009a      	lsls	r2, r3, #2
 800454c:	58a2      	ldr	r2, [r4, r2]
 800454e:	6855      	ldr	r5, [r2, #4]
 8004550:	4285      	cmp	r5, r0
 8004552:	d10e      	bne.n	8004572 <HAL_UART_TxCpltCallback+0x3a>
	   	{
	   		xTaskNotifyFromISR(mHandlers[i]->myTaskModbusAHandle, 0, eNoAction, &xHigherPriorityTaskWoken);
 8004554:	32b8      	adds	r2, #184	; 0xb8
 8004556:	ab03      	add	r3, sp, #12
 8004558:	9300      	str	r3, [sp, #0]
 800455a:	0010      	movs	r0, r2
 800455c:	2300      	movs	r3, #0
 800455e:	6800      	ldr	r0, [r0, #0]
 8004560:	001a      	movs	r2, r3
 8004562:	0019      	movs	r1, r3
 8004564:	f001 faae 	bl	8005ac4 <xTaskGenericNotifyFromISR>

	   		break;

	   	}
	}
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8004568:	9b03      	ldr	r3, [sp, #12]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d103      	bne.n	8004576 <HAL_UART_TxCpltCallback+0x3e>
	/*
	 * Here you should implement the callback code for other UARTs not used by Modbus
	 *
	 * */

}
 800456e:	b005      	add	sp, #20
 8004570:	bd30      	pop	{r4, r5, pc}
	for (i = 0; i < numberHandlers; i++ )
 8004572:	3301      	adds	r3, #1
 8004574:	e7e7      	b.n	8004546 <HAL_UART_TxCpltCallback+0xe>
	portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 8004576:	2280      	movs	r2, #128	; 0x80
 8004578:	4b03      	ldr	r3, [pc, #12]	; (8004588 <HAL_UART_TxCpltCallback+0x50>)
 800457a:	0552      	lsls	r2, r2, #21
 800457c:	601a      	str	r2, [r3, #0]
}
 800457e:	e7f6      	b.n	800456e <HAL_UART_TxCpltCallback+0x36>
 8004580:	20000090 	.word	0x20000090
 8004584:	2000145c 	.word	0x2000145c
 8004588:	e000ed04 	.word	0xe000ed04

0800458c <HAL_UART_RxCpltCallback>:
 * user should implement the correct control flow and verification to maintain
 * Modbus functionality.
 * @ingroup UartHandle UART HAL handler
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 800458c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800458e:	2300      	movs	r3, #0

	/* Modbus RTU RX callback BEGIN */
    int i;
    for (i = 0; i < numberHandlers; i++ )
 8004590:	4a18      	ldr	r2, [pc, #96]	; (80045f4 <HAL_UART_RxCpltCallback+0x68>)
    {
    	if (mHandlers[i]->port == UartHandle  )
 8004592:	4c19      	ldr	r4, [pc, #100]	; (80045f8 <HAL_UART_RxCpltCallback+0x6c>)
    for (i = 0; i < numberHandlers; i++ )
 8004594:	7811      	ldrb	r1, [r2, #0]
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8004596:	9303      	str	r3, [sp, #12]
    for (i = 0; i < numberHandlers; i++ )
 8004598:	4299      	cmp	r1, r3
 800459a:	dd22      	ble.n	80045e2 <HAL_UART_RxCpltCallback+0x56>
    	if (mHandlers[i]->port == UartHandle  )
 800459c:	009d      	lsls	r5, r3, #2
 800459e:	5962      	ldr	r2, [r4, r5]
 80045a0:	6856      	ldr	r6, [r2, #4]
 80045a2:	4286      	cmp	r6, r0
 80045a4:	d11e      	bne.n	80045e4 <HAL_UART_RxCpltCallback+0x58>
    	{
    		RingAdd(&mHandlers[i]->xBufferRX, mHandlers[i]->dataRX);
 80045a6:	0013      	movs	r3, r2
 80045a8:	32c8      	adds	r2, #200	; 0xc8
 80045aa:	33b2      	adds	r3, #178	; 0xb2
 80045ac:	0010      	movs	r0, r2
 80045ae:	7819      	ldrb	r1, [r3, #0]
 80045b0:	f7ff fa42 	bl	8003a38 <RingAdd>
    		HAL_UART_Receive_IT(mHandlers[i]->port, &mHandlers[i]->dataRX, 1);
 80045b4:	5963      	ldr	r3, [r4, r5]
 80045b6:	2201      	movs	r2, #1
 80045b8:	0019      	movs	r1, r3
 80045ba:	6858      	ldr	r0, [r3, #4]
 80045bc:	31b2      	adds	r1, #178	; 0xb2
 80045be:	f7ff f925 	bl	800380c <HAL_UART_Receive_IT>
    		xTimerResetFromISR(mHandlers[i]->xTimerT35, &xHigherPriorityTaskWoken);
 80045c2:	5963      	ldr	r3, [r4, r5]
 80045c4:	33bc      	adds	r3, #188	; 0xbc
 80045c6:	681c      	ldr	r4, [r3, #0]
 80045c8:	f000 ff2c 	bl	8005424 <xTaskGetTickCountFromISR>
 80045cc:	2300      	movs	r3, #0
 80045ce:	0002      	movs	r2, r0
 80045d0:	9300      	str	r3, [sp, #0]
 80045d2:	2107      	movs	r1, #7
 80045d4:	ab03      	add	r3, sp, #12
 80045d6:	0020      	movs	r0, r4
 80045d8:	f001 fb94 	bl	8005d04 <xTimerGenericCommand>
    		break;
    	}
    }
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 80045dc:	9b03      	ldr	r3, [sp, #12]
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d102      	bne.n	80045e8 <HAL_UART_RxCpltCallback+0x5c>
	/*
	 * Here you should implement the callback code for other UARTs not used by Modbus
	 *
	 * */

}
 80045e2:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
    for (i = 0; i < numberHandlers; i++ )
 80045e4:	3301      	adds	r3, #1
 80045e6:	e7d7      	b.n	8004598 <HAL_UART_RxCpltCallback+0xc>
    portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 80045e8:	2280      	movs	r2, #128	; 0x80
 80045ea:	4b04      	ldr	r3, [pc, #16]	; (80045fc <HAL_UART_RxCpltCallback+0x70>)
 80045ec:	0552      	lsls	r2, r2, #21
 80045ee:	601a      	str	r2, [r3, #0]
}
 80045f0:	e7f7      	b.n	80045e2 <HAL_UART_RxCpltCallback+0x56>
 80045f2:	46c0      	nop			; (mov r8, r8)
 80045f4:	20000090 	.word	0x20000090
 80045f8:	2000145c 	.word	0x2000145c
 80045fc:	e000ed04 	.word	0xe000ed04

08004600 <SysTick_Handler>:
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
  /* Clear overflow flag */
  SysTick->CTRL;
 8004600:	4b04      	ldr	r3, [pc, #16]	; (8004614 <SysTick_Handler+0x14>)
void SysTick_Handler (void) {
 8004602:	b510      	push	{r4, lr}
  SysTick->CTRL;
 8004604:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004606:	f001 f8fb 	bl	8005800 <xTaskGetSchedulerState>
 800460a:	2801      	cmp	r0, #1
 800460c:	d001      	beq.n	8004612 <SysTick_Handler+0x12>
    /* Call tick handler */
    xPortSysTickHandler();
 800460e:	f001 fd41 	bl	8006094 <xPortSysTickHandler>
  }
}
 8004612:	bd10      	pop	{r4, pc}
 8004614:	e000e010 	.word	0xe000e010

08004618 <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004618:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 800461c:	2b00      	cmp	r3, #0
 800461e:	d106      	bne.n	800462e <osKernelInitialize+0x16>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 8004620:	4b05      	ldr	r3, [pc, #20]	; (8004638 <osKernelInitialize+0x20>)
 8004622:	6818      	ldr	r0, [r3, #0]
 8004624:	2800      	cmp	r0, #0
 8004626:	d105      	bne.n	8004634 <osKernelInitialize+0x1c>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004628:	2201      	movs	r2, #1
 800462a:	601a      	str	r2, [r3, #0]
      stat = osError;
    }
  }

  return (stat);
}
 800462c:	4770      	bx	lr
    stat = osErrorISR;
 800462e:	2006      	movs	r0, #6
      stat = osError;
 8004630:	4240      	negs	r0, r0
  return (stat);
 8004632:	e7fb      	b.n	800462c <osKernelInitialize+0x14>
      stat = osError;
 8004634:	2001      	movs	r0, #1
 8004636:	e7fb      	b.n	8004630 <osKernelInitialize+0x18>
 8004638:	20000350 	.word	0x20000350

0800463c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800463c:	b510      	push	{r4, lr}
 800463e:	f3ef 8405 	mrs	r4, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8004642:	2c00      	cmp	r4, #0
 8004644:	d10e      	bne.n	8004664 <osKernelStart+0x28>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 8004646:	4a0a      	ldr	r2, [pc, #40]	; (8004670 <osKernelStart+0x34>)
 8004648:	6813      	ldr	r3, [r2, #0]
 800464a:	2b01      	cmp	r3, #1
 800464c:	d10d      	bne.n	800466a <osKernelStart+0x2e>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800464e:	4909      	ldr	r1, [pc, #36]	; (8004674 <osKernelStart+0x38>)
 8004650:	69cb      	ldr	r3, [r1, #28]
 8004652:	021b      	lsls	r3, r3, #8
 8004654:	0a1b      	lsrs	r3, r3, #8
 8004656:	61cb      	str	r3, [r1, #28]
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004658:	2302      	movs	r3, #2
 800465a:	6013      	str	r3, [r2, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800465c:	f000 fe94 	bl	8005388 <vTaskStartScheduler>
      stat = osOK;
 8004660:	0020      	movs	r0, r4
      stat = osError;
    }
  }

  return (stat);
}
 8004662:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 8004664:	2006      	movs	r0, #6
      stat = osError;
 8004666:	4240      	negs	r0, r0
  return (stat);
 8004668:	e7fb      	b.n	8004662 <osKernelStart+0x26>
      stat = osError;
 800466a:	2001      	movs	r0, #1
 800466c:	e7fb      	b.n	8004666 <osKernelStart+0x2a>
 800466e:	46c0      	nop			; (mov r8, r8)
 8004670:	20000350 	.word	0x20000350
 8004674:	e000ed00 	.word	0xe000ed00

08004678 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004678:	b5f0      	push	{r4, r5, r6, r7, lr}
 800467a:	0014      	movs	r4, r2
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800467c:	2200      	movs	r2, #0
osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800467e:	b089      	sub	sp, #36	; 0x24
 8004680:	9105      	str	r1, [sp, #20]
  hTask = NULL;
 8004682:	9207      	str	r2, [sp, #28]
 8004684:	f3ef 8205 	mrs	r2, IPSR

  if (!IS_IRQ() && (func != NULL)) {
 8004688:	2a00      	cmp	r2, #0
 800468a:	d124      	bne.n	80046d6 <osThreadNew+0x5e>
 800468c:	2800      	cmp	r0, #0
 800468e:	d022      	beq.n	80046d6 <osThreadNew+0x5e>
    prio  = (UBaseType_t)osPriorityNormal;

    name = NULL;
    mem  = -1;

    if (attr != NULL) {
 8004690:	2c00      	cmp	r4, #0
 8004692:	d038      	beq.n	8004706 <osThreadNew+0x8e>
      if (attr->name != NULL) {
        name = attr->name;
      }
      if (attr->priority != osPriorityNone) {
 8004694:	69a5      	ldr	r5, [r4, #24]
 8004696:	2d00      	cmp	r5, #0
 8004698:	d100      	bne.n	800469c <osThreadNew+0x24>
 800469a:	3518      	adds	r5, #24
        prio = (UBaseType_t)attr->priority;
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800469c:	1e69      	subs	r1, r5, #1
 800469e:	002f      	movs	r7, r5
        return (NULL);
 80046a0:	2200      	movs	r2, #0
      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80046a2:	2937      	cmp	r1, #55	; 0x37
 80046a4:	d818      	bhi.n	80046d8 <osThreadNew+0x60>
 80046a6:	6861      	ldr	r1, [r4, #4]
 80046a8:	07cb      	lsls	r3, r1, #31
 80046aa:	d415      	bmi.n	80046d8 <osThreadNew+0x60>
      }

      if (attr->stack_size > 0U) {
 80046ac:	6966      	ldr	r6, [r4, #20]
    stack = configMINIMAL_STACK_SIZE;
 80046ae:	3280      	adds	r2, #128	; 0x80
      if (attr->stack_size > 0U) {
 80046b0:	2e00      	cmp	r6, #0
 80046b2:	d000      	beq.n	80046b6 <osThreadNew+0x3e>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80046b4:	08b2      	lsrs	r2, r6, #2
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80046b6:	68a3      	ldr	r3, [r4, #8]
      if (attr->name != NULL) {
 80046b8:	6821      	ldr	r1, [r4, #0]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80046ba:	9304      	str	r3, [sp, #16]
 80046bc:	68e3      	ldr	r3, [r4, #12]
 80046be:	469c      	mov	ip, r3
 80046c0:	9b04      	ldr	r3, [sp, #16]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d00b      	beq.n	80046de <osThreadNew+0x66>
 80046c6:	4663      	mov	r3, ip
 80046c8:	2bbb      	cmp	r3, #187	; 0xbb
 80046ca:	d904      	bls.n	80046d6 <osThreadNew+0x5e>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80046cc:	6924      	ldr	r4, [r4, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80046ce:	2c00      	cmp	r4, #0
 80046d0:	d001      	beq.n	80046d6 <osThreadNew+0x5e>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80046d2:	2e00      	cmp	r6, #0
 80046d4:	d11a      	bne.n	800470c <osThreadNew+0x94>
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80046d6:	9a07      	ldr	r2, [sp, #28]
}
 80046d8:	0010      	movs	r0, r2
 80046da:	b009      	add	sp, #36	; 0x24
 80046dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80046de:	4663      	mov	r3, ip
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d1f8      	bne.n	80046d6 <osThreadNew+0x5e>
      if (mem == 0) {
 80046e4:	6924      	ldr	r4, [r4, #16]
 80046e6:	2c00      	cmp	r4, #0
 80046e8:	d1f5      	bne.n	80046d6 <osThreadNew+0x5e>
 80046ea:	000c      	movs	r4, r1
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80046ec:	a907      	add	r1, sp, #28
 80046ee:	9101      	str	r1, [sp, #4]
 80046f0:	9b05      	ldr	r3, [sp, #20]
 80046f2:	0021      	movs	r1, r4
 80046f4:	b292      	uxth	r2, r2
 80046f6:	9700      	str	r7, [sp, #0]
 80046f8:	f000 fe1a 	bl	8005330 <xTaskCreate>
 80046fc:	2801      	cmp	r0, #1
 80046fe:	d0ea      	beq.n	80046d6 <osThreadNew+0x5e>
            hTask = NULL;
 8004700:	2300      	movs	r3, #0
 8004702:	9307      	str	r3, [sp, #28]
 8004704:	e7e7      	b.n	80046d6 <osThreadNew+0x5e>
    prio  = (UBaseType_t)osPriorityNormal;
 8004706:	2718      	movs	r7, #24
    stack = configMINIMAL_STACK_SIZE;
 8004708:	2280      	movs	r2, #128	; 0x80
 800470a:	e7ef      	b.n	80046ec <osThreadNew+0x74>
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800470c:	9b04      	ldr	r3, [sp, #16]
 800470e:	9401      	str	r4, [sp, #4]
 8004710:	9302      	str	r3, [sp, #8]
 8004712:	9500      	str	r5, [sp, #0]
 8004714:	9b05      	ldr	r3, [sp, #20]
 8004716:	f000 fde5 	bl	80052e4 <xTaskCreateStatic>
 800471a:	9007      	str	r0, [sp, #28]
 800471c:	e7db      	b.n	80046d6 <osThreadNew+0x5e>

0800471e <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800471e:	b510      	push	{r4, lr}
 8004720:	f3ef 8405 	mrs	r4, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 8004724:	2c00      	cmp	r4, #0
 8004726:	d105      	bne.n	8004734 <osDelay+0x16>
    stat = osErrorISR;
  }
  else {
    stat = osOK;

    if (ticks != 0U) {
 8004728:	2800      	cmp	r0, #0
 800472a:	d001      	beq.n	8004730 <osDelay+0x12>
      vTaskDelay(ticks);
 800472c:	f000 ff68 	bl	8005600 <vTaskDelay>
    }
  }

  return (stat);
}
 8004730:	0020      	movs	r0, r4
 8004732:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 8004734:	2406      	movs	r4, #6
 8004736:	4264      	negs	r4, r4
 8004738:	e7fa      	b.n	8004730 <osDelay+0x12>

0800473a <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800473a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800473c:	000e      	movs	r6, r1
 800473e:	0015      	movs	r5, r2
 8004740:	f3ef 8105 	mrs	r1, IPSR
  const char *name;
  #endif

  hSemaphore = NULL;

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8004744:	2900      	cmp	r1, #0
 8004746:	d002      	beq.n	800474e <osSemaphoreNew+0x14>
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
            vSemaphoreDelete (hSemaphore);
            hSemaphore = NULL;
 8004748:	2400      	movs	r4, #0
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
}
 800474a:	0020      	movs	r0, r4
 800474c:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800474e:	2800      	cmp	r0, #0
 8004750:	d0fa      	beq.n	8004748 <osSemaphoreNew+0xe>
 8004752:	42b0      	cmp	r0, r6
 8004754:	d3f8      	bcc.n	8004748 <osSemaphoreNew+0xe>
    if (attr != NULL) {
 8004756:	2a00      	cmp	r2, #0
 8004758:	d01d      	beq.n	8004796 <osSemaphoreNew+0x5c>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800475a:	6893      	ldr	r3, [r2, #8]
 800475c:	68d2      	ldr	r2, [r2, #12]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d017      	beq.n	8004792 <osSemaphoreNew+0x58>
 8004762:	2a4f      	cmp	r2, #79	; 0x4f
 8004764:	d9f0      	bls.n	8004748 <osSemaphoreNew+0xe>
      if (max_count == 1U) {
 8004766:	2801      	cmp	r0, #1
 8004768:	d128      	bne.n	80047bc <osSemaphoreNew+0x82>
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800476a:	2203      	movs	r2, #3
 800476c:	9200      	str	r2, [sp, #0]
 800476e:	000a      	movs	r2, r1
 8004770:	f000 f97d 	bl	8004a6e <xQueueGenericCreateStatic>
            hSemaphore = xSemaphoreCreateBinary();
 8004774:	1e04      	subs	r4, r0, #0
        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8004776:	d0e7      	beq.n	8004748 <osSemaphoreNew+0xe>
 8004778:	2e00      	cmp	r6, #0
 800477a:	d018      	beq.n	80047ae <osSemaphoreNew+0x74>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800477c:	2300      	movs	r3, #0
 800477e:	001a      	movs	r2, r3
 8004780:	0019      	movs	r1, r3
 8004782:	f000 f9ef 	bl	8004b64 <xQueueGenericSend>
 8004786:	2801      	cmp	r0, #1
 8004788:	d011      	beq.n	80047ae <osSemaphoreNew+0x74>
            vSemaphoreDelete (hSemaphore);
 800478a:	0020      	movs	r0, r4
 800478c:	f000 fc16 	bl	8004fbc <vQueueDelete>
 8004790:	e7da      	b.n	8004748 <osSemaphoreNew+0xe>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8004792:	2a00      	cmp	r2, #0
 8004794:	d1d8      	bne.n	8004748 <osSemaphoreNew+0xe>
      if (max_count == 1U) {
 8004796:	2801      	cmp	r0, #1
 8004798:	d104      	bne.n	80047a4 <osSemaphoreNew+0x6a>
            hSemaphore = xSemaphoreCreateBinary();
 800479a:	2203      	movs	r2, #3
 800479c:	2100      	movs	r1, #0
 800479e:	f000 f997 	bl	8004ad0 <xQueueGenericCreate>
 80047a2:	e7e7      	b.n	8004774 <osSemaphoreNew+0x3a>
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80047a4:	0031      	movs	r1, r6
 80047a6:	f000 f9cb 	bl	8004b40 <xQueueCreateCountingSemaphore>
 80047aa:	1e04      	subs	r4, r0, #0
      if (hSemaphore != NULL) {
 80047ac:	d0cc      	beq.n	8004748 <osSemaphoreNew+0xe>
        if (attr != NULL) {
 80047ae:	2d00      	cmp	r5, #0
 80047b0:	d10a      	bne.n	80047c8 <osSemaphoreNew+0x8e>
        vQueueAddToRegistry (hSemaphore, name);
 80047b2:	0029      	movs	r1, r5
 80047b4:	0020      	movs	r0, r4
 80047b6:	f000 fbdb 	bl	8004f70 <vQueueAddToRegistry>
  return ((osSemaphoreId_t)hSemaphore);
 80047ba:	e7c6      	b.n	800474a <osSemaphoreNew+0x10>
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80047bc:	001a      	movs	r2, r3
 80047be:	0031      	movs	r1, r6
 80047c0:	f000 f9a9 	bl	8004b16 <xQueueCreateCountingSemaphoreStatic>
 80047c4:	1e04      	subs	r4, r0, #0
      if (hSemaphore != NULL) {
 80047c6:	d0bf      	beq.n	8004748 <osSemaphoreNew+0xe>
          name = attr->name;
 80047c8:	682d      	ldr	r5, [r5, #0]
 80047ca:	e7f2      	b.n	80047b2 <osSemaphoreNew+0x78>

080047cc <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 80047cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80047ce:	0014      	movs	r4, r2
 80047d0:	f3ef 8605 	mrs	r6, IPSR
  const char *name;
  #endif

  hQueue = NULL;

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80047d4:	2e00      	cmp	r6, #0
 80047d6:	d002      	beq.n	80047de <osMessageQueueNew+0x12>
  hQueue = NULL;
 80047d8:	2500      	movs	r5, #0
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
}
 80047da:	0028      	movs	r0, r5
 80047dc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 80047de:	2800      	cmp	r0, #0
 80047e0:	d0fa      	beq.n	80047d8 <osMessageQueueNew+0xc>
 80047e2:	2900      	cmp	r1, #0
 80047e4:	d0f8      	beq.n	80047d8 <osMessageQueueNew+0xc>
    if (attr != NULL) {
 80047e6:	2a00      	cmp	r2, #0
 80047e8:	d01c      	beq.n	8004824 <osMessageQueueNew+0x58>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80047ea:	6893      	ldr	r3, [r2, #8]
 80047ec:	68d2      	ldr	r2, [r2, #12]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d010      	beq.n	8004814 <osMessageQueueNew+0x48>
 80047f2:	2a4f      	cmp	r2, #79	; 0x4f
 80047f4:	d9f0      	bls.n	80047d8 <osMessageQueueNew+0xc>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80047f6:	6922      	ldr	r2, [r4, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80047f8:	2a00      	cmp	r2, #0
 80047fa:	d0ed      	beq.n	80047d8 <osMessageQueueNew+0xc>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80047fc:	000d      	movs	r5, r1
 80047fe:	4345      	muls	r5, r0
 8004800:	6967      	ldr	r7, [r4, #20]
 8004802:	42af      	cmp	r7, r5
 8004804:	d3e8      	bcc.n	80047d8 <osMessageQueueNew+0xc>
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8004806:	9600      	str	r6, [sp, #0]
 8004808:	f000 f931 	bl	8004a6e <xQueueGenericCreateStatic>
 800480c:	1e05      	subs	r5, r0, #0
    if (hQueue != NULL) {
 800480e:	d0e3      	beq.n	80047d8 <osMessageQueueNew+0xc>
        name = attr->name;
 8004810:	6824      	ldr	r4, [r4, #0]
 8004812:	e00e      	b.n	8004832 <osMessageQueueNew+0x66>
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004814:	2a00      	cmp	r2, #0
 8004816:	d1df      	bne.n	80047d8 <osMessageQueueNew+0xc>
 8004818:	6923      	ldr	r3, [r4, #16]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d1dc      	bne.n	80047d8 <osMessageQueueNew+0xc>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800481e:	6963      	ldr	r3, [r4, #20]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d1d9      	bne.n	80047d8 <osMessageQueueNew+0xc>
          hQueue = xQueueCreate (msg_count, msg_size);
 8004824:	2200      	movs	r2, #0
 8004826:	f000 f953 	bl	8004ad0 <xQueueGenericCreate>
 800482a:	1e05      	subs	r5, r0, #0
    if (hQueue != NULL) {
 800482c:	d0d4      	beq.n	80047d8 <osMessageQueueNew+0xc>
      if (attr != NULL) {
 800482e:	2c00      	cmp	r4, #0
 8004830:	d1ee      	bne.n	8004810 <osMessageQueueNew+0x44>
      vQueueAddToRegistry (hQueue, name);
 8004832:	0021      	movs	r1, r4
 8004834:	0028      	movs	r0, r5
 8004836:	f000 fb9b 	bl	8004f70 <vQueueAddToRegistry>
  return ((osMessageQueueId_t)hQueue);
 800483a:	e7ce      	b.n	80047da <osMessageQueueNew+0xe>

0800483c <vApplicationGetIdleTaskMemory>:
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800483c:	4b03      	ldr	r3, [pc, #12]	; (800484c <vApplicationGetIdleTaskMemory+0x10>)
 800483e:	6003      	str	r3, [r0, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004840:	4b03      	ldr	r3, [pc, #12]	; (8004850 <vApplicationGetIdleTaskMemory+0x14>)
 8004842:	600b      	str	r3, [r1, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004844:	2380      	movs	r3, #128	; 0x80
 8004846:	6013      	str	r3, [r2, #0]
}
 8004848:	4770      	bx	lr
 800484a:	46c0      	nop			; (mov r8, r8)
 800484c:	20000294 	.word	0x20000294
 8004850:	20000094 	.word	0x20000094

08004854 <vApplicationGetTimerTaskMemory>:
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004854:	4b03      	ldr	r3, [pc, #12]	; (8004864 <vApplicationGetTimerTaskMemory+0x10>)
 8004856:	6003      	str	r3, [r0, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004858:	4b03      	ldr	r3, [pc, #12]	; (8004868 <vApplicationGetTimerTaskMemory+0x14>)
 800485a:	600b      	str	r3, [r1, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800485c:	2380      	movs	r3, #128	; 0x80
 800485e:	005b      	lsls	r3, r3, #1
 8004860:	6013      	str	r3, [r2, #0]
}
 8004862:	4770      	bx	lr
 8004864:	20000754 	.word	0x20000754
 8004868:	20000354 	.word	0x20000354

0800486c <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800486c:	0003      	movs	r3, r0

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800486e:	2201      	movs	r2, #1
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004870:	3308      	adds	r3, #8
 8004872:	6043      	str	r3, [r0, #4]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004874:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004876:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004878:	2300      	movs	r3, #0
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800487a:	4252      	negs	r2, r2
 800487c:	6082      	str	r2, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800487e:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004880:	4770      	bx	lr

08004882 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8004882:	2300      	movs	r3, #0
 8004884:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004886:	4770      	bx	lr

08004888 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8004888:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800488a:	689a      	ldr	r2, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 800488c:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800488e:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004890:	689a      	ldr	r2, [r3, #8]
 8004892:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004894:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 8004896:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxContainer = pxList;
 8004898:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 800489a:	3301      	adds	r3, #1
 800489c:	6003      	str	r3, [r0, #0]
}
 800489e:	4770      	bx	lr

080048a0 <vListInsert>:
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80048a0:	0002      	movs	r2, r0
{
 80048a2:	b530      	push	{r4, r5, lr}
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80048a4:	680c      	ldr	r4, [r1, #0]
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80048a6:	3208      	adds	r2, #8
	if( xValueOfInsertion == portMAX_DELAY )
 80048a8:	1c63      	adds	r3, r4, #1
 80048aa:	d10a      	bne.n	80048c2 <vListInsert+0x22>
		pxIterator = pxList->xListEnd.pxPrevious;
 80048ac:	6903      	ldr	r3, [r0, #16]
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80048ae:	685a      	ldr	r2, [r3, #4]
 80048b0:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80048b2:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80048b4:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80048b6:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 80048b8:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxContainer = pxList;
 80048ba:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 80048bc:	3301      	adds	r3, #1
 80048be:	6003      	str	r3, [r0, #0]
}
 80048c0:	bd30      	pop	{r4, r5, pc}
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80048c2:	0013      	movs	r3, r2
 80048c4:	6852      	ldr	r2, [r2, #4]
 80048c6:	6815      	ldr	r5, [r2, #0]
 80048c8:	42a5      	cmp	r5, r4
 80048ca:	d9fa      	bls.n	80048c2 <vListInsert+0x22>
 80048cc:	e7ef      	b.n	80048ae <vListInsert+0xe>

080048ce <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80048ce:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80048d0:	6841      	ldr	r1, [r0, #4]
 80048d2:	6882      	ldr	r2, [r0, #8]
 80048d4:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80048d6:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80048d8:	6859      	ldr	r1, [r3, #4]
 80048da:	4281      	cmp	r1, r0
 80048dc:	d100      	bne.n	80048e0 <uxListRemove+0x12>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80048de:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80048e0:	2200      	movs	r2, #0
 80048e2:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	3a01      	subs	r2, #1
 80048e8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80048ea:	6818      	ldr	r0, [r3, #0]
}
 80048ec:	4770      	bx	lr

080048ee <prvIsQueueEmpty>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80048ee:	b510      	push	{r4, lr}
 80048f0:	0004      	movs	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80048f2:	f001 fb85 	bl	8006000 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80048f6:	6ba4      	ldr	r4, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 80048f8:	f001 fb8e 	bl	8006018 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80048fc:	4260      	negs	r0, r4
 80048fe:	4160      	adcs	r0, r4

	return xReturn;
}
 8004900:	bd10      	pop	{r4, pc}

08004902 <prvCopyDataToQueue>:
{
 8004902:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004904:	0015      	movs	r5, r2
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004906:	6c02      	ldr	r2, [r0, #64]	; 0x40
{
 8004908:	0004      	movs	r4, r0
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800490a:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800490c:	2a00      	cmp	r2, #0
 800490e:	d10c      	bne.n	800492a <prvCopyDataToQueue+0x28>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004910:	6807      	ldr	r7, [r0, #0]
BaseType_t xReturn = pdFALSE;
 8004912:	0015      	movs	r5, r2
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004914:	2f00      	cmp	r7, #0
 8004916:	d104      	bne.n	8004922 <prvCopyDataToQueue+0x20>
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004918:	6880      	ldr	r0, [r0, #8]
 800491a:	f000 ffbf 	bl	800589c <xTaskPriorityDisinherit>
 800491e:	0005      	movs	r5, r0
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004920:	60a7      	str	r7, [r4, #8]
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004922:	3601      	adds	r6, #1
}
 8004924:	0028      	movs	r0, r5
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004926:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8004928:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	else if( xPosition == queueSEND_TO_BACK )
 800492a:	2d00      	cmp	r5, #0
 800492c:	d10c      	bne.n	8004948 <prvCopyDataToQueue+0x46>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800492e:	6840      	ldr	r0, [r0, #4]
 8004930:	f001 fcf0 	bl	8006314 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004934:	6863      	ldr	r3, [r4, #4]
 8004936:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004938:	189b      	adds	r3, r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800493a:	68a2      	ldr	r2, [r4, #8]
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800493c:	6063      	str	r3, [r4, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800493e:	4293      	cmp	r3, r2
 8004940:	d3ef      	bcc.n	8004922 <prvCopyDataToQueue+0x20>
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004942:	6823      	ldr	r3, [r4, #0]
 8004944:	6063      	str	r3, [r4, #4]
 8004946:	e7ec      	b.n	8004922 <prvCopyDataToQueue+0x20>
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004948:	68c0      	ldr	r0, [r0, #12]
 800494a:	f001 fce3 	bl	8006314 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800494e:	68e3      	ldr	r3, [r4, #12]
 8004950:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004952:	4251      	negs	r1, r2
 8004954:	1a9a      	subs	r2, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004956:	6823      	ldr	r3, [r4, #0]
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004958:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800495a:	429a      	cmp	r2, r3
 800495c:	d202      	bcs.n	8004964 <prvCopyDataToQueue+0x62>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800495e:	68a3      	ldr	r3, [r4, #8]
 8004960:	1859      	adds	r1, r3, r1
 8004962:	60e1      	str	r1, [r4, #12]
		if( xPosition == queueOVERWRITE )
 8004964:	2d02      	cmp	r5, #2
 8004966:	d105      	bne.n	8004974 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
 8004968:	0033      	movs	r3, r6
 800496a:	1e5a      	subs	r2, r3, #1
 800496c:	4193      	sbcs	r3, r2
BaseType_t xReturn = pdFALSE;
 800496e:	2500      	movs	r5, #0
				--uxMessagesWaiting;
 8004970:	1af6      	subs	r6, r6, r3
 8004972:	e7d6      	b.n	8004922 <prvCopyDataToQueue+0x20>
BaseType_t xReturn = pdFALSE;
 8004974:	2500      	movs	r5, #0
 8004976:	e7d4      	b.n	8004922 <prvCopyDataToQueue+0x20>

08004978 <prvCopyDataFromQueue>:
{
 8004978:	0003      	movs	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800497a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
 800497c:	0008      	movs	r0, r1
 800497e:	b510      	push	{r4, lr}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004980:	2a00      	cmp	r2, #0
 8004982:	d00a      	beq.n	800499a <prvCopyDataFromQueue+0x22>
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004984:	68d9      	ldr	r1, [r3, #12]
 8004986:	188c      	adds	r4, r1, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004988:	6899      	ldr	r1, [r3, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800498a:	60dc      	str	r4, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800498c:	428c      	cmp	r4, r1
 800498e:	d301      	bcc.n	8004994 <prvCopyDataFromQueue+0x1c>
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004990:	6819      	ldr	r1, [r3, #0]
 8004992:	60d9      	str	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004994:	68d9      	ldr	r1, [r3, #12]
 8004996:	f001 fcbd 	bl	8006314 <memcpy>
}
 800499a:	bd10      	pop	{r4, pc}

0800499c <prvUnlockQueue>:
{
 800499c:	b570      	push	{r4, r5, r6, lr}
 800499e:	0004      	movs	r4, r0
		int8_t cTxLock = pxQueue->cTxLock;
 80049a0:	0026      	movs	r6, r4
 80049a2:	3645      	adds	r6, #69	; 0x45
	taskENTER_CRITICAL();
 80049a4:	f001 fb2c 	bl	8006000 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80049a8:	7835      	ldrb	r5, [r6, #0]
 80049aa:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80049ac:	2d00      	cmp	r5, #0
 80049ae:	dc10      	bgt.n	80049d2 <prvUnlockQueue+0x36>
		pxQueue->cTxLock = queueUNLOCKED;
 80049b0:	23ff      	movs	r3, #255	; 0xff
 80049b2:	7033      	strb	r3, [r6, #0]
		int8_t cRxLock = pxQueue->cRxLock;
 80049b4:	0026      	movs	r6, r4
 80049b6:	3644      	adds	r6, #68	; 0x44
	taskEXIT_CRITICAL();
 80049b8:	f001 fb2e 	bl	8006018 <vPortExitCritical>
	taskENTER_CRITICAL();
 80049bc:	f001 fb20 	bl	8006000 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 80049c0:	7835      	ldrb	r5, [r6, #0]
 80049c2:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80049c4:	2d00      	cmp	r5, #0
 80049c6:	dc11      	bgt.n	80049ec <prvUnlockQueue+0x50>
		pxQueue->cRxLock = queueUNLOCKED;
 80049c8:	23ff      	movs	r3, #255	; 0xff
 80049ca:	7033      	strb	r3, [r6, #0]
	taskEXIT_CRITICAL();
 80049cc:	f001 fb24 	bl	8006018 <vPortExitCritical>
}
 80049d0:	bd70      	pop	{r4, r5, r6, pc}
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80049d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d0eb      	beq.n	80049b0 <prvUnlockQueue+0x14>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80049d8:	0020      	movs	r0, r4
 80049da:	3024      	adds	r0, #36	; 0x24
 80049dc:	f000 fe90 	bl	8005700 <xTaskRemoveFromEventList>
 80049e0:	2800      	cmp	r0, #0
 80049e2:	d001      	beq.n	80049e8 <prvUnlockQueue+0x4c>
						vTaskMissedYield();
 80049e4:	f000 ff06 	bl	80057f4 <vTaskMissedYield>
			--cTxLock;
 80049e8:	3d01      	subs	r5, #1
 80049ea:	e7de      	b.n	80049aa <prvUnlockQueue+0xe>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80049ec:	6923      	ldr	r3, [r4, #16]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d0ea      	beq.n	80049c8 <prvUnlockQueue+0x2c>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80049f2:	0020      	movs	r0, r4
 80049f4:	3010      	adds	r0, #16
 80049f6:	f000 fe83 	bl	8005700 <xTaskRemoveFromEventList>
 80049fa:	2800      	cmp	r0, #0
 80049fc:	d001      	beq.n	8004a02 <prvUnlockQueue+0x66>
					vTaskMissedYield();
 80049fe:	f000 fef9 	bl	80057f4 <vTaskMissedYield>
				--cRxLock;
 8004a02:	3d01      	subs	r5, #1
 8004a04:	e7dd      	b.n	80049c2 <prvUnlockQueue+0x26>

08004a06 <xQueueGenericReset>:
{
 8004a06:	b570      	push	{r4, r5, r6, lr}
 8004a08:	0004      	movs	r4, r0
 8004a0a:	000d      	movs	r5, r1
	configASSERT( pxQueue );
 8004a0c:	2800      	cmp	r0, #0
 8004a0e:	d101      	bne.n	8004a14 <xQueueGenericReset+0xe>
 8004a10:	b672      	cpsid	i
 8004a12:	e7fe      	b.n	8004a12 <xQueueGenericReset+0xc>
	taskENTER_CRITICAL();
 8004a14:	f001 faf4 	bl	8006000 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004a18:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8004a1a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004a1c:	6822      	ldr	r2, [r4, #0]
 8004a1e:	434b      	muls	r3, r1
 8004a20:	18d0      	adds	r0, r2, r3
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004a22:	1a5b      	subs	r3, r3, r1
 8004a24:	18d3      	adds	r3, r2, r3
 8004a26:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004a28:	0023      	movs	r3, r4
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004a2a:	60a0      	str	r0, [r4, #8]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004a2c:	6062      	str	r2, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004a2e:	2000      	movs	r0, #0
		pxQueue->cRxLock = queueUNLOCKED;
 8004a30:	22ff      	movs	r2, #255	; 0xff
 8004a32:	3344      	adds	r3, #68	; 0x44
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004a34:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->cRxLock = queueUNLOCKED;
 8004a36:	701a      	strb	r2, [r3, #0]
		pxQueue->cTxLock = queueUNLOCKED;
 8004a38:	705a      	strb	r2, [r3, #1]
		if( xNewQueue == pdFALSE )
 8004a3a:	4285      	cmp	r5, r0
 8004a3c:	d10e      	bne.n	8004a5c <xQueueGenericReset+0x56>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004a3e:	6923      	ldr	r3, [r4, #16]
 8004a40:	4283      	cmp	r3, r0
 8004a42:	d007      	beq.n	8004a54 <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004a44:	0020      	movs	r0, r4
 8004a46:	3010      	adds	r0, #16
 8004a48:	f000 fe5a 	bl	8005700 <xTaskRemoveFromEventList>
 8004a4c:	2800      	cmp	r0, #0
 8004a4e:	d001      	beq.n	8004a54 <xQueueGenericReset+0x4e>
					queueYIELD_IF_USING_PREEMPTION();
 8004a50:	f001 faca 	bl	8005fe8 <vPortYield>
	taskEXIT_CRITICAL();
 8004a54:	f001 fae0 	bl	8006018 <vPortExitCritical>
}
 8004a58:	2001      	movs	r0, #1
 8004a5a:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004a5c:	0020      	movs	r0, r4
 8004a5e:	3010      	adds	r0, #16
 8004a60:	f7ff ff04 	bl	800486c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004a64:	0020      	movs	r0, r4
 8004a66:	3024      	adds	r0, #36	; 0x24
 8004a68:	f7ff ff00 	bl	800486c <vListInitialise>
 8004a6c:	e7f2      	b.n	8004a54 <xQueueGenericReset+0x4e>

08004a6e <xQueueGenericCreateStatic>:
	{
 8004a6e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004a70:	001c      	movs	r4, r3
 8004a72:	ab06      	add	r3, sp, #24
 8004a74:	781d      	ldrb	r5, [r3, #0]
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004a76:	2800      	cmp	r0, #0
 8004a78:	d101      	bne.n	8004a7e <xQueueGenericCreateStatic+0x10>
 8004a7a:	b672      	cpsid	i
 8004a7c:	e7fe      	b.n	8004a7c <xQueueGenericCreateStatic+0xe>
		configASSERT( pxStaticQueue != NULL );
 8004a7e:	2c00      	cmp	r4, #0
 8004a80:	d101      	bne.n	8004a86 <xQueueGenericCreateStatic+0x18>
 8004a82:	b672      	cpsid	i
 8004a84:	e7fe      	b.n	8004a84 <xQueueGenericCreateStatic+0x16>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004a86:	2a00      	cmp	r2, #0
 8004a88:	d003      	beq.n	8004a92 <xQueueGenericCreateStatic+0x24>
 8004a8a:	2900      	cmp	r1, #0
 8004a8c:	d105      	bne.n	8004a9a <xQueueGenericCreateStatic+0x2c>
 8004a8e:	b672      	cpsid	i
 8004a90:	e7fe      	b.n	8004a90 <xQueueGenericCreateStatic+0x22>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004a92:	2900      	cmp	r1, #0
 8004a94:	d001      	beq.n	8004a9a <xQueueGenericCreateStatic+0x2c>
 8004a96:	b672      	cpsid	i
 8004a98:	e7fe      	b.n	8004a98 <xQueueGenericCreateStatic+0x2a>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004a9a:	2350      	movs	r3, #80	; 0x50
 8004a9c:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004a9e:	9b01      	ldr	r3, [sp, #4]
 8004aa0:	2b50      	cmp	r3, #80	; 0x50
 8004aa2:	d001      	beq.n	8004aa8 <xQueueGenericCreateStatic+0x3a>
 8004aa4:	b672      	cpsid	i
 8004aa6:	e7fe      	b.n	8004aa6 <xQueueGenericCreateStatic+0x38>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004aa8:	9b01      	ldr	r3, [sp, #4]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004aaa:	0023      	movs	r3, r4
 8004aac:	2601      	movs	r6, #1
 8004aae:	3346      	adds	r3, #70	; 0x46
 8004ab0:	701e      	strb	r6, [r3, #0]
	if( uxItemSize == ( UBaseType_t ) 0 )
 8004ab2:	2900      	cmp	r1, #0
 8004ab4:	d100      	bne.n	8004ab8 <xQueueGenericCreateStatic+0x4a>
 8004ab6:	0022      	movs	r2, r4
	pxNewQueue->uxLength = uxQueueLength;
 8004ab8:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004aba:	6421      	str	r1, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004abc:	0020      	movs	r0, r4
 8004abe:	2101      	movs	r1, #1
 8004ac0:	6022      	str	r2, [r4, #0]
 8004ac2:	f7ff ffa0 	bl	8004a06 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8004ac6:	0023      	movs	r3, r4
 8004ac8:	334c      	adds	r3, #76	; 0x4c
	}
 8004aca:	0020      	movs	r0, r4
		pxNewQueue->ucQueueType = ucQueueType;
 8004acc:	701d      	strb	r5, [r3, #0]
	}
 8004ace:	bd76      	pop	{r1, r2, r4, r5, r6, pc}

08004ad0 <xQueueGenericCreate>:
	{
 8004ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ad2:	0006      	movs	r6, r0
 8004ad4:	000d      	movs	r5, r1
 8004ad6:	0017      	movs	r7, r2
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004ad8:	2800      	cmp	r0, #0
 8004ada:	d101      	bne.n	8004ae0 <xQueueGenericCreate+0x10>
 8004adc:	b672      	cpsid	i
 8004ade:	e7fe      	b.n	8004ade <xQueueGenericCreate+0xe>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004ae0:	0008      	movs	r0, r1
 8004ae2:	4370      	muls	r0, r6
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004ae4:	3050      	adds	r0, #80	; 0x50
 8004ae6:	f001 fb43 	bl	8006170 <pvPortMalloc>
 8004aea:	1e04      	subs	r4, r0, #0
		if( pxNewQueue != NULL )
 8004aec:	d011      	beq.n	8004b12 <xQueueGenericCreate+0x42>
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004aee:	0003      	movs	r3, r0
 8004af0:	2200      	movs	r2, #0
 8004af2:	3346      	adds	r3, #70	; 0x46
 8004af4:	701a      	strb	r2, [r3, #0]
	if( uxItemSize == ( UBaseType_t ) 0 )
 8004af6:	0003      	movs	r3, r0
 8004af8:	4295      	cmp	r5, r2
 8004afa:	d000      	beq.n	8004afe <xQueueGenericCreate+0x2e>
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004afc:	3350      	adds	r3, #80	; 0x50
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004afe:	6023      	str	r3, [r4, #0]
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004b00:	2101      	movs	r1, #1
 8004b02:	0020      	movs	r0, r4
	pxNewQueue->uxLength = uxQueueLength;
 8004b04:	63e6      	str	r6, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004b06:	6425      	str	r5, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004b08:	f7ff ff7d 	bl	8004a06 <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
 8004b0c:	0023      	movs	r3, r4
 8004b0e:	334c      	adds	r3, #76	; 0x4c
 8004b10:	701f      	strb	r7, [r3, #0]
	}
 8004b12:	0020      	movs	r0, r4
 8004b14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004b16 <xQueueCreateCountingSemaphoreStatic>:
	{
 8004b16:	b513      	push	{r0, r1, r4, lr}
 8004b18:	0013      	movs	r3, r2
 8004b1a:	000c      	movs	r4, r1
		configASSERT( uxMaxCount != 0 );
 8004b1c:	2800      	cmp	r0, #0
 8004b1e:	d101      	bne.n	8004b24 <xQueueCreateCountingSemaphoreStatic+0xe>
 8004b20:	b672      	cpsid	i
 8004b22:	e7fe      	b.n	8004b22 <xQueueCreateCountingSemaphoreStatic+0xc>
		configASSERT( uxInitialCount <= uxMaxCount );
 8004b24:	4288      	cmp	r0, r1
 8004b26:	d201      	bcs.n	8004b2c <xQueueCreateCountingSemaphoreStatic+0x16>
 8004b28:	b672      	cpsid	i
 8004b2a:	e7fe      	b.n	8004b2a <xQueueCreateCountingSemaphoreStatic+0x14>
		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8004b2c:	2202      	movs	r2, #2
 8004b2e:	9200      	str	r2, [sp, #0]
 8004b30:	2200      	movs	r2, #0
 8004b32:	0011      	movs	r1, r2
 8004b34:	f7ff ff9b 	bl	8004a6e <xQueueGenericCreateStatic>
		if( xHandle != NULL )
 8004b38:	2800      	cmp	r0, #0
 8004b3a:	d000      	beq.n	8004b3e <xQueueCreateCountingSemaphoreStatic+0x28>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8004b3c:	6384      	str	r4, [r0, #56]	; 0x38
	}
 8004b3e:	bd16      	pop	{r1, r2, r4, pc}

08004b40 <xQueueCreateCountingSemaphore>:
	{
 8004b40:	b510      	push	{r4, lr}
 8004b42:	000c      	movs	r4, r1
		configASSERT( uxMaxCount != 0 );
 8004b44:	2800      	cmp	r0, #0
 8004b46:	d101      	bne.n	8004b4c <xQueueCreateCountingSemaphore+0xc>
 8004b48:	b672      	cpsid	i
 8004b4a:	e7fe      	b.n	8004b4a <xQueueCreateCountingSemaphore+0xa>
		configASSERT( uxInitialCount <= uxMaxCount );
 8004b4c:	4288      	cmp	r0, r1
 8004b4e:	d201      	bcs.n	8004b54 <xQueueCreateCountingSemaphore+0x14>
 8004b50:	b672      	cpsid	i
 8004b52:	e7fe      	b.n	8004b52 <xQueueCreateCountingSemaphore+0x12>
		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8004b54:	2202      	movs	r2, #2
 8004b56:	2100      	movs	r1, #0
 8004b58:	f7ff ffba 	bl	8004ad0 <xQueueGenericCreate>
		if( xHandle != NULL )
 8004b5c:	2800      	cmp	r0, #0
 8004b5e:	d000      	beq.n	8004b62 <xQueueCreateCountingSemaphore+0x22>
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8004b60:	6384      	str	r4, [r0, #56]	; 0x38
	}
 8004b62:	bd10      	pop	{r4, pc}

08004b64 <xQueueGenericSend>:
{
 8004b64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004b66:	b085      	sub	sp, #20
 8004b68:	0004      	movs	r4, r0
 8004b6a:	000d      	movs	r5, r1
 8004b6c:	001f      	movs	r7, r3
 8004b6e:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8004b70:	2800      	cmp	r0, #0
 8004b72:	d101      	bne.n	8004b78 <xQueueGenericSend+0x14>
 8004b74:	b672      	cpsid	i
 8004b76:	e7fe      	b.n	8004b76 <xQueueGenericSend+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004b78:	2900      	cmp	r1, #0
 8004b7a:	d104      	bne.n	8004b86 <xQueueGenericSend+0x22>
 8004b7c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d001      	beq.n	8004b86 <xQueueGenericSend+0x22>
 8004b82:	b672      	cpsid	i
 8004b84:	e7fe      	b.n	8004b84 <xQueueGenericSend+0x20>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004b86:	2f02      	cmp	r7, #2
 8004b88:	d104      	bne.n	8004b94 <xQueueGenericSend+0x30>
 8004b8a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004b8c:	2b01      	cmp	r3, #1
 8004b8e:	d001      	beq.n	8004b94 <xQueueGenericSend+0x30>
 8004b90:	b672      	cpsid	i
 8004b92:	e7fe      	b.n	8004b92 <xQueueGenericSend+0x2e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004b94:	f000 fe34 	bl	8005800 <xTaskGetSchedulerState>
 8004b98:	1e06      	subs	r6, r0, #0
 8004b9a:	d104      	bne.n	8004ba6 <xQueueGenericSend+0x42>
 8004b9c:	9b01      	ldr	r3, [sp, #4]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d04d      	beq.n	8004c3e <xQueueGenericSend+0xda>
 8004ba2:	b672      	cpsid	i
 8004ba4:	e7fe      	b.n	8004ba4 <xQueueGenericSend+0x40>
 8004ba6:	2600      	movs	r6, #0
 8004ba8:	e049      	b.n	8004c3e <xQueueGenericSend+0xda>
				if( xTicksToWait == ( TickType_t ) 0 )
 8004baa:	9b01      	ldr	r3, [sp, #4]
 8004bac:	9300      	str	r3, [sp, #0]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d103      	bne.n	8004bba <xQueueGenericSend+0x56>
					taskEXIT_CRITICAL();
 8004bb2:	f001 fa31 	bl	8006018 <vPortExitCritical>
			return errQUEUE_FULL;
 8004bb6:	2000      	movs	r0, #0
 8004bb8:	e05c      	b.n	8004c74 <xQueueGenericSend+0x110>
				else if( xEntryTimeSet == pdFALSE )
 8004bba:	2e00      	cmp	r6, #0
 8004bbc:	d102      	bne.n	8004bc4 <xQueueGenericSend+0x60>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004bbe:	a802      	add	r0, sp, #8
 8004bc0:	f000 fdda 	bl	8005778 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8004bc4:	f001 fa28 	bl	8006018 <vPortExitCritical>
		vTaskSuspendAll();
 8004bc8:	f000 fc1e 	bl	8005408 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004bcc:	f001 fa18 	bl	8006000 <vPortEnterCritical>
 8004bd0:	0022      	movs	r2, r4
 8004bd2:	3244      	adds	r2, #68	; 0x44
 8004bd4:	7813      	ldrb	r3, [r2, #0]
 8004bd6:	b25b      	sxtb	r3, r3
 8004bd8:	3301      	adds	r3, #1
 8004bda:	d101      	bne.n	8004be0 <xQueueGenericSend+0x7c>
 8004bdc:	2300      	movs	r3, #0
 8004bde:	7013      	strb	r3, [r2, #0]
 8004be0:	0022      	movs	r2, r4
 8004be2:	3245      	adds	r2, #69	; 0x45
 8004be4:	7813      	ldrb	r3, [r2, #0]
 8004be6:	b25b      	sxtb	r3, r3
 8004be8:	3301      	adds	r3, #1
 8004bea:	d101      	bne.n	8004bf0 <xQueueGenericSend+0x8c>
 8004bec:	2300      	movs	r3, #0
 8004bee:	7013      	strb	r3, [r2, #0]
 8004bf0:	f001 fa12 	bl	8006018 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004bf4:	a901      	add	r1, sp, #4
 8004bf6:	a802      	add	r0, sp, #8
 8004bf8:	f000 fdca 	bl	8005790 <xTaskCheckForTimeOut>
 8004bfc:	2800      	cmp	r0, #0
 8004bfe:	d13b      	bne.n	8004c78 <xQueueGenericSend+0x114>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004c00:	f001 f9fe 	bl	8006000 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004c04:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004c06:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d110      	bne.n	8004c2e <xQueueGenericSend+0xca>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8004c0c:	f001 fa04 	bl	8006018 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004c10:	0020      	movs	r0, r4
 8004c12:	9901      	ldr	r1, [sp, #4]
 8004c14:	3010      	adds	r0, #16
 8004c16:	f000 fd49 	bl	80056ac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004c1a:	0020      	movs	r0, r4
 8004c1c:	f7ff febe 	bl	800499c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004c20:	f000 fc86 	bl	8005530 <xTaskResumeAll>
 8004c24:	2800      	cmp	r0, #0
 8004c26:	d109      	bne.n	8004c3c <xQueueGenericSend+0xd8>
					portYIELD_WITHIN_API();
 8004c28:	f001 f9de 	bl	8005fe8 <vPortYield>
 8004c2c:	e006      	b.n	8004c3c <xQueueGenericSend+0xd8>
	taskEXIT_CRITICAL();
 8004c2e:	f001 f9f3 	bl	8006018 <vPortExitCritical>
				prvUnlockQueue( pxQueue );
 8004c32:	0020      	movs	r0, r4
 8004c34:	f7ff feb2 	bl	800499c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004c38:	f000 fc7a 	bl	8005530 <xTaskResumeAll>
 8004c3c:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8004c3e:	f001 f9df 	bl	8006000 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004c42:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004c44:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004c46:	4293      	cmp	r3, r2
 8004c48:	d301      	bcc.n	8004c4e <xQueueGenericSend+0xea>
 8004c4a:	2f02      	cmp	r7, #2
 8004c4c:	d1ad      	bne.n	8004baa <xQueueGenericSend+0x46>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004c4e:	003a      	movs	r2, r7
 8004c50:	0029      	movs	r1, r5
 8004c52:	0020      	movs	r0, r4
 8004c54:	f7ff fe55 	bl	8004902 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004c58:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d003      	beq.n	8004c66 <xQueueGenericSend+0x102>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004c5e:	0020      	movs	r0, r4
 8004c60:	3024      	adds	r0, #36	; 0x24
 8004c62:	f000 fd4d 	bl	8005700 <xTaskRemoveFromEventList>
 8004c66:	2800      	cmp	r0, #0
 8004c68:	d001      	beq.n	8004c6e <xQueueGenericSend+0x10a>
							queueYIELD_IF_USING_PREEMPTION();
 8004c6a:	f001 f9bd 	bl	8005fe8 <vPortYield>
				taskEXIT_CRITICAL();
 8004c6e:	f001 f9d3 	bl	8006018 <vPortExitCritical>
				return pdPASS;
 8004c72:	2001      	movs	r0, #1
}
 8004c74:	b005      	add	sp, #20
 8004c76:	bdf0      	pop	{r4, r5, r6, r7, pc}
			prvUnlockQueue( pxQueue );
 8004c78:	0020      	movs	r0, r4
 8004c7a:	f7ff fe8f 	bl	800499c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004c7e:	f000 fc57 	bl	8005530 <xTaskResumeAll>
 8004c82:	e798      	b.n	8004bb6 <xQueueGenericSend+0x52>

08004c84 <xQueueGenericSendFromISR>:
{
 8004c84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c86:	b085      	sub	sp, #20
 8004c88:	0004      	movs	r4, r0
 8004c8a:	0017      	movs	r7, r2
 8004c8c:	001e      	movs	r6, r3
 8004c8e:	9101      	str	r1, [sp, #4]
	configASSERT( pxQueue );
 8004c90:	2800      	cmp	r0, #0
 8004c92:	d101      	bne.n	8004c98 <xQueueGenericSendFromISR+0x14>
 8004c94:	b672      	cpsid	i
 8004c96:	e7fe      	b.n	8004c96 <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c98:	9b01      	ldr	r3, [sp, #4]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d104      	bne.n	8004ca8 <xQueueGenericSendFromISR+0x24>
 8004c9e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d001      	beq.n	8004ca8 <xQueueGenericSendFromISR+0x24>
 8004ca4:	b672      	cpsid	i
 8004ca6:	e7fe      	b.n	8004ca6 <xQueueGenericSendFromISR+0x22>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004ca8:	2e02      	cmp	r6, #2
 8004caa:	d104      	bne.n	8004cb6 <xQueueGenericSendFromISR+0x32>
 8004cac:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004cae:	2b01      	cmp	r3, #1
 8004cb0:	d001      	beq.n	8004cb6 <xQueueGenericSendFromISR+0x32>
 8004cb2:	b672      	cpsid	i
 8004cb4:	e7fe      	b.n	8004cb4 <xQueueGenericSendFromISR+0x30>
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004cb6:	f001 f9bd 	bl	8006034 <ulSetInterruptMaskFromISR>
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004cba:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8004cbc:	6be2      	ldr	r2, [r4, #60]	; 0x3c
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004cbe:	9003      	str	r0, [sp, #12]
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d302      	bcc.n	8004cca <xQueueGenericSendFromISR+0x46>
			xReturn = errQUEUE_FULL;
 8004cc4:	2500      	movs	r5, #0
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004cc6:	2e02      	cmp	r6, #2
 8004cc8:	d11b      	bne.n	8004d02 <xQueueGenericSendFromISR+0x7e>
			const int8_t cTxLock = pxQueue->cTxLock;
 8004cca:	0023      	movs	r3, r4
 8004ccc:	3345      	adds	r3, #69	; 0x45
 8004cce:	9302      	str	r3, [sp, #8]
 8004cd0:	781d      	ldrb	r5, [r3, #0]
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004cd2:	0032      	movs	r2, r6
			const int8_t cTxLock = pxQueue->cTxLock;
 8004cd4:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004cd6:	0020      	movs	r0, r4
 8004cd8:	9901      	ldr	r1, [sp, #4]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004cda:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004cdc:	f7ff fe11 	bl	8004902 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8004ce0:	1c6b      	adds	r3, r5, #1
 8004ce2:	d114      	bne.n	8004d0e <xQueueGenericSendFromISR+0x8a>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004ce4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d101      	bne.n	8004cee <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
 8004cea:	2501      	movs	r5, #1
 8004cec:	e009      	b.n	8004d02 <xQueueGenericSendFromISR+0x7e>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004cee:	0020      	movs	r0, r4
 8004cf0:	3024      	adds	r0, #36	; 0x24
 8004cf2:	f000 fd05 	bl	8005700 <xTaskRemoveFromEventList>
 8004cf6:	2800      	cmp	r0, #0
 8004cf8:	d0f7      	beq.n	8004cea <xQueueGenericSendFromISR+0x66>
							if( pxHigherPriorityTaskWoken != NULL )
 8004cfa:	2f00      	cmp	r7, #0
 8004cfc:	d0f5      	beq.n	8004cea <xQueueGenericSendFromISR+0x66>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004cfe:	2501      	movs	r5, #1
 8004d00:	603d      	str	r5, [r7, #0]
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8004d02:	9803      	ldr	r0, [sp, #12]
 8004d04:	f001 f99a 	bl	800603c <vClearInterruptMaskFromISR>
}
 8004d08:	0028      	movs	r0, r5
 8004d0a:	b005      	add	sp, #20
 8004d0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004d0e:	9b02      	ldr	r3, [sp, #8]
 8004d10:	3501      	adds	r5, #1
 8004d12:	b26d      	sxtb	r5, r5
 8004d14:	701d      	strb	r5, [r3, #0]
 8004d16:	e7e8      	b.n	8004cea <xQueueGenericSendFromISR+0x66>

08004d18 <xQueueReceive>:
{
 8004d18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d1a:	b085      	sub	sp, #20
 8004d1c:	0004      	movs	r4, r0
 8004d1e:	000f      	movs	r7, r1
 8004d20:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8004d22:	2800      	cmp	r0, #0
 8004d24:	d101      	bne.n	8004d2a <xQueueReceive+0x12>
 8004d26:	b672      	cpsid	i
 8004d28:	e7fe      	b.n	8004d28 <xQueueReceive+0x10>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004d2a:	2900      	cmp	r1, #0
 8004d2c:	d104      	bne.n	8004d38 <xQueueReceive+0x20>
 8004d2e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d001      	beq.n	8004d38 <xQueueReceive+0x20>
 8004d34:	b672      	cpsid	i
 8004d36:	e7fe      	b.n	8004d36 <xQueueReceive+0x1e>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004d38:	f000 fd62 	bl	8005800 <xTaskGetSchedulerState>
 8004d3c:	1e06      	subs	r6, r0, #0
 8004d3e:	d104      	bne.n	8004d4a <xQueueReceive+0x32>
 8004d40:	9b01      	ldr	r3, [sp, #4]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d041      	beq.n	8004dca <xQueueReceive+0xb2>
 8004d46:	b672      	cpsid	i
 8004d48:	e7fe      	b.n	8004d48 <xQueueReceive+0x30>
 8004d4a:	2600      	movs	r6, #0
 8004d4c:	e03d      	b.n	8004dca <xQueueReceive+0xb2>
				if( xTicksToWait == ( TickType_t ) 0 )
 8004d4e:	9d01      	ldr	r5, [sp, #4]
 8004d50:	2d00      	cmp	r5, #0
 8004d52:	d103      	bne.n	8004d5c <xQueueReceive+0x44>
					taskEXIT_CRITICAL();
 8004d54:	f001 f960 	bl	8006018 <vPortExitCritical>
				return errQUEUE_EMPTY;
 8004d58:	2000      	movs	r0, #0
 8004d5a:	e04f      	b.n	8004dfc <xQueueReceive+0xe4>
				else if( xEntryTimeSet == pdFALSE )
 8004d5c:	2e00      	cmp	r6, #0
 8004d5e:	d102      	bne.n	8004d66 <xQueueReceive+0x4e>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004d60:	a802      	add	r0, sp, #8
 8004d62:	f000 fd09 	bl	8005778 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8004d66:	f001 f957 	bl	8006018 <vPortExitCritical>
		vTaskSuspendAll();
 8004d6a:	f000 fb4d 	bl	8005408 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004d6e:	f001 f947 	bl	8006000 <vPortEnterCritical>
 8004d72:	0022      	movs	r2, r4
 8004d74:	3244      	adds	r2, #68	; 0x44
 8004d76:	7813      	ldrb	r3, [r2, #0]
 8004d78:	b25b      	sxtb	r3, r3
 8004d7a:	3301      	adds	r3, #1
 8004d7c:	d101      	bne.n	8004d82 <xQueueReceive+0x6a>
 8004d7e:	2300      	movs	r3, #0
 8004d80:	7013      	strb	r3, [r2, #0]
 8004d82:	0022      	movs	r2, r4
 8004d84:	3245      	adds	r2, #69	; 0x45
 8004d86:	7813      	ldrb	r3, [r2, #0]
 8004d88:	b25b      	sxtb	r3, r3
 8004d8a:	3301      	adds	r3, #1
 8004d8c:	d101      	bne.n	8004d92 <xQueueReceive+0x7a>
 8004d8e:	2300      	movs	r3, #0
 8004d90:	7013      	strb	r3, [r2, #0]
 8004d92:	f001 f941 	bl	8006018 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004d96:	a901      	add	r1, sp, #4
 8004d98:	a802      	add	r0, sp, #8
 8004d9a:	f000 fcf9 	bl	8005790 <xTaskCheckForTimeOut>
 8004d9e:	2800      	cmp	r0, #0
 8004da0:	d134      	bne.n	8004e0c <xQueueReceive+0xf4>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004da2:	0020      	movs	r0, r4
 8004da4:	f7ff fda3 	bl	80048ee <prvIsQueueEmpty>
 8004da8:	2800      	cmp	r0, #0
 8004daa:	d029      	beq.n	8004e00 <xQueueReceive+0xe8>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004dac:	0020      	movs	r0, r4
 8004dae:	9901      	ldr	r1, [sp, #4]
 8004db0:	3024      	adds	r0, #36	; 0x24
 8004db2:	f000 fc7b 	bl	80056ac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004db6:	0020      	movs	r0, r4
 8004db8:	f7ff fdf0 	bl	800499c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004dbc:	f000 fbb8 	bl	8005530 <xTaskResumeAll>
 8004dc0:	2800      	cmp	r0, #0
 8004dc2:	d101      	bne.n	8004dc8 <xQueueReceive+0xb0>
					portYIELD_WITHIN_API();
 8004dc4:	f001 f910 	bl	8005fe8 <vPortYield>
 8004dc8:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
 8004dca:	f001 f919 	bl	8006000 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004dce:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004dd0:	2d00      	cmp	r5, #0
 8004dd2:	d0bc      	beq.n	8004d4e <xQueueReceive+0x36>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004dd4:	0039      	movs	r1, r7
 8004dd6:	0020      	movs	r0, r4
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004dd8:	3d01      	subs	r5, #1
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004dda:	f7ff fdcd 	bl	8004978 <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004dde:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004de0:	6923      	ldr	r3, [r4, #16]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d007      	beq.n	8004df6 <xQueueReceive+0xde>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004de6:	0020      	movs	r0, r4
 8004de8:	3010      	adds	r0, #16
 8004dea:	f000 fc89 	bl	8005700 <xTaskRemoveFromEventList>
 8004dee:	2800      	cmp	r0, #0
 8004df0:	d001      	beq.n	8004df6 <xQueueReceive+0xde>
						queueYIELD_IF_USING_PREEMPTION();
 8004df2:	f001 f8f9 	bl	8005fe8 <vPortYield>
				taskEXIT_CRITICAL();
 8004df6:	f001 f90f 	bl	8006018 <vPortExitCritical>
				return pdPASS;
 8004dfa:	2001      	movs	r0, #1
}
 8004dfc:	b005      	add	sp, #20
 8004dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
				prvUnlockQueue( pxQueue );
 8004e00:	0020      	movs	r0, r4
 8004e02:	f7ff fdcb 	bl	800499c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004e06:	f000 fb93 	bl	8005530 <xTaskResumeAll>
 8004e0a:	e7dd      	b.n	8004dc8 <xQueueReceive+0xb0>
			prvUnlockQueue( pxQueue );
 8004e0c:	0020      	movs	r0, r4
 8004e0e:	f7ff fdc5 	bl	800499c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004e12:	f000 fb8d 	bl	8005530 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004e16:	0020      	movs	r0, r4
 8004e18:	f7ff fd69 	bl	80048ee <prvIsQueueEmpty>
 8004e1c:	2800      	cmp	r0, #0
 8004e1e:	d0d3      	beq.n	8004dc8 <xQueueReceive+0xb0>
 8004e20:	e79a      	b.n	8004d58 <xQueueReceive+0x40>

08004e22 <xQueueSemaphoreTake>:
{
 8004e22:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e24:	b085      	sub	sp, #20
 8004e26:	1e04      	subs	r4, r0, #0
 8004e28:	9101      	str	r1, [sp, #4]
	configASSERT( ( pxQueue ) );
 8004e2a:	d101      	bne.n	8004e30 <xQueueSemaphoreTake+0xe>
 8004e2c:	b672      	cpsid	i
 8004e2e:	e7fe      	b.n	8004e2e <xQueueSemaphoreTake+0xc>
	configASSERT( pxQueue->uxItemSize == 0 );
 8004e30:	6c05      	ldr	r5, [r0, #64]	; 0x40
 8004e32:	2d00      	cmp	r5, #0
 8004e34:	d001      	beq.n	8004e3a <xQueueSemaphoreTake+0x18>
 8004e36:	b672      	cpsid	i
 8004e38:	e7fe      	b.n	8004e38 <xQueueSemaphoreTake+0x16>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004e3a:	f000 fce1 	bl	8005800 <xTaskGetSchedulerState>
 8004e3e:	1e06      	subs	r6, r0, #0
 8004e40:	d104      	bne.n	8004e4c <xQueueSemaphoreTake+0x2a>
 8004e42:	9b01      	ldr	r3, [sp, #4]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d004      	beq.n	8004e52 <xQueueSemaphoreTake+0x30>
 8004e48:	b672      	cpsid	i
 8004e4a:	e7fe      	b.n	8004e4a <xQueueSemaphoreTake+0x28>
 8004e4c:	002e      	movs	r6, r5
 8004e4e:	2701      	movs	r7, #1
 8004e50:	e04d      	b.n	8004eee <xQueueSemaphoreTake+0xcc>
 8004e52:	0005      	movs	r5, r0
 8004e54:	e7fb      	b.n	8004e4e <xQueueSemaphoreTake+0x2c>
				if( xTicksToWait == ( TickType_t ) 0 )
 8004e56:	9b01      	ldr	r3, [sp, #4]
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d106      	bne.n	8004e6a <xQueueSemaphoreTake+0x48>
						configASSERT( xInheritanceOccurred == pdFALSE );
 8004e5c:	2d00      	cmp	r5, #0
 8004e5e:	d001      	beq.n	8004e64 <xQueueSemaphoreTake+0x42>
 8004e60:	b672      	cpsid	i
 8004e62:	e7fe      	b.n	8004e62 <xQueueSemaphoreTake+0x40>
					taskEXIT_CRITICAL();
 8004e64:	f001 f8d8 	bl	8006018 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8004e68:	e05c      	b.n	8004f24 <xQueueSemaphoreTake+0x102>
				else if( xEntryTimeSet == pdFALSE )
 8004e6a:	2e00      	cmp	r6, #0
 8004e6c:	d102      	bne.n	8004e74 <xQueueSemaphoreTake+0x52>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004e6e:	a802      	add	r0, sp, #8
 8004e70:	f000 fc82 	bl	8005778 <vTaskInternalSetTimeOutState>
		taskEXIT_CRITICAL();
 8004e74:	f001 f8d0 	bl	8006018 <vPortExitCritical>
		vTaskSuspendAll();
 8004e78:	f000 fac6 	bl	8005408 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004e7c:	f001 f8c0 	bl	8006000 <vPortEnterCritical>
 8004e80:	0022      	movs	r2, r4
 8004e82:	3244      	adds	r2, #68	; 0x44
 8004e84:	7813      	ldrb	r3, [r2, #0]
 8004e86:	b25b      	sxtb	r3, r3
 8004e88:	3301      	adds	r3, #1
 8004e8a:	d101      	bne.n	8004e90 <xQueueSemaphoreTake+0x6e>
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	7013      	strb	r3, [r2, #0]
 8004e90:	0022      	movs	r2, r4
 8004e92:	3245      	adds	r2, #69	; 0x45
 8004e94:	7813      	ldrb	r3, [r2, #0]
 8004e96:	b25b      	sxtb	r3, r3
 8004e98:	3301      	adds	r3, #1
 8004e9a:	d101      	bne.n	8004ea0 <xQueueSemaphoreTake+0x7e>
 8004e9c:	2300      	movs	r3, #0
 8004e9e:	7013      	strb	r3, [r2, #0]
 8004ea0:	f001 f8ba 	bl	8006018 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004ea4:	a901      	add	r1, sp, #4
 8004ea6:	a802      	add	r0, sp, #8
 8004ea8:	f000 fc72 	bl	8005790 <xTaskCheckForTimeOut>
 8004eac:	2800      	cmp	r0, #0
 8004eae:	d142      	bne.n	8004f36 <xQueueSemaphoreTake+0x114>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004eb0:	0020      	movs	r0, r4
 8004eb2:	f7ff fd1c 	bl	80048ee <prvIsQueueEmpty>
 8004eb6:	2800      	cmp	r0, #0
 8004eb8:	d037      	beq.n	8004f2a <xQueueSemaphoreTake+0x108>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004eba:	6823      	ldr	r3, [r4, #0]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d107      	bne.n	8004ed0 <xQueueSemaphoreTake+0xae>
						taskENTER_CRITICAL();
 8004ec0:	f001 f89e 	bl	8006000 <vPortEnterCritical>
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004ec4:	68a0      	ldr	r0, [r4, #8]
 8004ec6:	f000 fcab 	bl	8005820 <xTaskPriorityInherit>
 8004eca:	0005      	movs	r5, r0
						taskEXIT_CRITICAL();
 8004ecc:	f001 f8a4 	bl	8006018 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004ed0:	0020      	movs	r0, r4
 8004ed2:	9901      	ldr	r1, [sp, #4]
 8004ed4:	3024      	adds	r0, #36	; 0x24
 8004ed6:	f000 fbe9 	bl	80056ac <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004eda:	0020      	movs	r0, r4
 8004edc:	f7ff fd5e 	bl	800499c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004ee0:	f000 fb26 	bl	8005530 <xTaskResumeAll>
 8004ee4:	2800      	cmp	r0, #0
 8004ee6:	d101      	bne.n	8004eec <xQueueSemaphoreTake+0xca>
					portYIELD_WITHIN_API();
 8004ee8:	f001 f87e 	bl	8005fe8 <vPortYield>
 8004eec:	003e      	movs	r6, r7
		taskENTER_CRITICAL();
 8004eee:	f001 f887 	bl	8006000 <vPortEnterCritical>
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004ef2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d0ae      	beq.n	8004e56 <xQueueSemaphoreTake+0x34>
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004ef8:	3b01      	subs	r3, #1
 8004efa:	63a3      	str	r3, [r4, #56]	; 0x38
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004efc:	6823      	ldr	r3, [r4, #0]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d102      	bne.n	8004f08 <xQueueSemaphoreTake+0xe6>
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004f02:	f000 fd3d 	bl	8005980 <pvTaskIncrementMutexHeldCount>
 8004f06:	60a0      	str	r0, [r4, #8]
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004f08:	6923      	ldr	r3, [r4, #16]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d007      	beq.n	8004f1e <xQueueSemaphoreTake+0xfc>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004f0e:	0020      	movs	r0, r4
 8004f10:	3010      	adds	r0, #16
 8004f12:	f000 fbf5 	bl	8005700 <xTaskRemoveFromEventList>
 8004f16:	2800      	cmp	r0, #0
 8004f18:	d001      	beq.n	8004f1e <xQueueSemaphoreTake+0xfc>
						queueYIELD_IF_USING_PREEMPTION();
 8004f1a:	f001 f865 	bl	8005fe8 <vPortYield>
				taskEXIT_CRITICAL();
 8004f1e:	f001 f87b 	bl	8006018 <vPortExitCritical>
				return pdPASS;
 8004f22:	2501      	movs	r5, #1
}
 8004f24:	0028      	movs	r0, r5
 8004f26:	b005      	add	sp, #20
 8004f28:	bdf0      	pop	{r4, r5, r6, r7, pc}
				prvUnlockQueue( pxQueue );
 8004f2a:	0020      	movs	r0, r4
 8004f2c:	f7ff fd36 	bl	800499c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004f30:	f000 fafe 	bl	8005530 <xTaskResumeAll>
 8004f34:	e7da      	b.n	8004eec <xQueueSemaphoreTake+0xca>
			prvUnlockQueue( pxQueue );
 8004f36:	0020      	movs	r0, r4
 8004f38:	f7ff fd30 	bl	800499c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004f3c:	f000 faf8 	bl	8005530 <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004f40:	0020      	movs	r0, r4
 8004f42:	f7ff fcd4 	bl	80048ee <prvIsQueueEmpty>
 8004f46:	2800      	cmp	r0, #0
 8004f48:	d0d0      	beq.n	8004eec <xQueueSemaphoreTake+0xca>
					if( xInheritanceOccurred != pdFALSE )
 8004f4a:	2d00      	cmp	r5, #0
 8004f4c:	d0ea      	beq.n	8004f24 <xQueueSemaphoreTake+0x102>
						taskENTER_CRITICAL();
 8004f4e:	f001 f857 	bl	8006000 <vPortEnterCritical>
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8004f52:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004f54:	2900      	cmp	r1, #0
 8004f56:	d003      	beq.n	8004f60 <xQueueSemaphoreTake+0x13e>
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004f58:	2138      	movs	r1, #56	; 0x38
 8004f5a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	1ac9      	subs	r1, r1, r3
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004f60:	68a0      	ldr	r0, [r4, #8]
 8004f62:	f000 fcd1 	bl	8005908 <vTaskPriorityDisinheritAfterTimeout>
				return errQUEUE_EMPTY;
 8004f66:	2500      	movs	r5, #0
						taskEXIT_CRITICAL();
 8004f68:	f001 f856 	bl	8006018 <vPortExitCritical>
 8004f6c:	e7da      	b.n	8004f24 <xQueueSemaphoreTake+0x102>
	...

08004f70 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004f70:	2300      	movs	r3, #0
	{
 8004f72:	b570      	push	{r4, r5, r6, lr}
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004f74:	4a06      	ldr	r2, [pc, #24]	; (8004f90 <vQueueAddToRegistry+0x20>)
 8004f76:	00dd      	lsls	r5, r3, #3
 8004f78:	18ac      	adds	r4, r5, r2
 8004f7a:	6826      	ldr	r6, [r4, #0]
 8004f7c:	2e00      	cmp	r6, #0
 8004f7e:	d102      	bne.n	8004f86 <vQueueAddToRegistry+0x16>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004f80:	50a9      	str	r1, [r5, r2]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004f82:	6060      	str	r0, [r4, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004f84:	bd70      	pop	{r4, r5, r6, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004f86:	3301      	adds	r3, #1
 8004f88:	2b08      	cmp	r3, #8
 8004f8a:	d1f4      	bne.n	8004f76 <vQueueAddToRegistry+0x6>
 8004f8c:	e7fa      	b.n	8004f84 <vQueueAddToRegistry+0x14>
 8004f8e:	46c0      	nop			; (mov r8, r8)
 8004f90:	20001824 	.word	0x20001824

08004f94 <vQueueUnregisterQueue>:
	{
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004f94:	4a08      	ldr	r2, [pc, #32]	; (8004fb8 <vQueueUnregisterQueue+0x24>)
 8004f96:	2300      	movs	r3, #0
 8004f98:	0011      	movs	r1, r2
	{
 8004f9a:	b510      	push	{r4, lr}
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8004f9c:	6854      	ldr	r4, [r2, #4]
 8004f9e:	4284      	cmp	r4, r0
 8004fa0:	d105      	bne.n	8004fae <vQueueUnregisterQueue+0x1a>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	00db      	lsls	r3, r3, #3
 8004fa6:	50ca      	str	r2, [r1, r3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8004fa8:	18cb      	adds	r3, r1, r3
 8004faa:	605a      	str	r2, [r3, #4]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8004fac:	bd10      	pop	{r4, pc}
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004fae:	3301      	adds	r3, #1
 8004fb0:	3208      	adds	r2, #8
 8004fb2:	2b08      	cmp	r3, #8
 8004fb4:	d1f2      	bne.n	8004f9c <vQueueUnregisterQueue+0x8>
 8004fb6:	e7f9      	b.n	8004fac <vQueueUnregisterQueue+0x18>
 8004fb8:	20001824 	.word	0x20001824

08004fbc <vQueueDelete>:
{
 8004fbc:	b510      	push	{r4, lr}
 8004fbe:	1e04      	subs	r4, r0, #0
	configASSERT( pxQueue );
 8004fc0:	d101      	bne.n	8004fc6 <vQueueDelete+0xa>
 8004fc2:	b672      	cpsid	i
 8004fc4:	e7fe      	b.n	8004fc4 <vQueueDelete+0x8>
		vQueueUnregisterQueue( pxQueue );
 8004fc6:	f7ff ffe5 	bl	8004f94 <vQueueUnregisterQueue>
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8004fca:	0023      	movs	r3, r4
 8004fcc:	3346      	adds	r3, #70	; 0x46
 8004fce:	781b      	ldrb	r3, [r3, #0]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d102      	bne.n	8004fda <vQueueDelete+0x1e>
			vPortFree( pxQueue );
 8004fd4:	0020      	movs	r0, r4
 8004fd6:	f001 f94d 	bl	8006274 <vPortFree>
}
 8004fda:	bd10      	pop	{r4, pc}

08004fdc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004fdc:	b570      	push	{r4, r5, r6, lr}
 8004fde:	0004      	movs	r4, r0
 8004fe0:	0016      	movs	r6, r2
 8004fe2:	000d      	movs	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004fe4:	f001 f80c 	bl	8006000 <vPortEnterCritical>
 8004fe8:	0022      	movs	r2, r4
 8004fea:	3244      	adds	r2, #68	; 0x44
 8004fec:	7813      	ldrb	r3, [r2, #0]
 8004fee:	b25b      	sxtb	r3, r3
 8004ff0:	3301      	adds	r3, #1
 8004ff2:	d101      	bne.n	8004ff8 <vQueueWaitForMessageRestricted+0x1c>
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	7013      	strb	r3, [r2, #0]
 8004ff8:	0022      	movs	r2, r4
 8004ffa:	3245      	adds	r2, #69	; 0x45
 8004ffc:	7813      	ldrb	r3, [r2, #0]
 8004ffe:	b25b      	sxtb	r3, r3
 8005000:	3301      	adds	r3, #1
 8005002:	d101      	bne.n	8005008 <vQueueWaitForMessageRestricted+0x2c>
 8005004:	2300      	movs	r3, #0
 8005006:	7013      	strb	r3, [r2, #0]
 8005008:	f001 f806 	bl	8006018 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800500c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800500e:	2b00      	cmp	r3, #0
 8005010:	d105      	bne.n	800501e <vQueueWaitForMessageRestricted+0x42>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005012:	0020      	movs	r0, r4
 8005014:	0032      	movs	r2, r6
 8005016:	0029      	movs	r1, r5
 8005018:	3024      	adds	r0, #36	; 0x24
 800501a:	f000 fb59 	bl	80056d0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800501e:	0020      	movs	r0, r4
 8005020:	f7ff fcbc 	bl	800499c <prvUnlockQueue>
	}
 8005024:	bd70      	pop	{r4, r5, r6, pc}
	...

08005028 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800502a:	0004      	movs	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800502c:	f000 ffe8 	bl	8006000 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005030:	4b2a      	ldr	r3, [pc, #168]	; (80050dc <prvAddNewTaskToReadyList+0xb4>)
		if( pxCurrentTCB == NULL )
 8005032:	4d2b      	ldr	r5, [pc, #172]	; (80050e0 <prvAddNewTaskToReadyList+0xb8>)
		uxCurrentNumberOfTasks++;
 8005034:	681a      	ldr	r2, [r3, #0]
 8005036:	3201      	adds	r2, #1
 8005038:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 800503a:	682e      	ldr	r6, [r5, #0]
 800503c:	2e00      	cmp	r6, #0
 800503e:	d142      	bne.n	80050c6 <prvAddNewTaskToReadyList+0x9e>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005040:	602c      	str	r4, [r5, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	2b01      	cmp	r3, #1
 8005046:	d11e      	bne.n	8005086 <prvAddNewTaskToReadyList+0x5e>
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005048:	2714      	movs	r7, #20
 800504a:	0038      	movs	r0, r7
 800504c:	4370      	muls	r0, r6
 800504e:	4b25      	ldr	r3, [pc, #148]	; (80050e4 <prvAddNewTaskToReadyList+0xbc>)
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005050:	3601      	adds	r6, #1
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005052:	1818      	adds	r0, r3, r0
 8005054:	f7ff fc0a 	bl	800486c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005058:	2e38      	cmp	r6, #56	; 0x38
 800505a:	d1f6      	bne.n	800504a <prvAddNewTaskToReadyList+0x22>
	}

	vListInitialise( &xDelayedTaskList1 );
 800505c:	4f22      	ldr	r7, [pc, #136]	; (80050e8 <prvAddNewTaskToReadyList+0xc0>)
 800505e:	0038      	movs	r0, r7
 8005060:	f7ff fc04 	bl	800486c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005064:	4e21      	ldr	r6, [pc, #132]	; (80050ec <prvAddNewTaskToReadyList+0xc4>)
 8005066:	0030      	movs	r0, r6
 8005068:	f7ff fc00 	bl	800486c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800506c:	4820      	ldr	r0, [pc, #128]	; (80050f0 <prvAddNewTaskToReadyList+0xc8>)
 800506e:	f7ff fbfd 	bl	800486c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005072:	4820      	ldr	r0, [pc, #128]	; (80050f4 <prvAddNewTaskToReadyList+0xcc>)
 8005074:	f7ff fbfa 	bl	800486c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005078:	481f      	ldr	r0, [pc, #124]	; (80050f8 <prvAddNewTaskToReadyList+0xd0>)
 800507a:	f7ff fbf7 	bl	800486c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800507e:	4b1f      	ldr	r3, [pc, #124]	; (80050fc <prvAddNewTaskToReadyList+0xd4>)
 8005080:	601f      	str	r7, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005082:	4b1f      	ldr	r3, [pc, #124]	; (8005100 <prvAddNewTaskToReadyList+0xd8>)
 8005084:	601e      	str	r6, [r3, #0]
		uxTaskNumber++;
 8005086:	4a1f      	ldr	r2, [pc, #124]	; (8005104 <prvAddNewTaskToReadyList+0xdc>)
 8005088:	6813      	ldr	r3, [r2, #0]
 800508a:	3301      	adds	r3, #1
 800508c:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 800508e:	4a1e      	ldr	r2, [pc, #120]	; (8005108 <prvAddNewTaskToReadyList+0xe0>)
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005090:	6463      	str	r3, [r4, #68]	; 0x44
		prvAddTaskToReadyList( pxNewTCB );
 8005092:	6811      	ldr	r1, [r2, #0]
 8005094:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005096:	428b      	cmp	r3, r1
 8005098:	d900      	bls.n	800509c <prvAddNewTaskToReadyList+0x74>
 800509a:	6013      	str	r3, [r2, #0]
 800509c:	2014      	movs	r0, #20
 800509e:	4358      	muls	r0, r3
 80050a0:	4b10      	ldr	r3, [pc, #64]	; (80050e4 <prvAddNewTaskToReadyList+0xbc>)
 80050a2:	1d21      	adds	r1, r4, #4
 80050a4:	1818      	adds	r0, r3, r0
 80050a6:	f7ff fbef 	bl	8004888 <vListInsertEnd>
	taskEXIT_CRITICAL();
 80050aa:	f000 ffb5 	bl	8006018 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
 80050ae:	4b17      	ldr	r3, [pc, #92]	; (800510c <prvAddNewTaskToReadyList+0xe4>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d006      	beq.n	80050c4 <prvAddNewTaskToReadyList+0x9c>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80050b6:	682b      	ldr	r3, [r5, #0]
 80050b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050ba:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80050bc:	429a      	cmp	r2, r3
 80050be:	d201      	bcs.n	80050c4 <prvAddNewTaskToReadyList+0x9c>
			taskYIELD_IF_USING_PREEMPTION();
 80050c0:	f000 ff92 	bl	8005fe8 <vPortYield>
}
 80050c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if( xSchedulerRunning == pdFALSE )
 80050c6:	4b11      	ldr	r3, [pc, #68]	; (800510c <prvAddNewTaskToReadyList+0xe4>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d1db      	bne.n	8005086 <prvAddNewTaskToReadyList+0x5e>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80050ce:	682b      	ldr	r3, [r5, #0]
 80050d0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80050d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d8d6      	bhi.n	8005086 <prvAddNewTaskToReadyList+0x5e>
					pxCurrentTCB = pxNewTCB;
 80050d8:	602c      	str	r4, [r5, #0]
 80050da:	e7d4      	b.n	8005086 <prvAddNewTaskToReadyList+0x5e>
 80050dc:	20000c7c 	.word	0x20000c7c
 80050e0:	20000810 	.word	0x20000810
 80050e4:	2000081c 	.word	0x2000081c
 80050e8:	20000c90 	.word	0x20000c90
 80050ec:	20000ca4 	.word	0x20000ca4
 80050f0:	20000cc4 	.word	0x20000cc4
 80050f4:	20000cf0 	.word	0x20000cf0
 80050f8:	20000cdc 	.word	0x20000cdc
 80050fc:	20000814 	.word	0x20000814
 8005100:	20000818 	.word	0x20000818
 8005104:	20000c88 	.word	0x20000c88
 8005108:	20000c8c 	.word	0x20000c8c
 800510c:	20000cd8 	.word	0x20000cd8

08005110 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005110:	4a07      	ldr	r2, [pc, #28]	; (8005130 <prvResetNextTaskUnblockTime+0x20>)
 8005112:	6813      	ldr	r3, [r2, #0]
 8005114:	6819      	ldr	r1, [r3, #0]
 8005116:	4b07      	ldr	r3, [pc, #28]	; (8005134 <prvResetNextTaskUnblockTime+0x24>)
 8005118:	2900      	cmp	r1, #0
 800511a:	d103      	bne.n	8005124 <prvResetNextTaskUnblockTime+0x14>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800511c:	2201      	movs	r2, #1
 800511e:	4252      	negs	r2, r2
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005120:	601a      	str	r2, [r3, #0]
	}
}
 8005122:	4770      	bx	lr
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005124:	6812      	ldr	r2, [r2, #0]
 8005126:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005128:	68d2      	ldr	r2, [r2, #12]
 800512a:	6852      	ldr	r2, [r2, #4]
 800512c:	e7f8      	b.n	8005120 <prvResetNextTaskUnblockTime+0x10>
 800512e:	46c0      	nop			; (mov r8, r8)
 8005130:	20000814 	.word	0x20000814
 8005134:	20000cb8 	.word	0x20000cb8

08005138 <prvInitialiseNewTask.isra.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8005138:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800513a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800513c:	0096      	lsls	r6, r2, #2
 800513e:	0032      	movs	r2, r6
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8005140:	9000      	str	r0, [sp, #0]
 8005142:	000d      	movs	r5, r1
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005144:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005146:	21a5      	movs	r1, #165	; 0xa5
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8005148:	9301      	str	r3, [sp, #4]
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800514a:	f001 f8ec 	bl	8006326 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800514e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005150:	3e04      	subs	r6, #4
 8005152:	199e      	adds	r6, r3, r6
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005154:	2307      	movs	r3, #7
 8005156:	439e      	bics	r6, r3
 8005158:	0037      	movs	r7, r6
	if( pcName != NULL )
 800515a:	2d00      	cmp	r5, #0
 800515c:	d03d      	beq.n	80051da <prvInitialiseNewTask.isra.0+0xa2>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800515e:	0022      	movs	r2, r4
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005160:	2300      	movs	r3, #0
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005162:	3234      	adds	r2, #52	; 0x34
 8005164:	5ce9      	ldrb	r1, [r5, r3]
 8005166:	54d1      	strb	r1, [r2, r3]
			if( pcName[ x ] == ( char ) 0x00 )
 8005168:	5ce9      	ldrb	r1, [r5, r3]
 800516a:	2900      	cmp	r1, #0
 800516c:	d002      	beq.n	8005174 <prvInitialiseNewTask.isra.0+0x3c>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800516e:	3301      	adds	r3, #1
 8005170:	2b10      	cmp	r3, #16
 8005172:	d1f7      	bne.n	8005164 <prvInitialiseNewTask.isra.0+0x2c>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005174:	0023      	movs	r3, r4
 8005176:	2200      	movs	r2, #0
 8005178:	3343      	adds	r3, #67	; 0x43
 800517a:	701a      	strb	r2, [r3, #0]
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800517c:	9d08      	ldr	r5, [sp, #32]
 800517e:	2d37      	cmp	r5, #55	; 0x37
 8005180:	d900      	bls.n	8005184 <prvInitialiseNewTask.isra.0+0x4c>
 8005182:	2537      	movs	r5, #55	; 0x37
		pxNewTCB->uxMutexesHeld = 0;
 8005184:	2600      	movs	r6, #0
	pxNewTCB->uxPriority = uxPriority;
 8005186:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
 8005188:	64e5      	str	r5, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800518a:	1d20      	adds	r0, r4, #4
		pxNewTCB->uxMutexesHeld = 0;
 800518c:	6526      	str	r6, [r4, #80]	; 0x50
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800518e:	f7ff fb78 	bl	8004882 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005192:	0020      	movs	r0, r4
 8005194:	3018      	adds	r0, #24
 8005196:	f7ff fb74 	bl	8004882 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800519a:	2338      	movs	r3, #56	; 0x38
 800519c:	1b5d      	subs	r5, r3, r5
		pxNewTCB->ulNotifiedValue = 0;
 800519e:	0023      	movs	r3, r4
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80051a0:	0020      	movs	r0, r4
		pxNewTCB->ulNotifiedValue = 0;
 80051a2:	33b4      	adds	r3, #180	; 0xb4
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80051a4:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051a6:	61a5      	str	r5, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80051a8:	6264      	str	r4, [r4, #36]	; 0x24
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80051aa:	2260      	movs	r2, #96	; 0x60
		pxNewTCB->ulNotifiedValue = 0;
 80051ac:	601e      	str	r6, [r3, #0]
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80051ae:	0031      	movs	r1, r6
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80051b0:	711e      	strb	r6, [r3, #4]
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80051b2:	3054      	adds	r0, #84	; 0x54
 80051b4:	f001 f8b7 	bl	8006326 <memset>
 80051b8:	4b0a      	ldr	r3, [pc, #40]	; (80051e4 <prvInitialiseNewTask.isra.0+0xac>)
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80051ba:	0038      	movs	r0, r7
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80051bc:	65a3      	str	r3, [r4, #88]	; 0x58
 80051be:	4b0a      	ldr	r3, [pc, #40]	; (80051e8 <prvInitialiseNewTask.isra.0+0xb0>)
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80051c0:	9a01      	ldr	r2, [sp, #4]
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80051c2:	65e3      	str	r3, [r4, #92]	; 0x5c
 80051c4:	4b09      	ldr	r3, [pc, #36]	; (80051ec <prvInitialiseNewTask.isra.0+0xb4>)
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80051c6:	9900      	ldr	r1, [sp, #0]
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80051c8:	6623      	str	r3, [r4, #96]	; 0x60
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80051ca:	f000 fefb 	bl	8005fc4 <pxPortInitialiseStack>
	if( pxCreatedTask != NULL )
 80051ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80051d0:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 80051d2:	42b3      	cmp	r3, r6
 80051d4:	d000      	beq.n	80051d8 <prvInitialiseNewTask.isra.0+0xa0>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80051d6:	601c      	str	r4, [r3, #0]
}
 80051d8:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80051da:	0023      	movs	r3, r4
 80051dc:	3334      	adds	r3, #52	; 0x34
 80051de:	701d      	strb	r5, [r3, #0]
 80051e0:	e7cc      	b.n	800517c <prvInitialiseNewTask.isra.0+0x44>
 80051e2:	46c0      	nop			; (mov r8, r8)
 80051e4:	080066dc 	.word	0x080066dc
 80051e8:	080066fc 	.word	0x080066fc
 80051ec:	080066bc 	.word	0x080066bc

080051f0 <prvDeleteTCB>:
	{
 80051f0:	b510      	push	{r4, lr}
 80051f2:	0004      	movs	r4, r0
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80051f4:	3054      	adds	r0, #84	; 0x54
 80051f6:	f001 f8ab 	bl	8006350 <_reclaim_reent>
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80051fa:	0023      	movs	r3, r4
 80051fc:	33b9      	adds	r3, #185	; 0xb9
 80051fe:	781b      	ldrb	r3, [r3, #0]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d106      	bne.n	8005212 <prvDeleteTCB+0x22>
				vPortFree( pxTCB->pxStack );
 8005204:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005206:	f001 f835 	bl	8006274 <vPortFree>
				vPortFree( pxTCB );
 800520a:	0020      	movs	r0, r4
 800520c:	f001 f832 	bl	8006274 <vPortFree>
	}
 8005210:	bd10      	pop	{r4, pc}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005212:	2b01      	cmp	r3, #1
 8005214:	d0f9      	beq.n	800520a <prvDeleteTCB+0x1a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005216:	2b02      	cmp	r3, #2
 8005218:	d0fa      	beq.n	8005210 <prvDeleteTCB+0x20>
 800521a:	b672      	cpsid	i
 800521c:	e7fe      	b.n	800521c <prvDeleteTCB+0x2c>
	...

08005220 <prvIdleTask>:
{
 8005220:	b570      	push	{r4, r5, r6, lr}
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005222:	4c10      	ldr	r4, [pc, #64]	; (8005264 <prvIdleTask+0x44>)
 8005224:	6823      	ldr	r3, [r4, #0]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d106      	bne.n	8005238 <prvIdleTask+0x18>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800522a:	4b0f      	ldr	r3, [pc, #60]	; (8005268 <prvIdleTask+0x48>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	2b01      	cmp	r3, #1
 8005230:	d9f7      	bls.n	8005222 <prvIdleTask+0x2>
				taskYIELD();
 8005232:	f000 fed9 	bl	8005fe8 <vPortYield>
 8005236:	e7f4      	b.n	8005222 <prvIdleTask+0x2>
			taskENTER_CRITICAL();
 8005238:	f000 fee2 	bl	8006000 <vPortEnterCritical>
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800523c:	4b0b      	ldr	r3, [pc, #44]	; (800526c <prvIdleTask+0x4c>)
 800523e:	68db      	ldr	r3, [r3, #12]
 8005240:	68dd      	ldr	r5, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005242:	1d28      	adds	r0, r5, #4
 8005244:	f7ff fb43 	bl	80048ce <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005248:	4a09      	ldr	r2, [pc, #36]	; (8005270 <prvIdleTask+0x50>)
 800524a:	6813      	ldr	r3, [r2, #0]
 800524c:	3b01      	subs	r3, #1
 800524e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005250:	6823      	ldr	r3, [r4, #0]
 8005252:	3b01      	subs	r3, #1
 8005254:	6023      	str	r3, [r4, #0]
			taskEXIT_CRITICAL();
 8005256:	f000 fedf 	bl	8006018 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
 800525a:	0028      	movs	r0, r5
 800525c:	f7ff ffc8 	bl	80051f0 <prvDeleteTCB>
 8005260:	e7df      	b.n	8005222 <prvIdleTask+0x2>
 8005262:	46c0      	nop			; (mov r8, r8)
 8005264:	20000c80 	.word	0x20000c80
 8005268:	2000081c 	.word	0x2000081c
 800526c:	20000cf0 	.word	0x20000cf0
 8005270:	20000c7c 	.word	0x20000c7c

08005274 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005276:	0004      	movs	r4, r0
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005278:	4b14      	ldr	r3, [pc, #80]	; (80052cc <prvAddCurrentTaskToDelayedList+0x58>)
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800527a:	4d15      	ldr	r5, [pc, #84]	; (80052d0 <prvAddCurrentTaskToDelayedList+0x5c>)
const TickType_t xConstTickCount = xTickCount;
 800527c:	681e      	ldr	r6, [r3, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800527e:	6828      	ldr	r0, [r5, #0]
{
 8005280:	000f      	movs	r7, r1
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005282:	3004      	adds	r0, #4
 8005284:	f7ff fb23 	bl	80048ce <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005288:	1c63      	adds	r3, r4, #1
 800528a:	d107      	bne.n	800529c <prvAddCurrentTaskToDelayedList+0x28>
 800528c:	2f00      	cmp	r7, #0
 800528e:	d005      	beq.n	800529c <prvAddCurrentTaskToDelayedList+0x28>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005290:	6829      	ldr	r1, [r5, #0]
 8005292:	4810      	ldr	r0, [pc, #64]	; (80052d4 <prvAddCurrentTaskToDelayedList+0x60>)
 8005294:	3104      	adds	r1, #4
 8005296:	f7ff faf7 	bl	8004888 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800529a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800529c:	682b      	ldr	r3, [r5, #0]
			xTimeToWake = xConstTickCount + xTicksToWait;
 800529e:	1934      	adds	r4, r6, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80052a0:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80052a2:	42a6      	cmp	r6, r4
 80052a4:	d906      	bls.n	80052b4 <prvAddCurrentTaskToDelayedList+0x40>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80052a6:	4b0c      	ldr	r3, [pc, #48]	; (80052d8 <prvAddCurrentTaskToDelayedList+0x64>)
 80052a8:	6818      	ldr	r0, [r3, #0]
 80052aa:	6829      	ldr	r1, [r5, #0]
 80052ac:	3104      	adds	r1, #4
 80052ae:	f7ff faf7 	bl	80048a0 <vListInsert>
 80052b2:	e7f2      	b.n	800529a <prvAddCurrentTaskToDelayedList+0x26>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80052b4:	4b09      	ldr	r3, [pc, #36]	; (80052dc <prvAddCurrentTaskToDelayedList+0x68>)
 80052b6:	6818      	ldr	r0, [r3, #0]
 80052b8:	6829      	ldr	r1, [r5, #0]
 80052ba:	3104      	adds	r1, #4
 80052bc:	f7ff faf0 	bl	80048a0 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80052c0:	4b07      	ldr	r3, [pc, #28]	; (80052e0 <prvAddCurrentTaskToDelayedList+0x6c>)
 80052c2:	681a      	ldr	r2, [r3, #0]
 80052c4:	42a2      	cmp	r2, r4
 80052c6:	d9e8      	bls.n	800529a <prvAddCurrentTaskToDelayedList+0x26>
					xNextTaskUnblockTime = xTimeToWake;
 80052c8:	601c      	str	r4, [r3, #0]
}
 80052ca:	e7e6      	b.n	800529a <prvAddCurrentTaskToDelayedList+0x26>
 80052cc:	20000d04 	.word	0x20000d04
 80052d0:	20000810 	.word	0x20000810
 80052d4:	20000cdc 	.word	0x20000cdc
 80052d8:	20000818 	.word	0x20000818
 80052dc:	20000814 	.word	0x20000814
 80052e0:	20000cb8 	.word	0x20000cb8

080052e4 <xTaskCreateStatic>:
	{
 80052e4:	b570      	push	{r4, r5, r6, lr}
 80052e6:	b086      	sub	sp, #24
 80052e8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80052ea:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
 80052ec:	2d00      	cmp	r5, #0
 80052ee:	d101      	bne.n	80052f4 <xTaskCreateStatic+0x10>
 80052f0:	b672      	cpsid	i
 80052f2:	e7fe      	b.n	80052f2 <xTaskCreateStatic+0xe>
		configASSERT( pxTaskBuffer != NULL );
 80052f4:	2c00      	cmp	r4, #0
 80052f6:	d101      	bne.n	80052fc <xTaskCreateStatic+0x18>
 80052f8:	b672      	cpsid	i
 80052fa:	e7fe      	b.n	80052fa <xTaskCreateStatic+0x16>
			volatile size_t xSize = sizeof( StaticTask_t );
 80052fc:	26bc      	movs	r6, #188	; 0xbc
 80052fe:	9605      	str	r6, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005300:	9e05      	ldr	r6, [sp, #20]
 8005302:	2ebc      	cmp	r6, #188	; 0xbc
 8005304:	d001      	beq.n	800530a <xTaskCreateStatic+0x26>
 8005306:	b672      	cpsid	i
 8005308:	e7fe      	b.n	8005308 <xTaskCreateStatic+0x24>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800530a:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800530c:	0025      	movs	r5, r4
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800530e:	9e05      	ldr	r6, [sp, #20]
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005310:	2602      	movs	r6, #2
 8005312:	35b9      	adds	r5, #185	; 0xb9
 8005314:	702e      	strb	r6, [r5, #0]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005316:	ad04      	add	r5, sp, #16
 8005318:	9501      	str	r5, [sp, #4]
 800531a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800531c:	9402      	str	r4, [sp, #8]
 800531e:	9500      	str	r5, [sp, #0]
 8005320:	f7ff ff0a 	bl	8005138 <prvInitialiseNewTask.isra.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005324:	0020      	movs	r0, r4
 8005326:	f7ff fe7f 	bl	8005028 <prvAddNewTaskToReadyList>
	}
 800532a:	9804      	ldr	r0, [sp, #16]
 800532c:	b006      	add	sp, #24
 800532e:	bd70      	pop	{r4, r5, r6, pc}

08005330 <xTaskCreate>:
	{
 8005330:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005332:	0007      	movs	r7, r0
 8005334:	b087      	sub	sp, #28
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005336:	0090      	lsls	r0, r2, #2
	{
 8005338:	0016      	movs	r6, r2
 800533a:	9104      	str	r1, [sp, #16]
 800533c:	9305      	str	r3, [sp, #20]
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800533e:	f000 ff17 	bl	8006170 <pvPortMalloc>
 8005342:	1e05      	subs	r5, r0, #0
			if( pxStack != NULL )
 8005344:	d01d      	beq.n	8005382 <xTaskCreate+0x52>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005346:	20bc      	movs	r0, #188	; 0xbc
 8005348:	f000 ff12 	bl	8006170 <pvPortMalloc>
 800534c:	1e04      	subs	r4, r0, #0
				if( pxNewTCB != NULL )
 800534e:	d015      	beq.n	800537c <xTaskCreate+0x4c>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005350:	0003      	movs	r3, r0
 8005352:	2200      	movs	r2, #0
 8005354:	33b9      	adds	r3, #185	; 0xb9
					pxNewTCB->pxStack = pxStack;
 8005356:	6305      	str	r5, [r0, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005358:	701a      	strb	r2, [r3, #0]
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800535a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800535c:	0032      	movs	r2, r6
 800535e:	9301      	str	r3, [sp, #4]
 8005360:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005362:	9904      	ldr	r1, [sp, #16]
 8005364:	9002      	str	r0, [sp, #8]
 8005366:	9300      	str	r3, [sp, #0]
 8005368:	0038      	movs	r0, r7
 800536a:	9b05      	ldr	r3, [sp, #20]
 800536c:	f7ff fee4 	bl	8005138 <prvInitialiseNewTask.isra.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005370:	0020      	movs	r0, r4
 8005372:	f7ff fe59 	bl	8005028 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005376:	2001      	movs	r0, #1
	}
 8005378:	b007      	add	sp, #28
 800537a:	bdf0      	pop	{r4, r5, r6, r7, pc}
					vPortFree( pxStack );
 800537c:	0028      	movs	r0, r5
 800537e:	f000 ff79 	bl	8006274 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005382:	2001      	movs	r0, #1
 8005384:	4240      	negs	r0, r0
		return xReturn;
 8005386:	e7f7      	b.n	8005378 <xTaskCreate+0x48>

08005388 <vTaskStartScheduler>:
{
 8005388:	b510      	push	{r4, lr}
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800538a:	2400      	movs	r4, #0
{
 800538c:	b088      	sub	sp, #32
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800538e:	aa07      	add	r2, sp, #28
 8005390:	a906      	add	r1, sp, #24
 8005392:	a805      	add	r0, sp, #20
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005394:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005396:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005398:	f7ff fa50 	bl	800483c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800539c:	9b05      	ldr	r3, [sp, #20]
 800539e:	9a07      	ldr	r2, [sp, #28]
 80053a0:	9302      	str	r3, [sp, #8]
 80053a2:	9b06      	ldr	r3, [sp, #24]
 80053a4:	4911      	ldr	r1, [pc, #68]	; (80053ec <vTaskStartScheduler+0x64>)
 80053a6:	9301      	str	r3, [sp, #4]
 80053a8:	4811      	ldr	r0, [pc, #68]	; (80053f0 <vTaskStartScheduler+0x68>)
 80053aa:	0023      	movs	r3, r4
 80053ac:	9400      	str	r4, [sp, #0]
 80053ae:	f7ff ff99 	bl	80052e4 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
 80053b2:	42a0      	cmp	r0, r4
 80053b4:	d013      	beq.n	80053de <vTaskStartScheduler+0x56>
			xReturn = xTimerCreateTimerTask();
 80053b6:	f000 fc51 	bl	8005c5c <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 80053ba:	2801      	cmp	r0, #1
 80053bc:	d111      	bne.n	80053e2 <vTaskStartScheduler+0x5a>
		portDISABLE_INTERRUPTS();
 80053be:	b672      	cpsid	i
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80053c0:	4b0c      	ldr	r3, [pc, #48]	; (80053f4 <vTaskStartScheduler+0x6c>)
 80053c2:	4a0d      	ldr	r2, [pc, #52]	; (80053f8 <vTaskStartScheduler+0x70>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	3354      	adds	r3, #84	; 0x54
 80053c8:	6013      	str	r3, [r2, #0]
		xNextTaskUnblockTime = portMAX_DELAY;
 80053ca:	2201      	movs	r2, #1
 80053cc:	4b0b      	ldr	r3, [pc, #44]	; (80053fc <vTaskStartScheduler+0x74>)
 80053ce:	4252      	negs	r2, r2
 80053d0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80053d2:	4b0b      	ldr	r3, [pc, #44]	; (8005400 <vTaskStartScheduler+0x78>)
 80053d4:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80053d6:	4b0b      	ldr	r3, [pc, #44]	; (8005404 <vTaskStartScheduler+0x7c>)
 80053d8:	601c      	str	r4, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
 80053da:	f000 fe87 	bl	80060ec <xPortStartScheduler>
}
 80053de:	b008      	add	sp, #32
 80053e0:	bd10      	pop	{r4, pc}
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80053e2:	1c43      	adds	r3, r0, #1
 80053e4:	d1fb      	bne.n	80053de <vTaskStartScheduler+0x56>
 80053e6:	b672      	cpsid	i
 80053e8:	e7fe      	b.n	80053e8 <vTaskStartScheduler+0x60>
 80053ea:	46c0      	nop			; (mov r8, r8)
 80053ec:	080066a8 	.word	0x080066a8
 80053f0:	08005221 	.word	0x08005221
 80053f4:	20000810 	.word	0x20000810
 80053f8:	20000010 	.word	0x20000010
 80053fc:	20000cb8 	.word	0x20000cb8
 8005400:	20000cd8 	.word	0x20000cd8
 8005404:	20000d04 	.word	0x20000d04

08005408 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8005408:	4a02      	ldr	r2, [pc, #8]	; (8005414 <vTaskSuspendAll+0xc>)
 800540a:	6813      	ldr	r3, [r2, #0]
 800540c:	3301      	adds	r3, #1
 800540e:	6013      	str	r3, [r2, #0]
}
 8005410:	4770      	bx	lr
 8005412:	46c0      	nop			; (mov r8, r8)
 8005414:	20000c84 	.word	0x20000c84

08005418 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8005418:	4b01      	ldr	r3, [pc, #4]	; (8005420 <xTaskGetTickCount+0x8>)
 800541a:	6818      	ldr	r0, [r3, #0]
}
 800541c:	4770      	bx	lr
 800541e:	46c0      	nop			; (mov r8, r8)
 8005420:	20000d04 	.word	0x20000d04

08005424 <xTaskGetTickCountFromISR>:
 8005424:	4b01      	ldr	r3, [pc, #4]	; (800542c <xTaskGetTickCountFromISR+0x8>)
 8005426:	6818      	ldr	r0, [r3, #0]
 8005428:	4770      	bx	lr
 800542a:	46c0      	nop			; (mov r8, r8)
 800542c:	20000d04 	.word	0x20000d04

08005430 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005430:	4b34      	ldr	r3, [pc, #208]	; (8005504 <xTaskIncrementTick+0xd4>)
{
 8005432:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d15e      	bne.n	80054f8 <xTaskIncrementTick+0xc8>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800543a:	4b33      	ldr	r3, [pc, #204]	; (8005508 <xTaskIncrementTick+0xd8>)
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	3201      	adds	r2, #1
 8005440:	9200      	str	r2, [sp, #0]
		xTickCount = xConstTickCount;
 8005442:	601a      	str	r2, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005444:	2a00      	cmp	r2, #0
 8005446:	d111      	bne.n	800546c <xTaskIncrementTick+0x3c>
			taskSWITCH_DELAYED_LISTS();
 8005448:	4b30      	ldr	r3, [pc, #192]	; (800550c <xTaskIncrementTick+0xdc>)
 800544a:	681a      	ldr	r2, [r3, #0]
 800544c:	6812      	ldr	r2, [r2, #0]
 800544e:	2a00      	cmp	r2, #0
 8005450:	d001      	beq.n	8005456 <xTaskIncrementTick+0x26>
 8005452:	b672      	cpsid	i
 8005454:	e7fe      	b.n	8005454 <xTaskIncrementTick+0x24>
 8005456:	4a2e      	ldr	r2, [pc, #184]	; (8005510 <xTaskIncrementTick+0xe0>)
 8005458:	6819      	ldr	r1, [r3, #0]
 800545a:	6810      	ldr	r0, [r2, #0]
 800545c:	6018      	str	r0, [r3, #0]
 800545e:	6011      	str	r1, [r2, #0]
 8005460:	4a2c      	ldr	r2, [pc, #176]	; (8005514 <xTaskIncrementTick+0xe4>)
 8005462:	6813      	ldr	r3, [r2, #0]
 8005464:	3301      	adds	r3, #1
 8005466:	6013      	str	r3, [r2, #0]
 8005468:	f7ff fe52 	bl	8005110 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
 800546c:	4e2a      	ldr	r6, [pc, #168]	; (8005518 <xTaskIncrementTick+0xe8>)
 800546e:	9a00      	ldr	r2, [sp, #0]
 8005470:	6833      	ldr	r3, [r6, #0]
BaseType_t xSwitchRequired = pdFALSE;
 8005472:	2400      	movs	r4, #0
 8005474:	4f29      	ldr	r7, [pc, #164]	; (800551c <xTaskIncrementTick+0xec>)
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005476:	429a      	cmp	r2, r3
 8005478:	d235      	bcs.n	80054e6 <xTaskIncrementTick+0xb6>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800547e:	2314      	movs	r3, #20
 8005480:	4353      	muls	r3, r2
 8005482:	4a27      	ldr	r2, [pc, #156]	; (8005520 <xTaskIncrementTick+0xf0>)
 8005484:	58d3      	ldr	r3, [r2, r3]
 8005486:	2b01      	cmp	r3, #1
 8005488:	d900      	bls.n	800548c <xTaskIncrementTick+0x5c>
				xSwitchRequired = pdTRUE;
 800548a:	2401      	movs	r4, #1
			if( xYieldPending != pdFALSE )
 800548c:	4b25      	ldr	r3, [pc, #148]	; (8005524 <xTaskIncrementTick+0xf4>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d000      	beq.n	8005496 <xTaskIncrementTick+0x66>
				xSwitchRequired = pdTRUE;
 8005494:	2401      	movs	r4, #1
}
 8005496:	0020      	movs	r0, r4
 8005498:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800549a:	681b      	ldr	r3, [r3, #0]
					if( xConstTickCount < xItemValue )
 800549c:	9a00      	ldr	r2, [sp, #0]
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800549e:	68db      	ldr	r3, [r3, #12]
 80054a0:	68dd      	ldr	r5, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80054a2:	686b      	ldr	r3, [r5, #4]
					if( xConstTickCount < xItemValue )
 80054a4:	429a      	cmp	r2, r3
 80054a6:	d325      	bcc.n	80054f4 <xTaskIncrementTick+0xc4>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80054a8:	1d2b      	adds	r3, r5, #4
 80054aa:	0018      	movs	r0, r3
 80054ac:	9301      	str	r3, [sp, #4]
 80054ae:	f7ff fa0e 	bl	80048ce <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80054b2:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d003      	beq.n	80054c0 <xTaskIncrementTick+0x90>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80054b8:	0028      	movs	r0, r5
 80054ba:	3018      	adds	r0, #24
 80054bc:	f7ff fa07 	bl	80048ce <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80054c0:	4b19      	ldr	r3, [pc, #100]	; (8005528 <xTaskIncrementTick+0xf8>)
 80054c2:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	4290      	cmp	r0, r2
 80054c8:	d900      	bls.n	80054cc <xTaskIncrementTick+0x9c>
 80054ca:	6018      	str	r0, [r3, #0]
 80054cc:	2314      	movs	r3, #20
 80054ce:	4358      	muls	r0, r3
 80054d0:	4b13      	ldr	r3, [pc, #76]	; (8005520 <xTaskIncrementTick+0xf0>)
 80054d2:	1d29      	adds	r1, r5, #4
 80054d4:	1818      	adds	r0, r3, r0
 80054d6:	f7ff f9d7 	bl	8004888 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80054de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054e0:	429a      	cmp	r2, r3
 80054e2:	d300      	bcc.n	80054e6 <xTaskIncrementTick+0xb6>
							xSwitchRequired = pdTRUE;
 80054e4:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80054e6:	4b09      	ldr	r3, [pc, #36]	; (800550c <xTaskIncrementTick+0xdc>)
 80054e8:	681a      	ldr	r2, [r3, #0]
 80054ea:	6812      	ldr	r2, [r2, #0]
 80054ec:	2a00      	cmp	r2, #0
 80054ee:	d1d4      	bne.n	800549a <xTaskIncrementTick+0x6a>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054f0:	2301      	movs	r3, #1
 80054f2:	425b      	negs	r3, r3
						xNextTaskUnblockTime = xItemValue;
 80054f4:	6033      	str	r3, [r6, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80054f6:	e7c0      	b.n	800547a <xTaskIncrementTick+0x4a>
		++xPendedTicks;
 80054f8:	4a0c      	ldr	r2, [pc, #48]	; (800552c <xTaskIncrementTick+0xfc>)
BaseType_t xSwitchRequired = pdFALSE;
 80054fa:	2400      	movs	r4, #0
		++xPendedTicks;
 80054fc:	6813      	ldr	r3, [r2, #0]
 80054fe:	3301      	adds	r3, #1
 8005500:	6013      	str	r3, [r2, #0]
	return xSwitchRequired;
 8005502:	e7c8      	b.n	8005496 <xTaskIncrementTick+0x66>
 8005504:	20000c84 	.word	0x20000c84
 8005508:	20000d04 	.word	0x20000d04
 800550c:	20000814 	.word	0x20000814
 8005510:	20000818 	.word	0x20000818
 8005514:	20000cbc 	.word	0x20000cbc
 8005518:	20000cb8 	.word	0x20000cb8
 800551c:	20000810 	.word	0x20000810
 8005520:	2000081c 	.word	0x2000081c
 8005524:	20000d08 	.word	0x20000d08
 8005528:	20000c8c 	.word	0x20000c8c
 800552c:	20000cc0 	.word	0x20000cc0

08005530 <xTaskResumeAll>:
{
 8005530:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxSchedulerSuspended );
 8005532:	4c2b      	ldr	r4, [pc, #172]	; (80055e0 <xTaskResumeAll+0xb0>)
 8005534:	6823      	ldr	r3, [r4, #0]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d101      	bne.n	800553e <xTaskResumeAll+0xe>
 800553a:	b672      	cpsid	i
 800553c:	e7fe      	b.n	800553c <xTaskResumeAll+0xc>
	taskENTER_CRITICAL();
 800553e:	f000 fd5f 	bl	8006000 <vPortEnterCritical>
		--uxSchedulerSuspended;
 8005542:	6823      	ldr	r3, [r4, #0]
 8005544:	3b01      	subs	r3, #1
 8005546:	6023      	str	r3, [r4, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005548:	6824      	ldr	r4, [r4, #0]
 800554a:	2c00      	cmp	r4, #0
 800554c:	d004      	beq.n	8005558 <xTaskResumeAll+0x28>
BaseType_t xAlreadyYielded = pdFALSE;
 800554e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
 8005550:	f000 fd62 	bl	8006018 <vPortExitCritical>
}
 8005554:	0020      	movs	r0, r4
 8005556:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005558:	4b22      	ldr	r3, [pc, #136]	; (80055e4 <xTaskResumeAll+0xb4>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d0f6      	beq.n	800554e <xTaskResumeAll+0x1e>
					prvAddTaskToReadyList( pxTCB );
 8005560:	2614      	movs	r6, #20
						xYieldPending = pdTRUE;
 8005562:	2701      	movs	r7, #1
 8005564:	e01d      	b.n	80055a2 <xTaskResumeAll+0x72>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005566:	68db      	ldr	r3, [r3, #12]
 8005568:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800556a:	0020      	movs	r0, r4
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800556c:	1d25      	adds	r5, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800556e:	3018      	adds	r0, #24
 8005570:	f7ff f9ad 	bl	80048ce <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005574:	0028      	movs	r0, r5
 8005576:	f7ff f9aa 	bl	80048ce <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800557a:	4b1b      	ldr	r3, [pc, #108]	; (80055e8 <xTaskResumeAll+0xb8>)
 800557c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800557e:	681a      	ldr	r2, [r3, #0]
 8005580:	4290      	cmp	r0, r2
 8005582:	d900      	bls.n	8005586 <xTaskResumeAll+0x56>
 8005584:	6018      	str	r0, [r3, #0]
 8005586:	4370      	muls	r0, r6
 8005588:	4b18      	ldr	r3, [pc, #96]	; (80055ec <xTaskResumeAll+0xbc>)
 800558a:	0029      	movs	r1, r5
 800558c:	18c0      	adds	r0, r0, r3
 800558e:	f7ff f97b 	bl	8004888 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005592:	4b17      	ldr	r3, [pc, #92]	; (80055f0 <xTaskResumeAll+0xc0>)
 8005594:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800559a:	429a      	cmp	r2, r3
 800559c:	d301      	bcc.n	80055a2 <xTaskResumeAll+0x72>
						xYieldPending = pdTRUE;
 800559e:	4b15      	ldr	r3, [pc, #84]	; (80055f4 <xTaskResumeAll+0xc4>)
 80055a0:	601f      	str	r7, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80055a2:	4b15      	ldr	r3, [pc, #84]	; (80055f8 <xTaskResumeAll+0xc8>)
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	2a00      	cmp	r2, #0
 80055a8:	d1dd      	bne.n	8005566 <xTaskResumeAll+0x36>
				if( pxTCB != NULL )
 80055aa:	2c00      	cmp	r4, #0
 80055ac:	d001      	beq.n	80055b2 <xTaskResumeAll+0x82>
					prvResetNextTaskUnblockTime();
 80055ae:	f7ff fdaf 	bl	8005110 <prvResetNextTaskUnblockTime>
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80055b2:	4d12      	ldr	r5, [pc, #72]	; (80055fc <xTaskResumeAll+0xcc>)
 80055b4:	682c      	ldr	r4, [r5, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 80055b6:	2c00      	cmp	r4, #0
 80055b8:	d00a      	beq.n	80055d0 <xTaskResumeAll+0xa0>
								xYieldPending = pdTRUE;
 80055ba:	2601      	movs	r6, #1
							if( xTaskIncrementTick() != pdFALSE )
 80055bc:	f7ff ff38 	bl	8005430 <xTaskIncrementTick>
 80055c0:	2800      	cmp	r0, #0
 80055c2:	d001      	beq.n	80055c8 <xTaskResumeAll+0x98>
								xYieldPending = pdTRUE;
 80055c4:	4b0b      	ldr	r3, [pc, #44]	; (80055f4 <xTaskResumeAll+0xc4>)
 80055c6:	601e      	str	r6, [r3, #0]
							--xPendedCounts;
 80055c8:	3c01      	subs	r4, #1
						} while( xPendedCounts > ( TickType_t ) 0U );
 80055ca:	2c00      	cmp	r4, #0
 80055cc:	d1f6      	bne.n	80055bc <xTaskResumeAll+0x8c>
						xPendedTicks = 0;
 80055ce:	602c      	str	r4, [r5, #0]
				if( xYieldPending != pdFALSE )
 80055d0:	4b08      	ldr	r3, [pc, #32]	; (80055f4 <xTaskResumeAll+0xc4>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d0ba      	beq.n	800554e <xTaskResumeAll+0x1e>
					taskYIELD_IF_USING_PREEMPTION();
 80055d8:	f000 fd06 	bl	8005fe8 <vPortYield>
						xAlreadyYielded = pdTRUE;
 80055dc:	2401      	movs	r4, #1
 80055de:	e7b7      	b.n	8005550 <xTaskResumeAll+0x20>
 80055e0:	20000c84 	.word	0x20000c84
 80055e4:	20000c7c 	.word	0x20000c7c
 80055e8:	20000c8c 	.word	0x20000c8c
 80055ec:	2000081c 	.word	0x2000081c
 80055f0:	20000810 	.word	0x20000810
 80055f4:	20000d08 	.word	0x20000d08
 80055f8:	20000cc4 	.word	0x20000cc4
 80055fc:	20000cc0 	.word	0x20000cc0

08005600 <vTaskDelay>:
	{
 8005600:	b570      	push	{r4, r5, r6, lr}
 8005602:	1e04      	subs	r4, r0, #0
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005604:	d102      	bne.n	800560c <vTaskDelay+0xc>
			portYIELD_WITHIN_API();
 8005606:	f000 fcef 	bl	8005fe8 <vPortYield>
	}
 800560a:	bd70      	pop	{r4, r5, r6, pc}
			configASSERT( uxSchedulerSuspended == 0 );
 800560c:	4b08      	ldr	r3, [pc, #32]	; (8005630 <vTaskDelay+0x30>)
 800560e:	681d      	ldr	r5, [r3, #0]
 8005610:	2d00      	cmp	r5, #0
 8005612:	d001      	beq.n	8005618 <vTaskDelay+0x18>
 8005614:	b672      	cpsid	i
 8005616:	e7fe      	b.n	8005616 <vTaskDelay+0x16>
			vTaskSuspendAll();
 8005618:	f7ff fef6 	bl	8005408 <vTaskSuspendAll>
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800561c:	0029      	movs	r1, r5
 800561e:	0020      	movs	r0, r4
 8005620:	f7ff fe28 	bl	8005274 <prvAddCurrentTaskToDelayedList>
			xAlreadyYielded = xTaskResumeAll();
 8005624:	f7ff ff84 	bl	8005530 <xTaskResumeAll>
		if( xAlreadyYielded == pdFALSE )
 8005628:	2800      	cmp	r0, #0
 800562a:	d0ec      	beq.n	8005606 <vTaskDelay+0x6>
 800562c:	e7ed      	b.n	800560a <vTaskDelay+0xa>
 800562e:	46c0      	nop			; (mov r8, r8)
 8005630:	20000c84 	.word	0x20000c84

08005634 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005634:	4b17      	ldr	r3, [pc, #92]	; (8005694 <vTaskSwitchContext+0x60>)
{
 8005636:	b530      	push	{r4, r5, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005638:	681a      	ldr	r2, [r3, #0]
 800563a:	4b17      	ldr	r3, [pc, #92]	; (8005698 <vTaskSwitchContext+0x64>)
 800563c:	2a00      	cmp	r2, #0
 800563e:	d002      	beq.n	8005646 <vTaskSwitchContext+0x12>
		xYieldPending = pdTRUE;
 8005640:	2201      	movs	r2, #1
 8005642:	601a      	str	r2, [r3, #0]
}
 8005644:	bd30      	pop	{r4, r5, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005646:	2514      	movs	r5, #20
 8005648:	4814      	ldr	r0, [pc, #80]	; (800569c <vTaskSwitchContext+0x68>)
		xYieldPending = pdFALSE;
 800564a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800564c:	6802      	ldr	r2, [r0, #0]
 800564e:	4914      	ldr	r1, [pc, #80]	; (80056a0 <vTaskSwitchContext+0x6c>)
 8005650:	002b      	movs	r3, r5
 8005652:	4353      	muls	r3, r2
 8005654:	585c      	ldr	r4, [r3, r1]
 8005656:	2c00      	cmp	r4, #0
 8005658:	d016      	beq.n	8005688 <vTaskSwitchContext+0x54>
 800565a:	18cc      	adds	r4, r1, r3
 800565c:	6865      	ldr	r5, [r4, #4]
 800565e:	3308      	adds	r3, #8
 8005660:	686d      	ldr	r5, [r5, #4]
 8005662:	185b      	adds	r3, r3, r1
 8005664:	6065      	str	r5, [r4, #4]
 8005666:	429d      	cmp	r5, r3
 8005668:	d101      	bne.n	800566e <vTaskSwitchContext+0x3a>
 800566a:	686b      	ldr	r3, [r5, #4]
 800566c:	6063      	str	r3, [r4, #4]
 800566e:	2314      	movs	r3, #20
 8005670:	4353      	muls	r3, r2
 8005672:	18c9      	adds	r1, r1, r3
 8005674:	684b      	ldr	r3, [r1, #4]
 8005676:	68d9      	ldr	r1, [r3, #12]
 8005678:	4b0a      	ldr	r3, [pc, #40]	; (80056a4 <vTaskSwitchContext+0x70>)
 800567a:	6019      	str	r1, [r3, #0]
 800567c:	6002      	str	r2, [r0, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4a09      	ldr	r2, [pc, #36]	; (80056a8 <vTaskSwitchContext+0x74>)
 8005682:	3354      	adds	r3, #84	; 0x54
 8005684:	6013      	str	r3, [r2, #0]
}
 8005686:	e7dd      	b.n	8005644 <vTaskSwitchContext+0x10>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005688:	2a00      	cmp	r2, #0
 800568a:	d101      	bne.n	8005690 <vTaskSwitchContext+0x5c>
 800568c:	b672      	cpsid	i
 800568e:	e7fe      	b.n	800568e <vTaskSwitchContext+0x5a>
 8005690:	3a01      	subs	r2, #1
 8005692:	e7dd      	b.n	8005650 <vTaskSwitchContext+0x1c>
 8005694:	20000c84 	.word	0x20000c84
 8005698:	20000d08 	.word	0x20000d08
 800569c:	20000c8c 	.word	0x20000c8c
 80056a0:	2000081c 	.word	0x2000081c
 80056a4:	20000810 	.word	0x20000810
 80056a8:	20000010 	.word	0x20000010

080056ac <vTaskPlaceOnEventList>:
{
 80056ac:	b510      	push	{r4, lr}
 80056ae:	000c      	movs	r4, r1
	configASSERT( pxEventList );
 80056b0:	2800      	cmp	r0, #0
 80056b2:	d101      	bne.n	80056b8 <vTaskPlaceOnEventList+0xc>
 80056b4:	b672      	cpsid	i
 80056b6:	e7fe      	b.n	80056b6 <vTaskPlaceOnEventList+0xa>
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80056b8:	4b04      	ldr	r3, [pc, #16]	; (80056cc <vTaskPlaceOnEventList+0x20>)
 80056ba:	6819      	ldr	r1, [r3, #0]
 80056bc:	3118      	adds	r1, #24
 80056be:	f7ff f8ef 	bl	80048a0 <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80056c2:	2101      	movs	r1, #1
 80056c4:	0020      	movs	r0, r4
 80056c6:	f7ff fdd5 	bl	8005274 <prvAddCurrentTaskToDelayedList>
}
 80056ca:	bd10      	pop	{r4, pc}
 80056cc:	20000810 	.word	0x20000810

080056d0 <vTaskPlaceOnEventListRestricted>:
	{
 80056d0:	b570      	push	{r4, r5, r6, lr}
 80056d2:	000c      	movs	r4, r1
 80056d4:	0015      	movs	r5, r2
		configASSERT( pxEventList );
 80056d6:	2800      	cmp	r0, #0
 80056d8:	d101      	bne.n	80056de <vTaskPlaceOnEventListRestricted+0xe>
 80056da:	b672      	cpsid	i
 80056dc:	e7fe      	b.n	80056dc <vTaskPlaceOnEventListRestricted+0xc>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80056de:	4b07      	ldr	r3, [pc, #28]	; (80056fc <vTaskPlaceOnEventListRestricted+0x2c>)
 80056e0:	6819      	ldr	r1, [r3, #0]
 80056e2:	3118      	adds	r1, #24
 80056e4:	f7ff f8d0 	bl	8004888 <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
 80056e8:	2d00      	cmp	r5, #0
 80056ea:	d001      	beq.n	80056f0 <vTaskPlaceOnEventListRestricted+0x20>
			xTicksToWait = portMAX_DELAY;
 80056ec:	2401      	movs	r4, #1
 80056ee:	4264      	negs	r4, r4
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80056f0:	0029      	movs	r1, r5
 80056f2:	0020      	movs	r0, r4
 80056f4:	f7ff fdbe 	bl	8005274 <prvAddCurrentTaskToDelayedList>
	}
 80056f8:	bd70      	pop	{r4, r5, r6, pc}
 80056fa:	46c0      	nop			; (mov r8, r8)
 80056fc:	20000810 	.word	0x20000810

08005700 <xTaskRemoveFromEventList>:
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005700:	68c3      	ldr	r3, [r0, #12]
{
 8005702:	b570      	push	{r4, r5, r6, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005704:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8005706:	2c00      	cmp	r4, #0
 8005708:	d101      	bne.n	800570e <xTaskRemoveFromEventList+0xe>
 800570a:	b672      	cpsid	i
 800570c:	e7fe      	b.n	800570c <xTaskRemoveFromEventList+0xc>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800570e:	0025      	movs	r5, r4
 8005710:	3518      	adds	r5, #24
 8005712:	0028      	movs	r0, r5
 8005714:	f7ff f8db 	bl	80048ce <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005718:	4b11      	ldr	r3, [pc, #68]	; (8005760 <xTaskRemoveFromEventList+0x60>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d11b      	bne.n	8005758 <xTaskRemoveFromEventList+0x58>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005720:	1d25      	adds	r5, r4, #4
 8005722:	0028      	movs	r0, r5
 8005724:	f7ff f8d3 	bl	80048ce <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005728:	4a0e      	ldr	r2, [pc, #56]	; (8005764 <xTaskRemoveFromEventList+0x64>)
 800572a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800572c:	6811      	ldr	r1, [r2, #0]
 800572e:	428b      	cmp	r3, r1
 8005730:	d900      	bls.n	8005734 <xTaskRemoveFromEventList+0x34>
 8005732:	6013      	str	r3, [r2, #0]
 8005734:	2014      	movs	r0, #20
 8005736:	0029      	movs	r1, r5
 8005738:	4358      	muls	r0, r3
 800573a:	4b0b      	ldr	r3, [pc, #44]	; (8005768 <xTaskRemoveFromEventList+0x68>)
 800573c:	18c0      	adds	r0, r0, r3
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800573e:	f7ff f8a3 	bl	8004888 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005742:	4b0a      	ldr	r3, [pc, #40]	; (800576c <xTaskRemoveFromEventList+0x6c>)
 8005744:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005746:	681b      	ldr	r3, [r3, #0]
		xReturn = pdFALSE;
 8005748:	2000      	movs	r0, #0
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800574a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800574c:	429a      	cmp	r2, r3
 800574e:	d902      	bls.n	8005756 <xTaskRemoveFromEventList+0x56>
		xYieldPending = pdTRUE;
 8005750:	4b07      	ldr	r3, [pc, #28]	; (8005770 <xTaskRemoveFromEventList+0x70>)
 8005752:	3001      	adds	r0, #1
 8005754:	6018      	str	r0, [r3, #0]
}
 8005756:	bd70      	pop	{r4, r5, r6, pc}
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005758:	0029      	movs	r1, r5
 800575a:	4806      	ldr	r0, [pc, #24]	; (8005774 <xTaskRemoveFromEventList+0x74>)
 800575c:	e7ef      	b.n	800573e <xTaskRemoveFromEventList+0x3e>
 800575e:	46c0      	nop			; (mov r8, r8)
 8005760:	20000c84 	.word	0x20000c84
 8005764:	20000c8c 	.word	0x20000c8c
 8005768:	2000081c 	.word	0x2000081c
 800576c:	20000810 	.word	0x20000810
 8005770:	20000d08 	.word	0x20000d08
 8005774:	20000cc4 	.word	0x20000cc4

08005778 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005778:	4b03      	ldr	r3, [pc, #12]	; (8005788 <vTaskInternalSetTimeOutState+0x10>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800577e:	4b03      	ldr	r3, [pc, #12]	; (800578c <vTaskInternalSetTimeOutState+0x14>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	6043      	str	r3, [r0, #4]
}
 8005784:	4770      	bx	lr
 8005786:	46c0      	nop			; (mov r8, r8)
 8005788:	20000cbc 	.word	0x20000cbc
 800578c:	20000d04 	.word	0x20000d04

08005790 <xTaskCheckForTimeOut>:
{
 8005790:	b570      	push	{r4, r5, r6, lr}
 8005792:	0005      	movs	r5, r0
 8005794:	000c      	movs	r4, r1
	configASSERT( pxTimeOut );
 8005796:	2800      	cmp	r0, #0
 8005798:	d101      	bne.n	800579e <xTaskCheckForTimeOut+0xe>
 800579a:	b672      	cpsid	i
 800579c:	e7fe      	b.n	800579c <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
 800579e:	2900      	cmp	r1, #0
 80057a0:	d101      	bne.n	80057a6 <xTaskCheckForTimeOut+0x16>
 80057a2:	b672      	cpsid	i
 80057a4:	e7fe      	b.n	80057a4 <xTaskCheckForTimeOut+0x14>
	taskENTER_CRITICAL();
 80057a6:	f000 fc2b 	bl	8006000 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 80057aa:	4b10      	ldr	r3, [pc, #64]	; (80057ec <xTaskCheckForTimeOut+0x5c>)
				xReturn = pdFALSE;
 80057ac:	2600      	movs	r6, #0
		const TickType_t xConstTickCount = xTickCount;
 80057ae:	6819      	ldr	r1, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
 80057b0:	6823      	ldr	r3, [r4, #0]
 80057b2:	1c5a      	adds	r2, r3, #1
 80057b4:	d012      	beq.n	80057dc <xTaskCheckForTimeOut+0x4c>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80057b6:	480e      	ldr	r0, [pc, #56]	; (80057f0 <xTaskCheckForTimeOut+0x60>)
 80057b8:	682e      	ldr	r6, [r5, #0]
 80057ba:	6800      	ldr	r0, [r0, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80057bc:	686a      	ldr	r2, [r5, #4]
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80057be:	4286      	cmp	r6, r0
 80057c0:	d002      	beq.n	80057c8 <xTaskCheckForTimeOut+0x38>
			xReturn = pdTRUE;
 80057c2:	2601      	movs	r6, #1
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80057c4:	428a      	cmp	r2, r1
 80057c6:	d909      	bls.n	80057dc <xTaskCheckForTimeOut+0x4c>
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80057c8:	1a88      	subs	r0, r1, r2
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80057ca:	4283      	cmp	r3, r0
 80057cc:	d90a      	bls.n	80057e4 <xTaskCheckForTimeOut+0x54>
			*pxTicksToWait -= xElapsedTime;
 80057ce:	1a5b      	subs	r3, r3, r1
 80057d0:	189b      	adds	r3, r3, r2
			vTaskInternalSetTimeOutState( pxTimeOut );
 80057d2:	0028      	movs	r0, r5
			*pxTicksToWait -= xElapsedTime;
 80057d4:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80057d6:	f7ff ffcf 	bl	8005778 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80057da:	2600      	movs	r6, #0
	taskEXIT_CRITICAL();
 80057dc:	f000 fc1c 	bl	8006018 <vPortExitCritical>
}
 80057e0:	0030      	movs	r0, r6
 80057e2:	bd70      	pop	{r4, r5, r6, pc}
			*pxTicksToWait = 0;
 80057e4:	2300      	movs	r3, #0
			xReturn = pdTRUE;
 80057e6:	2601      	movs	r6, #1
			*pxTicksToWait = 0;
 80057e8:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
 80057ea:	e7f7      	b.n	80057dc <xTaskCheckForTimeOut+0x4c>
 80057ec:	20000d04 	.word	0x20000d04
 80057f0:	20000cbc 	.word	0x20000cbc

080057f4 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 80057f4:	2201      	movs	r2, #1
 80057f6:	4b01      	ldr	r3, [pc, #4]	; (80057fc <vTaskMissedYield+0x8>)
 80057f8:	601a      	str	r2, [r3, #0]
}
 80057fa:	4770      	bx	lr
 80057fc:	20000d08 	.word	0x20000d08

08005800 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8005800:	4b05      	ldr	r3, [pc, #20]	; (8005818 <xTaskGetSchedulerState+0x18>)
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005802:	2001      	movs	r0, #1
		if( xSchedulerRunning == pdFALSE )
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d004      	beq.n	8005814 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800580a:	4b04      	ldr	r3, [pc, #16]	; (800581c <xTaskGetSchedulerState+0x1c>)
 800580c:	6818      	ldr	r0, [r3, #0]
				xReturn = taskSCHEDULER_SUSPENDED;
 800580e:	4243      	negs	r3, r0
 8005810:	4158      	adcs	r0, r3
 8005812:	0040      	lsls	r0, r0, #1
	}
 8005814:	4770      	bx	lr
 8005816:	46c0      	nop			; (mov r8, r8)
 8005818:	20000cd8 	.word	0x20000cd8
 800581c:	20000c84 	.word	0x20000c84

08005820 <xTaskPriorityInherit>:
	{
 8005820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005822:	1e04      	subs	r4, r0, #0
		if( pxMutexHolder != NULL )
 8005824:	d027      	beq.n	8005876 <xTaskPriorityInherit+0x56>
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8005826:	4d1a      	ldr	r5, [pc, #104]	; (8005890 <xTaskPriorityInherit+0x70>)
 8005828:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 800582a:	682b      	ldr	r3, [r5, #0]
 800582c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800582e:	4299      	cmp	r1, r3
 8005830:	d226      	bcs.n	8005880 <xTaskPriorityInherit+0x60>
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005832:	6983      	ldr	r3, [r0, #24]
 8005834:	2b00      	cmp	r3, #0
 8005836:	db04      	blt.n	8005842 <xTaskPriorityInherit+0x22>
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005838:	2238      	movs	r2, #56	; 0x38
 800583a:	682b      	ldr	r3, [r5, #0]
 800583c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800583e:	1ad2      	subs	r2, r2, r3
 8005840:	6182      	str	r2, [r0, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005842:	2314      	movs	r3, #20
 8005844:	434b      	muls	r3, r1
 8005846:	4e13      	ldr	r6, [pc, #76]	; (8005894 <xTaskPriorityInherit+0x74>)
 8005848:	6962      	ldr	r2, [r4, #20]
 800584a:	199b      	adds	r3, r3, r6
 800584c:	429a      	cmp	r2, r3
 800584e:	d113      	bne.n	8005878 <xTaskPriorityInherit+0x58>
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005850:	1d27      	adds	r7, r4, #4
 8005852:	0038      	movs	r0, r7
 8005854:	f7ff f83b 	bl	80048ce <uxListRemove>
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005858:	682b      	ldr	r3, [r5, #0]
 800585a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800585c:	4b0e      	ldr	r3, [pc, #56]	; (8005898 <xTaskPriorityInherit+0x78>)
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800585e:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005860:	681a      	ldr	r2, [r3, #0]
 8005862:	4290      	cmp	r0, r2
 8005864:	d900      	bls.n	8005868 <xTaskPriorityInherit+0x48>
 8005866:	6018      	str	r0, [r3, #0]
 8005868:	2314      	movs	r3, #20
 800586a:	4358      	muls	r0, r3
 800586c:	0039      	movs	r1, r7
 800586e:	1830      	adds	r0, r6, r0
 8005870:	f7ff f80a 	bl	8004888 <vListInsertEnd>
				xReturn = pdTRUE;
 8005874:	2001      	movs	r0, #1
	}
 8005876:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005878:	682b      	ldr	r3, [r5, #0]
 800587a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800587c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800587e:	e7f9      	b.n	8005874 <xTaskPriorityInherit+0x54>
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005880:	682b      	ldr	r3, [r5, #0]
 8005882:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8005884:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005886:	4298      	cmp	r0, r3
 8005888:	4180      	sbcs	r0, r0
 800588a:	4240      	negs	r0, r0
 800588c:	e7f3      	b.n	8005876 <xTaskPriorityInherit+0x56>
 800588e:	46c0      	nop			; (mov r8, r8)
 8005890:	20000810 	.word	0x20000810
 8005894:	2000081c 	.word	0x2000081c
 8005898:	20000c8c 	.word	0x20000c8c

0800589c <xTaskPriorityDisinherit>:
	{
 800589c:	b570      	push	{r4, r5, r6, lr}
		if( pxMutexHolder != NULL )
 800589e:	2800      	cmp	r0, #0
 80058a0:	d101      	bne.n	80058a6 <xTaskPriorityDisinherit+0xa>
	BaseType_t xReturn = pdFALSE;
 80058a2:	2000      	movs	r0, #0
	}
 80058a4:	bd70      	pop	{r4, r5, r6, pc}
			configASSERT( pxTCB == pxCurrentTCB );
 80058a6:	4b15      	ldr	r3, [pc, #84]	; (80058fc <xTaskPriorityDisinherit+0x60>)
 80058a8:	681c      	ldr	r4, [r3, #0]
 80058aa:	4284      	cmp	r4, r0
 80058ac:	d001      	beq.n	80058b2 <xTaskPriorityDisinherit+0x16>
 80058ae:	b672      	cpsid	i
 80058b0:	e7fe      	b.n	80058b0 <xTaskPriorityDisinherit+0x14>
			configASSERT( pxTCB->uxMutexesHeld );
 80058b2:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d101      	bne.n	80058bc <xTaskPriorityDisinherit+0x20>
 80058b8:	b672      	cpsid	i
 80058ba:	e7fe      	b.n	80058ba <xTaskPriorityDisinherit+0x1e>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80058bc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80058be:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
			( pxTCB->uxMutexesHeld )--;
 80058c0:	3b01      	subs	r3, #1
 80058c2:	6523      	str	r3, [r4, #80]	; 0x50
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80058c4:	428a      	cmp	r2, r1
 80058c6:	d0ec      	beq.n	80058a2 <xTaskPriorityDisinherit+0x6>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d1ea      	bne.n	80058a2 <xTaskPriorityDisinherit+0x6>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80058cc:	1d25      	adds	r5, r4, #4
 80058ce:	0028      	movs	r0, r5
 80058d0:	f7fe fffd 	bl	80048ce <uxListRemove>
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80058d4:	2238      	movs	r2, #56	; 0x38
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80058d6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80058d8:	1ad2      	subs	r2, r2, r3
 80058da:	61a2      	str	r2, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 80058dc:	4a08      	ldr	r2, [pc, #32]	; (8005900 <xTaskPriorityDisinherit+0x64>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80058de:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 80058e0:	6811      	ldr	r1, [r2, #0]
 80058e2:	428b      	cmp	r3, r1
 80058e4:	d900      	bls.n	80058e8 <xTaskPriorityDisinherit+0x4c>
 80058e6:	6013      	str	r3, [r2, #0]
 80058e8:	2014      	movs	r0, #20
 80058ea:	4358      	muls	r0, r3
 80058ec:	4b05      	ldr	r3, [pc, #20]	; (8005904 <xTaskPriorityDisinherit+0x68>)
 80058ee:	0029      	movs	r1, r5
 80058f0:	18c0      	adds	r0, r0, r3
 80058f2:	f7fe ffc9 	bl	8004888 <vListInsertEnd>
					xReturn = pdTRUE;
 80058f6:	2001      	movs	r0, #1
		return xReturn;
 80058f8:	e7d4      	b.n	80058a4 <xTaskPriorityDisinherit+0x8>
 80058fa:	46c0      	nop			; (mov r8, r8)
 80058fc:	20000810 	.word	0x20000810
 8005900:	20000c8c 	.word	0x20000c8c
 8005904:	2000081c 	.word	0x2000081c

08005908 <vTaskPriorityDisinheritAfterTimeout>:
	{
 8005908:	b570      	push	{r4, r5, r6, lr}
 800590a:	1e04      	subs	r4, r0, #0
		if( pxMutexHolder != NULL )
 800590c:	d031      	beq.n	8005972 <vTaskPriorityDisinheritAfterTimeout+0x6a>
			configASSERT( pxTCB->uxMutexesHeld );
 800590e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8005910:	2b00      	cmp	r3, #0
 8005912:	d101      	bne.n	8005918 <vTaskPriorityDisinheritAfterTimeout+0x10>
 8005914:	b672      	cpsid	i
 8005916:	e7fe      	b.n	8005916 <vTaskPriorityDisinheritAfterTimeout+0xe>
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005918:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 800591a:	428a      	cmp	r2, r1
 800591c:	d200      	bcs.n	8005920 <vTaskPriorityDisinheritAfterTimeout+0x18>
 800591e:	000a      	movs	r2, r1
			if( pxTCB->uxPriority != uxPriorityToUse )
 8005920:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8005922:	4290      	cmp	r0, r2
 8005924:	d025      	beq.n	8005972 <vTaskPriorityDisinheritAfterTimeout+0x6a>
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005926:	2b01      	cmp	r3, #1
 8005928:	d123      	bne.n	8005972 <vTaskPriorityDisinheritAfterTimeout+0x6a>
					configASSERT( pxTCB != pxCurrentTCB );
 800592a:	4b12      	ldr	r3, [pc, #72]	; (8005974 <vTaskPriorityDisinheritAfterTimeout+0x6c>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	42a3      	cmp	r3, r4
 8005930:	d101      	bne.n	8005936 <vTaskPriorityDisinheritAfterTimeout+0x2e>
 8005932:	b672      	cpsid	i
 8005934:	e7fe      	b.n	8005934 <vTaskPriorityDisinheritAfterTimeout+0x2c>
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005936:	69a3      	ldr	r3, [r4, #24]
					pxTCB->uxPriority = uxPriorityToUse;
 8005938:	62e2      	str	r2, [r4, #44]	; 0x2c
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800593a:	2b00      	cmp	r3, #0
 800593c:	db02      	blt.n	8005944 <vTaskPriorityDisinheritAfterTimeout+0x3c>
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800593e:	2138      	movs	r1, #56	; 0x38
 8005940:	1a8a      	subs	r2, r1, r2
 8005942:	61a2      	str	r2, [r4, #24]
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005944:	2314      	movs	r3, #20
 8005946:	4343      	muls	r3, r0
 8005948:	4d0b      	ldr	r5, [pc, #44]	; (8005978 <vTaskPriorityDisinheritAfterTimeout+0x70>)
 800594a:	6962      	ldr	r2, [r4, #20]
 800594c:	195b      	adds	r3, r3, r5
 800594e:	429a      	cmp	r2, r3
 8005950:	d10f      	bne.n	8005972 <vTaskPriorityDisinheritAfterTimeout+0x6a>
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005952:	1d26      	adds	r6, r4, #4
 8005954:	0030      	movs	r0, r6
 8005956:	f7fe ffba 	bl	80048ce <uxListRemove>
						prvAddTaskToReadyList( pxTCB );
 800595a:	4a08      	ldr	r2, [pc, #32]	; (800597c <vTaskPriorityDisinheritAfterTimeout+0x74>)
 800595c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800595e:	6811      	ldr	r1, [r2, #0]
 8005960:	428b      	cmp	r3, r1
 8005962:	d900      	bls.n	8005966 <vTaskPriorityDisinheritAfterTimeout+0x5e>
 8005964:	6013      	str	r3, [r2, #0]
 8005966:	2014      	movs	r0, #20
 8005968:	4358      	muls	r0, r3
 800596a:	0031      	movs	r1, r6
 800596c:	1828      	adds	r0, r5, r0
 800596e:	f7fe ff8b 	bl	8004888 <vListInsertEnd>
	}
 8005972:	bd70      	pop	{r4, r5, r6, pc}
 8005974:	20000810 	.word	0x20000810
 8005978:	2000081c 	.word	0x2000081c
 800597c:	20000c8c 	.word	0x20000c8c

08005980 <pvTaskIncrementMutexHeldCount>:
		if( pxCurrentTCB != NULL )
 8005980:	4b04      	ldr	r3, [pc, #16]	; (8005994 <pvTaskIncrementMutexHeldCount+0x14>)
 8005982:	681a      	ldr	r2, [r3, #0]
 8005984:	2a00      	cmp	r2, #0
 8005986:	d003      	beq.n	8005990 <pvTaskIncrementMutexHeldCount+0x10>
			( pxCurrentTCB->uxMutexesHeld )++;
 8005988:	6819      	ldr	r1, [r3, #0]
 800598a:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 800598c:	3201      	adds	r2, #1
 800598e:	650a      	str	r2, [r1, #80]	; 0x50
		return pxCurrentTCB;
 8005990:	6818      	ldr	r0, [r3, #0]
	}
 8005992:	4770      	bx	lr
 8005994:	20000810 	.word	0x20000810

08005998 <ulTaskNotifyTake>:
	{
 8005998:	b570      	push	{r4, r5, r6, lr}
 800599a:	0006      	movs	r6, r0
 800599c:	000d      	movs	r5, r1
		taskENTER_CRITICAL();
 800599e:	f000 fb2f 	bl	8006000 <vPortEnterCritical>
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 80059a2:	4c15      	ldr	r4, [pc, #84]	; (80059f8 <ulTaskNotifyTake+0x60>)
 80059a4:	6823      	ldr	r3, [r4, #0]
 80059a6:	33b4      	adds	r3, #180	; 0xb4
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d10a      	bne.n	80059c4 <ulTaskNotifyTake+0x2c>
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 80059ae:	2101      	movs	r1, #1
 80059b0:	6823      	ldr	r3, [r4, #0]
 80059b2:	33b8      	adds	r3, #184	; 0xb8
 80059b4:	7019      	strb	r1, [r3, #0]
				if( xTicksToWait > ( TickType_t ) 0 )
 80059b6:	2d00      	cmp	r5, #0
 80059b8:	d004      	beq.n	80059c4 <ulTaskNotifyTake+0x2c>
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80059ba:	0028      	movs	r0, r5
 80059bc:	f7ff fc5a 	bl	8005274 <prvAddCurrentTaskToDelayedList>
					portYIELD_WITHIN_API();
 80059c0:	f000 fb12 	bl	8005fe8 <vPortYield>
		taskEXIT_CRITICAL();
 80059c4:	f000 fb28 	bl	8006018 <vPortExitCritical>
		taskENTER_CRITICAL();
 80059c8:	f000 fb1a 	bl	8006000 <vPortEnterCritical>
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 80059cc:	6823      	ldr	r3, [r4, #0]
 80059ce:	33b4      	adds	r3, #180	; 0xb4
 80059d0:	681d      	ldr	r5, [r3, #0]
			if( ulReturn != 0UL )
 80059d2:	2d00      	cmp	r5, #0
 80059d4:	d005      	beq.n	80059e2 <ulTaskNotifyTake+0x4a>
					pxCurrentTCB->ulNotifiedValue = 0UL;
 80059d6:	6823      	ldr	r3, [r4, #0]
				if( xClearCountOnExit != pdFALSE )
 80059d8:	2e00      	cmp	r6, #0
 80059da:	d00a      	beq.n	80059f2 <ulTaskNotifyTake+0x5a>
					pxCurrentTCB->ulNotifiedValue = 0UL;
 80059dc:	2200      	movs	r2, #0
 80059de:	33b4      	adds	r3, #180	; 0xb4
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 80059e0:	601a      	str	r2, [r3, #0]
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80059e2:	2200      	movs	r2, #0
 80059e4:	6823      	ldr	r3, [r4, #0]
 80059e6:	33b8      	adds	r3, #184	; 0xb8
 80059e8:	701a      	strb	r2, [r3, #0]
		taskEXIT_CRITICAL();
 80059ea:	f000 fb15 	bl	8006018 <vPortExitCritical>
	}
 80059ee:	0028      	movs	r0, r5
 80059f0:	bd70      	pop	{r4, r5, r6, pc}
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 80059f2:	1e6a      	subs	r2, r5, #1
 80059f4:	33b4      	adds	r3, #180	; 0xb4
 80059f6:	e7f3      	b.n	80059e0 <ulTaskNotifyTake+0x48>
 80059f8:	20000810 	.word	0x20000810

080059fc <xTaskGenericNotify>:
	{
 80059fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059fe:	0004      	movs	r4, r0
 8005a00:	000d      	movs	r5, r1
 8005a02:	0016      	movs	r6, r2
 8005a04:	001f      	movs	r7, r3
		configASSERT( xTaskToNotify );
 8005a06:	2800      	cmp	r0, #0
 8005a08:	d101      	bne.n	8005a0e <xTaskGenericNotify+0x12>
 8005a0a:	b672      	cpsid	i
 8005a0c:	e7fe      	b.n	8005a0c <xTaskGenericNotify+0x10>
		taskENTER_CRITICAL();
 8005a0e:	f000 faf7 	bl	8006000 <vPortEnterCritical>
			if( pulPreviousNotificationValue != NULL )
 8005a12:	2f00      	cmp	r7, #0
 8005a14:	d003      	beq.n	8005a1e <xTaskGenericNotify+0x22>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8005a16:	0023      	movs	r3, r4
 8005a18:	33b4      	adds	r3, #180	; 0xb4
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	603b      	str	r3, [r7, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8005a1e:	0022      	movs	r2, r4
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8005a20:	2102      	movs	r1, #2
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8005a22:	32b8      	adds	r2, #184	; 0xb8
 8005a24:	7813      	ldrb	r3, [r2, #0]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8005a26:	7011      	strb	r1, [r2, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8005a28:	b2db      	uxtb	r3, r3
			switch( eAction )
 8005a2a:	2e04      	cmp	r6, #4
 8005a2c:	d81c      	bhi.n	8005a68 <xTaskGenericNotify+0x6c>
 8005a2e:	0030      	movs	r0, r6
 8005a30:	f7fa fb74 	bl	800011c <__gnu_thumb1_case_uqi>
 8005a34:	1709030e 	.word	0x1709030e
 8005a38:	15          	.byte	0x15
 8005a39:	00          	.byte	0x00
					pxTCB->ulNotifiedValue |= ulValue;
 8005a3a:	0022      	movs	r2, r4
 8005a3c:	32b4      	adds	r2, #180	; 0xb4
 8005a3e:	6811      	ldr	r1, [r2, #0]
 8005a40:	430d      	orrs	r5, r1
					pxTCB->ulNotifiedValue = ulValue;
 8005a42:	6015      	str	r5, [r2, #0]
					break;
 8005a44:	e004      	b.n	8005a50 <xTaskGenericNotify+0x54>
					( pxTCB->ulNotifiedValue )++;
 8005a46:	0021      	movs	r1, r4
 8005a48:	31b4      	adds	r1, #180	; 0xb4
 8005a4a:	680a      	ldr	r2, [r1, #0]
 8005a4c:	3201      	adds	r2, #1
 8005a4e:	600a      	str	r2, [r1, #0]
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d010      	beq.n	8005a76 <xTaskGenericNotify+0x7a>
 8005a54:	2401      	movs	r4, #1
		taskEXIT_CRITICAL();
 8005a56:	f000 fadf 	bl	8006018 <vPortExitCritical>
	}
 8005a5a:	0020      	movs	r0, r4
 8005a5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8005a5e:	2b02      	cmp	r3, #2
 8005a60:	d028      	beq.n	8005ab4 <xTaskGenericNotify+0xb8>
					pxTCB->ulNotifiedValue = ulValue;
 8005a62:	0022      	movs	r2, r4
 8005a64:	32b4      	adds	r2, #180	; 0xb4
 8005a66:	e7ec      	b.n	8005a42 <xTaskGenericNotify+0x46>
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8005a68:	0022      	movs	r2, r4
 8005a6a:	32b4      	adds	r2, #180	; 0xb4
 8005a6c:	6812      	ldr	r2, [r2, #0]
 8005a6e:	3201      	adds	r2, #1
 8005a70:	d0ee      	beq.n	8005a50 <xTaskGenericNotify+0x54>
 8005a72:	b672      	cpsid	i
 8005a74:	e7fe      	b.n	8005a74 <xTaskGenericNotify+0x78>
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005a76:	1d25      	adds	r5, r4, #4
 8005a78:	0028      	movs	r0, r5
 8005a7a:	f7fe ff28 	bl	80048ce <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 8005a7e:	4a0e      	ldr	r2, [pc, #56]	; (8005ab8 <xTaskGenericNotify+0xbc>)
 8005a80:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005a82:	6811      	ldr	r1, [r2, #0]
 8005a84:	428b      	cmp	r3, r1
 8005a86:	d900      	bls.n	8005a8a <xTaskGenericNotify+0x8e>
 8005a88:	6013      	str	r3, [r2, #0]
 8005a8a:	2014      	movs	r0, #20
 8005a8c:	4358      	muls	r0, r3
 8005a8e:	4b0b      	ldr	r3, [pc, #44]	; (8005abc <xTaskGenericNotify+0xc0>)
 8005a90:	0029      	movs	r1, r5
 8005a92:	18c0      	adds	r0, r0, r3
 8005a94:	f7fe fef8 	bl	8004888 <vListInsertEnd>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8005a98:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d001      	beq.n	8005aa2 <xTaskGenericNotify+0xa6>
 8005a9e:	b672      	cpsid	i
 8005aa0:	e7fe      	b.n	8005aa0 <xTaskGenericNotify+0xa4>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005aa2:	4b07      	ldr	r3, [pc, #28]	; (8005ac0 <xTaskGenericNotify+0xc4>)
 8005aa4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005aaa:	429a      	cmp	r2, r3
 8005aac:	d9d2      	bls.n	8005a54 <xTaskGenericNotify+0x58>
					taskYIELD_IF_USING_PREEMPTION();
 8005aae:	f000 fa9b 	bl	8005fe8 <vPortYield>
 8005ab2:	e7cf      	b.n	8005a54 <xTaskGenericNotify+0x58>
						xReturn = pdFAIL;
 8005ab4:	2400      	movs	r4, #0
 8005ab6:	e7ce      	b.n	8005a56 <xTaskGenericNotify+0x5a>
 8005ab8:	20000c8c 	.word	0x20000c8c
 8005abc:	2000081c 	.word	0x2000081c
 8005ac0:	20000810 	.word	0x20000810

08005ac4 <xTaskGenericNotifyFromISR>:
	{
 8005ac4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005ac6:	0004      	movs	r4, r0
 8005ac8:	000f      	movs	r7, r1
 8005aca:	0015      	movs	r5, r2
 8005acc:	001e      	movs	r6, r3
		configASSERT( xTaskToNotify );
 8005ace:	2800      	cmp	r0, #0
 8005ad0:	d101      	bne.n	8005ad6 <xTaskGenericNotifyFromISR+0x12>
 8005ad2:	b672      	cpsid	i
 8005ad4:	e7fe      	b.n	8005ad4 <xTaskGenericNotifyFromISR+0x10>
		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005ad6:	f000 faad 	bl	8006034 <ulSetInterruptMaskFromISR>
 8005ada:	9001      	str	r0, [sp, #4]
			if( pulPreviousNotificationValue != NULL )
 8005adc:	2e00      	cmp	r6, #0
 8005ade:	d003      	beq.n	8005ae8 <xTaskGenericNotifyFromISR+0x24>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8005ae0:	0023      	movs	r3, r4
 8005ae2:	33b4      	adds	r3, #180	; 0xb4
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	6033      	str	r3, [r6, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8005ae8:	0022      	movs	r2, r4
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8005aea:	2102      	movs	r1, #2
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8005aec:	32b8      	adds	r2, #184	; 0xb8
 8005aee:	7813      	ldrb	r3, [r2, #0]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8005af0:	7011      	strb	r1, [r2, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8005af2:	b2db      	uxtb	r3, r3
			switch( eAction )
 8005af4:	2d04      	cmp	r5, #4
 8005af6:	d81e      	bhi.n	8005b36 <xTaskGenericNotifyFromISR+0x72>
 8005af8:	0028      	movs	r0, r5
 8005afa:	f7fa fb0f 	bl	800011c <__gnu_thumb1_case_uqi>
 8005afe:	0308      	.short	0x0308
 8005b00:	1810      	.short	0x1810
 8005b02:	16          	.byte	0x16
 8005b03:	00          	.byte	0x00
					pxTCB->ulNotifiedValue |= ulValue;
 8005b04:	0022      	movs	r2, r4
 8005b06:	32b4      	adds	r2, #180	; 0xb4
 8005b08:	6811      	ldr	r1, [r2, #0]
 8005b0a:	4339      	orrs	r1, r7
 8005b0c:	6011      	str	r1, [r2, #0]
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d018      	beq.n	8005b44 <xTaskGenericNotifyFromISR+0x80>
 8005b12:	2401      	movs	r4, #1
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8005b14:	9801      	ldr	r0, [sp, #4]
 8005b16:	f000 fa91 	bl	800603c <vClearInterruptMaskFromISR>
	}
 8005b1a:	0020      	movs	r0, r4
 8005b1c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
					( pxTCB->ulNotifiedValue )++;
 8005b1e:	0021      	movs	r1, r4
 8005b20:	31b4      	adds	r1, #180	; 0xb4
 8005b22:	680a      	ldr	r2, [r1, #0]
 8005b24:	3201      	adds	r2, #1
 8005b26:	600a      	str	r2, [r1, #0]
					break;
 8005b28:	e7f1      	b.n	8005b0e <xTaskGenericNotifyFromISR+0x4a>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8005b2a:	2b02      	cmp	r3, #2
 8005b2c:	d036      	beq.n	8005b9c <xTaskGenericNotifyFromISR+0xd8>
						pxTCB->ulNotifiedValue = ulValue;
 8005b2e:	0022      	movs	r2, r4
 8005b30:	32b4      	adds	r2, #180	; 0xb4
 8005b32:	6017      	str	r7, [r2, #0]
 8005b34:	e7eb      	b.n	8005b0e <xTaskGenericNotifyFromISR+0x4a>
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8005b36:	0022      	movs	r2, r4
 8005b38:	32b4      	adds	r2, #180	; 0xb4
 8005b3a:	6812      	ldr	r2, [r2, #0]
 8005b3c:	3201      	adds	r2, #1
 8005b3e:	d0e6      	beq.n	8005b0e <xTaskGenericNotifyFromISR+0x4a>
 8005b40:	b672      	cpsid	i
 8005b42:	e7fe      	b.n	8005b42 <xTaskGenericNotifyFromISR+0x7e>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8005b44:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d001      	beq.n	8005b4e <xTaskGenericNotifyFromISR+0x8a>
 8005b4a:	b672      	cpsid	i
 8005b4c:	e7fe      	b.n	8005b4c <xTaskGenericNotifyFromISR+0x88>
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b4e:	4b14      	ldr	r3, [pc, #80]	; (8005ba0 <xTaskGenericNotifyFromISR+0xdc>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d11e      	bne.n	8005b94 <xTaskGenericNotifyFromISR+0xd0>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005b56:	1d25      	adds	r5, r4, #4
 8005b58:	0028      	movs	r0, r5
 8005b5a:	f7fe feb8 	bl	80048ce <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005b5e:	4a11      	ldr	r2, [pc, #68]	; (8005ba4 <xTaskGenericNotifyFromISR+0xe0>)
 8005b60:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005b62:	6811      	ldr	r1, [r2, #0]
 8005b64:	428b      	cmp	r3, r1
 8005b66:	d900      	bls.n	8005b6a <xTaskGenericNotifyFromISR+0xa6>
 8005b68:	6013      	str	r3, [r2, #0]
 8005b6a:	2014      	movs	r0, #20
 8005b6c:	0029      	movs	r1, r5
 8005b6e:	4358      	muls	r0, r3
 8005b70:	4b0d      	ldr	r3, [pc, #52]	; (8005ba8 <xTaskGenericNotifyFromISR+0xe4>)
 8005b72:	18c0      	adds	r0, r0, r3
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8005b74:	f7fe fe88 	bl	8004888 <vListInsertEnd>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005b78:	4b0c      	ldr	r3, [pc, #48]	; (8005bac <xTaskGenericNotifyFromISR+0xe8>)
 8005b7a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b80:	429a      	cmp	r2, r3
 8005b82:	d9c6      	bls.n	8005b12 <xTaskGenericNotifyFromISR+0x4e>
					if( pxHigherPriorityTaskWoken != NULL )
 8005b84:	9a08      	ldr	r2, [sp, #32]
 8005b86:	2301      	movs	r3, #1
 8005b88:	2a00      	cmp	r2, #0
 8005b8a:	d000      	beq.n	8005b8e <xTaskGenericNotifyFromISR+0xca>
						*pxHigherPriorityTaskWoken = pdTRUE;
 8005b8c:	6013      	str	r3, [r2, #0]
					xYieldPending = pdTRUE;
 8005b8e:	4a08      	ldr	r2, [pc, #32]	; (8005bb0 <xTaskGenericNotifyFromISR+0xec>)
 8005b90:	6013      	str	r3, [r2, #0]
 8005b92:	e7be      	b.n	8005b12 <xTaskGenericNotifyFromISR+0x4e>
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8005b94:	0021      	movs	r1, r4
 8005b96:	4807      	ldr	r0, [pc, #28]	; (8005bb4 <xTaskGenericNotifyFromISR+0xf0>)
 8005b98:	3118      	adds	r1, #24
 8005b9a:	e7eb      	b.n	8005b74 <xTaskGenericNotifyFromISR+0xb0>
						xReturn = pdFAIL;
 8005b9c:	2400      	movs	r4, #0
 8005b9e:	e7b9      	b.n	8005b14 <xTaskGenericNotifyFromISR+0x50>
 8005ba0:	20000c84 	.word	0x20000c84
 8005ba4:	20000c8c 	.word	0x20000c8c
 8005ba8:	2000081c 	.word	0x2000081c
 8005bac:	20000810 	.word	0x20000810
 8005bb0:	20000d08 	.word	0x20000d08
 8005bb4:	20000cc4 	.word	0x20000cc4

08005bb8 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005bb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005bba:	f000 fa21 	bl	8006000 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005bbe:	4c10      	ldr	r4, [pc, #64]	; (8005c00 <prvCheckForValidListAndQueue+0x48>)
 8005bc0:	6825      	ldr	r5, [r4, #0]
 8005bc2:	2d00      	cmp	r5, #0
 8005bc4:	d118      	bne.n	8005bf8 <prvCheckForValidListAndQueue+0x40>
		{
			vListInitialise( &xActiveTimerList1 );
 8005bc6:	4f0f      	ldr	r7, [pc, #60]	; (8005c04 <prvCheckForValidListAndQueue+0x4c>)
 8005bc8:	0038      	movs	r0, r7
 8005bca:	f7fe fe4f 	bl	800486c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005bce:	4e0e      	ldr	r6, [pc, #56]	; (8005c08 <prvCheckForValidListAndQueue+0x50>)
 8005bd0:	0030      	movs	r0, r6
 8005bd2:	f7fe fe4b 	bl	800486c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005bd6:	4b0d      	ldr	r3, [pc, #52]	; (8005c0c <prvCheckForValidListAndQueue+0x54>)
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005bd8:	2110      	movs	r1, #16
			pxCurrentTimerList = &xActiveTimerList1;
 8005bda:	601f      	str	r7, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005bdc:	4b0c      	ldr	r3, [pc, #48]	; (8005c10 <prvCheckForValidListAndQueue+0x58>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005bde:	200a      	movs	r0, #10
			pxOverflowTimerList = &xActiveTimerList2;
 8005be0:	601e      	str	r6, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005be2:	4a0c      	ldr	r2, [pc, #48]	; (8005c14 <prvCheckForValidListAndQueue+0x5c>)
 8005be4:	4b0c      	ldr	r3, [pc, #48]	; (8005c18 <prvCheckForValidListAndQueue+0x60>)
 8005be6:	9500      	str	r5, [sp, #0]
 8005be8:	f7fe ff41 	bl	8004a6e <xQueueGenericCreateStatic>
 8005bec:	6020      	str	r0, [r4, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005bee:	2800      	cmp	r0, #0
 8005bf0:	d002      	beq.n	8005bf8 <prvCheckForValidListAndQueue+0x40>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005bf2:	490a      	ldr	r1, [pc, #40]	; (8005c1c <prvCheckForValidListAndQueue+0x64>)
 8005bf4:	f7ff f9bc 	bl	8004f70 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005bf8:	f000 fa0e 	bl	8006018 <vPortExitCritical>
}
 8005bfc:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8005bfe:	46c0      	nop			; (mov r8, r8)
 8005c00:	20000e30 	.word	0x20000e30
 8005c04:	20000db4 	.word	0x20000db4
 8005c08:	20000dc8 	.word	0x20000dc8
 8005c0c:	20000d0c 	.word	0x20000d0c
 8005c10:	20000d10 	.word	0x20000d10
 8005c14:	20000d14 	.word	0x20000d14
 8005c18:	20000de0 	.word	0x20000de0
 8005c1c:	080066ad 	.word	0x080066ad

08005c20 <prvInsertTimerInActiveList>:
{
 8005c20:	b510      	push	{r4, lr}
 8005c22:	0004      	movs	r4, r0
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005c24:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005c26:	6100      	str	r0, [r0, #16]
	if( xNextExpiryTime <= xTimeNow )
 8005c28:	4291      	cmp	r1, r2
 8005c2a:	d80b      	bhi.n	8005c44 <prvInsertTimerInActiveList+0x24>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c2c:	1ad2      	subs	r2, r2, r3
 8005c2e:	69a3      	ldr	r3, [r4, #24]
			xProcessTimerNow = pdTRUE;
 8005c30:	2001      	movs	r0, #1
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005c32:	429a      	cmp	r2, r3
 8005c34:	d205      	bcs.n	8005c42 <prvInsertTimerInActiveList+0x22>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005c36:	4b07      	ldr	r3, [pc, #28]	; (8005c54 <prvInsertTimerInActiveList+0x34>)
 8005c38:	1d21      	adds	r1, r4, #4
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005c3a:	6818      	ldr	r0, [r3, #0]
 8005c3c:	f7fe fe30 	bl	80048a0 <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
 8005c40:	2000      	movs	r0, #0
}
 8005c42:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005c44:	429a      	cmp	r2, r3
 8005c46:	d202      	bcs.n	8005c4e <prvInsertTimerInActiveList+0x2e>
			xProcessTimerNow = pdTRUE;
 8005c48:	2001      	movs	r0, #1
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005c4a:	4299      	cmp	r1, r3
 8005c4c:	d2f9      	bcs.n	8005c42 <prvInsertTimerInActiveList+0x22>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005c4e:	4b02      	ldr	r3, [pc, #8]	; (8005c58 <prvInsertTimerInActiveList+0x38>)
 8005c50:	1d21      	adds	r1, r4, #4
 8005c52:	e7f2      	b.n	8005c3a <prvInsertTimerInActiveList+0x1a>
 8005c54:	20000d10 	.word	0x20000d10
 8005c58:	20000d0c 	.word	0x20000d0c

08005c5c <xTimerCreateTimerTask>:
{
 8005c5c:	b510      	push	{r4, lr}
 8005c5e:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
 8005c60:	f7ff ffaa 	bl	8005bb8 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
 8005c64:	4b10      	ldr	r3, [pc, #64]	; (8005ca8 <xTimerCreateTimerTask+0x4c>)
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d017      	beq.n	8005c9c <xTimerCreateTimerTask+0x40>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005c6c:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005c6e:	aa07      	add	r2, sp, #28
 8005c70:	a906      	add	r1, sp, #24
 8005c72:	a805      	add	r0, sp, #20
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005c74:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005c76:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005c78:	f7fe fdec 	bl	8004854 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005c7c:	9b05      	ldr	r3, [sp, #20]
 8005c7e:	9a07      	ldr	r2, [sp, #28]
 8005c80:	9302      	str	r3, [sp, #8]
 8005c82:	9b06      	ldr	r3, [sp, #24]
 8005c84:	4909      	ldr	r1, [pc, #36]	; (8005cac <xTimerCreateTimerTask+0x50>)
 8005c86:	9301      	str	r3, [sp, #4]
 8005c88:	2302      	movs	r3, #2
 8005c8a:	4809      	ldr	r0, [pc, #36]	; (8005cb0 <xTimerCreateTimerTask+0x54>)
 8005c8c:	9300      	str	r3, [sp, #0]
 8005c8e:	0023      	movs	r3, r4
 8005c90:	f7ff fb28 	bl	80052e4 <xTaskCreateStatic>
 8005c94:	4b07      	ldr	r3, [pc, #28]	; (8005cb4 <xTimerCreateTimerTask+0x58>)
 8005c96:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 8005c98:	42a0      	cmp	r0, r4
 8005c9a:	d101      	bne.n	8005ca0 <xTimerCreateTimerTask+0x44>
	configASSERT( xReturn );
 8005c9c:	b672      	cpsid	i
 8005c9e:	e7fe      	b.n	8005c9e <xTimerCreateTimerTask+0x42>
}
 8005ca0:	2001      	movs	r0, #1
 8005ca2:	b008      	add	sp, #32
 8005ca4:	bd10      	pop	{r4, pc}
 8005ca6:	46c0      	nop			; (mov r8, r8)
 8005ca8:	20000e30 	.word	0x20000e30
 8005cac:	080066b2 	.word	0x080066b2
 8005cb0:	08005dbd 	.word	0x08005dbd
 8005cb4:	20000e34 	.word	0x20000e34

08005cb8 <xTimerCreate>:
	{
 8005cb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005cba:	0007      	movs	r7, r0
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8005cbc:	202c      	movs	r0, #44	; 0x2c
	{
 8005cbe:	000d      	movs	r5, r1
 8005cc0:	9200      	str	r2, [sp, #0]
 8005cc2:	9301      	str	r3, [sp, #4]
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 8005cc4:	f000 fa54 	bl	8006170 <pvPortMalloc>
 8005cc8:	1e04      	subs	r4, r0, #0
		if( pxNewTimer != NULL )
 8005cca:	d019      	beq.n	8005d00 <xTimerCreate+0x48>
			pxNewTimer->ucStatus = 0x00;
 8005ccc:	0006      	movs	r6, r0
 8005cce:	2300      	movs	r3, #0
 8005cd0:	3628      	adds	r6, #40	; 0x28
 8005cd2:	7033      	strb	r3, [r6, #0]
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 8005cd4:	429d      	cmp	r5, r3
 8005cd6:	d101      	bne.n	8005cdc <xTimerCreate+0x24>
 8005cd8:	b672      	cpsid	i
 8005cda:	e7fe      	b.n	8005cda <xTimerCreate+0x22>
		prvCheckForValidListAndQueue();
 8005cdc:	f7ff ff6c 	bl	8005bb8 <prvCheckForValidListAndQueue>
		pxNewTimer->pvTimerID = pvTimerID;
 8005ce0:	9b01      	ldr	r3, [sp, #4]
		pxNewTimer->pcTimerName = pcTimerName;
 8005ce2:	6027      	str	r7, [r4, #0]
		pxNewTimer->pvTimerID = pvTimerID;
 8005ce4:	61e3      	str	r3, [r4, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8005ce6:	9b08      	ldr	r3, [sp, #32]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 8005ce8:	61a5      	str	r5, [r4, #24]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8005cea:	6223      	str	r3, [r4, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8005cec:	1d20      	adds	r0, r4, #4
 8005cee:	f7fe fdc8 	bl	8004882 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 8005cf2:	9b00      	ldr	r3, [sp, #0]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d003      	beq.n	8005d00 <xTimerCreate+0x48>
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 8005cf8:	2304      	movs	r3, #4
 8005cfa:	7832      	ldrb	r2, [r6, #0]
 8005cfc:	4313      	orrs	r3, r2
 8005cfe:	7033      	strb	r3, [r6, #0]
	}
 8005d00:	0020      	movs	r0, r4
 8005d02:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

08005d04 <xTimerGenericCommand>:
{
 8005d04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d06:	0017      	movs	r7, r2
 8005d08:	0004      	movs	r4, r0
 8005d0a:	001a      	movs	r2, r3
 8005d0c:	b085      	sub	sp, #20
	configASSERT( xTimer );
 8005d0e:	2800      	cmp	r0, #0
 8005d10:	d101      	bne.n	8005d16 <xTimerGenericCommand+0x12>
 8005d12:	b672      	cpsid	i
 8005d14:	e7fe      	b.n	8005d14 <xTimerGenericCommand+0x10>
	if( xTimerQueue != NULL )
 8005d16:	4d0d      	ldr	r5, [pc, #52]	; (8005d4c <xTimerGenericCommand+0x48>)
 8005d18:	682e      	ldr	r6, [r5, #0]
BaseType_t xReturn = pdFAIL;
 8005d1a:	1e30      	subs	r0, r6, #0
	if( xTimerQueue != NULL )
 8005d1c:	d00f      	beq.n	8005d3e <xTimerGenericCommand+0x3a>
		xMessage.xMessageID = xCommandID;
 8005d1e:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005d20:	9701      	str	r7, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005d22:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005d24:	2905      	cmp	r1, #5
 8005d26:	dc0c      	bgt.n	8005d42 <xTimerGenericCommand+0x3e>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005d28:	f7ff fd6a 	bl	8005800 <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005d30:	2802      	cmp	r0, #2
 8005d32:	d000      	beq.n	8005d36 <xTimerGenericCommand+0x32>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005d34:	001a      	movs	r2, r3
 8005d36:	4669      	mov	r1, sp
 8005d38:	6828      	ldr	r0, [r5, #0]
 8005d3a:	f7fe ff13 	bl	8004b64 <xQueueGenericSend>
}
 8005d3e:	b005      	add	sp, #20
 8005d40:	bdf0      	pop	{r4, r5, r6, r7, pc}
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005d42:	2300      	movs	r3, #0
 8005d44:	4669      	mov	r1, sp
 8005d46:	f7fe ff9d 	bl	8004c84 <xQueueGenericSendFromISR>
 8005d4a:	e7f8      	b.n	8005d3e <xTimerGenericCommand+0x3a>
 8005d4c:	20000e30 	.word	0x20000e30

08005d50 <prvSwitchTimerLists>:
{
 8005d50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005d52:	4d18      	ldr	r5, [pc, #96]	; (8005db4 <prvSwitchTimerLists+0x64>)
 8005d54:	682b      	ldr	r3, [r5, #0]
 8005d56:	681a      	ldr	r2, [r3, #0]
 8005d58:	2a00      	cmp	r2, #0
 8005d5a:	d104      	bne.n	8005d66 <prvSwitchTimerLists+0x16>
	pxCurrentTimerList = pxOverflowTimerList;
 8005d5c:	4a16      	ldr	r2, [pc, #88]	; (8005db8 <prvSwitchTimerLists+0x68>)
 8005d5e:	6811      	ldr	r1, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005d60:	6013      	str	r3, [r2, #0]
	pxCurrentTimerList = pxOverflowTimerList;
 8005d62:	6029      	str	r1, [r5, #0]
}
 8005d64:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005d66:	68db      	ldr	r3, [r3, #12]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d68:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005d6a:	681e      	ldr	r6, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005d6c:	1d27      	adds	r7, r4, #4
 8005d6e:	0038      	movs	r0, r7
 8005d70:	f7fe fdad 	bl	80048ce <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005d74:	6a23      	ldr	r3, [r4, #32]
 8005d76:	0020      	movs	r0, r4
 8005d78:	4798      	blx	r3
		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005d7a:	0023      	movs	r3, r4
 8005d7c:	2204      	movs	r2, #4
 8005d7e:	3328      	adds	r3, #40	; 0x28
 8005d80:	781b      	ldrb	r3, [r3, #0]
 8005d82:	4213      	tst	r3, r2
 8005d84:	d0e5      	beq.n	8005d52 <prvSwitchTimerLists+0x2>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005d86:	69a3      	ldr	r3, [r4, #24]
 8005d88:	18f3      	adds	r3, r6, r3
			if( xReloadTime > xNextExpireTime )
 8005d8a:	429e      	cmp	r6, r3
 8005d8c:	d206      	bcs.n	8005d9c <prvSwitchTimerLists+0x4c>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005d8e:	0039      	movs	r1, r7
 8005d90:	6828      	ldr	r0, [r5, #0]
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005d92:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005d94:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005d96:	f7fe fd83 	bl	80048a0 <vListInsert>
 8005d9a:	e7da      	b.n	8005d52 <prvSwitchTimerLists+0x2>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005d9c:	2100      	movs	r1, #0
 8005d9e:	0032      	movs	r2, r6
 8005da0:	000b      	movs	r3, r1
 8005da2:	0020      	movs	r0, r4
 8005da4:	9100      	str	r1, [sp, #0]
 8005da6:	f7ff ffad 	bl	8005d04 <xTimerGenericCommand>
				configASSERT( xResult );
 8005daa:	2800      	cmp	r0, #0
 8005dac:	d1d1      	bne.n	8005d52 <prvSwitchTimerLists+0x2>
 8005dae:	b672      	cpsid	i
 8005db0:	e7fe      	b.n	8005db0 <prvSwitchTimerLists+0x60>
 8005db2:	46c0      	nop			; (mov r8, r8)
 8005db4:	20000d0c 	.word	0x20000d0c
 8005db8:	20000d10 	.word	0x20000d10

08005dbc <prvTimerTask>:
{
 8005dbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005dbe:	b089      	sub	sp, #36	; 0x24
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005dc0:	4f65      	ldr	r7, [pc, #404]	; (8005f58 <prvTimerTask+0x19c>)
 8005dc2:	2601      	movs	r6, #1
 8005dc4:	683b      	ldr	r3, [r7, #0]
 8005dc6:	681c      	ldr	r4, [r3, #0]
 8005dc8:	2c00      	cmp	r4, #0
 8005dca:	d002      	beq.n	8005dd2 <prvTimerTask+0x16>
 8005dcc:	2600      	movs	r6, #0
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005dce:	68db      	ldr	r3, [r3, #12]
 8005dd0:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
 8005dd2:	f7ff fb19 	bl	8005408 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 8005dd6:	f7ff fb1f 	bl	8005418 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8005dda:	4b60      	ldr	r3, [pc, #384]	; (8005f5c <prvTimerTask+0x1a0>)
	xTimeNow = xTaskGetTickCount();
 8005ddc:	0005      	movs	r5, r0
	if( xTimeNow < xLastTime )
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	9303      	str	r3, [sp, #12]
 8005de2:	4298      	cmp	r0, r3
 8005de4:	d315      	bcc.n	8005e12 <prvTimerTask+0x56>
	xLastTime = xTimeNow;
 8005de6:	4b5d      	ldr	r3, [pc, #372]	; (8005f5c <prvTimerTask+0x1a0>)
 8005de8:	6018      	str	r0, [r3, #0]
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005dea:	2e00      	cmp	r6, #0
 8005dec:	d019      	beq.n	8005e22 <prvTimerTask+0x66>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005dee:	4b5c      	ldr	r3, [pc, #368]	; (8005f60 <prvTimerTask+0x1a4>)
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	681e      	ldr	r6, [r3, #0]
 8005df4:	4273      	negs	r3, r6
 8005df6:	415e      	adcs	r6, r3
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005df8:	4b5a      	ldr	r3, [pc, #360]	; (8005f64 <prvTimerTask+0x1a8>)
 8005dfa:	0032      	movs	r2, r6
 8005dfc:	6818      	ldr	r0, [r3, #0]
 8005dfe:	1b61      	subs	r1, r4, r5
 8005e00:	f7ff f8ec 	bl	8004fdc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005e04:	f7ff fb94 	bl	8005530 <xTaskResumeAll>
 8005e08:	2800      	cmp	r0, #0
 8005e0a:	d108      	bne.n	8005e1e <prvTimerTask+0x62>
					portYIELD_WITHIN_API();
 8005e0c:	f000 f8ec 	bl	8005fe8 <vPortYield>
 8005e10:	e005      	b.n	8005e1e <prvTimerTask+0x62>
		prvSwitchTimerLists();
 8005e12:	f7ff ff9d 	bl	8005d50 <prvSwitchTimerLists>
	xLastTime = xTimeNow;
 8005e16:	4b51      	ldr	r3, [pc, #324]	; (8005f5c <prvTimerTask+0x1a0>)
 8005e18:	601d      	str	r5, [r3, #0]
			( void ) xTaskResumeAll();
 8005e1a:	f7ff fb89 	bl	8005530 <xTaskResumeAll>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005e1e:	2702      	movs	r7, #2
 8005e20:	e032      	b.n	8005e88 <prvTimerTask+0xcc>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005e22:	4284      	cmp	r4, r0
 8005e24:	d8e8      	bhi.n	8005df8 <prvTimerTask+0x3c>
				( void ) xTaskResumeAll();
 8005e26:	f7ff fb83 	bl	8005530 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	68db      	ldr	r3, [r3, #12]
 8005e2e:	68df      	ldr	r7, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005e30:	1d38      	adds	r0, r7, #4
 8005e32:	f7fe fd4c 	bl	80048ce <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005e36:	003a      	movs	r2, r7
 8005e38:	2104      	movs	r1, #4
 8005e3a:	3228      	adds	r2, #40	; 0x28
 8005e3c:	7813      	ldrb	r3, [r2, #0]
 8005e3e:	420b      	tst	r3, r1
 8005e40:	d013      	beq.n	8005e6a <prvTimerTask+0xae>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005e42:	69bb      	ldr	r3, [r7, #24]
 8005e44:	002a      	movs	r2, r5
 8005e46:	18e1      	adds	r1, r4, r3
 8005e48:	0038      	movs	r0, r7
 8005e4a:	0023      	movs	r3, r4
 8005e4c:	f7ff fee8 	bl	8005c20 <prvInsertTimerInActiveList>
 8005e50:	2800      	cmp	r0, #0
 8005e52:	d00d      	beq.n	8005e70 <prvTimerTask+0xb4>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005e54:	0033      	movs	r3, r6
 8005e56:	0022      	movs	r2, r4
 8005e58:	0031      	movs	r1, r6
 8005e5a:	0038      	movs	r0, r7
 8005e5c:	9600      	str	r6, [sp, #0]
 8005e5e:	f7ff ff51 	bl	8005d04 <xTimerGenericCommand>
			configASSERT( xResult );
 8005e62:	2800      	cmp	r0, #0
 8005e64:	d104      	bne.n	8005e70 <prvTimerTask+0xb4>
 8005e66:	b672      	cpsid	i
 8005e68:	e7fe      	b.n	8005e68 <prvTimerTask+0xac>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005e6a:	2101      	movs	r1, #1
 8005e6c:	438b      	bics	r3, r1
 8005e6e:	7013      	strb	r3, [r2, #0]
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005e70:	0038      	movs	r0, r7
 8005e72:	6a3b      	ldr	r3, [r7, #32]
 8005e74:	4798      	blx	r3
}
 8005e76:	e7d2      	b.n	8005e1e <prvTimerTask+0x62>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005e78:	9b05      	ldr	r3, [sp, #20]
 8005e7a:	9907      	ldr	r1, [sp, #28]
 8005e7c:	9303      	str	r3, [sp, #12]
 8005e7e:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005e80:	9b04      	ldr	r3, [sp, #16]
 8005e82:	9303      	str	r3, [sp, #12]
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	da0b      	bge.n	8005ea0 <prvTimerTask+0xe4>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005e88:	4b36      	ldr	r3, [pc, #216]	; (8005f64 <prvTimerTask+0x1a8>)
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	6818      	ldr	r0, [r3, #0]
 8005e8e:	a904      	add	r1, sp, #16
 8005e90:	f7fe ff42 	bl	8004d18 <xQueueReceive>
 8005e94:	2800      	cmp	r0, #0
 8005e96:	d093      	beq.n	8005dc0 <prvTimerTask+0x4>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005e98:	9b04      	ldr	r3, [sp, #16]
 8005e9a:	9806      	ldr	r0, [sp, #24]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	dbeb      	blt.n	8005e78 <prvTimerTask+0xbc>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005ea0:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005ea2:	6963      	ldr	r3, [r4, #20]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d118      	bne.n	8005eda <prvTimerTask+0x11e>
	xTimeNow = xTaskGetTickCount();
 8005ea8:	f7ff fab6 	bl	8005418 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 8005eac:	4b2b      	ldr	r3, [pc, #172]	; (8005f5c <prvTimerTask+0x1a0>)
	xTimeNow = xTaskGetTickCount();
 8005eae:	0006      	movs	r6, r0
	if( xTimeNow < xLastTime )
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	9303      	str	r3, [sp, #12]
 8005eb4:	4298      	cmp	r0, r3
 8005eb6:	d201      	bcs.n	8005ebc <prvTimerTask+0x100>
		prvSwitchTimerLists();
 8005eb8:	f7ff ff4a 	bl	8005d50 <prvSwitchTimerLists>
	xLastTime = xTimeNow;
 8005ebc:	4b27      	ldr	r3, [pc, #156]	; (8005f5c <prvTimerTask+0x1a0>)
 8005ebe:	9804      	ldr	r0, [sp, #16]
 8005ec0:	601e      	str	r6, [r3, #0]
			switch( xMessage.xMessageID )
 8005ec2:	2809      	cmp	r0, #9
 8005ec4:	d8e0      	bhi.n	8005e88 <prvTimerTask+0xcc>
 8005ec6:	0025      	movs	r5, r4
 8005ec8:	3528      	adds	r5, #40	; 0x28
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005eca:	782b      	ldrb	r3, [r5, #0]
 8005ecc:	f7fa f926 	bl	800011c <__gnu_thumb1_case_uqi>
 8005ed0:	40090909 	.word	0x40090909
 8005ed4:	09093a2a 	.word	0x09093a2a
 8005ed8:	2a40      	.short	0x2a40
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005eda:	1d20      	adds	r0, r4, #4
 8005edc:	f7fe fcf7 	bl	80048ce <uxListRemove>
 8005ee0:	e7e2      	b.n	8005ea8 <prvTimerTask+0xec>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	4313      	orrs	r3, r2
 8005ee6:	702b      	strb	r3, [r5, #0]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005ee8:	69a2      	ldr	r2, [r4, #24]
 8005eea:	9b05      	ldr	r3, [sp, #20]
 8005eec:	0020      	movs	r0, r4
 8005eee:	1899      	adds	r1, r3, r2
 8005ef0:	0032      	movs	r2, r6
 8005ef2:	9303      	str	r3, [sp, #12]
 8005ef4:	f7ff fe94 	bl	8005c20 <prvInsertTimerInActiveList>
 8005ef8:	2800      	cmp	r0, #0
 8005efa:	d0c5      	beq.n	8005e88 <prvTimerTask+0xcc>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005efc:	6a23      	ldr	r3, [r4, #32]
 8005efe:	0020      	movs	r0, r4
 8005f00:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005f02:	2204      	movs	r2, #4
 8005f04:	782b      	ldrb	r3, [r5, #0]
 8005f06:	4213      	tst	r3, r2
 8005f08:	d0be      	beq.n	8005e88 <prvTimerTask+0xcc>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005f0a:	2100      	movs	r1, #0
 8005f0c:	69a3      	ldr	r3, [r4, #24]
 8005f0e:	9a05      	ldr	r2, [sp, #20]
 8005f10:	0020      	movs	r0, r4
 8005f12:	18d2      	adds	r2, r2, r3
 8005f14:	9100      	str	r1, [sp, #0]
 8005f16:	000b      	movs	r3, r1
 8005f18:	f7ff fef4 	bl	8005d04 <xTimerGenericCommand>
							configASSERT( xResult );
 8005f1c:	2800      	cmp	r0, #0
 8005f1e:	d1b3      	bne.n	8005e88 <prvTimerTask+0xcc>
 8005f20:	b672      	cpsid	i
 8005f22:	e7fe      	b.n	8005f22 <prvTimerTask+0x166>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005f24:	2201      	movs	r2, #1
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005f26:	9905      	ldr	r1, [sp, #20]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005f28:	4313      	orrs	r3, r2
 8005f2a:	702b      	strb	r3, [r5, #0]
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005f2c:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005f2e:	2900      	cmp	r1, #0
 8005f30:	d101      	bne.n	8005f36 <prvTimerTask+0x17a>
 8005f32:	b672      	cpsid	i
 8005f34:	e7fe      	b.n	8005f34 <prvTimerTask+0x178>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005f36:	0033      	movs	r3, r6
 8005f38:	0032      	movs	r2, r6
 8005f3a:	0020      	movs	r0, r4
 8005f3c:	1989      	adds	r1, r1, r6
 8005f3e:	f7ff fe6f 	bl	8005c20 <prvInsertTimerInActiveList>
					break;
 8005f42:	e7a1      	b.n	8005e88 <prvTimerTask+0xcc>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005f44:	423b      	tst	r3, r7
 8005f46:	d103      	bne.n	8005f50 <prvTimerTask+0x194>
							vPortFree( pxTimer );
 8005f48:	0020      	movs	r0, r4
 8005f4a:	f000 f993 	bl	8006274 <vPortFree>
 8005f4e:	e79b      	b.n	8005e88 <prvTimerTask+0xcc>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005f50:	2201      	movs	r2, #1
 8005f52:	4393      	bics	r3, r2
 8005f54:	702b      	strb	r3, [r5, #0]
 8005f56:	e797      	b.n	8005e88 <prvTimerTask+0xcc>
 8005f58:	20000d0c 	.word	0x20000d0c
 8005f5c:	20000ddc 	.word	0x20000ddc
 8005f60:	20000d10 	.word	0x20000d10
 8005f64:	20000e30 	.word	0x20000e30

08005f68 <prvTaskExitError>:
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
volatile uint32_t ulDummy = 0UL;
 8005f68:	2300      	movs	r3, #0
{
 8005f6a:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0UL;
 8005f6c:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005f6e:	4b06      	ldr	r3, [pc, #24]	; (8005f88 <prvTaskExitError+0x20>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	3301      	adds	r3, #1
 8005f74:	d001      	beq.n	8005f7a <prvTaskExitError+0x12>
 8005f76:	b672      	cpsid	i
 8005f78:	e7fe      	b.n	8005f78 <prvTaskExitError+0x10>
	portDISABLE_INTERRUPTS();
 8005f7a:	b672      	cpsid	i
	while( ulDummy == 0 )
 8005f7c:	9b01      	ldr	r3, [sp, #4]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d0fc      	beq.n	8005f7c <prvTaskExitError+0x14>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005f82:	b002      	add	sp, #8
 8005f84:	4770      	bx	lr
 8005f86:	46c0      	nop			; (mov r8, r8)
 8005f88:	2000000c 	.word	0x2000000c
 8005f8c:	00000000 	.word	0x00000000

08005f90 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8005f90:	4a0b      	ldr	r2, [pc, #44]	; (8005fc0 <pxCurrentTCBConst2>)
 8005f92:	6813      	ldr	r3, [r2, #0]
 8005f94:	6818      	ldr	r0, [r3, #0]
 8005f96:	3020      	adds	r0, #32
 8005f98:	f380 8809 	msr	PSP, r0
 8005f9c:	2002      	movs	r0, #2
 8005f9e:	f380 8814 	msr	CONTROL, r0
 8005fa2:	f3bf 8f6f 	isb	sy
 8005fa6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8005fa8:	46ae      	mov	lr, r5
 8005faa:	bc08      	pop	{r3}
 8005fac:	bc04      	pop	{r2}
 8005fae:	b662      	cpsie	i
 8005fb0:	4718      	bx	r3
 8005fb2:	46c0      	nop			; (mov r8, r8)
 8005fb4:	46c0      	nop			; (mov r8, r8)
 8005fb6:	46c0      	nop			; (mov r8, r8)
 8005fb8:	46c0      	nop			; (mov r8, r8)
 8005fba:	46c0      	nop			; (mov r8, r8)
 8005fbc:	46c0      	nop			; (mov r8, r8)
 8005fbe:	46c0      	nop			; (mov r8, r8)

08005fc0 <pxCurrentTCBConst2>:
 8005fc0:	20000810 	.word	0x20000810

08005fc4 <pxPortInitialiseStack>:
{
 8005fc4:	b510      	push	{r4, lr}
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005fc6:	2480      	movs	r4, #128	; 0x80
 8005fc8:	1f03      	subs	r3, r0, #4
 8005fca:	0464      	lsls	r4, r4, #17
 8005fcc:	601c      	str	r4, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8005fce:	3b04      	subs	r3, #4
 8005fd0:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005fd2:	4903      	ldr	r1, [pc, #12]	; (8005fe0 <pxPortInitialiseStack+0x1c>)
 8005fd4:	3b04      	subs	r3, #4
 8005fd6:	6019      	str	r1, [r3, #0]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005fd8:	3b14      	subs	r3, #20
	pxTopOfStack -= 8; /* R11..R4. */
 8005fda:	3840      	subs	r0, #64	; 0x40
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005fdc:	601a      	str	r2, [r3, #0]
}
 8005fde:	bd10      	pop	{r4, pc}
 8005fe0:	08005f69 	.word	0x08005f69

08005fe4 <SVC_Handler>:
}
 8005fe4:	4770      	bx	lr
	...

08005fe8 <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005fe8:	2280      	movs	r2, #128	; 0x80
 8005fea:	4b04      	ldr	r3, [pc, #16]	; (8005ffc <vPortYield+0x14>)
 8005fec:	0552      	lsls	r2, r2, #21
 8005fee:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8005ff0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8005ff4:	f3bf 8f6f 	isb	sy
}
 8005ff8:	4770      	bx	lr
 8005ffa:	46c0      	nop			; (mov r8, r8)
 8005ffc:	e000ed04 	.word	0xe000ed04

08006000 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
 8006000:	b672      	cpsid	i
	uxCriticalNesting++;
 8006002:	4a04      	ldr	r2, [pc, #16]	; (8006014 <vPortEnterCritical+0x14>)
 8006004:	6813      	ldr	r3, [r2, #0]
 8006006:	3301      	adds	r3, #1
 8006008:	6013      	str	r3, [r2, #0]
	__asm volatile( "dsb" ::: "memory" );
 800600a:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800600e:	f3bf 8f6f 	isb	sy
}
 8006012:	4770      	bx	lr
 8006014:	2000000c 	.word	0x2000000c

08006018 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8006018:	4a05      	ldr	r2, [pc, #20]	; (8006030 <vPortExitCritical+0x18>)
 800601a:	6813      	ldr	r3, [r2, #0]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d101      	bne.n	8006024 <vPortExitCritical+0xc>
 8006020:	b672      	cpsid	i
 8006022:	e7fe      	b.n	8006022 <vPortExitCritical+0xa>
	uxCriticalNesting--;
 8006024:	3b01      	subs	r3, #1
 8006026:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006028:	2b00      	cmp	r3, #0
 800602a:	d100      	bne.n	800602e <vPortExitCritical+0x16>
	{
		portENABLE_INTERRUPTS();
 800602c:	b662      	cpsie	i
	}
}
 800602e:	4770      	bx	lr
 8006030:	2000000c 	.word	0x2000000c

08006034 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8006034:	f3ef 8010 	mrs	r0, PRIMASK
 8006038:	b672      	cpsid	i
 800603a:	4770      	bx	lr

0800603c <vClearInterruptMaskFromISR>:
}
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 800603c:	f380 8810 	msr	PRIMASK, r0
 8006040:	4770      	bx	lr
	...

08006050 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006050:	f3ef 8009 	mrs	r0, PSP
 8006054:	4b0e      	ldr	r3, [pc, #56]	; (8006090 <pxCurrentTCBConst>)
 8006056:	681a      	ldr	r2, [r3, #0]
 8006058:	3820      	subs	r0, #32
 800605a:	6010      	str	r0, [r2, #0]
 800605c:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800605e:	4644      	mov	r4, r8
 8006060:	464d      	mov	r5, r9
 8006062:	4656      	mov	r6, sl
 8006064:	465f      	mov	r7, fp
 8006066:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8006068:	b508      	push	{r3, lr}
 800606a:	b672      	cpsid	i
 800606c:	f7ff fae2 	bl	8005634 <vTaskSwitchContext>
 8006070:	b662      	cpsie	i
 8006072:	bc0c      	pop	{r2, r3}
 8006074:	6811      	ldr	r1, [r2, #0]
 8006076:	6808      	ldr	r0, [r1, #0]
 8006078:	3010      	adds	r0, #16
 800607a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800607c:	46a0      	mov	r8, r4
 800607e:	46a9      	mov	r9, r5
 8006080:	46b2      	mov	sl, r6
 8006082:	46bb      	mov	fp, r7
 8006084:	f380 8809 	msr	PSP, r0
 8006088:	3820      	subs	r0, #32
 800608a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800608c:	4718      	bx	r3
 800608e:	46c0      	nop			; (mov r8, r8)

08006090 <pxCurrentTCBConst>:
 8006090:	20000810 	.word	0x20000810

08006094 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006094:	b510      	push	{r4, lr}
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8006096:	f7ff ffcd 	bl	8006034 <ulSetInterruptMaskFromISR>
 800609a:	0004      	movs	r4, r0
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800609c:	f7ff f9c8 	bl	8005430 <xTaskIncrementTick>
 80060a0:	2800      	cmp	r0, #0
 80060a2:	d003      	beq.n	80060ac <xPortSysTickHandler+0x18>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80060a4:	2280      	movs	r2, #128	; 0x80
 80060a6:	4b03      	ldr	r3, [pc, #12]	; (80060b4 <xPortSysTickHandler+0x20>)
 80060a8:	0552      	lsls	r2, r2, #21
 80060aa:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 80060ac:	0020      	movs	r0, r4
 80060ae:	f7ff ffc5 	bl	800603c <vClearInterruptMaskFromISR>
}
 80060b2:	bd10      	pop	{r4, pc}
 80060b4:	e000ed04 	.word	0xe000ed04

080060b8 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80060b8:	2300      	movs	r3, #0
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80060ba:	21fa      	movs	r1, #250	; 0xfa
{
 80060bc:	b510      	push	{r4, lr}
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80060be:	4a07      	ldr	r2, [pc, #28]	; (80060dc <vPortSetupTimerInterrupt+0x24>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80060c0:	4c07      	ldr	r4, [pc, #28]	; (80060e0 <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80060c2:	0089      	lsls	r1, r1, #2
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80060c4:	6023      	str	r3, [r4, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80060c6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80060c8:	4b06      	ldr	r3, [pc, #24]	; (80060e4 <vPortSetupTimerInterrupt+0x2c>)
 80060ca:	6818      	ldr	r0, [r3, #0]
 80060cc:	f7fa f844 	bl	8000158 <__udivsi3>
 80060d0:	4b05      	ldr	r3, [pc, #20]	; (80060e8 <vPortSetupTimerInterrupt+0x30>)
 80060d2:	3801      	subs	r0, #1
 80060d4:	6018      	str	r0, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 80060d6:	2307      	movs	r3, #7
 80060d8:	6023      	str	r3, [r4, #0]
}
 80060da:	bd10      	pop	{r4, pc}
 80060dc:	e000e018 	.word	0xe000e018
 80060e0:	e000e010 	.word	0xe000e010
 80060e4:	20000000 	.word	0x20000000
 80060e8:	e000e014 	.word	0xe000e014

080060ec <xPortStartScheduler>:
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80060ec:	22ff      	movs	r2, #255	; 0xff
 80060ee:	4b0c      	ldr	r3, [pc, #48]	; (8006120 <xPortStartScheduler+0x34>)
 80060f0:	0412      	lsls	r2, r2, #16
 80060f2:	6819      	ldr	r1, [r3, #0]
{
 80060f4:	b510      	push	{r4, lr}
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80060f6:	430a      	orrs	r2, r1
 80060f8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80060fa:	22ff      	movs	r2, #255	; 0xff
	uxCriticalNesting = 0;
 80060fc:	2400      	movs	r4, #0
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80060fe:	6819      	ldr	r1, [r3, #0]
 8006100:	0612      	lsls	r2, r2, #24
 8006102:	430a      	orrs	r2, r1
 8006104:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
 8006106:	f7ff ffd7 	bl	80060b8 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800610a:	4b06      	ldr	r3, [pc, #24]	; (8006124 <xPortStartScheduler+0x38>)
 800610c:	601c      	str	r4, [r3, #0]
	vPortStartFirstTask();
 800610e:	f7ff ff3f 	bl	8005f90 <vPortStartFirstTask>
	vTaskSwitchContext();
 8006112:	f7ff fa8f 	bl	8005634 <vTaskSwitchContext>
	prvTaskExitError();
 8006116:	f7ff ff27 	bl	8005f68 <prvTaskExitError>
}
 800611a:	0020      	movs	r0, r4
 800611c:	bd10      	pop	{r4, pc}
 800611e:	46c0      	nop			; (mov r8, r8)
 8006120:	e000ed20 	.word	0xe000ed20
 8006124:	2000000c 	.word	0x2000000c

08006128 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006128:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800612a:	4b0f      	ldr	r3, [pc, #60]	; (8006168 <prvInsertBlockIntoFreeList+0x40>)
 800612c:	001a      	movs	r2, r3
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4283      	cmp	r3, r0
 8006132:	d3fb      	bcc.n	800612c <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006134:	6854      	ldr	r4, [r2, #4]
 8006136:	1911      	adds	r1, r2, r4
 8006138:	4288      	cmp	r0, r1
 800613a:	d103      	bne.n	8006144 <prvInsertBlockIntoFreeList+0x1c>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800613c:	6841      	ldr	r1, [r0, #4]
 800613e:	0010      	movs	r0, r2
 8006140:	1909      	adds	r1, r1, r4
 8006142:	6051      	str	r1, [r2, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006144:	6841      	ldr	r1, [r0, #4]
 8006146:	1844      	adds	r4, r0, r1
 8006148:	42a3      	cmp	r3, r4
 800614a:	d107      	bne.n	800615c <prvInsertBlockIntoFreeList+0x34>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800614c:	4c07      	ldr	r4, [pc, #28]	; (800616c <prvInsertBlockIntoFreeList+0x44>)
 800614e:	6824      	ldr	r4, [r4, #0]
 8006150:	42a3      	cmp	r3, r4
 8006152:	d003      	beq.n	800615c <prvInsertBlockIntoFreeList+0x34>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006154:	685c      	ldr	r4, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006156:	681b      	ldr	r3, [r3, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006158:	1861      	adds	r1, r4, r1
 800615a:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800615c:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800615e:	4290      	cmp	r0, r2
 8006160:	d000      	beq.n	8006164 <prvInsertBlockIntoFreeList+0x3c>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006162:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006164:	bd10      	pop	{r4, pc}
 8006166:	46c0      	nop			; (mov r8, r8)
 8006168:	20001450 	.word	0x20001450
 800616c:	20000e38 	.word	0x20000e38

08006170 <pvPortMalloc>:
{
 8006170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006172:	0005      	movs	r5, r0
	vTaskSuspendAll();
 8006174:	f7ff f948 	bl	8005408 <vTaskSuspendAll>
		if( pxEnd == NULL )
 8006178:	4a37      	ldr	r2, [pc, #220]	; (8006258 <pvPortMalloc+0xe8>)
 800617a:	4c38      	ldr	r4, [pc, #224]	; (800625c <pvPortMalloc+0xec>)
 800617c:	6813      	ldr	r3, [r2, #0]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d11c      	bne.n	80061bc <pvPortMalloc+0x4c>
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006182:	2007      	movs	r0, #7
	uxAddress = ( size_t ) ucHeap;
 8006184:	4b36      	ldr	r3, [pc, #216]	; (8006260 <pvPortMalloc+0xf0>)
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006186:	0019      	movs	r1, r3
 8006188:	4203      	tst	r3, r0
 800618a:	d001      	beq.n	8006190 <pvPortMalloc+0x20>
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800618c:	1819      	adds	r1, r3, r0
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800618e:	4381      	bics	r1, r0
	xStart.xBlockSize = ( size_t ) 0;
 8006190:	2000      	movs	r0, #0
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006192:	4e34      	ldr	r6, [pc, #208]	; (8006264 <pvPortMalloc+0xf4>)
	xStart.xBlockSize = ( size_t ) 0;
 8006194:	6070      	str	r0, [r6, #4]
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006196:	6031      	str	r1, [r6, #0]
	uxAddress -= xHeapStructSize;
 8006198:	26bf      	movs	r6, #191	; 0xbf
 800619a:	00f6      	lsls	r6, r6, #3
 800619c:	199b      	adds	r3, r3, r6
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800619e:	2607      	movs	r6, #7
 80061a0:	43b3      	bics	r3, r6
	pxEnd->pxNextFreeBlock = NULL;
 80061a2:	6018      	str	r0, [r3, #0]
	pxEnd->xBlockSize = 0;
 80061a4:	6058      	str	r0, [r3, #4]
	pxEnd = ( void * ) uxAddress;
 80061a6:	6013      	str	r3, [r2, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80061a8:	1a58      	subs	r0, r3, r1
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80061aa:	600b      	str	r3, [r1, #0]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80061ac:	4b2e      	ldr	r3, [pc, #184]	; (8006268 <pvPortMalloc+0xf8>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80061ae:	6048      	str	r0, [r1, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80061b0:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80061b2:	4b2e      	ldr	r3, [pc, #184]	; (800626c <pvPortMalloc+0xfc>)
 80061b4:	6018      	str	r0, [r3, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80061b6:	2380      	movs	r3, #128	; 0x80
 80061b8:	061b      	lsls	r3, r3, #24
 80061ba:	6023      	str	r3, [r4, #0]
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80061bc:	6826      	ldr	r6, [r4, #0]
 80061be:	4235      	tst	r5, r6
 80061c0:	d146      	bne.n	8006250 <pvPortMalloc+0xe0>
			if( xWantedSize > 0 )
 80061c2:	2d00      	cmp	r5, #0
 80061c4:	d03e      	beq.n	8006244 <pvPortMalloc+0xd4>
				xWantedSize += xHeapStructSize;
 80061c6:	002b      	movs	r3, r5
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80061c8:	2107      	movs	r1, #7
				xWantedSize += xHeapStructSize;
 80061ca:	3308      	adds	r3, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80061cc:	420b      	tst	r3, r1
 80061ce:	d001      	beq.n	80061d4 <pvPortMalloc+0x64>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80061d0:	438b      	bics	r3, r1
 80061d2:	3308      	adds	r3, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d03b      	beq.n	8006250 <pvPortMalloc+0xe0>
 80061d8:	4924      	ldr	r1, [pc, #144]	; (800626c <pvPortMalloc+0xfc>)
 80061da:	680d      	ldr	r5, [r1, #0]
 80061dc:	429d      	cmp	r5, r3
 80061de:	d337      	bcc.n	8006250 <pvPortMalloc+0xe0>
				pxBlock = xStart.pxNextFreeBlock;
 80061e0:	4920      	ldr	r1, [pc, #128]	; (8006264 <pvPortMalloc+0xf4>)
 80061e2:	680c      	ldr	r4, [r1, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80061e4:	6860      	ldr	r0, [r4, #4]
 80061e6:	4298      	cmp	r0, r3
 80061e8:	d203      	bcs.n	80061f2 <pvPortMalloc+0x82>
 80061ea:	6827      	ldr	r7, [r4, #0]
 80061ec:	46bc      	mov	ip, r7
 80061ee:	2f00      	cmp	r7, #0
 80061f0:	d10e      	bne.n	8006210 <pvPortMalloc+0xa0>
				if( pxBlock != pxEnd )
 80061f2:	6812      	ldr	r2, [r2, #0]
 80061f4:	42a2      	cmp	r2, r4
 80061f6:	d02b      	beq.n	8006250 <pvPortMalloc+0xe0>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80061f8:	680a      	ldr	r2, [r1, #0]
 80061fa:	0017      	movs	r7, r2
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80061fc:	6822      	ldr	r2, [r4, #0]
 80061fe:	600a      	str	r2, [r1, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006200:	1ac2      	subs	r2, r0, r3
 8006202:	2a10      	cmp	r2, #16
 8006204:	d90b      	bls.n	800621e <pvPortMalloc+0xae>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006206:	18e0      	adds	r0, r4, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006208:	0741      	lsls	r1, r0, #29
 800620a:	d004      	beq.n	8006216 <pvPortMalloc+0xa6>
 800620c:	b672      	cpsid	i
 800620e:	e7fe      	b.n	800620e <pvPortMalloc+0x9e>
 8006210:	0021      	movs	r1, r4
 8006212:	4664      	mov	r4, ip
 8006214:	e7e6      	b.n	80061e4 <pvPortMalloc+0x74>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006216:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006218:	6063      	str	r3, [r4, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800621a:	f7ff ff85 	bl	8006128 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800621e:	6863      	ldr	r3, [r4, #4]
 8006220:	4a12      	ldr	r2, [pc, #72]	; (800626c <pvPortMalloc+0xfc>)
 8006222:	1aed      	subs	r5, r5, r3
 8006224:	6015      	str	r5, [r2, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006226:	4a10      	ldr	r2, [pc, #64]	; (8006268 <pvPortMalloc+0xf8>)
 8006228:	6811      	ldr	r1, [r2, #0]
 800622a:	428d      	cmp	r5, r1
 800622c:	d200      	bcs.n	8006230 <pvPortMalloc+0xc0>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800622e:	6015      	str	r5, [r2, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006230:	431e      	orrs	r6, r3
					pxBlock->pxNextFreeBlock = NULL;
 8006232:	2300      	movs	r3, #0
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006234:	003d      	movs	r5, r7
					xNumberOfSuccessfulAllocations++;
 8006236:	4a0e      	ldr	r2, [pc, #56]	; (8006270 <pvPortMalloc+0x100>)
					pxBlock->pxNextFreeBlock = NULL;
 8006238:	6023      	str	r3, [r4, #0]
					xNumberOfSuccessfulAllocations++;
 800623a:	6813      	ldr	r3, [r2, #0]
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800623c:	3508      	adds	r5, #8
					xNumberOfSuccessfulAllocations++;
 800623e:	3301      	adds	r3, #1
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006240:	6066      	str	r6, [r4, #4]
					xNumberOfSuccessfulAllocations++;
 8006242:	6013      	str	r3, [r2, #0]
	( void ) xTaskResumeAll();
 8006244:	f7ff f974 	bl	8005530 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006248:	076b      	lsls	r3, r5, #29
 800624a:	d003      	beq.n	8006254 <pvPortMalloc+0xe4>
 800624c:	b672      	cpsid	i
 800624e:	e7fe      	b.n	800624e <pvPortMalloc+0xde>
void *pvReturn = NULL;
 8006250:	2500      	movs	r5, #0
 8006252:	e7f7      	b.n	8006244 <pvPortMalloc+0xd4>
}
 8006254:	0028      	movs	r0, r5
 8006256:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006258:	20000e38 	.word	0x20000e38
 800625c:	2000143c 	.word	0x2000143c
 8006260:	20000e3c 	.word	0x20000e3c
 8006264:	20001450 	.word	0x20001450
 8006268:	20001444 	.word	0x20001444
 800626c:	20001440 	.word	0x20001440
 8006270:	20001448 	.word	0x20001448

08006274 <vPortFree>:
{
 8006274:	b510      	push	{r4, lr}
	if( pv != NULL )
 8006276:	2800      	cmp	r0, #0
 8006278:	d01f      	beq.n	80062ba <vPortFree+0x46>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800627a:	4a10      	ldr	r2, [pc, #64]	; (80062bc <vPortFree+0x48>)
 800627c:	3808      	subs	r0, #8
 800627e:	6843      	ldr	r3, [r0, #4]
 8006280:	6812      	ldr	r2, [r2, #0]
 8006282:	0004      	movs	r4, r0
 8006284:	421a      	tst	r2, r3
 8006286:	d101      	bne.n	800628c <vPortFree+0x18>
 8006288:	b672      	cpsid	i
 800628a:	e7fe      	b.n	800628a <vPortFree+0x16>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800628c:	6801      	ldr	r1, [r0, #0]
 800628e:	2900      	cmp	r1, #0
 8006290:	d001      	beq.n	8006296 <vPortFree+0x22>
 8006292:	b672      	cpsid	i
 8006294:	e7fe      	b.n	8006294 <vPortFree+0x20>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006296:	4393      	bics	r3, r2
 8006298:	6043      	str	r3, [r0, #4]
				vTaskSuspendAll();
 800629a:	f7ff f8b5 	bl	8005408 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800629e:	4a08      	ldr	r2, [pc, #32]	; (80062c0 <vPortFree+0x4c>)
 80062a0:	6863      	ldr	r3, [r4, #4]
 80062a2:	6811      	ldr	r1, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80062a4:	0020      	movs	r0, r4
					xFreeBytesRemaining += pxLink->xBlockSize;
 80062a6:	185b      	adds	r3, r3, r1
 80062a8:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80062aa:	f7ff ff3d 	bl	8006128 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80062ae:	4a05      	ldr	r2, [pc, #20]	; (80062c4 <vPortFree+0x50>)
 80062b0:	6813      	ldr	r3, [r2, #0]
 80062b2:	3301      	adds	r3, #1
 80062b4:	6013      	str	r3, [r2, #0]
				( void ) xTaskResumeAll();
 80062b6:	f7ff f93b 	bl	8005530 <xTaskResumeAll>
}
 80062ba:	bd10      	pop	{r4, pc}
 80062bc:	2000143c 	.word	0x2000143c
 80062c0:	20001440 	.word	0x20001440
 80062c4:	2000144c 	.word	0x2000144c

080062c8 <__libc_init_array>:
 80062c8:	b570      	push	{r4, r5, r6, lr}
 80062ca:	2600      	movs	r6, #0
 80062cc:	4d0c      	ldr	r5, [pc, #48]	; (8006300 <__libc_init_array+0x38>)
 80062ce:	4c0d      	ldr	r4, [pc, #52]	; (8006304 <__libc_init_array+0x3c>)
 80062d0:	1b64      	subs	r4, r4, r5
 80062d2:	10a4      	asrs	r4, r4, #2
 80062d4:	42a6      	cmp	r6, r4
 80062d6:	d109      	bne.n	80062ec <__libc_init_array+0x24>
 80062d8:	2600      	movs	r6, #0
 80062da:	f000 f8f9 	bl	80064d0 <_init>
 80062de:	4d0a      	ldr	r5, [pc, #40]	; (8006308 <__libc_init_array+0x40>)
 80062e0:	4c0a      	ldr	r4, [pc, #40]	; (800630c <__libc_init_array+0x44>)
 80062e2:	1b64      	subs	r4, r4, r5
 80062e4:	10a4      	asrs	r4, r4, #2
 80062e6:	42a6      	cmp	r6, r4
 80062e8:	d105      	bne.n	80062f6 <__libc_init_array+0x2e>
 80062ea:	bd70      	pop	{r4, r5, r6, pc}
 80062ec:	00b3      	lsls	r3, r6, #2
 80062ee:	58eb      	ldr	r3, [r5, r3]
 80062f0:	4798      	blx	r3
 80062f2:	3601      	adds	r6, #1
 80062f4:	e7ee      	b.n	80062d4 <__libc_init_array+0xc>
 80062f6:	00b3      	lsls	r3, r6, #2
 80062f8:	58eb      	ldr	r3, [r5, r3]
 80062fa:	4798      	blx	r3
 80062fc:	3601      	adds	r6, #1
 80062fe:	e7f2      	b.n	80062e6 <__libc_init_array+0x1e>
 8006300:	08006724 	.word	0x08006724
 8006304:	08006724 	.word	0x08006724
 8006308:	08006724 	.word	0x08006724
 800630c:	08006728 	.word	0x08006728

08006310 <__retarget_lock_acquire_recursive>:
 8006310:	4770      	bx	lr

08006312 <__retarget_lock_release_recursive>:
 8006312:	4770      	bx	lr

08006314 <memcpy>:
 8006314:	2300      	movs	r3, #0
 8006316:	b510      	push	{r4, lr}
 8006318:	429a      	cmp	r2, r3
 800631a:	d100      	bne.n	800631e <memcpy+0xa>
 800631c:	bd10      	pop	{r4, pc}
 800631e:	5ccc      	ldrb	r4, [r1, r3]
 8006320:	54c4      	strb	r4, [r0, r3]
 8006322:	3301      	adds	r3, #1
 8006324:	e7f8      	b.n	8006318 <memcpy+0x4>

08006326 <memset>:
 8006326:	0003      	movs	r3, r0
 8006328:	1882      	adds	r2, r0, r2
 800632a:	4293      	cmp	r3, r2
 800632c:	d100      	bne.n	8006330 <memset+0xa>
 800632e:	4770      	bx	lr
 8006330:	7019      	strb	r1, [r3, #0]
 8006332:	3301      	adds	r3, #1
 8006334:	e7f9      	b.n	800632a <memset+0x4>

08006336 <cleanup_glue>:
 8006336:	b570      	push	{r4, r5, r6, lr}
 8006338:	000d      	movs	r5, r1
 800633a:	6809      	ldr	r1, [r1, #0]
 800633c:	0004      	movs	r4, r0
 800633e:	2900      	cmp	r1, #0
 8006340:	d001      	beq.n	8006346 <cleanup_glue+0x10>
 8006342:	f7ff fff8 	bl	8006336 <cleanup_glue>
 8006346:	0029      	movs	r1, r5
 8006348:	0020      	movs	r0, r4
 800634a:	f000 f877 	bl	800643c <_free_r>
 800634e:	bd70      	pop	{r4, r5, r6, pc}

08006350 <_reclaim_reent>:
 8006350:	4b31      	ldr	r3, [pc, #196]	; (8006418 <_reclaim_reent+0xc8>)
 8006352:	b570      	push	{r4, r5, r6, lr}
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	0004      	movs	r4, r0
 8006358:	4283      	cmp	r3, r0
 800635a:	d049      	beq.n	80063f0 <_reclaim_reent+0xa0>
 800635c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800635e:	2b00      	cmp	r3, #0
 8006360:	d00a      	beq.n	8006378 <_reclaim_reent+0x28>
 8006362:	2500      	movs	r5, #0
 8006364:	68db      	ldr	r3, [r3, #12]
 8006366:	42ab      	cmp	r3, r5
 8006368:	d147      	bne.n	80063fa <_reclaim_reent+0xaa>
 800636a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800636c:	6819      	ldr	r1, [r3, #0]
 800636e:	2900      	cmp	r1, #0
 8006370:	d002      	beq.n	8006378 <_reclaim_reent+0x28>
 8006372:	0020      	movs	r0, r4
 8006374:	f000 f862 	bl	800643c <_free_r>
 8006378:	6961      	ldr	r1, [r4, #20]
 800637a:	2900      	cmp	r1, #0
 800637c:	d002      	beq.n	8006384 <_reclaim_reent+0x34>
 800637e:	0020      	movs	r0, r4
 8006380:	f000 f85c 	bl	800643c <_free_r>
 8006384:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8006386:	2900      	cmp	r1, #0
 8006388:	d002      	beq.n	8006390 <_reclaim_reent+0x40>
 800638a:	0020      	movs	r0, r4
 800638c:	f000 f856 	bl	800643c <_free_r>
 8006390:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006392:	2900      	cmp	r1, #0
 8006394:	d002      	beq.n	800639c <_reclaim_reent+0x4c>
 8006396:	0020      	movs	r0, r4
 8006398:	f000 f850 	bl	800643c <_free_r>
 800639c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800639e:	2900      	cmp	r1, #0
 80063a0:	d002      	beq.n	80063a8 <_reclaim_reent+0x58>
 80063a2:	0020      	movs	r0, r4
 80063a4:	f000 f84a 	bl	800643c <_free_r>
 80063a8:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80063aa:	2900      	cmp	r1, #0
 80063ac:	d002      	beq.n	80063b4 <_reclaim_reent+0x64>
 80063ae:	0020      	movs	r0, r4
 80063b0:	f000 f844 	bl	800643c <_free_r>
 80063b4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80063b6:	2900      	cmp	r1, #0
 80063b8:	d002      	beq.n	80063c0 <_reclaim_reent+0x70>
 80063ba:	0020      	movs	r0, r4
 80063bc:	f000 f83e 	bl	800643c <_free_r>
 80063c0:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80063c2:	2900      	cmp	r1, #0
 80063c4:	d002      	beq.n	80063cc <_reclaim_reent+0x7c>
 80063c6:	0020      	movs	r0, r4
 80063c8:	f000 f838 	bl	800643c <_free_r>
 80063cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80063ce:	2900      	cmp	r1, #0
 80063d0:	d002      	beq.n	80063d8 <_reclaim_reent+0x88>
 80063d2:	0020      	movs	r0, r4
 80063d4:	f000 f832 	bl	800643c <_free_r>
 80063d8:	69a3      	ldr	r3, [r4, #24]
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d008      	beq.n	80063f0 <_reclaim_reent+0xa0>
 80063de:	0020      	movs	r0, r4
 80063e0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80063e2:	4798      	blx	r3
 80063e4:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80063e6:	2900      	cmp	r1, #0
 80063e8:	d002      	beq.n	80063f0 <_reclaim_reent+0xa0>
 80063ea:	0020      	movs	r0, r4
 80063ec:	f7ff ffa3 	bl	8006336 <cleanup_glue>
 80063f0:	bd70      	pop	{r4, r5, r6, pc}
 80063f2:	5949      	ldr	r1, [r1, r5]
 80063f4:	2900      	cmp	r1, #0
 80063f6:	d108      	bne.n	800640a <_reclaim_reent+0xba>
 80063f8:	3504      	adds	r5, #4
 80063fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80063fc:	68d9      	ldr	r1, [r3, #12]
 80063fe:	2d80      	cmp	r5, #128	; 0x80
 8006400:	d1f7      	bne.n	80063f2 <_reclaim_reent+0xa2>
 8006402:	0020      	movs	r0, r4
 8006404:	f000 f81a 	bl	800643c <_free_r>
 8006408:	e7af      	b.n	800636a <_reclaim_reent+0x1a>
 800640a:	680e      	ldr	r6, [r1, #0]
 800640c:	0020      	movs	r0, r4
 800640e:	f000 f815 	bl	800643c <_free_r>
 8006412:	0031      	movs	r1, r6
 8006414:	e7ee      	b.n	80063f4 <_reclaim_reent+0xa4>
 8006416:	46c0      	nop			; (mov r8, r8)
 8006418:	20000010 	.word	0x20000010

0800641c <__malloc_lock>:
 800641c:	b510      	push	{r4, lr}
 800641e:	4802      	ldr	r0, [pc, #8]	; (8006428 <__malloc_lock+0xc>)
 8006420:	f7ff ff76 	bl	8006310 <__retarget_lock_acquire_recursive>
 8006424:	bd10      	pop	{r4, pc}
 8006426:	46c0      	nop			; (mov r8, r8)
 8006428:	20001868 	.word	0x20001868

0800642c <__malloc_unlock>:
 800642c:	b510      	push	{r4, lr}
 800642e:	4802      	ldr	r0, [pc, #8]	; (8006438 <__malloc_unlock+0xc>)
 8006430:	f7ff ff6f 	bl	8006312 <__retarget_lock_release_recursive>
 8006434:	bd10      	pop	{r4, pc}
 8006436:	46c0      	nop			; (mov r8, r8)
 8006438:	20001868 	.word	0x20001868

0800643c <_free_r>:
 800643c:	b570      	push	{r4, r5, r6, lr}
 800643e:	0005      	movs	r5, r0
 8006440:	2900      	cmp	r1, #0
 8006442:	d010      	beq.n	8006466 <_free_r+0x2a>
 8006444:	1f0c      	subs	r4, r1, #4
 8006446:	6823      	ldr	r3, [r4, #0]
 8006448:	2b00      	cmp	r3, #0
 800644a:	da00      	bge.n	800644e <_free_r+0x12>
 800644c:	18e4      	adds	r4, r4, r3
 800644e:	0028      	movs	r0, r5
 8006450:	f7ff ffe4 	bl	800641c <__malloc_lock>
 8006454:	4a1d      	ldr	r2, [pc, #116]	; (80064cc <_free_r+0x90>)
 8006456:	6813      	ldr	r3, [r2, #0]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d105      	bne.n	8006468 <_free_r+0x2c>
 800645c:	6063      	str	r3, [r4, #4]
 800645e:	6014      	str	r4, [r2, #0]
 8006460:	0028      	movs	r0, r5
 8006462:	f7ff ffe3 	bl	800642c <__malloc_unlock>
 8006466:	bd70      	pop	{r4, r5, r6, pc}
 8006468:	42a3      	cmp	r3, r4
 800646a:	d908      	bls.n	800647e <_free_r+0x42>
 800646c:	6821      	ldr	r1, [r4, #0]
 800646e:	1860      	adds	r0, r4, r1
 8006470:	4283      	cmp	r3, r0
 8006472:	d1f3      	bne.n	800645c <_free_r+0x20>
 8006474:	6818      	ldr	r0, [r3, #0]
 8006476:	685b      	ldr	r3, [r3, #4]
 8006478:	1841      	adds	r1, r0, r1
 800647a:	6021      	str	r1, [r4, #0]
 800647c:	e7ee      	b.n	800645c <_free_r+0x20>
 800647e:	001a      	movs	r2, r3
 8006480:	685b      	ldr	r3, [r3, #4]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d001      	beq.n	800648a <_free_r+0x4e>
 8006486:	42a3      	cmp	r3, r4
 8006488:	d9f9      	bls.n	800647e <_free_r+0x42>
 800648a:	6811      	ldr	r1, [r2, #0]
 800648c:	1850      	adds	r0, r2, r1
 800648e:	42a0      	cmp	r0, r4
 8006490:	d10b      	bne.n	80064aa <_free_r+0x6e>
 8006492:	6820      	ldr	r0, [r4, #0]
 8006494:	1809      	adds	r1, r1, r0
 8006496:	1850      	adds	r0, r2, r1
 8006498:	6011      	str	r1, [r2, #0]
 800649a:	4283      	cmp	r3, r0
 800649c:	d1e0      	bne.n	8006460 <_free_r+0x24>
 800649e:	6818      	ldr	r0, [r3, #0]
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	1841      	adds	r1, r0, r1
 80064a4:	6011      	str	r1, [r2, #0]
 80064a6:	6053      	str	r3, [r2, #4]
 80064a8:	e7da      	b.n	8006460 <_free_r+0x24>
 80064aa:	42a0      	cmp	r0, r4
 80064ac:	d902      	bls.n	80064b4 <_free_r+0x78>
 80064ae:	230c      	movs	r3, #12
 80064b0:	602b      	str	r3, [r5, #0]
 80064b2:	e7d5      	b.n	8006460 <_free_r+0x24>
 80064b4:	6821      	ldr	r1, [r4, #0]
 80064b6:	1860      	adds	r0, r4, r1
 80064b8:	4283      	cmp	r3, r0
 80064ba:	d103      	bne.n	80064c4 <_free_r+0x88>
 80064bc:	6818      	ldr	r0, [r3, #0]
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	1841      	adds	r1, r0, r1
 80064c2:	6021      	str	r1, [r4, #0]
 80064c4:	6063      	str	r3, [r4, #4]
 80064c6:	6054      	str	r4, [r2, #4]
 80064c8:	e7ca      	b.n	8006460 <_free_r+0x24>
 80064ca:	46c0      	nop			; (mov r8, r8)
 80064cc:	20001458 	.word	0x20001458

080064d0 <_init>:
 80064d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064d2:	46c0      	nop			; (mov r8, r8)
 80064d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064d6:	bc08      	pop	{r3}
 80064d8:	469e      	mov	lr, r3
 80064da:	4770      	bx	lr

080064dc <_fini>:
 80064dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064de:	46c0      	nop			; (mov r8, r8)
 80064e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064e2:	bc08      	pop	{r3}
 80064e4:	469e      	mov	lr, r3
 80064e6:	4770      	bx	lr
