{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": [],
      "gpuType": "T4"
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    },
    "accelerator": "GPU"
  },
  "cells": [
    {
      "cell_type": "code",
      "execution_count": 14,
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "AqRycQrELCnV",
        "outputId": "157451d5-5f88-437a-860d-320808d156ad"
      },
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "U훾itavanje VHDL dataseta...\n",
            "Dataset u훾itan sa 78 primera\n",
            "\n",
            "Struktura primera:\n",
            "{'input': \"This entity measures the frequency of a clock under the assumption that the frequency of the main-clock is exactly correct. Generally the system clock comes from PS, the block is useful to verify if other clocks are set to the correct frequency. This block contains _Open Logic_ clock crossings, refer to [clock crossing principles](../base/clock_crossing_principles.md) regarding timing constraints.\\n\\n# VHDL Analysis for 'olo_intf_clk_meas.vhd'\\n\\n## File Comments\\n- -------------------------------------------------------------------------------------------------\\n- Copyright (c) 2018 by Paul Scherrer Institute, Switzerland\\n- Copyright (c) 2024 by Oliver Br체ndler\\n- All rights reserved.\\n- Authors: Oliver Bruendler\\n- -------------------------------------------------------------------------------------------------\\n- -------------------------------------------------------------------------------------------------\\n- Description\\n- -------------------------------------------------------------------------------------------------\\n- This entity measures the frequency of a clock under the assumption that\\n- Plus 47 more comments\\n\\n## Libraries and Packages\\n- Library: ieee\\n- Library: work\\n- Use: an older version, the documentation might not match the code.\\n\\n---------------------------------------------------------------------------------------------------\\n-- Libraries\\n---------------------------------------------------------------------------------------------------\\nlibrary ieee\\n- Use: ieee.std_logic_1164.all\\n- Use: ieee.numeric_std.all\\n- Use: work.olo_base_pkg_math.all\\n\\n## Entity: olo_intf_clk_meas\\n\\n## Architecture: rtl of olo_intf_clk_meas\\n\\n### Signals\\n- AwaitResult_M: std_logic\\n- SecPulse_M: std_logic\\n- ResultValid_M: std_logic\\n- Result_M: std_logic_vector(ResultWidth_c-1 downto 0)\\n- CntrTest_T: integer range 0 to MaxClkTestFrequencyInt_c\\n- Rst_T: std_logic\\n- SecPulse_T: std_logic\\n- Result_T: std_logic_vector(ResultWidth_c-1 downto 0)\\n- ResultValid_T: std_logic\\n\\n### Component Instantiations\\n- Instance 'i_sec_pulse' of component 'olo_base_strobe_gen'\\n- Instance 'i_sec_pulse_cc' of component 'olo_base_cc_pulse'\\n- Instance 'i_result_cc' of component 'olo_base_cc_simple'\\n\\n### Processes\\n- Process 'p_control :' (Clocked) (Has Reset) with sensitivity list: Clk\\n  - Implements synchronous logic with reset\\n- Process 'p_meas :' (Clocked) (Has Reset) with sensitivity list: ClkTest\\n  - Implements synchronous logic with reset\\n- Process 'Unnamed process' (Clocked) (Has Reset) with sensitivity list: None (uses wait statements)\\n  - Implements synchronous logic with reset\\n- Process 'Unnamed process' (Clocked) (Has Reset) with sensitivity list: None (uses wait statements)\\n  - Implements synchronous logic with reset\\n\\n### Concurrent Statements\\n- -- Request new result\\n            if SecPulse_M = '1' then\\n                AwaitResult_M <= '1'\\n- -- If no new value was detected, the clock is stopped (0 Hz)\\n                if AwaitResult_M = '1' then\\n                    Freq_Hz    <= (others => '0')\\n- Freq_Valid <= '1'\\n\\n## Functional Analysis\\n\\n- Contains 5 clock domain(s): Clk, Out_Clk, In_Clk, clock, Clock\\n- Uses reset signal(s): Reset, reset, first, Rst_T, Out_RstIn, Rst, In_RstIn, Out_RstOut\\n- Implements control logic\\n\\n## Code Metrics\\n- Line count: 195\\n- Process count: 4\\n- Signal count: 9\\n\\n## Summary\\n- This appears to be a top-level module in the design.\\n\\nThis file is part of the LXP32 CPU design, which is likely a 32-bit processor implementation. The file 'olo_intf_clk_meas.vhd' plays a specific role in the overall CPU architecture.\\n\", 'output': '\\n\\nlibrary ieee;\\n    use ieee.std_logic_1164.all;\\n    use ieee.numeric_std.all;\\n\\nlibrary work;\\n    use work.olo_base_pkg_math.all;\\n\\nentity olo_intf_clk_meas is\\n    generic (\\n        ClkFrequency_g          : real;\\n        MaxClkTestFrequency_g   : real := 1.0e9\\n    );\\n    port (\\n        Clk           : in    std_logic;\\n        Rst           : in    std_logic;\\n        ClkTest       : in    std_logic;\\n        Freq_Hz       : out   std_logic_vector(31 downto 0);\\n        Freq_Valid    : out   std_logic\\n    );\\nend entity;\\n\\narchitecture rtl of olo_intf_clk_meas is\\n\\n    constant MaxClkTestFrequencyInt_c : integer := integer(MaxClkTestFrequency_g);\\n    constant ResultWidth_c            : integer := log2ceil(integer(MaxClkTestFrequencyInt_c)+1);\\n\\n    signal AwaitResult_M : std_logic;\\n    signal SecPulse_M    : std_logic;\\n    signal ResultValid_M : std_logic;\\n    signal Result_M      : std_logic_vector(ResultWidth_c-1 downto 0);\\n\\n    signal CntrTest_T    : integer range 0 to MaxClkTestFrequencyInt_c;\\n    signal Rst_T         : std_logic;\\n    signal SecPulse_T    : std_logic;\\n    signal Result_T      : std_logic_vector(ResultWidth_c-1 downto 0);\\n    signal ResultValid_T : std_logic;\\n\\nbegin\\n\\n    assert ClkFrequency_g >= 100.0\\n        report \"olo_intfclk_meas: ClkFrequency_g must >= 100 Hz\"\\n        severity failure;\\n    assert MaxClkTestFrequency_g >= 100.0\\n        report \"olo_intfclk_meas: MaxClkTestFrequency_g must be >= 100 Hz\"\\n        severity failure;\\n\\n    p_control : process (Clk) is\\n    begin\\n        if rising_edge(Clk) then\\n\\n            Freq_Valid <= \\'0\\';\\n\\n            if SecPulse_M = \\'1\\' then\\n                AwaitResult_M <= \\'1\\';\\n                if AwaitResult_M = \\'1\\' then\\n                    Freq_Hz    <= (others => \\'0\\');\\n                    Freq_Valid <= \\'1\\';\\n                end if;\\n            end if;\\n\\n            if ResultValid_M = \\'1\\' then\\n                Freq_Hz       <= std_logic_vector(resize(unsigned(Result_M), Freq_Hz\\'length));\\n                AwaitResult_M <= \\'0\\';\\n                Freq_Valid    <= \\'1\\';\\n            end if;\\n\\n            if Rst = \\'1\\' then\\n                AwaitResult_M <= \\'0\\';\\n                Freq_Hz       <= (others => \\'0\\');\\n                Freq_Valid    <= \\'0\\';\\n            end if;\\n\\n        end if;\\n    end process;\\n\\n    p_meas : process (ClkTest) is\\n    begin\\n        if rising_edge(ClkTest) then\\n\\n            ResultValid_T <= \\'0\\';\\n\\n            if SecPulse_T = \\'1\\' then\\n                Result_T      <= toUslv(CntrTest_T, ResultWidth_c);\\n                CntrTest_T    <= 1;          -- the first edge implicitly arrived\\n                ResultValid_T <= \\'1\\';\\n            elsif CntrTest_T /= MaxClkTestFrequencyInt_c then\\n                CntrTest_T <= CntrTest_T + 1;\\n            end if;\\n\\n            if Rst_T = \\'1\\' then\\n                CntrTest_T    <= 0;\\n                ResultValid_T <= \\'0\\';\\n            end if;\\n        end if;\\n    end process;\\n\\n    i_sec_pulse : entity work.olo_base_strobe_gen\\n        generic map (\\n            FreqClkHz_g    => ClkFrequency_g,\\n            FreqStrobeHz_g => 1.0\\n        )\\n        port map (\\n            Clk         => Clk,\\n            Rst         => Rst,\\n            Out_Valid   => SecPulse_M\\n        );\\n\\n    i_sec_pulse_cc : entity work.olo_base_cc_pulse\\n        port map (\\n            In_Clk        => Clk,\\n            In_RstIn      => Rst,\\n            In_Pulse(0)   => SecPulse_M,\\n            Out_Clk       => ClkTest,\\n            Out_RstOut    => Rst_T,\\n            Out_Pulse(0)  => SecPulse_T\\n        );\\n\\n    i_result_cc : entity work.olo_base_cc_simple\\n        generic map (\\n            Width_g     => ResultWidth_c\\n        )\\n        port map (\\n            In_Clk      => ClkTest,\\n            In_Data     => Result_T,\\n            In_Valid    => ResultValid_T,\\n            Out_Clk     => Clk,\\n            Out_RstIn   => Rst,\\n            Out_Data    => Result_M,\\n            Out_Valid   => ResultValid_M\\n        );\\n\\nend architecture;\\n'}\n",
            "\n",
            "Primer podataka:\n",
            "Primer 1:\n",
            "Opis: This entity measures the frequency of a clock under the assumption that the frequency of the main-clock is exactly correct. Generally the system clock comes from PS, the block is useful to verify if other clocks are set to the correct frequency. This block contains _Open Logic_ clock crossings, refer to [clock crossing principles](../base/clock_crossing_principles.md) regarding timing constraints.\n",
            "\n",
            "# VHDL Analysis for 'olo_intf_clk_meas.vhd'\n",
            "\n",
            "## File Comments\n",
            "- -------------------------------------------------------------------------------------------------\n",
            "- Copyright (c) 2018 by Paul Scherrer Institute, Switzerland\n",
            "- Copyright (c) 2024 by Oliver Br체ndler\n",
            "- All rights reserved.\n",
            "- Authors: Oliver Bruendler\n",
            "- -------------------------------------------------------------------------------------------------\n",
            "- -------------------------------------------------------------------------------------------------\n",
            "- Description\n",
            "- -------------------------------------------------------------------------------------------------\n",
            "- This entity measures the frequency of a clock under the assumption that\n",
            "- Plus 47 more comments\n",
            "\n",
            "## Libraries and Packages\n",
            "- Library: ieee\n",
            "- Library: work\n",
            "- Use: an older version, the documentation might not match the code.\n",
            "\n",
            "---------------------------------------------------------------------------------------------------\n",
            "-- Libraries\n",
            "---------------------------------------------------------------------------------------------------\n",
            "library ieee\n",
            "- Use: ieee.std_logic_1164.all\n",
            "- Use: ieee.numeric_std.all\n",
            "- Use: work.olo_base_pkg_math.all\n",
            "\n",
            "## Entity: olo_intf_clk_meas\n",
            "\n",
            "## Architecture: rtl of olo_intf_clk_meas\n",
            "\n",
            "### Signals\n",
            "- AwaitResult_M: std_logic\n",
            "- SecPulse_M: std_logic\n",
            "- ResultValid_M: std_logic\n",
            "- Result_M: std_logic_vector(ResultWidth_c-1 downto 0)\n",
            "- CntrTest_T: integer range 0 to MaxClkTestFrequencyInt_c\n",
            "- Rst_T: std_logic\n",
            "- SecPulse_T: std_logic\n",
            "- Result_T: std_logic_vector(ResultWidth_c-1 downto 0)\n",
            "- ResultValid_T: std_logic\n",
            "\n",
            "### Component Instantiations\n",
            "- Instance 'i_sec_pulse' of component 'olo_base_strobe_gen'\n",
            "- Instance 'i_sec_pulse_cc' of component 'olo_base_cc_pulse'\n",
            "- Instance 'i_result_cc' of component 'olo_base_cc_simple'\n",
            "\n",
            "### Processes\n",
            "- Process 'p_control :' (Clocked) (Has Reset) with sensitivity list: Clk\n",
            "  - Implements synchronous logic with reset\n",
            "- Process 'p_meas :' (Clocked) (Has Reset) with sensitivity list: ClkTest\n",
            "  - Implements synchronous logic with reset\n",
            "- Process 'Unnamed process' (Clocked) (Has Reset) with sensitivity list: None (uses wait statements)\n",
            "  - Implements synchronous logic with reset\n",
            "- Process 'Unnamed process' (Clocked) (Has Reset) with sensitivity list: None (uses wait statements)\n",
            "  - Implements synchronous logic with reset\n",
            "\n",
            "### Concurrent Statements\n",
            "- -- Request new result\n",
            "            if SecPulse_M = '1' then\n",
            "                AwaitResult_M <= '1'\n",
            "- -- If no new value was detected, the clock is stopped (0 Hz)\n",
            "                if AwaitResult_M = '1' then\n",
            "                    Freq_Hz    <= (others => '0')\n",
            "- Freq_Valid <= '1'\n",
            "\n",
            "## Functional Analysis\n",
            "\n",
            "- Contains 5 clock domain(s): Clk, Out_Clk, In_Clk, clock, Clock\n",
            "- Uses reset signal(s): Reset, reset, first, Rst_T, Out_RstIn, Rst, In_RstIn, Out_RstOut\n",
            "- Implements control logic\n",
            "\n",
            "## Code Metrics\n",
            "- Line count: 195\n",
            "- Process count: 4\n",
            "- Signal count: 9\n",
            "\n",
            "## Summary\n",
            "- This appears to be a top-level module in the design.\n",
            "\n",
            "This file is part of the LXP32 CPU design, which is likely a 32-bit processor implementation. The file 'olo_intf_clk_meas.vhd' plays a specific role in the overall CPU architecture.\n",
            "\n",
            "VHDL kod (prvih 100 karaktera): \n",
            "\n",
            "library ieee;\n",
            "    use ieee.std_logic_1164.all;\n",
            "    use ieee.numeric_std.all;\n",
            "\n",
            "library work;\n",
            "    us...\n",
            "\n",
            "Primer 2:\n",
            "Opis: This component synchronizes external signals and debounces them. The debouncing is implemented efficiently with a prescaler divider shared between all signals in order to keep resource usage as low as possible. The entity has two modes of operation. - In _LOW_LATENCY_ mode, an incoming edge is forwarded immediately (less than 5 clock cycles of delay). After the edge is forwarded to the output, the next edge can be detected only after the signal was stable for _DebounceTime_g_. - This mode of operation implies that single cycle input pulses are stretched to a pulse-width of _DebounceTime_g_. - In _GLITCH_FILTER_ mode, any signal change is only forwarded to the output after the signal was stable for _DebounceTime_g_ on the new level. - This mode of operation implies that single cycle input pulses are suppressed. Below figure provides an example waveform for both modes of operation.\n",
            "\n",
            "# VHDL Analysis for 'olo_intf_debounce.vhd'\n",
            "\n",
            "## File Comments\n",
            "- -------------------------------------------------------------------------------------------------\n",
            "- Copyright (c) 2024 by Oliver Br체ndler\n",
            "- All rights reserved.\n",
            "- Authors: Oliver Bruendler\n",
            "- -------------------------------------------------------------------------------------------------\n",
            "- -------------------------------------------------------------------------------------------------\n",
            "- Description\n",
            "- -------------------------------------------------------------------------------------------------\n",
            "- This is a debouncer for button and switch inputs. It contains a\n",
            "- double stage synchronizer to synchronize those inputs to the clock.\n",
            "- Plus 39 more comments\n",
            "\n",
            "## Libraries and Packages\n",
            "- Library: ieee\n",
            "- Library: work\n",
            "- Use: an older version, the documentation might not match the code.\n",
            "\n",
            "---------------------------------------------------------------------------------------------------\n",
            "-- Libraries\n",
            "---------------------------------------------------------------------------------------------------\n",
            "library ieee\n",
            "- Use: ieee.std_logic_1164.all\n",
            "- Use: ieee.numeric_std.all\n",
            "- Use: ieee.math_real.all\n",
            "- Use: work.olo_base_pkg_array.all\n",
            "\n",
            "## Entity: olo_intf_debounce\n",
            "\n",
            "## Architecture: struct of olo_intf_debounce\n",
            "\n",
            "### Signals\n",
            "- DataSync: std_logic_vector(DataAsync'range)\n",
            "- Tick: std_logic\n",
            "- r: TwoProcess_r\n",
            "- r_next: TwoProcess_r\n",
            "- once stable\n",
            "                if r.IsStable(i) = '1' then\n",
            "                    v.DataOut(i): = r.LastState(i)\n",
            "- is stable (including first edge)\n",
            "                if r.IsStable(i) = '1' then\n",
            "                    v.DataOut(i): = DataSync(i)\n",
            "- r_next <= v;\n",
            "    end process;\n",
            "\n",
            "    -- *** Sequential Process ***\n",
            "    p_seq: process (Clk) is\n",
            "    begin\n",
            "        if rising_edge(Clk) then\n",
            "            -- normal operation\n",
            "            r <= r_next\n",
            "\n",
            "### Component Instantiations\n",
            "- Instance 'i_sync' of component 'olo_intf_sync'\n",
            "- Instance 'i_tickgen' of component 'olo_base_strobe_gen'\n",
            "\n",
            "### Processes\n",
            "- Process 'p_comb :' (Has Reset) with sensitivity list: r, DataSync, Tick\n",
            "  - Implements conditional logic\n",
            "- Process 'p_seq :' (Clocked) (Has Reset) with sensitivity list: Clk\n",
            "  - Implements synchronous logic with reset\n",
            "- Process 'Unnamed process' (Has Reset) with sensitivity list: None (uses wait statements)\n",
            "  - Implements conditional logic\n",
            "- Process 'Unnamed process' (Clocked) (Has Reset) with sensitivity list: None (uses wait statements)\n",
            "  - Implements synchronous logic with reset\n",
            "\n",
            "### Concurrent Statements\n",
            "- for i in 0 to DataAsync'length-1 loop\n",
            "\n",
            "            -- Counter Update & Stablity Detection\n",
            "            if Tick = '1' then\n",
            "                if r.StableCnt(i) = DebounceTicks_c then\n",
            "                    v.IsStable(i) := '1'\n",
            "- else\n",
            "                    v.StableCnt(i) := r.Stablecnt(i) + 1\n",
            "\n",
            "## Functional Analysis\n",
            "\n",
            "- Contains 2 clock domain(s): clock, Clk\n",
            "- Uses reset signal(s): RstLevel_g, Reset, reset, first, Rst\n",
            "- Implements control logic\n",
            "- May be part of a pipeline architecture\n",
            "\n",
            "## Code Metrics\n",
            "- Line count: 200\n",
            "- Process count: 4\n",
            "- Signal count: 7\n",
            "\n",
            "## Summary\n",
            "- This module implements control logic.\n",
            "\n",
            "This file is part of the LXP32 CPU design, which is likely a 32-bit processor implementation. The file 'olo_intf_debounce.vhd' plays a specific role in the overall CPU architecture.\n",
            "\n",
            "VHDL kod (prvih 100 karaktera): \n",
            "\n",
            "library ieee;\n",
            "    use ieee.std_logic_1164.all;\n",
            "    use ieee.numeric_std.all;\n",
            "    use ieee.math_rea...\n",
            "\n"
          ]
        }
      ],
      "source": [
        "import os\n",
        "import torch\n",
        "from datasets import load_dataset\n",
        "from transformers import (\n",
        "    AutoModelForCausalLM,\n",
        "    AutoTokenizer,\n",
        "    Trainer,\n",
        "    TrainingArguments,\n",
        "    DataCollatorForLanguageModeling\n",
        ")\n",
        "\n",
        "# 1. U훾itavanje dataseta\n",
        "print(\"U훾itavanje VHDL dataseta...\")\n",
        "dataset = load_dataset(\"amujalo1/vhdl-ETF\")\n",
        "print(f\"Dataset u훾itan sa {len(dataset['train'])} primera\")\n",
        "\n",
        "# Provera strukture podataka\n",
        "print(\"\\nStruktura primera:\")\n",
        "print(dataset[\"train\"][0])  # Prikaz prvog primera da vidimo strukturu\n",
        "\n",
        "# Pregled nekoliko primera\n",
        "print(\"\\nPrimer podataka:\")\n",
        "for i in range(2):\n",
        "    example = dataset[\"train\"][i]\n",
        "    print(f\"Primer {i+1}:\")\n",
        "    print(f\"Opis: {example['input']}\")\n",
        "    print(f\"VHDL kod (prvih 100 karaktera): {example['output'][:100]}...\\n\")"
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# 2. Priprema podataka za trening\n",
        "def prepare_data_for_training(examples):\n",
        "    inputs = []\n",
        "    for input_text, output_text in zip(examples[\"input\"], examples[\"output\"]):\n",
        "        # Format input-output parova za trening\n",
        "        # Dodajemo specijalan format koji 훶e model nau훾iti\n",
        "        formatted_text = f\"Opis: {input_text}\\nVHDL kod:\\n{output_text}\"\n",
        "        inputs.append(formatted_text)\n",
        "\n",
        "    return {\"text\": inputs}  # Vra훶amo re훾nik sa klju훾em \"text\""
      ],
      "metadata": {
        "id": "grnAGnRELJOF"
      },
      "execution_count": 15,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "# 3. Izbor modela\n",
        "model_name = \"EleutherAI/gpt-neo-1.3B\"  # Mo탑ete koristiti i manje modele kao \"EleutherAI/gpt-neo-125M\"\n",
        "print(f\"U훾itavanje baznog modela: {model_name}\")\n",
        "\n",
        "tokenizer = AutoTokenizer.from_pretrained(model_name)\n",
        "# Dodavanje posebnih tokena za VHDL\n",
        "tokenizer.add_special_tokens({\n",
        "    'additional_special_tokens': ['<VHDL>', '</VHDL>']\n",
        "})\n",
        "\n",
        "# Ako tokenizer nema pad_token, postavite ga\n",
        "if tokenizer.pad_token is None:\n",
        "    tokenizer.pad_token = tokenizer.eos_token\n",
        "\n",
        "# Priprema podataka\n",
        "tokenized_datasets = dataset.map(\n",
        "    prepare_data_for_training,\n",
        "    batched=True,\n",
        "    remove_columns=dataset[\"train\"].column_names\n",
        ")\n",
        "\n",
        "# Tokenizacija\n",
        "def tokenize_function(examples):\n",
        "    return tokenizer(\n",
        "        examples[\"text\"],\n",
        "        truncation=True,\n",
        "        max_length=1024,\n",
        "        padding=\"max_length\"\n",
        "    )\n",
        "\n",
        "tokenized_datasets = tokenized_datasets.map(\n",
        "    tokenize_function,\n",
        "    batched=True,\n",
        "    remove_columns=[\"text\"]\n",
        ")\n",
        "\n",
        "# Trening/validacija split\n",
        "tokenized_datasets = tokenized_datasets[\"train\"].train_test_split(test_size=0.1)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "MvZ1DAapLQzu",
        "outputId": "c5f57d95-df51-4d04-e507-e935a9989b2b"
      },
      "execution_count": 16,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "U훾itavanje baznog modela: EleutherAI/gpt-neo-1.3B\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "# 4. Pode큄avanje parametara treninga\n",
        "training_args = TrainingArguments(\n",
        "    output_dir=\"./vhdl_code_generator\",\n",
        "    evaluation_strategy=\"epoch\",\n",
        "    learning_rate=5e-5,\n",
        "    weight_decay=0.01,\n",
        "    num_train_epochs=3,\n",
        "    per_device_train_batch_size=4,\n",
        "    per_device_eval_batch_size=4,\n",
        "    gradient_accumulation_steps=4,\n",
        "    save_total_limit=2,\n",
        "    load_best_model_at_end=True,\n",
        "    push_to_hub=False,\n",
        ")\n",
        "\n",
        "# U훾itavanje modela\n",
        "model = AutoModelForCausalLM.from_pretrained(model_name)\n",
        "# Redimenzioniranje embedding sloja za nove tokene\n",
        "model.resize_token_embeddings(len(tokenizer))\n",
        "\n",
        "# Data collator\n",
        "data_collator = DataCollatorForLanguageModeling(\n",
        "    tokenizer=tokenizer,\n",
        "    mlm=False,  # Koristimo causal language modeling (ne masked)\n",
        ")\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/",
          "height": 211
        },
        "id": "ygpeumbnMSfr",
        "outputId": "4379f59b-dc90-44b9-c7d3-7be785b7b237"
      },
      "execution_count": 31,
      "outputs": [
        {
          "output_type": "error",
          "ename": "TypeError",
          "evalue": "TrainingArguments.__init__() got an unexpected keyword argument 'evaluation_strategy'",
          "traceback": [
            "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
            "\u001b[0;31mTypeError\u001b[0m                                 Traceback (most recent call last)",
            "\u001b[0;32m<ipython-input-31-276aff891770>\u001b[0m in \u001b[0;36m<cell line: 0>\u001b[0;34m()\u001b[0m\n\u001b[1;32m      1\u001b[0m \u001b[0;31m# 4. Pode큄avanje parametara treninga\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m----> 2\u001b[0;31m training_args = TrainingArguments(\n\u001b[0m\u001b[1;32m      3\u001b[0m     \u001b[0moutput_dir\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;34m\"./vhdl_code_generator\"\u001b[0m\u001b[0;34m,\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m      4\u001b[0m     \u001b[0mevaluation_strategy\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;34m\"epoch\"\u001b[0m\u001b[0;34m,\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m      5\u001b[0m     \u001b[0mlearning_rate\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;36m5e-5\u001b[0m\u001b[0;34m,\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
            "\u001b[0;31mTypeError\u001b[0m: TrainingArguments.__init__() got an unexpected keyword argument 'evaluation_strategy'"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "trainer = Trainer(\n",
        "    model=model,\n",
        "    args=training_args,\n",
        "    train_dataset=tokenized_datasets[\"train\"],\n",
        "    eval_dataset=tokenized_datasets[\"test\"],\n",
        "    data_collator=data_collator,\n",
        ")"
      ],
      "metadata": {
        "id": "zT0JDu7fNWxk"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "# 6. Trening modela\n",
        "print(\"Po훾etak treninga modela...\")\n",
        "trainer.train()\n"
      ],
      "metadata": {
        "id": "0zgPAEd3NYkm"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "# 7. 훻uvanje modela\n",
        "print(\"훻uvanje istreniranog modela...\")\n",
        "model_path = \"./vhdl_code_generator_trained\"\n",
        "trainer.save_model(model_path)\n",
        "tokenizer.save_pretrained(model_path)\n",
        "print(f\"Model sa훾uvan u: {model_path}\")"
      ],
      "metadata": {
        "id": "BOsnlWDHNav3"
      },
      "execution_count": null,
      "outputs": []
    },
    {
      "cell_type": "code",
      "source": [
        "# 8. Test generisanja koda\n",
        "def generate_vhdl_code(description, max_length=512):\n",
        "    input_text = f\"Opis: {description}\\nVHDL kod:\"\n",
        "    inputs = tokenizer(input_text, return_tensors=\"pt\")\n",
        "\n",
        "    # Generisanje\n",
        "    outputs = model.generate(\n",
        "        inputs.input_ids,\n",
        "        max_length=max_length,\n",
        "        num_return_sequences=1,\n",
        "        temperature=0.7,\n",
        "        top_p=0.9,\n",
        "        do_sample=True,\n",
        "    )\n",
        "\n",
        "    # Dekodiranje\n",
        "    generated_text = tokenizer.decode(outputs[0], skip_special_tokens=True)\n",
        "\n",
        "    # Izdvajanje samo VHDL koda (nakon \"VHDL kod:\")\n",
        "    vhdl_code = generated_text.split(\"VHDL kod:\")[1].strip()\n",
        "\n",
        "    return vhdl_code\n",
        "\n",
        "# Testiranje sa nekoliko primera\n",
        "test_descriptions = [\n",
        "    \"D flip-flop sa asinhronim resetom\",\n",
        "    \"8-bitni broja훾 sa enable signalom\",\n",
        "    \"Jednostavan ALU koji podr탑ava sabiranje i oduzimanje\"\n",
        "]\n",
        "\n",
        "print(\"\\nTestiranje generisanja VHDL koda:\")\n",
        "for desc in test_descriptions:\n",
        "    print(f\"\\nOpis: {desc}\")\n",
        "    print(\"Generisani VHDL kod:\")\n",
        "    print(\"-\" * 50)\n",
        "    try:\n",
        "        vhdl_code = generate_vhdl_code(desc)\n",
        "        print(vhdl_code)\n",
        "    except Exception as e:\n",
        "        print(f\"Gre큄ka prilikom generisanja: {e}\")\n",
        "    print(\"-\" * 50)\n",
        "\n",
        "print(\"\\nProces treninga zavr큄en!\")"
      ],
      "metadata": {
        "id": "HXD51HcyNfHd"
      },
      "execution_count": null,
      "outputs": []
    }
  ]
}