# uCPUvhdl
An 8-bit data, 16-bit instruction load-store 2 pipeline stage CPU with 7 GPRs

(The formatting of the VHDL code is messy because tabs are different for ISE Design Suite and Github)
