#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Jan 16 15:12:10 2020
# Process ID: 9752
# Current directory: /home/simon/FPGADEVELOPER/HWD-CDMA-BRAM-ila/HWD-CDMA-BRAM.runs/design_1_axi_bram_ctrl_0_0_synth_1
# Command line: vivado -log design_1_axi_bram_ctrl_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_bram_ctrl_0_0.tcl
# Log file: /home/simon/FPGADEVELOPER/HWD-CDMA-BRAM-ila/HWD-CDMA-BRAM.runs/design_1_axi_bram_ctrl_0_0_synth_1/design_1_axi_bram_ctrl_0_0.vds
# Journal file: /home/simon/FPGADEVELOPER/HWD-CDMA-BRAM-ila/HWD-CDMA-BRAM.runs/design_1_axi_bram_ctrl_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_axi_bram_ctrl_0_0.tcl -notrace
