# comments begin with #



# for convenience, define variable $(OBJS) to list of object files

OBJS= tester.o history.o tokenizer.o uimain.o


# make has a "default rule" specifying how to build a an "object" file (.o) from a C source file (.c)

#            this rule includes $(CFLAGS) as one of cc's parameters

CFLAGS=-g -O3 # -g for debug, -O3 for optimization



# first target is built by default.  Usually named "all"

all: my_shell project1



#(target) depends on all object files (prerequisites)

project1: $(OBJS)

	cc -o project1 $(CFLAGS) $(OBJS)



# all object files built from c files that include

$(OBJS): tokenizer.h history.h



# deletes files generated by compilation

clean:

	rm -f *.o project1



run: project1
	./project1
