Analysis & Synthesis report for Relogio
Tue Oct 15 13:29:55 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Oct 15 13:29:55 2019               ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Revision Name                      ; Relogio                                         ;
; Top-level Entity Name              ; relogio                                         ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; relogio            ; Relogio            ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 4                  ;                    ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue Oct 15 13:29:47 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Relogio -c Relogio
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 2 design units, including 1 entities, in source file bancoRegistradores.vhd
    Info (12022): Found design unit 1: bancoRegistradores-comportamento File: /home/bruno/Documents/Insper/DesComp/Relog-io/bancoRegistradores.vhd Line: 28
    Info (12023): Found entity 1: bancoRegistradores File: /home/bruno/Documents/Insper/DesComp/Relog-io/bancoRegistradores.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file relogio.vhd
    Info (12022): Found design unit 1: relogio-arch File: /home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd Line: 39
    Info (12023): Found entity 1: relogio File: /home/bruno/Documents/Insper/DesComp/Relog-io/relogio.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registradorGenerico.vhd
    Info (12022): Found design unit 1: registradorGenerico-comportamento File: /home/bruno/Documents/Insper/DesComp/Relog-io/registradorGenerico.vhd Line: 16
    Info (12023): Found entity 1: registradorGenerico File: /home/bruno/Documents/Insper/DesComp/Relog-io/registradorGenerico.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file MUX.vhd
    Info (12022): Found design unit 1: MUX2-comportamento File: /home/bruno/Documents/Insper/DesComp/Relog-io/MUX.vhd Line: 19
    Info (12023): Found entity 1: MUX2 File: /home/bruno/Documents/Insper/DesComp/Relog-io/MUX.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file romMif.vhd
    Info (12022): Found design unit 1: romMif-initFileROM File: /home/bruno/Documents/Insper/DesComp/Relog-io/romMif.vhd Line: 19
    Info (12023): Found entity 1: romMif File: /home/bruno/Documents/Insper/DesComp/Relog-io/romMif.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ADDER.vhd
    Info (12022): Found design unit 1: ADDER-behv File: /home/bruno/Documents/Insper/DesComp/Relog-io/ADDER.vhd Line: 21
    Info (12023): Found entity 1: ADDER File: /home/bruno/Documents/Insper/DesComp/Relog-io/ADDER.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file IO_T.vhd
    Info (12022): Found design unit 1: IO_T-behv File: /home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd Line: 32
    Info (12023): Found entity 1: IO_T File: /home/bruno/Documents/Insper/DesComp/Relog-io/IO_T.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file SUBADDER.vhd
    Info (12022): Found design unit 1: SUBADDER-behv File: /home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd Line: 23
    Info (12023): Found entity 1: SUBADDER File: /home/bruno/Documents/Insper/DesComp/Relog-io/SUBADDER.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file divisorGenerico.vhd
    Info (12022): Found design unit 1: divisorGenerico-divInteiro File: /home/bruno/Documents/Insper/DesComp/Relog-io/divisorGenerico.vhd Line: 16
    Info (12023): Found entity 1: divisorGenerico File: /home/bruno/Documents/Insper/DesComp/Relog-io/divisorGenerico.vhd Line: 6
Error (10500): VHDL syntax error at memoria.vhd(26) near text "0";  expecting "(", or "'", or "." File: /home/bruno/Documents/Insper/DesComp/Relog-io/memoria.vhd Line: 26
Error (10500): VHDL syntax error at memoria.vhd(27) near text "0";  expecting "(", or "'", or "." File: /home/bruno/Documents/Insper/DesComp/Relog-io/memoria.vhd Line: 27
Error (10500): VHDL syntax error at memoria.vhd(28) near text "0";  expecting "(", or "'", or "." File: /home/bruno/Documents/Insper/DesComp/Relog-io/memoria.vhd Line: 28
Error (10500): VHDL syntax error at memoria.vhd(29) near text "1";  expecting "(", or "'", or "." File: /home/bruno/Documents/Insper/DesComp/Relog-io/memoria.vhd Line: 29
Error (10500): VHDL syntax error at memoria.vhd(33) near text "return";  expecting "(", or "'", or "." File: /home/bruno/Documents/Insper/DesComp/Relog-io/memoria.vhd Line: 33
Info (12021): Found 0 design units, including 0 entities, in source file memoria.vhd
Info (12021): Found 2 design units, including 1 entities, in source file output_files/conversorHex7Seg.vhd
    Info (12022): Found design unit 1: conversorHex7Seg-comportamento File: /home/bruno/Documents/Insper/DesComp/Relog-io/output_files/conversorHex7Seg.vhd Line: 18
    Info (12023): Found entity 1: conversorHex7Seg File: /home/bruno/Documents/Insper/DesComp/Relog-io/output_files/conversorHex7Seg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file decoder.vhd
    Info (12022): Found design unit 1: decoder-arch File: /home/bruno/Documents/Insper/DesComp/Relog-io/decoder.vhd Line: 43
    Info (12023): Found entity 1: decoder File: /home/bruno/Documents/Insper/DesComp/Relog-io/decoder.vhd Line: 5
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings
    Error: Peak virtual memory: 920 megabytes
    Error: Processing ended: Tue Oct 15 13:29:55 2019
    Error: Elapsed time: 00:00:08
    Error: Total CPU time (on all processors): 00:00:21


