
----------------------------------
Pipeline stage 1: x_shift_reg_fail_axi.gb_gb_keep_shift_reg_pipe_0_ (x_core.L[43][163].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 2: x_shift_reg_fail_axi.gb_gb_keep_shift_reg_pipe_17__0__0_ (x_core.L[47][165].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 3: x_shift_reg_fail_axi.gb_gb_keep_shift_reg_pipe_17__1__0_ (x_core.L[51][168].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 4: x_shift_reg_fail_axi.gb_gb_keep_shift_reg_pipe_17__2__0_ (x_core.L[55][170].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 5: x_shift_reg_fail_axi.gb_gb_keep_shift_reg_pipe_17__3__0_ (x_core.L[59][172].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 6: x_shift_reg_fail_axi.gb_gb_keep_shift_reg_pipe_17__4__0_ (x_core.L[63][174].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 7: x_shift_reg_fail_axi.gb_gb_keep_shift_reg_pipe_17__5__0_ (x_core.L[67][176].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 8: x_shift_reg_fail_axi.gb_gb_keep_shift_reg_pipe_17__6__0_ (x_core.L[71][179].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 9: x_shift_reg_fail_axi.gb_gb_keep_shift_reg_pipe_17__7__0_ (x_core.L[75][181].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 10: x_shift_reg_fail_axi.gb_gb_keep_shift_reg_pipe_17__8__0_ (x_core.L[79][183].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 11: x_shift_reg_fail_axi.gb_gb_keep_shift_reg_pipe_17__9__0_ (x_core.L[83][185].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 12: x_shift_reg_fail_axi.gb_gb_keep_shift_reg_pipe_17__10__0_ (x_core.L[87][187].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 13: x_shift_reg_fail_axi.gb_gb_keep_shift_reg_pipe_17__11__0_ (x_core.L[91][189].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 14: x_shift_reg_fail_axi.gb_gb_keep_shift_reg_pipe_17__12__0_ (x_core.L[95][192].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 15: x_shift_reg_fail_axi.gb_gb_keep_shift_reg_pipe_17__13__0_ (x_core.L[99][194].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 16: x_shift_reg_fail_axi.gb_gb_keep_shift_reg_pipe_17__14__0_ (x_core.L[103][196].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 17: x_shift_reg_fail_axi.gb_gb_keep_shift_reg_pipe_17__15__0_ (x_core.L[107][198].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 18: x_shift_reg_fail_axi.gb_gb_keep_shift_reg_pipe_17__16__0_ (x_core.L[111][200].rlb.lg[0].ls[0].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_280_ (x_core.L[11][82].rlb.lg[1].ls[0].smux_seq_omux.seq[1])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_280_ (x_core.L[10][83].rlb.lg[2].ls[0].smux_seq_omux.seq[2])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_280_ (x_core.L[10][80].rlb.lg[1].ls[1].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_264_ (x_core.L[11][82].rlb.lg[1].ls[0].smux_seq_omux.seq[0])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_264_ (x_core.L[10][83].rlb.lg[2].ls[0].smux_seq_omux.seq[1])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_264_ (x_core.L[10][80].rlb.lg[1].ls[0].smux_seq_omux.seq[3])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_272_ (x_core.L[11][79].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_272_ (x_core.L[10][76].rlb.lg[1].ls[0].smux_seq_omux.seq[0])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_272_ (x_core.L[10][79].rlb.lg[1].ls[0].smux_seq_omux.seq[1])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_248_ (x_core.L[11][82].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_248_ (x_core.L[9][84].rlb.lg[1].ls[0].smux_seq_omux.seq[3])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_248_ (x_core.L[8][82].rlb.lg[2].ls[0].smux_seq_omux.seq[3])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_256_ (x_core.L[11][82].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_256_ (x_core.L[10][82].rlb.lg[2].ls[0].smux_seq_omux.seq[0])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_256_ (x_core.L[10][79].rlb.lg[0].ls[1].smux_seq_omux.seq[1])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_232_ (x_core.L[8][80].rlb.lg[2].ls[0].smux_seq_omux.seq[1])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_232_ (x_core.L[9][81].rlb.lg[1].ls[0].smux_seq_omux.seq[3])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_232_ (x_core.L[8][81].rlb.lg[1].ls[1].smux_seq_omux.seq[2])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_240_ (x_core.L[8][80].rlb.lg[2].ls[0].smux_seq_omux.seq[2])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_240_ (x_core.L[9][81].rlb.lg[1].ls[1].smux_seq_omux.seq[0])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_240_ (x_core.L[8][80].rlb.lg[2].ls[0].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_216_ (x_core.L[11][83].rlb.lg[1].ls[0].smux_seq_omux.seq[2])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_216_ (x_core.L[10][83].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_216_ (x_core.L[9][82].rlb.lg[1].ls[1].smux_seq_omux.seq[2])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_224_ (x_core.L[8][80].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_224_ (x_core.L[9][81].rlb.lg[1].ls[0].smux_seq_omux.seq[2])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_224_ (x_core.L[8][81].rlb.lg[1].ls[1].smux_seq_omux.seq[1])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_200_ (x_core.L[11][83].rlb.lg[1].ls[0].smux_seq_omux.seq[1])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_200_ (x_core.L[10][83].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_200_ (x_core.L[9][82].rlb.lg[1].ls[0].smux_seq_omux.seq[2])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_208_ (x_core.L[11][82].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_208_ (x_core.L[10][83].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_208_ (x_core.L[7][82].rlb.lg[2].ls[1].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_184_ (x_core.L[7][80].rlb.lg[1].ls[1].smux_seq_omux.seq[2])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_184_ (x_core.L[8][81].rlb.lg[0].ls[1].smux_seq_omux.seq[3])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_184_ (x_core.L[8][80].rlb.lg[1].ls[0].smux_seq_omux.seq[3])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_192_ (x_core.L[7][80].rlb.lg[1].ls[1].smux_seq_omux.seq[3])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_192_ (x_core.L[9][80].rlb.lg[2].ls[0].smux_seq_omux.seq[0])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_192_ (x_core.L[8][80].rlb.lg[1].ls[1].smux_seq_omux.seq[2])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_168_ (x_core.L[7][80].rlb.lg[1].ls[1].smux_seq_omux.seq[0])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_168_ (x_core.L[7][79].rlb.lg[2].ls[0].smux_seq_omux.seq[0])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_168_ (x_core.L[8][80].rlb.lg[0].ls[1].smux_seq_omux.seq[2])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_176_ (x_core.L[7][80].rlb.lg[1].ls[1].smux_seq_omux.seq[1])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_176_ (x_core.L[7][79].rlb.lg[2].ls[0].smux_seq_omux.seq[1])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_176_ (x_core.L[8][80].rlb.lg[0].ls[1].smux_seq_omux.seq[3])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_160_ (x_core.L[7][80].rlb.lg[1].ls[0].smux_seq_omux.seq[3])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_160_ (x_core.L[7][79].rlb.lg[1].ls[1].smux_seq_omux.seq[3])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_160_ (x_core.L[8][80].rlb.lg[0].ls[1].smux_seq_omux.seq[1])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_144_ (x_core.L[6][79].rlb.lg[1].ls[0].smux_seq_omux.seq[3])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_144_ (x_core.L[7][78].rlb.lg[1].ls[1].smux_seq_omux.seq[3])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_144_ (x_core.L[8][78].rlb.lg[0].ls[1].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_152_ (x_core.L[6][79].rlb.lg[1].ls[1].smux_seq_omux.seq[0])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_152_ (x_core.L[7][78].rlb.lg[2].ls[0].smux_seq_omux.seq[1])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_152_ (x_core.L[8][78].rlb.lg[0].ls[1].smux_seq_omux.seq[2])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_128_ (x_core.L[6][79].rlb.lg[0].ls[1].smux_seq_omux.seq[3])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_128_ (x_core.L[7][78].rlb.lg[1].ls[0].smux_seq_omux.seq[3])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_128_ (x_core.L[8][77].rlb.lg[0].ls[1].smux_seq_omux.seq[3])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_136_ (x_core.L[6][79].rlb.lg[1].ls[0].smux_seq_omux.seq[2])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_136_ (x_core.L[7][78].rlb.lg[1].ls[1].smux_seq_omux.seq[1])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_136_ (x_core.L[8][78].rlb.lg[0].ls[0].smux_seq_omux.seq[2])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_112_ (x_core.L[6][79].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_112_ (x_core.L[7][78].rlb.lg[0].ls[1].smux_seq_omux.seq[3])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_112_ (x_core.L[8][77].rlb.lg[0].ls[0].smux_seq_omux.seq[3])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_120_ (x_core.L[6][79].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_120_ (x_core.L[7][78].rlb.lg[1].ls[0].smux_seq_omux.seq[1])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_120_ (x_core.L[8][77].rlb.lg[0].ls[1].smux_seq_omux.seq[1])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_96_ (x_core.L[8][77].rlb.lg[1].ls[0].smux_seq_omux.seq[2])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_96_ (x_core.L[7][77].rlb.lg[2].ls[0].smux_seq_omux.seq[2])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_96_ (x_core.L[8][76].rlb.lg[1].ls[0].smux_seq_omux.seq[3])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_104_ (x_core.L[8][80].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_104_ (x_core.L[7][78].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_104_ (x_core.L[8][77].rlb.lg[0].ls[0].smux_seq_omux.seq[1])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_80_ (x_core.L[12][77].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_80_ (x_core.L[10][78].rlb.lg[2].ls[0].smux_seq_omux.seq[1])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_80_ (x_core.L[8][76].rlb.lg[1].ls[0].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_88_ (x_core.L[8][77].rlb.lg[1].ls[0].smux_seq_omux.seq[1])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_88_ (x_core.L[7][76].rlb.lg[2].ls[0].smux_seq_omux.seq[1])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_88_ (x_core.L[8][75].rlb.lg[1].ls[0].smux_seq_omux.seq[2])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_64_ (x_core.L[12][77].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_64_ (x_core.L[10][77].rlb.lg[2].ls[0].smux_seq_omux.seq[3])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_64_ (x_core.L[8][76].rlb.lg[0].ls[0].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_72_ (x_core.L[12][77].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_72_ (x_core.L[10][78].rlb.lg[1].ls[1].smux_seq_omux.seq[3])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_72_ (x_core.L[8][76].rlb.lg[0].ls[1].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_48_ (x_core.L[8][77].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_48_ (x_core.L[9][75].rlb.lg[1].ls[1].smux_seq_omux.seq[3])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_48_ (x_core.L[9][74].rlb.lg[2].ls[0].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_56_ (x_core.L[12][77].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_56_ (x_core.L[11][77].rlb.lg[1].ls[0].smux_seq_omux.seq[0])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_56_ (x_core.L[9][74].rlb.lg[2].ls[0].smux_seq_omux.seq[2])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_40_ (x_core.L[11][75].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_40_ (x_core.L[11][75].rlb.lg[1].ls[1].smux_seq_omux.seq[3])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_40_ (x_core.L[10][73].rlb.lg[1].ls[0].smux_seq_omux.seq[2])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_24_ (x_core.L[8][74].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_24_ (x_core.L[8][73].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_24_ (x_core.L[8][73].rlb.lg[0].ls[0].smux_seq_omux.seq[3])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_32_ (x_core.L[11][75].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_32_ (x_core.L[11][75].rlb.lg[1].ls[0].smux_seq_omux.seq[0])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_32_ (x_core.L[10][73].rlb.lg[0].ls[0].smux_seq_omux.seq[3])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_8_ (x_core.L[10][72].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_8_ (x_core.L[10][72].rlb.lg[2].ls[0].smux_seq_omux.seq[1])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_8_ (x_core.L[9][73].rlb.lg[1].ls[1].smux_seq_omux.seq[2])

----------------------------------
Pipeline stage 1: i_ds_row_pkt_gen.data_stream_reg_16_ (x_core.L[10][72].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 2: i_ds_row_pkt_gen.if_data_stream_data_ret_16_ (x_core.L[10][72].rlb.lg[1].ls[1].smux_seq_omux.seq[0])
Pipeline stage 3: i_ds_row_pkt_gen.if_data_stream_data_ret_287_16_ (x_core.L[9][73].rlb.lg[0].ls[0].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__29_ (x_core.L[87][162].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__29_ (x_core.L[88][164].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__29_ (x_core.L[88][165].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__29_ (x_core.L[90][165].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__29_ (x_core.L[91][164].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_29_ (x_core.L[91][163].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__29_ (x_core.L[86][161].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__29_ (x_core.L[85][161].rlb.lg[1].ls[1].smux_seq_omux.seq[2])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__29_ (x_core.L[85][162].rlb.lg[1].ls[0].smux_seq_omux.seq[3])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__29_ (x_core.L[85][162].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__29_ (x_core.L[86][163].rlb.lg[1].ls[0].smux_seq_omux.seq[2])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_29_ (x_core.L[86][164].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__29_ (x_core.L[84][161].rlb.lg[2].ls[0].smux_seq_omux.seq[1])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__29_ (x_core.L[83][162].rlb.lg[1].ls[0].smux_seq_omux.seq[2])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__29_ (x_core.L[82][162].rlb.lg[1].ls[0].smux_seq_omux.seq[1])
Pipeline stage 16: num_transactions_d_29_ (x_core.L[81][162].rlb.lg[0].ls[1].smux_seq_omux.seq[1])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__30_ (x_core.L[88][163].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__30_ (x_core.L[90][163].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__30_ (x_core.L[90][164].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__30_ (x_core.L[91][164].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__30_ (x_core.L[92][163].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_30_ (x_core.L[92][162].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__30_ (x_core.L[86][161].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__30_ (x_core.L[85][161].rlb.lg[1].ls[1].smux_seq_omux.seq[3])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__30_ (x_core.L[85][162].rlb.lg[1].ls[1].smux_seq_omux.seq[0])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__30_ (x_core.L[85][162].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__30_ (x_core.L[86][163].rlb.lg[1].ls[0].smux_seq_omux.seq[3])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_30_ (x_core.L[86][163].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__30_ (x_core.L[83][161].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__30_ (x_core.L[82][161].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__30_ (x_core.L[79][162].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 16: num_transactions_d_30_ (x_core.L[77][162].rlb.lg[0].ls[0].smux_seq_omux.seq[3])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__31_ (x_core.L[88][163].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__31_ (x_core.L[90][163].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__31_ (x_core.L[90][164].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__31_ (x_core.L[91][164].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__31_ (x_core.L[92][163].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_31_ (x_core.L[92][162].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__31_ (x_core.L[86][161].rlb.lg[0].ls[1].smux_seq_omux.seq[3])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__31_ (x_core.L[85][161].rlb.lg[2].ls[0].smux_seq_omux.seq[0])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__31_ (x_core.L[85][162].rlb.lg[1].ls[1].smux_seq_omux.seq[1])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__31_ (x_core.L[85][162].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__31_ (x_core.L[86][163].rlb.lg[1].ls[1].smux_seq_omux.seq[0])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_31_ (x_core.L[86][163].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__31_ (x_core.L[83][161].rlb.lg[0].ls[1].smux_seq_omux.seq[3])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__31_ (x_core.L[82][161].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__31_ (x_core.L[79][162].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 16: num_transactions_d_31_ (x_core.L[77][162].rlb.lg[0].ls[1].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__14_ (x_core.L[86][159].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__14_ (x_core.L[86][158].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__14_ (x_core.L[86][157].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__14_ (x_core.L[87][157].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__14_ (x_core.L[87][158].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_14_ (x_core.L[89][159].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__14_ (x_core.L[86][160].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__14_ (x_core.L[84][160].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__14_ (x_core.L[83][160].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__14_ (x_core.L[82][160].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__14_ (x_core.L[81][161].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_14_ (x_core.L[80][161].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__14_ (x_core.L[80][161].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__14_ (x_core.L[71][161].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__14_ (x_core.L[63][161].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 16: num_transactions_d_14_ (x_core.L[55][161].rlb.lg[0].ls[0].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__15_ (x_core.L[90][160].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__15_ (x_core.L[91][159].rlb.lg[1].ls[0].smux_seq_omux.seq[2])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__15_ (x_core.L[92][158].rlb.lg[0].ls[1].smux_seq_omux.seq[3])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__15_ (x_core.L[93][157].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__15_ (x_core.L[94][157].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_15_ (x_core.L[95][156].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__15_ (x_core.L[86][160].rlb.lg[0].ls[1].smux_seq_omux.seq[3])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__15_ (x_core.L[85][160].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__15_ (x_core.L[85][161].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__15_ (x_core.L[84][161].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__15_ (x_core.L[84][162].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_15_ (x_core.L[83][162].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__15_ (x_core.L[83][161].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__15_ (x_core.L[79][161].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__15_ (x_core.L[75][161].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 16: num_transactions_d_15_ (x_core.L[71][161].rlb.lg[0].ls[0].smux_seq_omux.seq[3])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__16_ (x_core.L[89][160].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__16_ (x_core.L[90][157].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__16_ (x_core.L[91][158].rlb.lg[1].ls[0].smux_seq_omux.seq[1])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__16_ (x_core.L[91][158].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__16_ (x_core.L[92][158].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_16_ (x_core.L[92][158].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__16_ (x_core.L[86][160].rlb.lg[1].ls[0].smux_seq_omux.seq[0])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__16_ (x_core.L[85][160].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__16_ (x_core.L[84][161].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__16_ (x_core.L[83][161].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__16_ (x_core.L[83][162].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_16_ (x_core.L[82][162].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__16_ (x_core.L[83][160].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__16_ (x_core.L[78][161].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__16_ (x_core.L[74][161].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 16: num_transactions_d_16_ (x_core.L[70][161].rlb.lg[0].ls[0].smux_seq_omux.seq[1])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__17_ (x_core.L[89][160].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__17_ (x_core.L[90][157].rlb.lg[0].ls[1].smux_seq_omux.seq[3])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__17_ (x_core.L[91][158].rlb.lg[1].ls[0].smux_seq_omux.seq[2])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__17_ (x_core.L[91][158].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__17_ (x_core.L[92][158].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_17_ (x_core.L[92][158].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__17_ (x_core.L[86][160].rlb.lg[1].ls[0].smux_seq_omux.seq[1])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__17_ (x_core.L[85][160].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__17_ (x_core.L[84][161].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__17_ (x_core.L[83][161].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__17_ (x_core.L[83][162].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_17_ (x_core.L[82][162].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__17_ (x_core.L[83][160].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__17_ (x_core.L[78][161].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__17_ (x_core.L[74][161].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 16: num_transactions_d_17_ (x_core.L[70][161].rlb.lg[0].ls[0].smux_seq_omux.seq[2])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__18_ (x_core.L[86][160].rlb.lg[2].ls[0].smux_seq_omux.seq[1])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__18_ (x_core.L[86][160].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__18_ (x_core.L[85][161].rlb.lg[2].ls[0].smux_seq_omux.seq[1])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__18_ (x_core.L[85][161].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__18_ (x_core.L[85][162].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_18_ (x_core.L[86][162].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__18_ (x_core.L[86][160].rlb.lg[1].ls[0].smux_seq_omux.seq[2])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__18_ (x_core.L[85][160].rlb.lg[0].ls[1].smux_seq_omux.seq[3])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__18_ (x_core.L[84][161].rlb.lg[0].ls[1].smux_seq_omux.seq[3])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__18_ (x_core.L[83][161].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__18_ (x_core.L[82][162].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_18_ (x_core.L[81][162].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__18_ (x_core.L[83][161].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__18_ (x_core.L[82][161].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__18_ (x_core.L[80][161].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 16: num_transactions_d_18_ (x_core.L[78][161].rlb.lg[0].ls[0].smux_seq_omux.seq[1])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__19_ (x_core.L[89][160].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__19_ (x_core.L[90][157].rlb.lg[1].ls[0].smux_seq_omux.seq[0])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__19_ (x_core.L[91][158].rlb.lg[1].ls[0].smux_seq_omux.seq[3])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__19_ (x_core.L[91][158].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__19_ (x_core.L[92][158].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_19_ (x_core.L[92][158].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__19_ (x_core.L[86][160].rlb.lg[1].ls[0].smux_seq_omux.seq[3])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__19_ (x_core.L[85][160].rlb.lg[1].ls[0].smux_seq_omux.seq[0])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__19_ (x_core.L[85][161].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__19_ (x_core.L[84][161].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__19_ (x_core.L[84][162].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_19_ (x_core.L[83][162].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__19_ (x_core.L[84][160].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__19_ (x_core.L[82][160].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__19_ (x_core.L[81][161].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 16: num_transactions_d_19_ (x_core.L[79][161].rlb.lg[0].ls[0].smux_seq_omux.seq[1])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__20_ (x_core.L[90][160].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__20_ (x_core.L[91][159].rlb.lg[1].ls[0].smux_seq_omux.seq[3])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__20_ (x_core.L[91][159].rlb.lg[0].ls[1].smux_seq_omux.seq[3])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__20_ (x_core.L[92][159].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__20_ (x_core.L[92][159].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_20_ (x_core.L[93][159].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__20_ (x_core.L[86][160].rlb.lg[1].ls[1].smux_seq_omux.seq[0])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__20_ (x_core.L[85][161].rlb.lg[1].ls[0].smux_seq_omux.seq[1])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__20_ (x_core.L[85][161].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__20_ (x_core.L[84][162].rlb.lg[0].ls[1].smux_seq_omux.seq[3])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__20_ (x_core.L[84][162].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_20_ (x_core.L[83][163].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__20_ (x_core.L[84][161].rlb.lg[1].ls[0].smux_seq_omux.seq[0])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__20_ (x_core.L[82][161].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__20_ (x_core.L[81][162].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 16: num_transactions_d_20_ (x_core.L[79][162].rlb.lg[0].ls[1].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__21_ (x_core.L[90][160].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__21_ (x_core.L[91][159].rlb.lg[1].ls[1].smux_seq_omux.seq[0])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__21_ (x_core.L[91][159].rlb.lg[1].ls[0].smux_seq_omux.seq[0])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__21_ (x_core.L[92][159].rlb.lg[0].ls[1].smux_seq_omux.seq[3])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__21_ (x_core.L[92][159].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_21_ (x_core.L[93][159].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__21_ (x_core.L[86][160].rlb.lg[1].ls[1].smux_seq_omux.seq[1])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__21_ (x_core.L[85][161].rlb.lg[1].ls[0].smux_seq_omux.seq[2])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__21_ (x_core.L[85][161].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__21_ (x_core.L[84][162].rlb.lg[1].ls[0].smux_seq_omux.seq[0])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__21_ (x_core.L[84][162].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_21_ (x_core.L[83][163].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__21_ (x_core.L[84][161].rlb.lg[1].ls[0].smux_seq_omux.seq[1])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__21_ (x_core.L[82][161].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__21_ (x_core.L[81][162].rlb.lg[0].ls[1].smux_seq_omux.seq[3])
Pipeline stage 16: num_transactions_d_21_ (x_core.L[79][162].rlb.lg[0].ls[1].smux_seq_omux.seq[1])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__22_ (x_core.L[90][160].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__22_ (x_core.L[91][159].rlb.lg[1].ls[1].smux_seq_omux.seq[1])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__22_ (x_core.L[91][159].rlb.lg[1].ls[0].smux_seq_omux.seq[1])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__22_ (x_core.L[92][159].rlb.lg[1].ls[0].smux_seq_omux.seq[0])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__22_ (x_core.L[92][159].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_22_ (x_core.L[93][159].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__22_ (x_core.L[86][160].rlb.lg[1].ls[1].smux_seq_omux.seq[2])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__22_ (x_core.L[85][161].rlb.lg[1].ls[0].smux_seq_omux.seq[3])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__22_ (x_core.L[85][161].rlb.lg[0].ls[1].smux_seq_omux.seq[3])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__22_ (x_core.L[84][162].rlb.lg[1].ls[0].smux_seq_omux.seq[1])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__22_ (x_core.L[84][162].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_22_ (x_core.L[83][163].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__22_ (x_core.L[84][161].rlb.lg[1].ls[0].smux_seq_omux.seq[2])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__22_ (x_core.L[82][161].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__22_ (x_core.L[81][162].rlb.lg[1].ls[0].smux_seq_omux.seq[0])
Pipeline stage 16: num_transactions_d_22_ (x_core.L[79][162].rlb.lg[0].ls[1].smux_seq_omux.seq[2])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__23_ (x_core.L[89][160].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__23_ (x_core.L[90][160].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__23_ (x_core.L[91][160].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__23_ (x_core.L[92][159].rlb.lg[1].ls[0].smux_seq_omux.seq[1])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__23_ (x_core.L[92][159].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_23_ (x_core.L[92][159].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__23_ (x_core.L[86][160].rlb.lg[1].ls[1].smux_seq_omux.seq[3])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__23_ (x_core.L[85][161].rlb.lg[1].ls[1].smux_seq_omux.seq[0])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__23_ (x_core.L[85][161].rlb.lg[1].ls[0].smux_seq_omux.seq[0])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__23_ (x_core.L[84][162].rlb.lg[1].ls[0].smux_seq_omux.seq[2])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__23_ (x_core.L[84][162].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_23_ (x_core.L[83][163].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__23_ (x_core.L[84][161].rlb.lg[1].ls[0].smux_seq_omux.seq[3])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__23_ (x_core.L[82][161].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__23_ (x_core.L[81][162].rlb.lg[1].ls[0].smux_seq_omux.seq[1])
Pipeline stage 16: num_transactions_d_23_ (x_core.L[79][162].rlb.lg[0].ls[1].smux_seq_omux.seq[3])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__24_ (x_core.L[88][162].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__24_ (x_core.L[90][162].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__24_ (x_core.L[91][161].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__24_ (x_core.L[92][161].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__24_ (x_core.L[92][160].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_24_ (x_core.L[92][160].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__24_ (x_core.L[86][161].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__24_ (x_core.L[85][162].rlb.lg[1].ls[1].smux_seq_omux.seq[2])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__24_ (x_core.L[84][162].rlb.lg[1].ls[0].smux_seq_omux.seq[3])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__24_ (x_core.L[83][163].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__24_ (x_core.L[82][163].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_24_ (x_core.L[82][164].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__24_ (x_core.L[84][161].rlb.lg[1].ls[1].smux_seq_omux.seq[0])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__24_ (x_core.L[83][162].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__24_ (x_core.L[82][162].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 16: num_transactions_d_24_ (x_core.L[80][162].rlb.lg[0].ls[0].smux_seq_omux.seq[2])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__25_ (x_core.L[88][162].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__25_ (x_core.L[90][162].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__25_ (x_core.L[91][161].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__25_ (x_core.L[92][161].rlb.lg[0].ls[1].smux_seq_omux.seq[3])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__25_ (x_core.L[92][160].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_25_ (x_core.L[93][160].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__25_ (x_core.L[86][161].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__25_ (x_core.L[85][162].rlb.lg[1].ls[1].smux_seq_omux.seq[3])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__25_ (x_core.L[85][162].rlb.lg[0].ls[1].smux_seq_omux.seq[3])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__25_ (x_core.L[84][163].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__25_ (x_core.L[84][163].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_25_ (x_core.L[83][164].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__25_ (x_core.L[84][161].rlb.lg[1].ls[1].smux_seq_omux.seq[1])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__25_ (x_core.L[83][162].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__25_ (x_core.L[82][162].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 16: num_transactions_d_25_ (x_core.L[80][162].rlb.lg[0].ls[0].smux_seq_omux.seq[3])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__26_ (x_core.L[88][162].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__26_ (x_core.L[90][162].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__26_ (x_core.L[91][161].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__26_ (x_core.L[92][161].rlb.lg[1].ls[0].smux_seq_omux.seq[0])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__26_ (x_core.L[92][161].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_26_ (x_core.L[92][162].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__26_ (x_core.L[86][161].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__26_ (x_core.L[86][162].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__26_ (x_core.L[85][162].rlb.lg[1].ls[0].smux_seq_omux.seq[0])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__26_ (x_core.L[85][162].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__26_ (x_core.L[86][163].rlb.lg[0].ls[1].smux_seq_omux.seq[3])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_26_ (x_core.L[86][163].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__26_ (x_core.L[84][161].rlb.lg[1].ls[1].smux_seq_omux.seq[2])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__26_ (x_core.L[83][162].rlb.lg[0].ls[1].smux_seq_omux.seq[3])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__26_ (x_core.L[82][162].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 16: num_transactions_d_26_ (x_core.L[81][162].rlb.lg[0].ls[0].smux_seq_omux.seq[2])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__27_ (x_core.L[88][162].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__27_ (x_core.L[90][162].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__27_ (x_core.L[91][161].rlb.lg[0].ls[1].smux_seq_omux.seq[3])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__27_ (x_core.L[92][161].rlb.lg[1].ls[0].smux_seq_omux.seq[1])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__27_ (x_core.L[92][161].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_27_ (x_core.L[92][162].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__27_ (x_core.L[86][161].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__27_ (x_core.L[86][162].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__27_ (x_core.L[85][162].rlb.lg[1].ls[0].smux_seq_omux.seq[1])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__27_ (x_core.L[85][162].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__27_ (x_core.L[86][163].rlb.lg[1].ls[0].smux_seq_omux.seq[0])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_27_ (x_core.L[86][163].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__27_ (x_core.L[84][161].rlb.lg[1].ls[1].smux_seq_omux.seq[3])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__27_ (x_core.L[83][162].rlb.lg[1].ls[0].smux_seq_omux.seq[0])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__27_ (x_core.L[82][162].rlb.lg[0].ls[1].smux_seq_omux.seq[3])
Pipeline stage 16: num_transactions_d_27_ (x_core.L[81][162].rlb.lg[0].ls[0].smux_seq_omux.seq[3])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__28_ (x_core.L[87][162].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__28_ (x_core.L[88][164].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__28_ (x_core.L[88][165].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__28_ (x_core.L[90][165].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__28_ (x_core.L[91][164].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_28_ (x_core.L[91][163].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__28_ (x_core.L[86][161].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__28_ (x_core.L[85][161].rlb.lg[1].ls[1].smux_seq_omux.seq[1])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__28_ (x_core.L[85][162].rlb.lg[1].ls[0].smux_seq_omux.seq[2])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__28_ (x_core.L[85][162].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__28_ (x_core.L[86][163].rlb.lg[1].ls[0].smux_seq_omux.seq[1])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_28_ (x_core.L[86][164].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__28_ (x_core.L[84][161].rlb.lg[2].ls[0].smux_seq_omux.seq[0])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__28_ (x_core.L[83][162].rlb.lg[1].ls[0].smux_seq_omux.seq[1])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__28_ (x_core.L[82][162].rlb.lg[1].ls[0].smux_seq_omux.seq[0])
Pipeline stage 16: num_transactions_d_28_ (x_core.L[81][162].rlb.lg[0].ls[1].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__0_ (x_core.L[87][158].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__0_ (x_core.L[90][157].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__0_ (x_core.L[91][156].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__0_ (x_core.L[91][157].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__0_ (x_core.L[92][157].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_0_ (x_core.L[93][157].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__0_ (x_core.L[86][158].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__0_ (x_core.L[85][155].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__0_ (x_core.L[84][153].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__0_ (x_core.L[88][150].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__0_ (x_core.L[91][148].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_0_ (x_core.L[95][145].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__0_ (x_core.L[80][159].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__0_ (x_core.L[70][159].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__0_ (x_core.L[62][158].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 16: num_transactions_d_0_ (x_core.L[52][158].rlb.lg[0].ls[0].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__1_ (x_core.L[87][158].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__1_ (x_core.L[86][157].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__1_ (x_core.L[86][156].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__1_ (x_core.L[86][155].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__1_ (x_core.L[87][155].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_1_ (x_core.L[87][155].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__1_ (x_core.L[82][155].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__1_ (x_core.L[75][147].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__1_ (x_core.L[68][139].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__1_ (x_core.L[69][139].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__1_ (x_core.L[70][139].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_1_ (x_core.L[71][139].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__1_ (x_core.L[79][159].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__1_ (x_core.L[70][159].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__1_ (x_core.L[61][158].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 16: num_transactions_d_1_ (x_core.L[51][158].rlb.lg[0].ls[0].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__2_ (x_core.L[86][159].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__2_ (x_core.L[86][160].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__2_ (x_core.L[85][161].rlb.lg[2].ls[0].smux_seq_omux.seq[2])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__2_ (x_core.L[85][163].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__2_ (x_core.L[85][164].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_2_ (x_core.L[86][165].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__2_ (x_core.L[86][155].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__2_ (x_core.L[83][146].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__2_ (x_core.L[81][138].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__2_ (x_core.L[82][144].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__2_ (x_core.L[83][151].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_2_ (x_core.L[84][157].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__2_ (x_core.L[79][160].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__2_ (x_core.L[69][160].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__2_ (x_core.L[60][161].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 16: num_transactions_d_2_ (x_core.L[50][161].rlb.lg[0].ls[0].smux_seq_omux.seq[2])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__3_ (x_core.L[87][162].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__3_ (x_core.L[88][163].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__3_ (x_core.L[90][164].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__3_ (x_core.L[91][163].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__3_ (x_core.L[92][162].rlb.lg[0].ls[1].smux_seq_omux.seq[3])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_3_ (x_core.L[93][161].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__3_ (x_core.L[88][163].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__3_ (x_core.L[95][168].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__3_ (x_core.L[103][174].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__3_ (x_core.L[101][171].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__3_ (x_core.L[97][169].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_3_ (x_core.L[95][167].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__3_ (x_core.L[79][161].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__3_ (x_core.L[71][161].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__3_ (x_core.L[63][161].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 16: num_transactions_d_3_ (x_core.L[55][161].rlb.lg[0].ls[0].smux_seq_omux.seq[1])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__4_ (x_core.L[90][160].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__4_ (x_core.L[91][160].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__4_ (x_core.L[92][161].rlb.lg[1].ls[0].smux_seq_omux.seq[3])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__4_ (x_core.L[92][161].rlb.lg[1].ls[0].smux_seq_omux.seq[2])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__4_ (x_core.L[92][161].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_4_ (x_core.L[92][162].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__4_ (x_core.L[90][165].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__4_ (x_core.L[95][172].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__4_ (x_core.L[100][180].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__4_ (x_core.L[97][178].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__4_ (x_core.L[94][175].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_4_ (x_core.L[91][173].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__4_ (x_core.L[81][161].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__4_ (x_core.L[71][161].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__4_ (x_core.L[63][162].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 16: num_transactions_d_4_ (x_core.L[54][162].rlb.lg[0].ls[0].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__5_ (x_core.L[89][157].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__5_ (x_core.L[91][157].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__5_ (x_core.L[93][157].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__5_ (x_core.L[94][157].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__5_ (x_core.L[96][156].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_5_ (x_core.L[97][156].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__5_ (x_core.L[87][157].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__5_ (x_core.L[90][155].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__5_ (x_core.L[94][152].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__5_ (x_core.L[93][155].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__5_ (x_core.L[92][159].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_5_ (x_core.L[91][163].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__5_ (x_core.L[81][160].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__5_ (x_core.L[71][160].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__5_ (x_core.L[63][161].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 16: num_transactions_d_5_ (x_core.L[54][161].rlb.lg[0].ls[0].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__6_ (x_core.L[87][158].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__6_ (x_core.L[89][157].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__6_ (x_core.L[90][157].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__6_ (x_core.L[91][158].rlb.lg[0].ls[1].smux_seq_omux.seq[3])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__6_ (x_core.L[91][159].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_6_ (x_core.L[91][160].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__6_ (x_core.L[87][157].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__6_ (x_core.L[90][154].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__6_ (x_core.L[94][151].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__6_ (x_core.L[93][154].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__6_ (x_core.L[92][156].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_6_ (x_core.L[91][159].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__6_ (x_core.L[79][160].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__6_ (x_core.L[69][160].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__6_ (x_core.L[60][160].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 16: num_transactions_d_6_ (x_core.L[50][160].rlb.lg[0].ls[0].smux_seq_omux.seq[1])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__7_ (x_core.L[88][157].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__7_ (x_core.L[90][157].rlb.lg[1].ls[0].smux_seq_omux.seq[1])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__7_ (x_core.L[90][157].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__7_ (x_core.L[91][157].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__7_ (x_core.L[92][158].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_7_ (x_core.L[93][158].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__7_ (x_core.L[86][159].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__7_ (x_core.L[85][160].rlb.lg[1].ls[0].smux_seq_omux.seq[1])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__7_ (x_core.L[85][160].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__7_ (x_core.L[85][161].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__7_ (x_core.L[85][161].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_7_ (x_core.L[86][162].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__7_ (x_core.L[80][160].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__7_ (x_core.L[70][160].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__7_ (x_core.L[62][160].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 16: num_transactions_d_7_ (x_core.L[51][160].rlb.lg[0].ls[0].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__8_ (x_core.L[88][158].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__8_ (x_core.L[90][157].rlb.lg[1].ls[0].smux_seq_omux.seq[2])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__8_ (x_core.L[91][157].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__8_ (x_core.L[92][157].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__8_ (x_core.L[93][157].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_8_ (x_core.L[94][157].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__8_ (x_core.L[86][160].rlb.lg[2].ls[0].smux_seq_omux.seq[0])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__8_ (x_core.L[85][160].rlb.lg[1].ls[0].smux_seq_omux.seq[2])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__8_ (x_core.L[85][160].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__8_ (x_core.L[84][161].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__8_ (x_core.L[84][161].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_8_ (x_core.L[84][162].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__8_ (x_core.L[79][160].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__8_ (x_core.L[69][160].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__8_ (x_core.L[60][161].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 16: num_transactions_d_8_ (x_core.L[50][161].rlb.lg[0].ls[0].smux_seq_omux.seq[3])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__9_ (x_core.L[87][158].rlb.lg[0].ls[1].smux_seq_omux.seq[3])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__9_ (x_core.L[89][157].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__9_ (x_core.L[90][157].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__9_ (x_core.L[91][158].rlb.lg[1].ls[0].smux_seq_omux.seq[0])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__9_ (x_core.L[91][158].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_9_ (x_core.L[91][159].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__9_ (x_core.L[86][159].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__9_ (x_core.L[84][159].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__9_ (x_core.L[83][160].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__9_ (x_core.L[82][160].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__9_ (x_core.L[81][160].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_9_ (x_core.L[80][161].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__9_ (x_core.L[80][160].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__9_ (x_core.L[70][160].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__9_ (x_core.L[62][161].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 16: num_transactions_d_9_ (x_core.L[51][161].rlb.lg[0].ls[1].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__10_ (x_core.L[88][157].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__10_ (x_core.L[90][157].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__10_ (x_core.L[91][157].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__10_ (x_core.L[92][157].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__10_ (x_core.L[94][156].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_10_ (x_core.L[95][156].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__10_ (x_core.L[86][160].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__10_ (x_core.L[85][160].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__10_ (x_core.L[84][161].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__10_ (x_core.L[83][161].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__10_ (x_core.L[83][162].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_10_ (x_core.L[82][162].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__10_ (x_core.L[79][160].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__10_ (x_core.L[69][160].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__10_ (x_core.L[59][161].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 16: num_transactions_d_10_ (x_core.L[49][161].rlb.lg[0].ls[0].smux_seq_omux.seq[3])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__11_ (x_core.L[87][158].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__11_ (x_core.L[89][157].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__11_ (x_core.L[90][157].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__11_ (x_core.L[91][158].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__11_ (x_core.L[91][158].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_11_ (x_core.L[91][159].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__11_ (x_core.L[86][159].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__11_ (x_core.L[84][159].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__11_ (x_core.L[83][160].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__11_ (x_core.L[82][160].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__11_ (x_core.L[81][160].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_11_ (x_core.L[80][161].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__11_ (x_core.L[80][160].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__11_ (x_core.L[70][160].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__11_ (x_core.L[62][161].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 16: num_transactions_d_11_ (x_core.L[51][161].rlb.lg[0].ls[0].smux_seq_omux.seq[3])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__12_ (x_core.L[86][159].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__12_ (x_core.L[86][158].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__12_ (x_core.L[86][157].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__12_ (x_core.L[87][157].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__12_ (x_core.L[87][158].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_12_ (x_core.L[89][159].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__12_ (x_core.L[86][160].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__12_ (x_core.L[84][160].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__12_ (x_core.L[83][160].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__12_ (x_core.L[82][160].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__12_ (x_core.L[80][161].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_12_ (x_core.L[79][161].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__12_ (x_core.L[80][161].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__12_ (x_core.L[70][161].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__12_ (x_core.L[62][161].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 16: num_transactions_d_12_ (x_core.L[52][161].rlb.lg[0].ls[0].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_user_regs_9__user_regs_out_pre_pipe_9__13_ (x_core.L[89][160].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 2: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__user_regs_out_d_9__0__13_ (x_core.L[90][160].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 3: i_reg_control_block.gb_out_pipe_gb_out_per_ur_9__gb_out_pipe_del_1__user_regs_out_d_9__1__13_ (x_core.L[91][160].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 4: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__user_regs_in_d_9__0__13_ (x_core.L[91][159].rlb.lg[0].ls[1].smux_seq_omux.seq[2])
Pipeline stage 5: i_reg_control_block.gb_in_pipe_gb_in_per_ur_9__gb_in_pipe_del_1__user_regs_in_d_9__1__13_ (x_core.L[91][159].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 6: i_reg_control_block.gb_decode_reg_rd_data_ret_3_13_ (x_core.L[91][159].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 7: i_reg_control_block.gb_user_regs_0__user_regs_out_pre_pipe_0__13_ (x_core.L[86][160].rlb.lg[0].ls[1].smux_seq_omux.seq[1])
Pipeline stage 8: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__user_regs_out_d_0__0__13_ (x_core.L[85][160].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 9: i_reg_control_block.gb_out_pipe_gb_out_per_ur_0__gb_out_pipe_del_1__user_regs_out_d_0__1__13_ (x_core.L[84][160].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 10: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__user_regs_in_d_0__0__13_ (x_core.L[83][160].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 11: i_reg_control_block.gb_in_pipe_gb_in_per_ur_0__gb_in_pipe_del_1__user_regs_in_d_0__1__13_ (x_core.L[82][160].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 12: i_reg_control_block.gb_decode_reg_rd_data_ret_300_13_ (x_core.L[81][161].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 13: i_reg_control_block.gb_user_regs_2__user_regs_out_pre_pipe_2__13_ (x_core.L[81][161].rlb.lg[0].ls[1].smux_seq_omux.seq[0])
Pipeline stage 14: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__user_regs_out_d_2__0__13_ (x_core.L[74][161].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 15: i_reg_control_block.gb_out_pipe_gb_out_per_ur_2__gb_out_pipe_del_1__user_regs_out_d_2__1__13_ (x_core.L[67][161].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 16: num_transactions_d_13_ (x_core.L[61][161].rlb.lg[0].ls[0].smux_seq_omux.seq[1])

----------------------------------
Pipeline stage 1: x_shift_reg_xact_done.gb_gb_keep_shift_reg_pipe_15__0__0_ (x_core.L[39][161].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 2: x_shift_reg_xact_done.gb_gb_keep_shift_reg_pipe_15__1__0_ (x_core.L[39][163].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 3: x_shift_reg_xact_done.gb_gb_keep_shift_reg_pipe_15__2__0_ (x_core.L[39][164].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 4: x_shift_reg_xact_done.gb_gb_keep_shift_reg_pipe_15__3__0_ (x_core.L[39][165].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 5: x_shift_reg_xact_done.gb_gb_keep_shift_reg_pipe_15__4__0_ (x_core.L[39][167].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 6: x_shift_reg_xact_done.gb_gb_keep_shift_reg_pipe_15__5__0_ (x_core.L[39][168].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 7: x_shift_reg_xact_done.gb_gb_keep_shift_reg_pipe_15__6__0_ (x_core.L[39][169].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 8: x_shift_reg_xact_done.gb_gb_keep_shift_reg_pipe_15__7__0_ (x_core.L[39][170].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 9: x_shift_reg_xact_done.gb_gb_keep_shift_reg_pipe_15__8__0_ (x_core.L[39][172].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 10: x_shift_reg_xact_done.gb_gb_keep_shift_reg_pipe_15__9__0_ (x_core.L[39][173].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 11: x_shift_reg_xact_done.gb_gb_keep_shift_reg_pipe_15__10__0_ (x_core.L[39][174].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 12: x_shift_reg_xact_done.gb_gb_keep_shift_reg_pipe_15__11__0_ (x_core.L[39][176].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 13: x_shift_reg_xact_done.gb_gb_keep_shift_reg_pipe_15__12__0_ (x_core.L[39][177].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 14: x_shift_reg_xact_done.gb_gb_keep_shift_reg_pipe_15__13__0_ (x_core.L[39][178].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 15: x_shift_reg_xact_done.gb_gb_keep_shift_reg_pipe_15__14__0_ (x_core.L[41][179].rlb.lg[0].ls[0].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: i_axi_pkt_chk.data_error_pipe_0_ (x_core.L[31][155].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 2: i_axi_pkt_chk.data_error_pipe_1_ (x_core.L[32][157].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 3: i_axi_pkt_chk.data_error_pipe_2_ (x_core.L[33][158].rlb.lg[0].ls[0].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_in_pipe_gb_in_per_ur_1__gb_in_pipe_del_1__user_regs_in_d_1__1__24_ (x_core.L[54][162].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 2: i_reg_control_block.gb_decode_reg_rd_data_ret_267_24_ (x_core.L[67][163].rlb.lg[0].ls[0].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: x_shift_led_start_chk.gb_gb_keep_shift_reg_pipe_0_ (x_core.L[116][194].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 2: x_shift_led_start_chk.gb_gb_keep_shift_reg_pipe_1__0__0_ (x_core.L[130][211].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 3: x_shift_led_start_chk.gb_gb_keep_shift_reg_pipe_1__1__0_ (x_core.L[143][228].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 4: x_shift_led_start_chk.gb_gb_keep_shift_reg_pipe_1__2__0_ (x_core.L[156][246].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 5: x_shift_led_start_chk.gb_gb_keep_shift_reg_pipe_1__3__0_ (x_core.L[169][263].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 6: x_shift_led_start_chk.gb_gb_keep_shift_reg_pipe_1__4__0_ (x_core.L[183][280].rlb.lg[0].ls[0].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: reset_pipe_1_ (x_core.L[95][145].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 2: reset_pipe_2_ (x_core.L[95][144].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 3: reset_pipe_3_ (x_core.L[94][144].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 4: reset_pipe_4_ (x_core.L[94][144].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 5: reset_pipe_5_ (x_core.L[94][143].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 6: reset_pipe_6_ (x_core.L[94][143].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 7: reset_pipe_7_ (x_core.L[94][143].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 8: reset_pipe_8_ (x_core.L[93][142].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 9: reset_pipe_9_ (x_core.L[93][142].rlb.lg[0].ls[0].smux_seq_omux.seq[3])
Pipeline stage 10: reset_pipe_10_ (x_core.L[93][142].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 11: reset_pipe_11_ (x_core.L[93][142].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 12: reset_pipe_12_ (x_core.L[93][141].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 13: reset_pipe_13_ (x_core.L[93][141].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 14: reset_pipe_14_ (x_core.L[92][141].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 15: reset_pipe_15_ (x_core.L[92][140].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 16: reset_pipe_16_ (x_core.L[92][140].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 17: reset_pipe_17_ (x_core.L[92][140].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 18: reset_pipe_18_ (x_core.L[92][139].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 19: reset_pipe_19_ (x_core.L[91][139].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 20: reset_pipe_20_ (x_core.L[91][139].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 21: reset_pipe_21_ (x_core.L[91][138].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 22: reset_pipe_22_ (x_core.L[91][138].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 23: reset_pipe_23_ (x_core.L[91][138].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 24: reset_pipe_24_ (x_core.L[91][137].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 25: reset_pipe_25_ (x_core.L[91][137].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 26: reset_pipe_26_ (x_core.L[91][137].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 27: reset_pipe_27_ (x_core.L[90][136].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 28: reset_pipe_28_ (x_core.L[90][136].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 29: reset_pipe_29_ (x_core.L[90][136].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 30: reset_pipe_30_ (x_core.L[90][135].rlb.lg[0].ls[0].smux_seq_omux.seq[2])
Pipeline stage 31: reset_pipe_31_ (x_core.L[90][135].rlb.lg[0].ls[0].smux_seq_omux.seq[3])

----------------------------------
Pipeline stage 1: x_shift_reg_start_h.gb_gb_keep_shift_reg_pipe_0_ (x_core.L[53][125].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 2: x_shift_reg_start_h.gb_gb_keep_shift_reg_pipe_1__0__0_ (x_core.L[48][118].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 3: x_shift_reg_start_h.gb_gb_keep_shift_reg_pipe_1__1__0_ (x_core.L[42][112].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 4: x_shift_reg_start_h.gb_gb_keep_shift_reg_pipe_1__2__0_ (x_core.L[35][105].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 5: x_shift_reg_start_h.gb_gb_keep_shift_reg_pipe_1__3__0_ (x_core.L[29][99].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 6: x_shift_reg_start_h.gb_gb_keep_shift_reg_pipe_1__4__0_ (x_core.L[24][92].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 7: x_shift_reg_start_h.gb_gb_keep_shift_reg_pipe_1__5__0_ (x_core.L[17][86].rlb.lg[0].ls[0].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: x_shift_reg_chk_h.gb_gb_keep_shift_reg_pipe_0_ (x_core.L[116][175].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 2: x_shift_reg_chk_h.gb_gb_keep_shift_reg_pipe_15__0__0_ (x_core.L[120][169].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 3: x_shift_reg_chk_h.gb_gb_keep_shift_reg_pipe_15__1__0_ (x_core.L[123][163].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 4: x_shift_reg_chk_h.gb_gb_keep_shift_reg_pipe_15__2__0_ (x_core.L[126][157].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 5: x_shift_reg_chk_h.gb_gb_keep_shift_reg_pipe_15__3__0_ (x_core.L[129][151].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 6: x_shift_reg_chk_h.gb_gb_keep_shift_reg_pipe_15__4__0_ (x_core.L[131][145].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 7: x_shift_reg_chk_h.gb_gb_keep_shift_reg_pipe_15__5__0_ (x_core.L[135][139].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 8: x_shift_reg_chk_h.gb_gb_keep_shift_reg_pipe_15__6__0_ (x_core.L[138][133].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 9: x_shift_reg_chk_h.gb_gb_keep_shift_reg_pipe_15__7__0_ (x_core.L[142][127].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 10: x_shift_reg_chk_h.gb_gb_keep_shift_reg_pipe_15__8__0_ (x_core.L[145][121].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 11: x_shift_reg_chk_h.gb_gb_keep_shift_reg_pipe_15__9__0_ (x_core.L[148][115].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 12: x_shift_reg_chk_h.gb_gb_keep_shift_reg_pipe_15__10__0_ (x_core.L[150][109].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 13: x_shift_reg_chk_h.gb_gb_keep_shift_reg_pipe_15__11__0_ (x_core.L[153][103].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 14: x_shift_reg_chk_h.gb_gb_keep_shift_reg_pipe_15__12__0_ (x_core.L[156][97].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 15: x_shift_reg_chk_h.gb_gb_keep_shift_reg_pipe_15__13__0_ (x_core.L[160][91].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 16: x_shift_reg_chk_h.gb_gb_keep_shift_reg_pipe_15__14__0_ (x_core.L[163][85].rlb.lg[1].ls[0].smux_seq_omux.seq[1])

----------------------------------
Pipeline stage 1: x_shift_reg_start_v.gb_gb_keep_shift_reg_pipe_0_ (x_core.L[74][112].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 2: x_shift_reg_start_v.gb_gb_keep_shift_reg_pipe_1__0__0_ (x_core.L[71][100].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 3: x_shift_reg_start_v.gb_gb_keep_shift_reg_pipe_1__1__0_ (x_core.L[68][89].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 4: x_shift_reg_start_v.gb_gb_keep_shift_reg_pipe_1__2__0_ (x_core.L[66][77].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 5: x_shift_reg_start_v.gb_gb_keep_shift_reg_pipe_1__3__0_ (x_core.L[63][66].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 6: x_shift_reg_start_v.gb_gb_keep_shift_reg_pipe_1__4__0_ (x_core.L[61][55].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 7: x_shift_reg_start_v.gb_gb_keep_shift_reg_pipe_1__5__0_ (x_core.L[57][43].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 8: x_shift_reg_start_v.gb_gb_keep_shift_reg_pipe_1__6__0_ (x_core.L[55][32].rlb.lg[0].ls[0].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: x_shift_reg_chk_v.gb_gb_keep_shift_reg_pipe_0_ (x_core.L[104][193].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 2: x_shift_reg_chk_v.gb_gb_keep_shift_reg_pipe_15__0__0_ (x_core.L[101][195].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 3: x_shift_reg_chk_v.gb_gb_keep_shift_reg_pipe_15__1__0_ (x_core.L[96][198].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 4: x_shift_reg_chk_v.gb_gb_keep_shift_reg_pipe_15__2__0_ (x_core.L[93][200].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 5: x_shift_reg_chk_v.gb_gb_keep_shift_reg_pipe_15__3__0_ (x_core.L[90][203].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 6: x_shift_reg_chk_v.gb_gb_keep_shift_reg_pipe_15__4__0_ (x_core.L[87][205].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 7: x_shift_reg_chk_v.gb_gb_keep_shift_reg_pipe_15__5__0_ (x_core.L[83][208].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 8: x_shift_reg_chk_v.gb_gb_keep_shift_reg_pipe_15__6__0_ (x_core.L[80][210].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 9: x_shift_reg_chk_v.gb_gb_keep_shift_reg_pipe_15__7__0_ (x_core.L[76][213].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 10: x_shift_reg_chk_v.gb_gb_keep_shift_reg_pipe_15__8__0_ (x_core.L[73][216].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 11: x_shift_reg_chk_v.gb_gb_keep_shift_reg_pipe_15__9__0_ (x_core.L[69][218].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 12: x_shift_reg_chk_v.gb_gb_keep_shift_reg_pipe_15__10__0_ (x_core.L[67][221].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 13: x_shift_reg_chk_v.gb_gb_keep_shift_reg_pipe_15__11__0_ (x_core.L[63][223].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 14: x_shift_reg_chk_v.gb_gb_keep_shift_reg_pipe_15__12__0_ (x_core.L[60][226].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 15: x_shift_reg_chk_v.gb_gb_keep_shift_reg_pipe_15__13__0_ (x_core.L[56][228].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 16: x_shift_reg_chk_v.gb_gb_keep_shift_reg_pipe_15__14__0_ (x_core.L[52][231].rlb.lg[0].ls[0].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: x_shift_reg_start_axi.gb_gb_keep_shift_reg_pipe_0_ (x_core.L[75][154].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 2: x_shift_reg_start_axi.gb_gb_keep_shift_reg_pipe_1__0__0_ (x_core.L[71][154].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 3: x_shift_reg_start_axi.gb_gb_keep_shift_reg_pipe_1__1__0_ (x_core.L[67][155].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 4: x_shift_reg_start_axi.gb_gb_keep_shift_reg_pipe_1__2__0_ (x_core.L[63][155].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 5: x_shift_reg_start_axi.gb_gb_keep_shift_reg_pipe_1__3__0_ (x_core.L[59][156].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 6: x_shift_reg_start_axi.gb_gb_keep_shift_reg_pipe_1__4__0_ (x_core.L[55][156].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 7: x_shift_reg_start_axi.gb_gb_keep_shift_reg_pipe_1__5__0_ (x_core.L[51][157].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 8: x_shift_reg_start_axi.gb_gb_keep_shift_reg_pipe_1__6__0_ (x_core.L[48][157].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 9: x_shift_reg_start_axi.gb_gb_keep_shift_reg_pipe_1__7__0_ (x_core.L[44][158].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 10: x_shift_reg_start_axi.gb_gb_keep_shift_reg_pipe_1__8__0_ (x_core.L[40][158].rlb.lg[0].ls[0].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_in_pipe_gb_in_per_ur_1__gb_in_pipe_del_1__user_regs_in_d_1__1__1_ (x_core.L[34][78].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 2: i_reg_control_block.gb_decode_reg_rd_data_ret_267_1_ (x_core.L[53][111].rlb.lg[0].ls[0].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: i_reg_control_block.gb_in_pipe_gb_in_per_ur_1__gb_in_pipe_del_1__user_regs_in_d_1__1__0_ (x_core.L[150][78].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 2: i_reg_control_block.gb_decode_reg_rd_data_ret_267_0_ (x_core.L[124][112].rlb.lg[2].ls[0].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: i_reset_processor_reg.gb_sync_inputs_gb_per_input_0__sync_rstn_pipe_0_0_ (x_core.L[175][43].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 2: i_reset_processor_reg.gb_sync_inputs_gb_per_input_0__sync_rstn_pipe_0_1_ (x_core.L[158][61].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 3: i_reset_processor_reg.gb_sync_inputs_gb_per_input_0__sync_rstn_pipe_0_2_ (x_core.L[142][78].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 4: i_reset_processor_reg.gb_sync_inputs_gb_per_input_0__sync_rstn_pipe_0_3_ (x_core.L[124][96].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 5: i_reset_processor_reg.gb_sync_inputs_gb_per_input_0__sync_rstn_pipe_1_4_ (x_core.L[107][114].rlb.lg[0].ls[0].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: i_reset_processor_reg.gb_sync_inputs_gb_per_input_1__sync_rstn_pipe_0_0_ (x_core.L[19][43].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 2: i_reset_processor_reg.gb_sync_inputs_gb_per_input_1__sync_rstn_pipe_0_1_ (x_core.L[33][61].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 3: i_reset_processor_reg.gb_sync_inputs_gb_per_input_1__sync_rstn_pipe_0_2_ (x_core.L[47][78].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 4: i_reset_processor_reg.gb_sync_inputs_gb_per_input_1__sync_rstn_pipe_0_3_ (x_core.L[62][96].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 5: i_reset_processor_reg.gb_sync_inputs_gb_per_input_1__sync_rstn_pipe_1_4_ (x_core.L[75][114].rlb.lg[0].ls[0].smux_seq_omux.seq[0])

----------------------------------
Pipeline stage 1: i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__sync_rstn_pipe_0_0_ (x_core.L[90][134].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 2: i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__sync_rstn_pipe_0_1_ (x_core.L[90][134].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 3: i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__sync_rstn_pipe_0_2_ (x_core.L[89][133].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
Pipeline stage 4: i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__sync_rstn_pipe_0_3_ (x_core.L[89][133].rlb.lg[0].ls[0].smux_seq_omux.seq[1])
Pipeline stage 5: i_reset_processor_reg.gb_sync_inputs_gb_per_input_2__sync_rstn_pipe_1_4_ (x_core.L[89][132].rlb.lg[0].ls[0].smux_seq_omux.seq[0])
