TimeQuest Timing Analyzer report for FPGA_EP2C
Wed Apr 01 19:59:56 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'NADV'
 12. Slow Model Setup: 'NWE'
 13. Slow Model Setup: 'SAVE_ADDR:inst|ADDR[15]'
 14. Slow Model Hold: 'SAVE_ADDR:inst|ADDR[15]'
 15. Slow Model Hold: 'NWE'
 16. Slow Model Hold: 'NADV'
 17. Slow Model Minimum Pulse Width: 'NWE'
 18. Slow Model Minimum Pulse Width: 'NADV'
 19. Slow Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[15]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'NWE'
 30. Fast Model Setup: 'NADV'
 31. Fast Model Setup: 'SAVE_ADDR:inst|ADDR[15]'
 32. Fast Model Hold: 'NWE'
 33. Fast Model Hold: 'NADV'
 34. Fast Model Hold: 'SAVE_ADDR:inst|ADDR[15]'
 35. Fast Model Minimum Pulse Width: 'NWE'
 36. Fast Model Minimum Pulse Width: 'NADV'
 37. Fast Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[15]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Multicorner Timing Analysis Summary
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; FPGA_EP2C                                                          ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C5T144C8                                                        ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                           ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; Clock Name              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                     ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+
; NADV                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { NADV }                    ;
; NWE                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { NWE }                     ;
; SAVE_ADDR:inst|ADDR[15] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SAVE_ADDR:inst|ADDR[15] } ;
+-------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 252.08 MHz ; 163.03 MHz      ; NADV       ; limit due to high minimum pulse width violation (tch) ;
; 307.13 MHz ; 163.03 MHz      ; NWE        ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------+
; Slow Model Setup Summary                         ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; NADV                    ; -2.967 ; -44.120       ;
; NWE                     ; -2.256 ; -24.520       ;
; SAVE_ADDR:inst|ADDR[15] ; 0.561  ; 0.000         ;
+-------------------------+--------+---------------+


+--------------------------------------------------+
; Slow Model Hold Summary                          ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; SAVE_ADDR:inst|ADDR[15] ; -1.176 ; -8.337        ;
; NWE                     ; -0.620 ; -0.620        ;
; NADV                    ; -0.182 ; -1.456        ;
+-------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------+
; Slow Model Minimum Pulse Width Summary           ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; NWE                     ; -2.567 ; -130.291      ;
; NADV                    ; -2.567 ; -101.893      ;
; SAVE_ADDR:inst|ADDR[15] ; 0.500  ; 0.000         ;
+-------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NADV'                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.967 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.020     ; 3.901      ;
; -2.548 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 1.000        ; -0.510     ; 2.992      ;
; -2.548 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 1.000        ; -0.510     ; 2.992      ;
; -2.548 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 1.000        ; -0.510     ; 2.992      ;
; -2.548 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 1.000        ; -0.510     ; 2.992      ;
; -2.548 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 1.000        ; -0.510     ; 2.992      ;
; -2.548 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 1.000        ; -0.510     ; 2.992      ;
; -2.548 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 1.000        ; -0.510     ; 2.992      ;
; -2.548 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 1.000        ; -0.510     ; 2.992      ;
; -2.125 ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 1.000        ; -0.510     ; 2.569      ;
; -2.125 ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 1.000        ; -0.510     ; 2.569      ;
; -2.125 ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 1.000        ; -0.510     ; 2.569      ;
; -2.125 ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 1.000        ; -0.510     ; 2.569      ;
; -2.125 ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 1.000        ; -0.510     ; 2.569      ;
; -2.125 ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 1.000        ; -0.510     ; 2.569      ;
; -2.125 ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 1.000        ; -0.510     ; 2.569      ;
; -2.125 ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 1.000        ; -0.510     ; 2.569      ;
; -1.887 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 1.000        ; -0.510     ; 2.331      ;
; -1.887 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 1.000        ; -0.510     ; 2.331      ;
; -1.887 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 1.000        ; -0.510     ; 2.331      ;
; -1.887 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 1.000        ; -0.510     ; 2.331      ;
; -1.887 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 1.000        ; -0.510     ; 2.331      ;
; -1.887 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 1.000        ; -0.510     ; 2.331      ;
; -1.887 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 1.000        ; -0.510     ; 2.331      ;
; -1.887 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 1.000        ; -0.510     ; 2.331      ;
; -0.745 ; SAVE_ADDR:inst|ADDR[7]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 1.000        ; 0.099      ; 1.798      ;
; -0.739 ; SAVE_ADDR:inst|ADDR[3]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 1.000        ; 0.099      ; 1.792      ;
; -0.738 ; SAVE_ADDR:inst|ADDR[1]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 1.000        ; 0.099      ; 1.791      ;
; -0.734 ; SAVE_ADDR:inst|ADDR[2]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 1.000        ; 0.099      ; 1.787      ;
; -0.719 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 1.000        ; 0.096      ; 1.769      ;
; -0.351 ; SAVE_ADDR:inst|ADDR[6]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 1.000        ; 0.096      ; 1.401      ;
; -0.350 ; SAVE_ADDR:inst|ADDR[5]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 1.000        ; 0.096      ; 1.400      ;
; -0.338 ; SAVE_ADDR:inst|ADDR[4]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 1.000        ; 0.096      ; 1.388      ;
; 0.369  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.500        ; 2.858      ; 3.247      ;
; 0.369  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.500        ; 2.858      ; 3.247      ;
; 0.369  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.500        ; 2.858      ; 3.247      ;
; 0.369  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.500        ; 2.858      ; 3.247      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NWE'                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                    ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -2.256 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a1~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a2~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a3~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a4~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a5~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a6~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.256 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a7~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.037     ; 3.173      ;
; -2.110 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                    ; NWE         ; 1.000        ; -0.466     ; 2.598      ;
; -1.687 ; SAVE_ADDR:inst|ADDR[17]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                    ; NWE         ; 1.000        ; -0.466     ; 2.175      ;
; -1.449 ; SAVE_ADDR:inst|ADDR[18]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                    ; NWE         ; 1.000        ; -0.466     ; 1.937      ;
; -0.701 ; SAVE_ADDR:inst|ADDR[7]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg7 ; NADV                    ; NWE         ; 1.000        ; 0.143      ; 1.798      ;
; -0.695 ; SAVE_ADDR:inst|ADDR[3]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg3 ; NADV                    ; NWE         ; 1.000        ; 0.143      ; 1.792      ;
; -0.694 ; SAVE_ADDR:inst|ADDR[1]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg1 ; NADV                    ; NWE         ; 1.000        ; 0.143      ; 1.791      ;
; -0.690 ; SAVE_ADDR:inst|ADDR[2]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg2 ; NADV                    ; NWE         ; 1.000        ; 0.143      ; 1.787      ;
; -0.675 ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ; NADV                    ; NWE         ; 1.000        ; 0.140      ; 1.769      ;
; -0.307 ; SAVE_ADDR:inst|ADDR[6]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg6 ; NADV                    ; NWE         ; 1.000        ; 0.140      ; 1.401      ;
; -0.306 ; SAVE_ADDR:inst|ADDR[5]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg5 ; NADV                    ; NWE         ; 1.000        ; 0.140      ; 1.400      ;
; -0.294 ; SAVE_ADDR:inst|ADDR[4]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg4 ; NADV                    ; NWE         ; 1.000        ; 0.140      ; 1.388      ;
; 0.807  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; SAVE_ADDR:inst|ADDR[15] ; NWE         ; 0.500        ; 2.902      ; 2.853      ;
; 1.307  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; SAVE_ADDR:inst|ADDR[15] ; NWE         ; 1.000        ; 2.902      ; 2.853      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SAVE_ADDR:inst|ADDR[15]'                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+
; 0.561 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2] ; BUFF_SEND_DATA:inst6|DATA_OUT[2]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 2.196      ; 1.379      ;
; 0.605 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7] ; BUFF_SEND_DATA:inst6|DATA_OUT[7]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 2.195      ; 1.395      ;
; 0.700 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6] ; BUFF_SEND_DATA:inst6|DATA_OUT[6]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 2.197      ; 1.298      ;
; 0.734 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0] ; BUFF_SEND_DATA:inst6|DATA_OUT[0]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 2.388      ; 1.234      ;
; 0.751 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1] ; BUFF_SEND_DATA:inst6|DATA_OUT[1]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 2.389      ; 1.219      ;
; 0.757 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3] ; BUFF_SEND_DATA:inst6|DATA_OUT[3]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 2.388      ; 1.212      ;
; 0.793 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5] ; BUFF_SEND_DATA:inst6|DATA_OUT[5]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 2.386      ; 1.230      ;
; 0.802 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4] ; BUFF_SEND_DATA:inst6|DATA_OUT[4]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 2.387      ; 1.222      ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SAVE_ADDR:inst|ADDR[15]'                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+
; -1.176 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3] ; BUFF_SEND_DATA:inst6|DATA_OUT[3]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 2.388      ; 1.212      ;
; -1.170 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1] ; BUFF_SEND_DATA:inst6|DATA_OUT[1]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 2.389      ; 1.219      ;
; -1.165 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4] ; BUFF_SEND_DATA:inst6|DATA_OUT[4]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 2.387      ; 1.222      ;
; -1.156 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5] ; BUFF_SEND_DATA:inst6|DATA_OUT[5]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 2.386      ; 1.230      ;
; -1.154 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0] ; BUFF_SEND_DATA:inst6|DATA_OUT[0]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 2.388      ; 1.234      ;
; -0.899 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6] ; BUFF_SEND_DATA:inst6|DATA_OUT[6]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 2.197      ; 1.298      ;
; -0.817 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2] ; BUFF_SEND_DATA:inst6|DATA_OUT[2]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 2.196      ; 1.379      ;
; -0.800 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7] ; BUFF_SEND_DATA:inst6|DATA_OUT[7]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 2.195      ; 1.395      ;
+--------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NWE'                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                    ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -0.620 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; SAVE_ADDR:inst|ADDR[15] ; NWE         ; 0.000        ; 2.902      ; 2.853      ;
; -0.120 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; SAVE_ADDR:inst|ADDR[15] ; NWE         ; -0.500       ; 2.902      ; 2.853      ;
; 0.981  ; SAVE_ADDR:inst|ADDR[4]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg4 ; NADV                    ; NWE         ; 0.000        ; 0.140      ; 1.388      ;
; 0.993  ; SAVE_ADDR:inst|ADDR[5]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg5 ; NADV                    ; NWE         ; 0.000        ; 0.140      ; 1.400      ;
; 0.994  ; SAVE_ADDR:inst|ADDR[6]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg6 ; NADV                    ; NWE         ; 0.000        ; 0.140      ; 1.401      ;
; 1.362  ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ; NADV                    ; NWE         ; 0.000        ; 0.140      ; 1.769      ;
; 1.377  ; SAVE_ADDR:inst|ADDR[2]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg2 ; NADV                    ; NWE         ; 0.000        ; 0.143      ; 1.787      ;
; 1.381  ; SAVE_ADDR:inst|ADDR[1]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg1 ; NADV                    ; NWE         ; 0.000        ; 0.143      ; 1.791      ;
; 1.382  ; SAVE_ADDR:inst|ADDR[3]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg3 ; NADV                    ; NWE         ; 0.000        ; 0.143      ; 1.792      ;
; 1.388  ; SAVE_ADDR:inst|ADDR[7]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg7 ; NADV                    ; NWE         ; 0.000        ; 0.143      ; 1.798      ;
; 2.136  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                    ; NWE         ; 0.000        ; -0.466     ; 1.937      ;
; 2.374  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                    ; NWE         ; 0.000        ; -0.466     ; 2.175      ;
; 2.797  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                    ; NWE         ; 0.000        ; -0.466     ; 2.598      ;
; 2.943  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a1~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a2~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a3~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a4~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a5~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a6~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
; 2.943  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a7~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.037     ; 3.173      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NADV'                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -0.182 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 2.858      ; 3.247      ;
; -0.182 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 2.858      ; 3.247      ;
; -0.182 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 2.858      ; 3.247      ;
; -0.182 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 2.858      ; 3.247      ;
; -0.182 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 2.858      ; 3.247      ;
; -0.182 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 2.858      ; 3.247      ;
; -0.182 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 2.858      ; 3.247      ;
; -0.182 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 2.858      ; 3.247      ;
; 0.318  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 2.858      ; 3.247      ;
; 0.318  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 2.858      ; 3.247      ;
; 0.318  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 2.858      ; 3.247      ;
; 0.318  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 2.858      ; 3.247      ;
; 0.318  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 2.858      ; 3.247      ;
; 0.318  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 2.858      ; 3.247      ;
; 0.318  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 2.858      ; 3.247      ;
; 0.318  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 2.858      ; 3.247      ;
; 1.025  ; SAVE_ADDR:inst|ADDR[4]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 0.000        ; 0.096      ; 1.388      ;
; 1.037  ; SAVE_ADDR:inst|ADDR[5]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 0.000        ; 0.096      ; 1.400      ;
; 1.038  ; SAVE_ADDR:inst|ADDR[6]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 0.000        ; 0.096      ; 1.401      ;
; 1.406  ; SAVE_ADDR:inst|ADDR[0]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 0.000        ; 0.096      ; 1.769      ;
; 1.421  ; SAVE_ADDR:inst|ADDR[2]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 0.000        ; 0.099      ; 1.787      ;
; 1.425  ; SAVE_ADDR:inst|ADDR[1]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 0.000        ; 0.099      ; 1.791      ;
; 1.426  ; SAVE_ADDR:inst|ADDR[3]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 0.000        ; 0.099      ; 1.792      ;
; 1.432  ; SAVE_ADDR:inst|ADDR[7]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 0.000        ; 0.099      ; 1.798      ;
; 2.574  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 0.000        ; -0.510     ; 2.331      ;
; 2.574  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 0.000        ; -0.510     ; 2.331      ;
; 2.574  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 0.000        ; -0.510     ; 2.331      ;
; 2.574  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 0.000        ; -0.510     ; 2.331      ;
; 2.574  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 0.000        ; -0.510     ; 2.331      ;
; 2.574  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 0.000        ; -0.510     ; 2.331      ;
; 2.574  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 0.000        ; -0.510     ; 2.331      ;
; 2.574  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 0.000        ; -0.510     ; 2.331      ;
; 2.812  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 0.000        ; -0.510     ; 2.569      ;
; 2.812  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 0.000        ; -0.510     ; 2.569      ;
; 2.812  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 0.000        ; -0.510     ; 2.569      ;
; 2.812  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 0.000        ; -0.510     ; 2.569      ;
; 2.812  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 0.000        ; -0.510     ; 2.569      ;
; 2.812  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 0.000        ; -0.510     ; 2.569      ;
; 2.812  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 0.000        ; -0.510     ; 2.569      ;
; 2.812  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 0.000        ; -0.510     ; 2.569      ;
; 3.235  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 0.000        ; -0.510     ; 2.992      ;
; 3.235  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 0.000        ; -0.510     ; 2.992      ;
; 3.235  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 0.000        ; -0.510     ; 2.992      ;
; 3.235  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 0.000        ; -0.510     ; 2.992      ;
; 3.235  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 0.000        ; -0.510     ; 2.992      ;
; 3.235  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 0.000        ; -0.510     ; 2.992      ;
; 3.235  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 0.000        ; -0.510     ; 2.992      ;
; 3.235  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 0.000        ; -0.510     ; 2.992      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
; 3.654  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 0.000        ; -0.020     ; 3.901      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NWE'                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; NWE   ; Rise       ; NWE                                                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NWE   ; Rise       ; NWE|combout                                                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NWE   ; Rise       ; NWE|combout                                                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NWE   ; Rise       ; NWE~clkctrl|inclk[0]                                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NWE   ; Rise       ; NWE~clkctrl|inclk[0]                                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NWE   ; Rise       ; NWE~clkctrl|outclk                                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NWE   ; Rise       ; NWE~clkctrl|outclk                                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NWE   ; Rise       ; inst4|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NWE   ; Rise       ; inst4|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk1                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NADV'                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; NADV  ; Rise       ; NADV                                                                                                                                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]                                                                                                                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]                                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV|combout                                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV|combout                                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~clkctrl|inclk[0]                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~clkctrl|inclk[0]                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~clkctrl|outclk                                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~clkctrl|outclk                                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst4|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk0                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst4|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk0                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[0]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[0]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[15]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[15]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[16]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[16]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[17]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[17]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[18]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[18]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[1]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[1]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[2]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[2]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[3]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[3]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[4]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[4]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[5]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[5]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[6]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[6]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[7]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[7]|clk                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[15]'                                                                                ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[0]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[0]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[1]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[1]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[2]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[2]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[3]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[3]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[4]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[4]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[5]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[5]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[6]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[6]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[7]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[7]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst5|Equal0~0clkctrl|inclk[0]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst5|Equal0~0clkctrl|inclk[0]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst5|Equal0~0clkctrl|outclk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst5|Equal0~0clkctrl|outclk           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst5|Equal0~0|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst5|Equal0~0|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; inst5|Equal0~0|dataa                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; inst5|Equal0~0|dataa                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[0]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[0]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[1]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[1]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[2]$latch|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[2]$latch|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[3]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[3]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[4]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[4]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[5]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[5]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[6]$latch|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[6]$latch|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[7]$latch|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[7]$latch|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; inst|ADDR[15]|regout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; inst|ADDR[15]|regout                   ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; A16        ; NADV       ; 3.969 ; 3.969 ; Rise       ; NADV            ;
; A17        ; NADV       ; 3.958 ; 3.958 ; Rise       ; NADV            ;
; A18        ; NADV       ; 4.364 ; 4.364 ; Rise       ; NADV            ;
; AD_IN[*]   ; NADV       ; 5.424 ; 5.424 ; Rise       ; NADV            ;
;  AD_IN[0]  ; NADV       ; 4.581 ; 4.581 ; Rise       ; NADV            ;
;  AD_IN[1]  ; NADV       ; 5.120 ; 5.120 ; Rise       ; NADV            ;
;  AD_IN[2]  ; NADV       ; 4.854 ; 4.854 ; Rise       ; NADV            ;
;  AD_IN[3]  ; NADV       ; 5.102 ; 5.102 ; Rise       ; NADV            ;
;  AD_IN[4]  ; NADV       ; 5.286 ; 5.286 ; Rise       ; NADV            ;
;  AD_IN[5]  ; NADV       ; 5.424 ; 5.424 ; Rise       ; NADV            ;
;  AD_IN[6]  ; NADV       ; 5.296 ; 5.296 ; Rise       ; NADV            ;
;  AD_IN[7]  ; NADV       ; 4.954 ; 4.954 ; Rise       ; NADV            ;
;  AD_IN[15] ; NADV       ; 4.173 ; 4.173 ; Rise       ; NADV            ;
; AD_IN[*]   ; NWE        ; 5.594 ; 5.594 ; Rise       ; NWE             ;
;  AD_IN[0]  ; NWE        ; 4.534 ; 4.534 ; Rise       ; NWE             ;
;  AD_IN[1]  ; NWE        ; 4.716 ; 4.716 ; Rise       ; NWE             ;
;  AD_IN[2]  ; NWE        ; 4.642 ; 4.642 ; Rise       ; NWE             ;
;  AD_IN[3]  ; NWE        ; 4.712 ; 4.712 ; Rise       ; NWE             ;
;  AD_IN[4]  ; NWE        ; 5.220 ; 5.220 ; Rise       ; NWE             ;
;  AD_IN[5]  ; NWE        ; 5.594 ; 5.594 ; Rise       ; NWE             ;
;  AD_IN[6]  ; NWE        ; 5.231 ; 5.231 ; Rise       ; NWE             ;
;  AD_IN[7]  ; NWE        ; 4.886 ; 4.886 ; Rise       ; NWE             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; A16        ; NADV       ; -3.703 ; -3.703 ; Rise       ; NADV            ;
; A17        ; NADV       ; -3.692 ; -3.692 ; Rise       ; NADV            ;
; A18        ; NADV       ; -4.098 ; -4.098 ; Rise       ; NADV            ;
; AD_IN[*]   ; NADV       ; -3.907 ; -3.907 ; Rise       ; NADV            ;
;  AD_IN[0]  ; NADV       ; -4.315 ; -4.315 ; Rise       ; NADV            ;
;  AD_IN[1]  ; NADV       ; -4.854 ; -4.854 ; Rise       ; NADV            ;
;  AD_IN[2]  ; NADV       ; -4.588 ; -4.588 ; Rise       ; NADV            ;
;  AD_IN[3]  ; NADV       ; -4.836 ; -4.836 ; Rise       ; NADV            ;
;  AD_IN[4]  ; NADV       ; -5.020 ; -5.020 ; Rise       ; NADV            ;
;  AD_IN[5]  ; NADV       ; -5.158 ; -5.158 ; Rise       ; NADV            ;
;  AD_IN[6]  ; NADV       ; -5.030 ; -5.030 ; Rise       ; NADV            ;
;  AD_IN[7]  ; NADV       ; -4.688 ; -4.688 ; Rise       ; NADV            ;
;  AD_IN[15] ; NADV       ; -3.907 ; -3.907 ; Rise       ; NADV            ;
; AD_IN[*]   ; NWE        ; -4.221 ; -4.221 ; Rise       ; NWE             ;
;  AD_IN[0]  ; NWE        ; -4.221 ; -4.221 ; Rise       ; NWE             ;
;  AD_IN[1]  ; NWE        ; -4.403 ; -4.403 ; Rise       ; NWE             ;
;  AD_IN[2]  ; NWE        ; -4.329 ; -4.329 ; Rise       ; NWE             ;
;  AD_IN[3]  ; NWE        ; -4.399 ; -4.399 ; Rise       ; NWE             ;
;  AD_IN[4]  ; NWE        ; -4.907 ; -4.907 ; Rise       ; NWE             ;
;  AD_IN[5]  ; NWE        ; -5.281 ; -5.281 ; Rise       ; NWE             ;
;  AD_IN[6]  ; NWE        ; -4.918 ; -4.918 ; Rise       ; NWE             ;
;  AD_IN[7]  ; NWE        ; -4.573 ; -4.573 ; Rise       ; NWE             ;
+------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+------------+-------------------------+--------+--------+------------+-------------------------+
; Data Port  ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+------------+-------------------------+--------+--------+------------+-------------------------+
; ADDR_test0 ; NADV                    ; 9.587  ; 9.587  ; Rise       ; NADV                    ;
; pin_name1  ; NADV                    ; 9.492  ; 9.492  ; Rise       ; NADV                    ;
; pin_name2  ; NADV                    ; 9.584  ; 9.584  ; Rise       ; NADV                    ;
; AD_IN[*]   ; SAVE_ADDR:inst|ADDR[15] ; 10.515 ; 10.515 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[0]  ; SAVE_ADDR:inst|ADDR[15] ; 9.939  ; 9.939  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[1]  ; SAVE_ADDR:inst|ADDR[15] ; 10.334 ; 10.334 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[2]  ; SAVE_ADDR:inst|ADDR[15] ; 10.320 ; 10.320 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[3]  ; SAVE_ADDR:inst|ADDR[15] ; 10.515 ; 10.515 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[4]  ; SAVE_ADDR:inst|ADDR[15] ; 10.086 ; 10.086 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[5]  ; SAVE_ADDR:inst|ADDR[15] ; 10.152 ; 10.152 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[6]  ; SAVE_ADDR:inst|ADDR[15] ; 9.906  ; 9.906  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[7]  ; SAVE_ADDR:inst|ADDR[15] ; 9.919  ; 9.919  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
+------------+-------------------------+--------+--------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                 ;
+------------+-------------------------+--------+--------+------------+-------------------------+
; Data Port  ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+------------+-------------------------+--------+--------+------------+-------------------------+
; ADDR_test0 ; NADV                    ; 9.587  ; 9.587  ; Rise       ; NADV                    ;
; pin_name1  ; NADV                    ; 9.492  ; 9.492  ; Rise       ; NADV                    ;
; pin_name2  ; NADV                    ; 9.584  ; 9.584  ; Rise       ; NADV                    ;
; AD_IN[*]   ; SAVE_ADDR:inst|ADDR[15] ; 9.906  ; 9.906  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[0]  ; SAVE_ADDR:inst|ADDR[15] ; 9.939  ; 9.939  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[1]  ; SAVE_ADDR:inst|ADDR[15] ; 10.334 ; 10.334 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[2]  ; SAVE_ADDR:inst|ADDR[15] ; 10.320 ; 10.320 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[3]  ; SAVE_ADDR:inst|ADDR[15] ; 10.515 ; 10.515 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[4]  ; SAVE_ADDR:inst|ADDR[15] ; 10.086 ; 10.086 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[5]  ; SAVE_ADDR:inst|ADDR[15] ; 10.152 ; 10.152 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[6]  ; SAVE_ADDR:inst|ADDR[15] ; 9.906  ; 9.906  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[7]  ; SAVE_ADDR:inst|ADDR[15] ; 9.919  ; 9.919  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
+------------+-------------------------+--------+--------+------------+-------------------------+


+--------------------------------------------------+
; Fast Model Setup Summary                         ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; NWE                     ; -1.457 ; -11.656       ;
; NADV                    ; -0.979 ; -8.136        ;
; SAVE_ADDR:inst|ADDR[15] ; 0.544  ; 0.000         ;
+-------------------------+--------+---------------+


+--------------------------------------------------+
; Fast Model Hold Summary                          ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; NWE                     ; -0.827 ; -0.827        ;
; NADV                    ; -0.603 ; -4.824        ;
; SAVE_ADDR:inst|ADDR[15] ; -0.011 ; -0.025        ;
+-------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------+
; Fast Model Minimum Pulse Width Summary           ;
+-------------------------+--------+---------------+
; Clock                   ; Slack  ; End Point TNS ;
+-------------------------+--------+---------------+
; NWE                     ; -1.880 ; -95.380       ;
; NADV                    ; -1.880 ; -73.540       ;
; SAVE_ADDR:inst|ADDR[15] ; 0.500  ; 0.000         ;
+-------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NWE'                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                    ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a1~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a2~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a3~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a4~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a5~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a6~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; -1.457 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a7~portb_memory_reg0  ; NWE                     ; NWE         ; 1.000        ; -0.018     ; 2.438      ;
; 0.186  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                    ; NWE         ; 1.000        ; 0.048      ; 0.861      ;
; 0.311  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                    ; NWE         ; 1.000        ; 0.048      ; 0.736      ;
; 0.335  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                    ; NWE         ; 1.000        ; 0.048      ; 0.712      ;
; 0.440  ; SAVE_ADDR:inst|ADDR[7]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg7 ; NADV                    ; NWE         ; 1.000        ; 0.065      ; 0.624      ;
; 0.444  ; SAVE_ADDR:inst|ADDR[3]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg3 ; NADV                    ; NWE         ; 1.000        ; 0.065      ; 0.620      ;
; 0.445  ; SAVE_ADDR:inst|ADDR[1]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg1 ; NADV                    ; NWE         ; 1.000        ; 0.065      ; 0.619      ;
; 0.446  ; SAVE_ADDR:inst|ADDR[2]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg2 ; NADV                    ; NWE         ; 1.000        ; 0.065      ; 0.618      ;
; 0.455  ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ; NADV                    ; NWE         ; 1.000        ; 0.062      ; 0.606      ;
; 0.564  ; SAVE_ADDR:inst|ADDR[6]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg6 ; NADV                    ; NWE         ; 1.000        ; 0.062      ; 0.497      ;
; 0.564  ; SAVE_ADDR:inst|ADDR[5]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg5 ; NADV                    ; NWE         ; 1.000        ; 0.062      ; 0.497      ;
; 0.571  ; SAVE_ADDR:inst|ADDR[4]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg4 ; NADV                    ; NWE         ; 1.000        ; 0.062      ; 0.490      ;
; 1.188  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; SAVE_ADDR:inst|ADDR[15] ; NWE         ; 0.500        ; 1.508      ; 0.960      ;
; 1.688  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; SAVE_ADDR:inst|ADDR[15] ; NWE         ; 1.000        ; 1.508      ; 0.960      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NADV'                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.979 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ; NADV                    ; NADV        ; 1.000        ; -0.018     ; 1.960      ;
; -0.038 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 1.000        ; 0.044      ; 1.081      ;
; -0.038 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 1.000        ; 0.044      ; 1.081      ;
; -0.038 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 1.000        ; 0.044      ; 1.081      ;
; -0.038 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 1.000        ; 0.044      ; 1.081      ;
; -0.038 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 1.000        ; 0.044      ; 1.081      ;
; -0.038 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 1.000        ; 0.044      ; 1.081      ;
; -0.038 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 1.000        ; 0.044      ; 1.081      ;
; -0.038 ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 1.000        ; 0.044      ; 1.081      ;
; 0.087  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 1.000        ; 0.044      ; 0.956      ;
; 0.087  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 1.000        ; 0.044      ; 0.956      ;
; 0.087  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 1.000        ; 0.044      ; 0.956      ;
; 0.087  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 1.000        ; 0.044      ; 0.956      ;
; 0.087  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 1.000        ; 0.044      ; 0.956      ;
; 0.087  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 1.000        ; 0.044      ; 0.956      ;
; 0.087  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 1.000        ; 0.044      ; 0.956      ;
; 0.087  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 1.000        ; 0.044      ; 0.956      ;
; 0.111  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 1.000        ; 0.044      ; 0.932      ;
; 0.111  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 1.000        ; 0.044      ; 0.932      ;
; 0.111  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 1.000        ; 0.044      ; 0.932      ;
; 0.111  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 1.000        ; 0.044      ; 0.932      ;
; 0.111  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 1.000        ; 0.044      ; 0.932      ;
; 0.111  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 1.000        ; 0.044      ; 0.932      ;
; 0.111  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 1.000        ; 0.044      ; 0.932      ;
; 0.111  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 1.000        ; 0.044      ; 0.932      ;
; 0.436  ; SAVE_ADDR:inst|ADDR[7]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 1.000        ; 0.061      ; 0.624      ;
; 0.440  ; SAVE_ADDR:inst|ADDR[3]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 1.000        ; 0.061      ; 0.620      ;
; 0.441  ; SAVE_ADDR:inst|ADDR[1]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 1.000        ; 0.061      ; 0.619      ;
; 0.442  ; SAVE_ADDR:inst|ADDR[2]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 1.000        ; 0.061      ; 0.618      ;
; 0.450  ; SAVE_ADDR:inst|ADDR[0]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 1.000        ; 0.058      ; 0.607      ;
; 0.560  ; SAVE_ADDR:inst|ADDR[6]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 1.000        ; 0.058      ; 0.497      ;
; 0.560  ; SAVE_ADDR:inst|ADDR[5]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 1.000        ; 0.058      ; 0.497      ;
; 0.567  ; SAVE_ADDR:inst|ADDR[4]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 1.000        ; 0.058      ; 0.490      ;
; 0.964  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.500        ; 1.504      ; 1.180      ;
; 0.964  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.500        ; 1.504      ; 1.180      ;
; 0.964  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.500        ; 1.504      ; 1.180      ;
; 0.964  ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.500        ; 1.504      ; 1.180      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SAVE_ADDR:inst|ADDR[15]'                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+
; 0.544 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2] ; BUFF_SEND_DATA:inst6|DATA_OUT[2]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 0.371      ; 0.475      ;
; 0.546 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7] ; BUFF_SEND_DATA:inst6|DATA_OUT[7]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 0.370      ; 0.483      ;
; 0.563 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6] ; BUFF_SEND_DATA:inst6|DATA_OUT[6]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 0.372      ; 0.466      ;
; 0.596 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0] ; BUFF_SEND_DATA:inst6|DATA_OUT[0]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 0.435      ; 0.436      ;
; 0.606 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1] ; BUFF_SEND_DATA:inst6|DATA_OUT[1]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 0.436      ; 0.428      ;
; 0.609 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5] ; BUFF_SEND_DATA:inst6|DATA_OUT[5]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 0.433      ; 0.432      ;
; 0.609 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3] ; BUFF_SEND_DATA:inst6|DATA_OUT[3]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 0.436      ; 0.425      ;
; 0.613 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4] ; BUFF_SEND_DATA:inst6|DATA_OUT[4]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 1.000        ; 0.434      ; 0.429      ;
+-------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NWE'                                                                                                                                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                    ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -0.827 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; SAVE_ADDR:inst|ADDR[15] ; NWE         ; 0.000        ; 1.508      ; 0.960      ;
; -0.327 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; SAVE_ADDR:inst|ADDR[15] ; NWE         ; -0.500       ; 1.508      ; 0.960      ;
; 0.290  ; SAVE_ADDR:inst|ADDR[4]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg4 ; NADV                    ; NWE         ; 0.000        ; 0.062      ; 0.490      ;
; 0.297  ; SAVE_ADDR:inst|ADDR[6]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg6 ; NADV                    ; NWE         ; 0.000        ; 0.062      ; 0.497      ;
; 0.297  ; SAVE_ADDR:inst|ADDR[5]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg5 ; NADV                    ; NWE         ; 0.000        ; 0.062      ; 0.497      ;
; 0.406  ; SAVE_ADDR:inst|ADDR[0]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ; NADV                    ; NWE         ; 0.000        ; 0.062      ; 0.606      ;
; 0.415  ; SAVE_ADDR:inst|ADDR[2]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg2 ; NADV                    ; NWE         ; 0.000        ; 0.065      ; 0.618      ;
; 0.416  ; SAVE_ADDR:inst|ADDR[1]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg1 ; NADV                    ; NWE         ; 0.000        ; 0.065      ; 0.619      ;
; 0.417  ; SAVE_ADDR:inst|ADDR[3]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg3 ; NADV                    ; NWE         ; 0.000        ; 0.065      ; 0.620      ;
; 0.421  ; SAVE_ADDR:inst|ADDR[7]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg7 ; NADV                    ; NWE         ; 0.000        ; 0.065      ; 0.624      ;
; 0.526  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                    ; NWE         ; 0.000        ; 0.048      ; 0.712      ;
; 0.550  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                    ; NWE         ; 0.000        ; 0.048      ; 0.736      ;
; 0.675  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                   ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ; NADV                    ; NWE         ; 0.000        ; 0.048      ; 0.861      ;
; 2.318  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a1~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a2~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a3~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a4~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a5~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a6~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
; 2.318  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a7~portb_memory_reg0  ; NWE                     ; NWE         ; 0.000        ; -0.018     ; 2.438      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NADV'                                                                                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                  ; To Node                                                                                                                                    ; Launch Clock            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+
; -0.603 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 1.504      ; 1.180      ;
; -0.603 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 1.504      ; 1.180      ;
; -0.603 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 1.504      ; 1.180      ;
; -0.603 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 1.504      ; 1.180      ;
; -0.603 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 1.504      ; 1.180      ;
; -0.603 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 1.504      ; 1.180      ;
; -0.603 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 1.504      ; 1.180      ;
; -0.603 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; 0.000        ; 1.504      ; 1.180      ;
; -0.103 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 1.504      ; 1.180      ;
; -0.103 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 1.504      ; 1.180      ;
; -0.103 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 1.504      ; 1.180      ;
; -0.103 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 1.504      ; 1.180      ;
; -0.103 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 1.504      ; 1.180      ;
; -0.103 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 1.504      ; 1.180      ;
; -0.103 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 1.504      ; 1.180      ;
; -0.103 ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; SAVE_ADDR:inst|ADDR[15] ; NADV        ; -0.500       ; 1.504      ; 1.180      ;
; 0.294  ; SAVE_ADDR:inst|ADDR[4]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 0.000        ; 0.058      ; 0.490      ;
; 0.301  ; SAVE_ADDR:inst|ADDR[6]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 0.000        ; 0.058      ; 0.497      ;
; 0.301  ; SAVE_ADDR:inst|ADDR[5]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 0.000        ; 0.058      ; 0.497      ;
; 0.411  ; SAVE_ADDR:inst|ADDR[0]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 0.000        ; 0.058      ; 0.607      ;
; 0.419  ; SAVE_ADDR:inst|ADDR[2]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 0.000        ; 0.061      ; 0.618      ;
; 0.420  ; SAVE_ADDR:inst|ADDR[1]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 0.000        ; 0.061      ; 0.619      ;
; 0.421  ; SAVE_ADDR:inst|ADDR[3]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 0.000        ; 0.061      ; 0.620      ;
; 0.425  ; SAVE_ADDR:inst|ADDR[7]                                                                                                                     ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 0.000        ; 0.061      ; 0.624      ;
; 0.750  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 0.000        ; 0.044      ; 0.932      ;
; 0.750  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 0.000        ; 0.044      ; 0.932      ;
; 0.750  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 0.000        ; 0.044      ; 0.932      ;
; 0.750  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 0.000        ; 0.044      ; 0.932      ;
; 0.750  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 0.000        ; 0.044      ; 0.932      ;
; 0.750  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 0.000        ; 0.044      ; 0.932      ;
; 0.750  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 0.000        ; 0.044      ; 0.932      ;
; 0.750  ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 0.000        ; 0.044      ; 0.932      ;
; 0.774  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 0.000        ; 0.044      ; 0.956      ;
; 0.774  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 0.000        ; 0.044      ; 0.956      ;
; 0.774  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 0.000        ; 0.044      ; 0.956      ;
; 0.774  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 0.000        ; 0.044      ; 0.956      ;
; 0.774  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 0.000        ; 0.044      ; 0.956      ;
; 0.774  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 0.000        ; 0.044      ; 0.956      ;
; 0.774  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 0.000        ; 0.044      ; 0.956      ;
; 0.774  ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 0.000        ; 0.044      ; 0.956      ;
; 0.899  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; NADV                    ; NADV        ; 0.000        ; 0.044      ; 1.081      ;
; 0.899  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; NADV                    ; NADV        ; 0.000        ; 0.044      ; 1.081      ;
; 0.899  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; NADV                    ; NADV        ; 0.000        ; 0.044      ; 1.081      ;
; 0.899  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; NADV                    ; NADV        ; 0.000        ; 0.044      ; 1.081      ;
; 0.899  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; NADV                    ; NADV        ; 0.000        ; 0.044      ; 1.081      ;
; 0.899  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; NADV                    ; NADV        ; 0.000        ; 0.044      ; 1.081      ;
; 0.899  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; NADV                    ; NADV        ; 0.000        ; 0.044      ; 1.081      ;
; 0.899  ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; NADV                    ; NADV        ; 0.000        ; 0.044      ; 1.081      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
; 1.840  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ; NADV                    ; NADV        ; 0.000        ; -0.018     ; 1.960      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SAVE_ADDR:inst|ADDR[15]'                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                         ; To Node                                ; Launch Clock ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+
; -0.011 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3] ; BUFF_SEND_DATA:inst6|DATA_OUT[3]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 0.436      ; 0.425      ;
; -0.008 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1] ; BUFF_SEND_DATA:inst6|DATA_OUT[1]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 0.436      ; 0.428      ;
; -0.005 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4] ; BUFF_SEND_DATA:inst6|DATA_OUT[4]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 0.434      ; 0.429      ;
; -0.001 ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5] ; BUFF_SEND_DATA:inst6|DATA_OUT[5]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 0.433      ; 0.432      ;
; 0.001  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0] ; BUFF_SEND_DATA:inst6|DATA_OUT[0]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 0.435      ; 0.436      ;
; 0.094  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6] ; BUFF_SEND_DATA:inst6|DATA_OUT[6]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 0.372      ; 0.466      ;
; 0.104  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2] ; BUFF_SEND_DATA:inst6|DATA_OUT[2]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 0.371      ; 0.475      ;
; 0.113  ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7] ; BUFF_SEND_DATA:inst6|DATA_OUT[7]$latch ; NADV         ; SAVE_ADDR:inst|ADDR[15] ; 0.000        ; 0.370      ; 0.483      ;
+--------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NWE'                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~portb_we_reg       ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NWE   ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a7~portb_memory_reg0  ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; NWE   ; Rise       ; NWE                                                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NWE   ; Rise       ; NWE|combout                                                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NWE   ; Rise       ; NWE|combout                                                                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NWE   ; Rise       ; NWE~clkctrl|inclk[0]                                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NWE   ; Rise       ; NWE~clkctrl|inclk[0]                                                                                                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NWE   ; Rise       ; NWE~clkctrl|outclk                                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NWE   ; Rise       ; NWE~clkctrl|outclk                                                                                                                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NWE   ; Rise       ; inst4|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk1                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NWE   ; Rise       ; inst4|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk1                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NADV'                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[0]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[1]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[2]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[3]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[4]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[5]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[6]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|q_a[7]                          ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; NADV  ; Rise       ; RAM_2PORT:inst4|altsyncram:altsyncram_component|altsyncram_l6n1:auto_generated|altsyncram_9us1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; NADV  ; Rise       ; NADV                                                                                                                                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[0]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[15]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[16]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[17]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[18]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[1]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[2]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[3]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[4]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[5]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[6]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]                                                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst|ADDR[7]                                                                                                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV|combout                                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV|combout                                                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~clkctrl|inclk[0]                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~clkctrl|inclk[0]                                                                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~clkctrl|outclk                                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~clkctrl|outclk                                                                                                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst4|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk0                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst4|altsyncram_component|auto_generated|altsyncram1|ram_block2a0|clk0                                                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[0]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[0]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[15]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[15]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[16]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[16]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[17]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[17]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[18]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[18]|clk                                                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[1]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[1]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[2]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[2]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[3]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[3]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[4]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[4]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[5]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[5]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[6]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[6]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst|ADDR[7]|clk                                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst|ADDR[7]|clk                                                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SAVE_ADDR:inst|ADDR[15]'                                                                                ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                   ; Clock Edge ; Target                                 ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[0]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[0]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[1]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[1]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[2]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[2]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[3]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[3]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[4]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[4]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[5]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[5]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[6]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[6]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[7]$latch ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; BUFF_SEND_DATA:inst6|DATA_OUT[7]$latch ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst5|Equal0~0clkctrl|inclk[0]         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst5|Equal0~0clkctrl|inclk[0]         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst5|Equal0~0clkctrl|outclk           ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst5|Equal0~0clkctrl|outclk           ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst5|Equal0~0|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst5|Equal0~0|combout                 ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; inst5|Equal0~0|dataa                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; inst5|Equal0~0|dataa                   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[0]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[0]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[1]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[1]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[2]$latch|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[2]$latch|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[3]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[3]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[4]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[4]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[5]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[5]$latch|datac          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[6]$latch|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[6]$latch|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[7]$latch|datad          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Fall       ; inst6|DATA_OUT[7]$latch|datad          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; inst|ADDR[15]|regout                   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; SAVE_ADDR:inst|ADDR[15] ; Rise       ; inst|ADDR[15]|regout                   ;
+-------+--------------+----------------+------------------+-------------------------+------------+----------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; A16        ; NADV       ; 2.051 ; 2.051 ; Rise       ; NADV            ;
; A17        ; NADV       ; 2.042 ; 2.042 ; Rise       ; NADV            ;
; A18        ; NADV       ; 2.296 ; 2.296 ; Rise       ; NADV            ;
; AD_IN[*]   ; NADV       ; 2.423 ; 2.423 ; Rise       ; NADV            ;
;  AD_IN[0]  ; NADV       ; 2.093 ; 2.093 ; Rise       ; NADV            ;
;  AD_IN[1]  ; NADV       ; 2.294 ; 2.294 ; Rise       ; NADV            ;
;  AD_IN[2]  ; NADV       ; 2.238 ; 2.238 ; Rise       ; NADV            ;
;  AD_IN[3]  ; NADV       ; 2.307 ; 2.307 ; Rise       ; NADV            ;
;  AD_IN[4]  ; NADV       ; 2.335 ; 2.335 ; Rise       ; NADV            ;
;  AD_IN[5]  ; NADV       ; 2.423 ; 2.423 ; Rise       ; NADV            ;
;  AD_IN[6]  ; NADV       ; 2.356 ; 2.356 ; Rise       ; NADV            ;
;  AD_IN[7]  ; NADV       ; 2.188 ; 2.188 ; Rise       ; NADV            ;
;  AD_IN[15] ; NADV       ; 1.930 ; 1.930 ; Rise       ; NADV            ;
; AD_IN[*]   ; NWE        ; 2.411 ; 2.411 ; Rise       ; NWE             ;
;  AD_IN[0]  ; NWE        ; 2.050 ; 2.050 ; Rise       ; NWE             ;
;  AD_IN[1]  ; NWE        ; 2.147 ; 2.147 ; Rise       ; NWE             ;
;  AD_IN[2]  ; NWE        ; 2.106 ; 2.106 ; Rise       ; NWE             ;
;  AD_IN[3]  ; NWE        ; 2.140 ; 2.140 ; Rise       ; NWE             ;
;  AD_IN[4]  ; NWE        ; 2.275 ; 2.275 ; Rise       ; NWE             ;
;  AD_IN[5]  ; NWE        ; 2.411 ; 2.411 ; Rise       ; NWE             ;
;  AD_IN[6]  ; NWE        ; 2.296 ; 2.296 ; Rise       ; NWE             ;
;  AD_IN[7]  ; NWE        ; 2.138 ; 2.138 ; Rise       ; NWE             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; A16        ; NADV       ; -1.931 ; -1.931 ; Rise       ; NADV            ;
; A17        ; NADV       ; -1.922 ; -1.922 ; Rise       ; NADV            ;
; A18        ; NADV       ; -2.176 ; -2.176 ; Rise       ; NADV            ;
; AD_IN[*]   ; NADV       ; -1.810 ; -1.810 ; Rise       ; NADV            ;
;  AD_IN[0]  ; NADV       ; -1.973 ; -1.973 ; Rise       ; NADV            ;
;  AD_IN[1]  ; NADV       ; -2.174 ; -2.174 ; Rise       ; NADV            ;
;  AD_IN[2]  ; NADV       ; -2.118 ; -2.118 ; Rise       ; NADV            ;
;  AD_IN[3]  ; NADV       ; -2.187 ; -2.187 ; Rise       ; NADV            ;
;  AD_IN[4]  ; NADV       ; -2.215 ; -2.215 ; Rise       ; NADV            ;
;  AD_IN[5]  ; NADV       ; -2.303 ; -2.303 ; Rise       ; NADV            ;
;  AD_IN[6]  ; NADV       ; -2.236 ; -2.236 ; Rise       ; NADV            ;
;  AD_IN[7]  ; NADV       ; -2.068 ; -2.068 ; Rise       ; NADV            ;
;  AD_IN[15] ; NADV       ; -1.810 ; -1.810 ; Rise       ; NADV            ;
; AD_IN[*]   ; NWE        ; -1.911 ; -1.911 ; Rise       ; NWE             ;
;  AD_IN[0]  ; NWE        ; -1.911 ; -1.911 ; Rise       ; NWE             ;
;  AD_IN[1]  ; NWE        ; -2.008 ; -2.008 ; Rise       ; NWE             ;
;  AD_IN[2]  ; NWE        ; -1.967 ; -1.967 ; Rise       ; NWE             ;
;  AD_IN[3]  ; NWE        ; -2.001 ; -2.001 ; Rise       ; NWE             ;
;  AD_IN[4]  ; NWE        ; -2.136 ; -2.136 ; Rise       ; NWE             ;
;  AD_IN[5]  ; NWE        ; -2.272 ; -2.272 ; Rise       ; NWE             ;
;  AD_IN[6]  ; NWE        ; -2.157 ; -2.157 ; Rise       ; NWE             ;
;  AD_IN[7]  ; NWE        ; -1.999 ; -1.999 ; Rise       ; NWE             ;
+------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                       ;
+------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port  ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+------------+-------------------------+-------+-------+------------+-------------------------+
; ADDR_test0 ; NADV                    ; 4.204 ; 4.204 ; Rise       ; NADV                    ;
; pin_name1  ; NADV                    ; 4.105 ; 4.105 ; Rise       ; NADV                    ;
; pin_name2  ; NADV                    ; 4.161 ; 4.161 ; Rise       ; NADV                    ;
; AD_IN[*]   ; SAVE_ADDR:inst|ADDR[15] ; 4.095 ; 4.095 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[0]  ; SAVE_ADDR:inst|ADDR[15] ; 3.849 ; 3.849 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[1]  ; SAVE_ADDR:inst|ADDR[15] ; 3.972 ; 3.972 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[2]  ; SAVE_ADDR:inst|ADDR[15] ; 4.028 ; 4.028 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[3]  ; SAVE_ADDR:inst|ADDR[15] ; 4.095 ; 4.095 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[4]  ; SAVE_ADDR:inst|ADDR[15] ; 3.973 ; 3.973 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[5]  ; SAVE_ADDR:inst|ADDR[15] ; 4.013 ; 4.013 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[6]  ; SAVE_ADDR:inst|ADDR[15] ; 3.922 ; 3.922 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[7]  ; SAVE_ADDR:inst|ADDR[15] ; 3.925 ; 3.925 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
+------------+-------------------------+-------+-------+------------+-------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port  ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+------------+-------------------------+-------+-------+------------+-------------------------+
; ADDR_test0 ; NADV                    ; 4.204 ; 4.204 ; Rise       ; NADV                    ;
; pin_name1  ; NADV                    ; 4.105 ; 4.105 ; Rise       ; NADV                    ;
; pin_name2  ; NADV                    ; 4.161 ; 4.161 ; Rise       ; NADV                    ;
; AD_IN[*]   ; SAVE_ADDR:inst|ADDR[15] ; 3.849 ; 3.849 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[0]  ; SAVE_ADDR:inst|ADDR[15] ; 3.849 ; 3.849 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[1]  ; SAVE_ADDR:inst|ADDR[15] ; 3.972 ; 3.972 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[2]  ; SAVE_ADDR:inst|ADDR[15] ; 4.028 ; 4.028 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[3]  ; SAVE_ADDR:inst|ADDR[15] ; 4.095 ; 4.095 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[4]  ; SAVE_ADDR:inst|ADDR[15] ; 3.973 ; 3.973 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[5]  ; SAVE_ADDR:inst|ADDR[15] ; 4.013 ; 4.013 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[6]  ; SAVE_ADDR:inst|ADDR[15] ; 3.922 ; 3.922 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[7]  ; SAVE_ADDR:inst|ADDR[15] ; 3.925 ; 3.925 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
+------------+-------------------------+-------+-------+------------+-------------------------+


+-----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                     ;
+--------------------------+---------+---------+----------+---------+---------------------+
; Clock                    ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack         ; -2.967  ; -1.176  ; N/A      ; N/A     ; -2.567              ;
;  NADV                    ; -2.967  ; -0.603  ; N/A      ; N/A     ; -2.567              ;
;  NWE                     ; -2.256  ; -0.827  ; N/A      ; N/A     ; -2.567              ;
;  SAVE_ADDR:inst|ADDR[15] ; 0.544   ; -1.176  ; N/A      ; N/A     ; 0.500               ;
; Design-wide TNS          ; -68.64  ; -10.413 ; 0.0      ; 0.0     ; -232.184            ;
;  NADV                    ; -44.120 ; -4.824  ; N/A      ; N/A     ; -101.893            ;
;  NWE                     ; -24.520 ; -0.827  ; N/A      ; N/A     ; -130.291            ;
;  SAVE_ADDR:inst|ADDR[15] ; 0.000   ; -8.337  ; N/A      ; N/A     ; 0.000               ;
+--------------------------+---------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; A16        ; NADV       ; 3.969 ; 3.969 ; Rise       ; NADV            ;
; A17        ; NADV       ; 3.958 ; 3.958 ; Rise       ; NADV            ;
; A18        ; NADV       ; 4.364 ; 4.364 ; Rise       ; NADV            ;
; AD_IN[*]   ; NADV       ; 5.424 ; 5.424 ; Rise       ; NADV            ;
;  AD_IN[0]  ; NADV       ; 4.581 ; 4.581 ; Rise       ; NADV            ;
;  AD_IN[1]  ; NADV       ; 5.120 ; 5.120 ; Rise       ; NADV            ;
;  AD_IN[2]  ; NADV       ; 4.854 ; 4.854 ; Rise       ; NADV            ;
;  AD_IN[3]  ; NADV       ; 5.102 ; 5.102 ; Rise       ; NADV            ;
;  AD_IN[4]  ; NADV       ; 5.286 ; 5.286 ; Rise       ; NADV            ;
;  AD_IN[5]  ; NADV       ; 5.424 ; 5.424 ; Rise       ; NADV            ;
;  AD_IN[6]  ; NADV       ; 5.296 ; 5.296 ; Rise       ; NADV            ;
;  AD_IN[7]  ; NADV       ; 4.954 ; 4.954 ; Rise       ; NADV            ;
;  AD_IN[15] ; NADV       ; 4.173 ; 4.173 ; Rise       ; NADV            ;
; AD_IN[*]   ; NWE        ; 5.594 ; 5.594 ; Rise       ; NWE             ;
;  AD_IN[0]  ; NWE        ; 4.534 ; 4.534 ; Rise       ; NWE             ;
;  AD_IN[1]  ; NWE        ; 4.716 ; 4.716 ; Rise       ; NWE             ;
;  AD_IN[2]  ; NWE        ; 4.642 ; 4.642 ; Rise       ; NWE             ;
;  AD_IN[3]  ; NWE        ; 4.712 ; 4.712 ; Rise       ; NWE             ;
;  AD_IN[4]  ; NWE        ; 5.220 ; 5.220 ; Rise       ; NWE             ;
;  AD_IN[5]  ; NWE        ; 5.594 ; 5.594 ; Rise       ; NWE             ;
;  AD_IN[6]  ; NWE        ; 5.231 ; 5.231 ; Rise       ; NWE             ;
;  AD_IN[7]  ; NWE        ; 4.886 ; 4.886 ; Rise       ; NWE             ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; A16        ; NADV       ; -1.931 ; -1.931 ; Rise       ; NADV            ;
; A17        ; NADV       ; -1.922 ; -1.922 ; Rise       ; NADV            ;
; A18        ; NADV       ; -2.176 ; -2.176 ; Rise       ; NADV            ;
; AD_IN[*]   ; NADV       ; -1.810 ; -1.810 ; Rise       ; NADV            ;
;  AD_IN[0]  ; NADV       ; -1.973 ; -1.973 ; Rise       ; NADV            ;
;  AD_IN[1]  ; NADV       ; -2.174 ; -2.174 ; Rise       ; NADV            ;
;  AD_IN[2]  ; NADV       ; -2.118 ; -2.118 ; Rise       ; NADV            ;
;  AD_IN[3]  ; NADV       ; -2.187 ; -2.187 ; Rise       ; NADV            ;
;  AD_IN[4]  ; NADV       ; -2.215 ; -2.215 ; Rise       ; NADV            ;
;  AD_IN[5]  ; NADV       ; -2.303 ; -2.303 ; Rise       ; NADV            ;
;  AD_IN[6]  ; NADV       ; -2.236 ; -2.236 ; Rise       ; NADV            ;
;  AD_IN[7]  ; NADV       ; -2.068 ; -2.068 ; Rise       ; NADV            ;
;  AD_IN[15] ; NADV       ; -1.810 ; -1.810 ; Rise       ; NADV            ;
; AD_IN[*]   ; NWE        ; -1.911 ; -1.911 ; Rise       ; NWE             ;
;  AD_IN[0]  ; NWE        ; -1.911 ; -1.911 ; Rise       ; NWE             ;
;  AD_IN[1]  ; NWE        ; -2.008 ; -2.008 ; Rise       ; NWE             ;
;  AD_IN[2]  ; NWE        ; -1.967 ; -1.967 ; Rise       ; NWE             ;
;  AD_IN[3]  ; NWE        ; -2.001 ; -2.001 ; Rise       ; NWE             ;
;  AD_IN[4]  ; NWE        ; -2.136 ; -2.136 ; Rise       ; NWE             ;
;  AD_IN[5]  ; NWE        ; -2.272 ; -2.272 ; Rise       ; NWE             ;
;  AD_IN[6]  ; NWE        ; -2.157 ; -2.157 ; Rise       ; NWE             ;
;  AD_IN[7]  ; NWE        ; -1.999 ; -1.999 ; Rise       ; NWE             ;
+------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                         ;
+------------+-------------------------+--------+--------+------------+-------------------------+
; Data Port  ; Clock Port              ; Rise   ; Fall   ; Clock Edge ; Clock Reference         ;
+------------+-------------------------+--------+--------+------------+-------------------------+
; ADDR_test0 ; NADV                    ; 9.587  ; 9.587  ; Rise       ; NADV                    ;
; pin_name1  ; NADV                    ; 9.492  ; 9.492  ; Rise       ; NADV                    ;
; pin_name2  ; NADV                    ; 9.584  ; 9.584  ; Rise       ; NADV                    ;
; AD_IN[*]   ; SAVE_ADDR:inst|ADDR[15] ; 10.515 ; 10.515 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[0]  ; SAVE_ADDR:inst|ADDR[15] ; 9.939  ; 9.939  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[1]  ; SAVE_ADDR:inst|ADDR[15] ; 10.334 ; 10.334 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[2]  ; SAVE_ADDR:inst|ADDR[15] ; 10.320 ; 10.320 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[3]  ; SAVE_ADDR:inst|ADDR[15] ; 10.515 ; 10.515 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[4]  ; SAVE_ADDR:inst|ADDR[15] ; 10.086 ; 10.086 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[5]  ; SAVE_ADDR:inst|ADDR[15] ; 10.152 ; 10.152 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[6]  ; SAVE_ADDR:inst|ADDR[15] ; 9.906  ; 9.906  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[7]  ; SAVE_ADDR:inst|ADDR[15] ; 9.919  ; 9.919  ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
+------------+-------------------------+--------+--------+------------+-------------------------+


+---------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                               ;
+------------+-------------------------+-------+-------+------------+-------------------------+
; Data Port  ; Clock Port              ; Rise  ; Fall  ; Clock Edge ; Clock Reference         ;
+------------+-------------------------+-------+-------+------------+-------------------------+
; ADDR_test0 ; NADV                    ; 4.204 ; 4.204 ; Rise       ; NADV                    ;
; pin_name1  ; NADV                    ; 4.105 ; 4.105 ; Rise       ; NADV                    ;
; pin_name2  ; NADV                    ; 4.161 ; 4.161 ; Rise       ; NADV                    ;
; AD_IN[*]   ; SAVE_ADDR:inst|ADDR[15] ; 3.849 ; 3.849 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[0]  ; SAVE_ADDR:inst|ADDR[15] ; 3.849 ; 3.849 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[1]  ; SAVE_ADDR:inst|ADDR[15] ; 3.972 ; 3.972 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[2]  ; SAVE_ADDR:inst|ADDR[15] ; 4.028 ; 4.028 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[3]  ; SAVE_ADDR:inst|ADDR[15] ; 4.095 ; 4.095 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[4]  ; SAVE_ADDR:inst|ADDR[15] ; 3.973 ; 3.973 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[5]  ; SAVE_ADDR:inst|ADDR[15] ; 4.013 ; 4.013 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[6]  ; SAVE_ADDR:inst|ADDR[15] ; 3.922 ; 3.922 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
;  AD_IN[7]  ; SAVE_ADDR:inst|ADDR[15] ; 3.925 ; 3.925 ; Rise       ; SAVE_ADDR:inst|ADDR[15] ;
+------------+-------------------------+-------+-------+------------+-------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; NADV                    ; NADV                    ; 96       ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[15] ; NADV                    ; 8        ; 8        ; 0        ; 0        ;
; NADV                    ; NWE                     ; 11       ; 0        ; 0        ; 0        ;
; NWE                     ; NWE                     ; 8        ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[15] ; NWE                     ; 1        ; 1        ; 0        ; 0        ;
; NADV                    ; SAVE_ADDR:inst|ADDR[15] ; 8        ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; From Clock              ; To Clock                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------+-------------------------+----------+----------+----------+----------+
; NADV                    ; NADV                    ; 96       ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[15] ; NADV                    ; 8        ; 8        ; 0        ; 0        ;
; NADV                    ; NWE                     ; 11       ; 0        ; 0        ; 0        ;
; NWE                     ; NWE                     ; 8        ; 0        ; 0        ; 0        ;
; SAVE_ADDR:inst|ADDR[15] ; NWE                     ; 1        ; 1        ; 0        ; 0        ;
; NADV                    ; SAVE_ADDR:inst|ADDR[15] ; 8        ; 0        ; 0        ; 0        ;
+-------------------------+-------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 29    ; 29   ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 27    ; 27   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Apr 01 19:59:55 2015
Info: Command: quartus_sta FPGA_EP2C -c FPGA_EP2C
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FPGA_EP2C.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name NADV NADV
    Info (332105): create_clock -period 1.000 -name NWE NWE
    Info (332105): create_clock -period 1.000 -name SAVE_ADDR:inst|ADDR[15] SAVE_ADDR:inst|ADDR[15]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.967
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.967       -44.120 NADV 
    Info (332119):    -2.256       -24.520 NWE 
    Info (332119):     0.561         0.000 SAVE_ADDR:inst|ADDR[15] 
Info (332146): Worst-case hold slack is -1.176
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.176        -8.337 SAVE_ADDR:inst|ADDR[15] 
    Info (332119):    -0.620        -0.620 NWE 
    Info (332119):    -0.182        -1.456 NADV 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.567      -130.291 NWE 
    Info (332119):    -2.567      -101.893 NADV 
    Info (332119):     0.500         0.000 SAVE_ADDR:inst|ADDR[15] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.457
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.457       -11.656 NWE 
    Info (332119):    -0.979        -8.136 NADV 
    Info (332119):     0.544         0.000 SAVE_ADDR:inst|ADDR[15] 
Info (332146): Worst-case hold slack is -0.827
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.827        -0.827 NWE 
    Info (332119):    -0.603        -4.824 NADV 
    Info (332119):    -0.011        -0.025 SAVE_ADDR:inst|ADDR[15] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880       -95.380 NWE 
    Info (332119):    -1.880       -73.540 NADV 
    Info (332119):     0.500         0.000 SAVE_ADDR:inst|ADDR[15] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 433 megabytes
    Info: Processing ended: Wed Apr 01 19:59:56 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


