// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module max_pool_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv_out_0_V_address0,
        conv_out_0_V_ce0,
        conv_out_0_V_q0,
        conv_out_0_V_address1,
        conv_out_0_V_ce1,
        conv_out_0_V_q1,
        conv_out_1_V_address0,
        conv_out_1_V_ce0,
        conv_out_1_V_q0,
        conv_out_1_V_address1,
        conv_out_1_V_ce1,
        conv_out_1_V_q1,
        conv_out_2_V_address0,
        conv_out_2_V_ce0,
        conv_out_2_V_q0,
        conv_out_2_V_address1,
        conv_out_2_V_ce1,
        conv_out_2_V_q1,
        conv_out_3_V_address0,
        conv_out_3_V_ce0,
        conv_out_3_V_q0,
        conv_out_3_V_address1,
        conv_out_3_V_ce1,
        conv_out_3_V_q1,
        conv_out_4_V_address0,
        conv_out_4_V_ce0,
        conv_out_4_V_q0,
        conv_out_4_V_address1,
        conv_out_4_V_ce1,
        conv_out_4_V_q1,
        max_pool_out_V_address0,
        max_pool_out_V_ce0,
        max_pool_out_V_we0,
        max_pool_out_V_d0,
        max_pool_out_V_address1,
        max_pool_out_V_ce1,
        max_pool_out_V_we1,
        max_pool_out_V_d1
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_pp0_stage0 = 5'd2;
parameter    ap_ST_fsm_pp0_stage1 = 5'd4;
parameter    ap_ST_fsm_pp0_stage2 = 5'd8;
parameter    ap_ST_fsm_state7 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] conv_out_0_V_address0;
output   conv_out_0_V_ce0;
input  [13:0] conv_out_0_V_q0;
output  [9:0] conv_out_0_V_address1;
output   conv_out_0_V_ce1;
input  [13:0] conv_out_0_V_q1;
output  [8:0] conv_out_1_V_address0;
output   conv_out_1_V_ce0;
input  [13:0] conv_out_1_V_q0;
output  [8:0] conv_out_1_V_address1;
output   conv_out_1_V_ce1;
input  [13:0] conv_out_1_V_q1;
output  [8:0] conv_out_2_V_address0;
output   conv_out_2_V_ce0;
input  [13:0] conv_out_2_V_q0;
output  [8:0] conv_out_2_V_address1;
output   conv_out_2_V_ce1;
input  [13:0] conv_out_2_V_q1;
output  [8:0] conv_out_3_V_address0;
output   conv_out_3_V_ce0;
input  [13:0] conv_out_3_V_q0;
output  [8:0] conv_out_3_V_address1;
output   conv_out_3_V_ce1;
input  [13:0] conv_out_3_V_q1;
output  [8:0] conv_out_4_V_address0;
output   conv_out_4_V_ce0;
input  [13:0] conv_out_4_V_q0;
output  [8:0] conv_out_4_V_address1;
output   conv_out_4_V_ce1;
input  [13:0] conv_out_4_V_q1;
output  [8:0] max_pool_out_V_address0;
output   max_pool_out_V_ce0;
output   max_pool_out_V_we0;
output  [13:0] max_pool_out_V_d0;
output  [8:0] max_pool_out_V_address1;
output   max_pool_out_V_ce1;
output   max_pool_out_V_we1;
output  [13:0] max_pool_out_V_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] conv_out_0_V_address0;
reg conv_out_0_V_ce0;
reg[9:0] conv_out_0_V_address1;
reg conv_out_0_V_ce1;
reg[8:0] conv_out_1_V_address0;
reg conv_out_1_V_ce0;
reg[8:0] conv_out_1_V_address1;
reg conv_out_1_V_ce1;
reg[8:0] conv_out_2_V_address0;
reg conv_out_2_V_ce0;
reg[8:0] conv_out_2_V_address1;
reg conv_out_2_V_ce1;
reg[8:0] conv_out_3_V_address0;
reg conv_out_3_V_ce0;
reg[8:0] conv_out_3_V_address1;
reg conv_out_3_V_ce1;
reg[8:0] conv_out_4_V_address0;
reg conv_out_4_V_ce0;
reg[8:0] conv_out_4_V_address1;
reg conv_out_4_V_ce1;
reg[8:0] max_pool_out_V_address0;
reg max_pool_out_V_ce0;
reg max_pool_out_V_we0;
reg[13:0] max_pool_out_V_d0;
reg[8:0] max_pool_out_V_address1;
reg max_pool_out_V_ce1;
reg max_pool_out_V_we1;
reg[13:0] max_pool_out_V_d1;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [6:0] indvar_flatten_reg_360;
reg   [4:0] f_0_reg_371;
reg   [2:0] r_0_reg_382;
wire   [0:0] icmp_ln10_fu_393_p2;
reg   [0:0] icmp_ln10_reg_1099;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln10_reg_1099_pp0_iter1_reg;
wire   [6:0] add_ln10_fu_399_p2;
reg   [6:0] add_ln10_reg_1103;
reg    ap_enable_reg_pp0_iter0;
wire   [2:0] select_ln29_20_fu_417_p3;
reg   [2:0] select_ln29_20_reg_1108;
wire   [4:0] select_ln29_21_fu_425_p3;
reg   [4:0] select_ln29_21_reg_1114;
wire   [9:0] zext_ln14_1_fu_437_p1;
reg   [9:0] zext_ln14_1_reg_1119;
wire   [8:0] tmp_fu_449_p3;
reg   [8:0] tmp_reg_1129;
wire   [10:0] add_ln1494_fu_526_p2;
reg   [10:0] add_ln1494_reg_1139;
wire   [63:0] zext_ln1494_3_fu_570_p1;
reg   [63:0] zext_ln1494_3_reg_1149;
wire   [3:0] or_ln26_fu_576_p2;
reg   [3:0] or_ln26_reg_1180;
wire   [10:0] add_ln1494_4_fu_629_p2;
reg   [10:0] add_ln1494_4_reg_1190;
wire   [63:0] zext_ln1494_5_fu_643_p1;
reg   [63:0] zext_ln1494_5_reg_1195;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state3_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire   [13:0] select_ln29_2_fu_733_p3;
reg   [13:0] select_ln29_2_reg_1261;
wire   [13:0] select_ln29_6_fu_783_p3;
reg   [13:0] select_ln29_6_reg_1267;
wire   [12:0] select_ln29_8_fu_801_p3;
reg   [12:0] select_ln29_8_reg_1273;
reg   [13:0] conv_out_4_V_load_1_reg_1278;
wire   [12:0] select_ln29_12_fu_819_p3;
reg   [12:0] select_ln29_12_reg_1284;
wire   [12:0] select_ln29_16_fu_837_p3;
reg   [12:0] select_ln29_16_reg_1289;
wire   [9:0] add_ln203_fu_859_p2;
reg   [9:0] add_ln203_reg_1294;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state4_pp0_stage2_iter0;
wire    ap_block_pp0_stage2_11001;
wire   [13:0] select_ln29_11_fu_952_p3;
reg   [13:0] select_ln29_11_reg_1301;
wire   [13:0] select_ln29_15_fu_997_p3;
reg   [13:0] select_ln29_15_reg_1306;
wire   [13:0] select_ln29_19_fu_1042_p3;
reg   [13:0] select_ln29_19_reg_1311;
wire   [2:0] r_fu_1050_p2;
reg   [2:0] r_reg_1316;
wire   [9:0] add_ln203_9_fu_1090_p2;
reg   [9:0] add_ln203_9_reg_1321;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage1_subdone;
reg   [6:0] ap_phi_mux_indvar_flatten_phi_fu_364_p4;
wire    ap_block_pp0_stage0;
reg   [4:0] ap_phi_mux_f_0_phi_fu_375_p4;
reg   [2:0] ap_phi_mux_r_0_phi_fu_386_p4;
wire  signed [63:0] sext_ln1494_fu_515_p1;
wire   [63:0] zext_ln1494_2_fu_542_p1;
wire  signed [63:0] sext_ln1494_2_fu_618_p1;
wire  signed [63:0] sext_ln1494_1_fu_649_p1;
wire    ap_block_pp0_stage1;
wire  signed [63:0] sext_ln1494_3_fu_689_p1;
wire   [63:0] zext_ln1494_7_fu_719_p1;
wire   [63:0] zext_ln203_2_fu_870_p1;
wire    ap_block_pp0_stage2;
wire  signed [63:0] sext_ln203_fu_886_p1;
wire  signed [63:0] sext_ln203_1_fu_1065_p1;
wire  signed [63:0] sext_ln203_2_fu_1080_p1;
wire  signed [63:0] sext_ln203_3_fu_1095_p1;
wire   [13:0] select_ln29_3_fu_896_p3;
wire   [13:0] select_ln29_7_fu_909_p3;
wire   [0:0] icmp_ln13_fu_411_p2;
wire   [4:0] f_fu_405_p2;
wire   [9:0] tmp_3_fu_457_p3;
wire   [7:0] tmp_4_fu_469_p3;
wire   [10:0] zext_ln1494_fu_465_p1;
wire   [10:0] zext_ln1494_1_fu_477_p1;
wire   [10:0] sub_ln1494_fu_481_p2;
wire   [4:0] trunc_ln1494_fu_487_p1;
wire   [5:0] tmp_5_fu_497_p4;
wire   [4:0] or_ln1494_fu_491_p2;
wire   [10:0] tmp_6_fu_507_p3;
wire   [10:0] zext_ln14_fu_433_p1;
wire   [10:0] or_ln1494_1_fu_520_p2;
wire   [8:0] tmp_9_fu_532_p4;
wire   [8:0] or_ln1494_2_fu_550_p2;
wire   [9:0] tmp_10_cast_fu_556_p3;
wire   [9:0] add_ln1494_1_fu_564_p2;
wire   [3:0] shl_ln_fu_441_p3;
wire   [9:0] tmp_s_fu_582_p3;
wire   [7:0] tmp_7_fu_594_p3;
wire   [10:0] zext_ln1494_4_fu_590_p1;
wire   [10:0] zext_ln1494_6_fu_602_p1;
wire   [10:0] sub_ln1494_1_fu_606_p2;
wire   [10:0] add_ln1494_2_fu_612_p2;
wire   [10:0] add_ln1494_3_fu_623_p2;
wire   [8:0] tmp_10_fu_635_p3;
wire   [0:0] icmp_ln1494_fu_657_p2;
wire   [12:0] trunc_ln1494_1_fu_653_p1;
wire   [12:0] select_ln29_fu_663_p3;
wire   [13:0] zext_ln29_fu_671_p1;
wire   [0:0] icmp_ln1494_1_fu_675_p2;
wire   [8:0] tmp_8_fu_693_p3;
wire   [8:0] or_ln1494_3_fu_700_p2;
wire   [9:0] tmp_15_cast_fu_706_p3;
wire   [9:0] add_ln1494_5_fu_714_p2;
wire   [13:0] select_ln29_1_fu_681_p3;
wire   [0:0] icmp_ln1494_2_fu_727_p2;
wire   [0:0] icmp_ln1494_4_fu_745_p2;
wire   [12:0] trunc_ln1494_2_fu_741_p1;
wire   [12:0] select_ln29_4_fu_751_p3;
wire   [13:0] zext_ln29_1_fu_759_p1;
wire   [0:0] icmp_ln1494_5_fu_763_p2;
wire   [13:0] select_ln29_5_fu_769_p3;
wire   [0:0] icmp_ln1494_6_fu_777_p2;
wire   [0:0] icmp_ln1494_8_fu_795_p2;
wire   [12:0] trunc_ln1494_3_fu_791_p1;
wire   [0:0] icmp_ln1494_12_fu_813_p2;
wire   [12:0] trunc_ln1494_4_fu_809_p1;
wire   [0:0] icmp_ln1494_16_fu_831_p2;
wire   [12:0] trunc_ln1494_5_fu_827_p1;
wire   [6:0] tmp_2_fu_848_p3;
wire   [9:0] zext_ln203_fu_845_p1;
wire   [9:0] zext_ln203_1_fu_855_p1;
wire   [9:0] add_ln203_1_fu_865_p2;
wire   [9:0] add_ln203_2_fu_875_p2;
wire   [9:0] add_ln203_3_fu_881_p2;
wire   [0:0] icmp_ln1494_3_fu_891_p2;
wire   [0:0] icmp_ln1494_7_fu_904_p2;
wire   [13:0] zext_ln29_2_fu_917_p1;
wire   [0:0] icmp_ln1494_9_fu_920_p2;
wire   [13:0] select_ln29_9_fu_926_p3;
wire   [0:0] icmp_ln1494_10_fu_934_p2;
wire   [13:0] select_ln29_10_fu_939_p3;
wire   [0:0] icmp_ln1494_11_fu_946_p2;
wire   [13:0] zext_ln29_3_fu_960_p1;
wire   [0:0] icmp_ln1494_13_fu_963_p2;
wire   [13:0] select_ln29_13_fu_969_p3;
wire   [0:0] icmp_ln1494_14_fu_977_p2;
wire   [13:0] select_ln29_14_fu_983_p3;
wire   [0:0] icmp_ln1494_15_fu_991_p2;
wire   [13:0] zext_ln29_4_fu_1005_p1;
wire   [0:0] icmp_ln1494_17_fu_1008_p2;
wire   [13:0] select_ln29_17_fu_1014_p3;
wire   [0:0] icmp_ln1494_18_fu_1022_p2;
wire   [13:0] select_ln29_18_fu_1028_p3;
wire   [0:0] icmp_ln1494_19_fu_1036_p2;
wire   [9:0] add_ln203_4_fu_1055_p2;
wire   [9:0] add_ln203_5_fu_1060_p2;
wire   [9:0] add_ln203_6_fu_1070_p2;
wire   [9:0] add_ln203_7_fu_1075_p2;
wire   [9:0] add_ln203_8_fu_1085_p2;
wire    ap_CS_fsm_state7;
reg   [4:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_1099 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        f_0_reg_371 <= select_ln29_21_reg_1114;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        f_0_reg_371 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_1099 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        indvar_flatten_reg_360 <= add_ln10_reg_1103;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        indvar_flatten_reg_360 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_1099 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        r_0_reg_382 <= r_reg_1316;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        r_0_reg_382 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        add_ln10_reg_1103 <= add_ln10_fu_399_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_fu_393_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln1494_4_reg_1190 <= add_ln1494_4_fu_629_p2;
        add_ln1494_reg_1139 <= add_ln1494_fu_526_p2;
        or_ln26_reg_1180[3 : 1] <= or_ln26_fu_576_p2[3 : 1];
        select_ln29_20_reg_1108 <= select_ln29_20_fu_417_p3;
        tmp_reg_1129[8 : 6] <= tmp_fu_449_p3[8 : 6];
        zext_ln1494_3_reg_1149[9 : 0] <= zext_ln1494_3_fu_570_p1[9 : 0];
        zext_ln1494_5_reg_1195[4 : 0] <= zext_ln1494_5_fu_643_p1[4 : 0];
zext_ln1494_5_reg_1195[8 : 6] <= zext_ln1494_5_fu_643_p1[8 : 6];
        zext_ln14_1_reg_1119[4 : 0] <= zext_ln14_1_fu_437_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_1099 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln203_9_reg_1321 <= add_ln203_9_fu_1090_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_1099 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln203_reg_1294[9 : 4] <= add_ln203_fu_859_p2[9 : 4];
        select_ln29_11_reg_1301 <= select_ln29_11_fu_952_p3;
        select_ln29_15_reg_1306 <= select_ln29_15_fu_997_p3;
        select_ln29_19_reg_1311 <= select_ln29_19_fu_1042_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_1099 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        conv_out_4_V_load_1_reg_1278 <= conv_out_4_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln10_reg_1099 <= icmp_ln10_fu_393_p2;
        icmp_ln10_reg_1099_pp0_iter1_reg <= icmp_ln10_reg_1099;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_1099 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        r_reg_1316 <= r_fu_1050_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln10_reg_1099 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))) begin
        select_ln29_12_reg_1284 <= select_ln29_12_fu_819_p3;
        select_ln29_16_reg_1289 <= select_ln29_16_fu_837_p3;
        select_ln29_2_reg_1261 <= select_ln29_2_fu_733_p3;
        select_ln29_6_reg_1267 <= select_ln29_6_fu_783_p3;
        select_ln29_8_reg_1273 <= select_ln29_8_fu_801_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_fu_393_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        select_ln29_21_reg_1114 <= select_ln29_21_fu_425_p3;
    end
end

always @ (*) begin
    if ((icmp_ln10_fu_393_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_1099 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_f_0_phi_fu_375_p4 = select_ln29_21_reg_1114;
    end else begin
        ap_phi_mux_f_0_phi_fu_375_p4 = f_0_reg_371;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_1099 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_indvar_flatten_phi_fu_364_p4 = add_ln10_reg_1103;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_364_p4 = indvar_flatten_reg_360;
    end
end

always @ (*) begin
    if (((icmp_ln10_reg_1099 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_phi_mux_r_0_phi_fu_386_p4 = r_reg_1316;
    end else begin
        ap_phi_mux_r_0_phi_fu_386_p4 = r_0_reg_382;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_0_V_address0 = sext_ln1494_1_fu_649_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_0_V_address0 = sext_ln1494_fu_515_p1;
        end else begin
            conv_out_0_V_address0 = 'bx;
        end
    end else begin
        conv_out_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_0_V_address1 = sext_ln1494_3_fu_689_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_0_V_address1 = sext_ln1494_2_fu_618_p1;
        end else begin
            conv_out_0_V_address1 = 'bx;
        end
    end else begin
        conv_out_0_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_out_0_V_ce0 = 1'b1;
    end else begin
        conv_out_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_out_0_V_ce1 = 1'b1;
    end else begin
        conv_out_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_1_V_address0 = zext_ln1494_5_reg_1195;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_1_V_address0 = zext_ln1494_2_fu_542_p1;
        end else begin
            conv_out_1_V_address0 = 'bx;
        end
    end else begin
        conv_out_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_1_V_address1 = zext_ln1494_7_fu_719_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_1_V_address1 = zext_ln1494_3_fu_570_p1;
        end else begin
            conv_out_1_V_address1 = 'bx;
        end
    end else begin
        conv_out_1_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_out_1_V_ce0 = 1'b1;
    end else begin
        conv_out_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_out_1_V_ce1 = 1'b1;
    end else begin
        conv_out_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_2_V_address0 = zext_ln1494_3_reg_1149;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_2_V_address0 = zext_ln1494_2_fu_542_p1;
        end else begin
            conv_out_2_V_address0 = 'bx;
        end
    end else begin
        conv_out_2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_2_V_address1 = zext_ln1494_7_fu_719_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_2_V_address1 = zext_ln1494_5_fu_643_p1;
        end else begin
            conv_out_2_V_address1 = 'bx;
        end
    end else begin
        conv_out_2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_out_2_V_ce0 = 1'b1;
    end else begin
        conv_out_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_out_2_V_ce1 = 1'b1;
    end else begin
        conv_out_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_3_V_address0 = zext_ln1494_5_reg_1195;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_3_V_address0 = zext_ln1494_2_fu_542_p1;
        end else begin
            conv_out_3_V_address0 = 'bx;
        end
    end else begin
        conv_out_3_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_3_V_address1 = zext_ln1494_7_fu_719_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_3_V_address1 = zext_ln1494_3_fu_570_p1;
        end else begin
            conv_out_3_V_address1 = 'bx;
        end
    end else begin
        conv_out_3_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_out_3_V_ce0 = 1'b1;
    end else begin
        conv_out_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_out_3_V_ce1 = 1'b1;
    end else begin
        conv_out_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_4_V_address0 = zext_ln1494_3_reg_1149;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_4_V_address0 = zext_ln1494_2_fu_542_p1;
        end else begin
            conv_out_4_V_address0 = 'bx;
        end
    end else begin
        conv_out_4_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            conv_out_4_V_address1 = zext_ln1494_7_fu_719_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            conv_out_4_V_address1 = zext_ln1494_5_fu_643_p1;
        end else begin
            conv_out_4_V_address1 = 'bx;
        end
    end else begin
        conv_out_4_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_out_4_V_ce0 = 1'b1;
    end else begin
        conv_out_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001)))) begin
        conv_out_4_V_ce1 = 1'b1;
    end else begin
        conv_out_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        max_pool_out_V_address0 = sext_ln203_3_fu_1095_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        max_pool_out_V_address0 = sext_ln203_1_fu_1065_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        max_pool_out_V_address0 = sext_ln203_fu_886_p1;
    end else begin
        max_pool_out_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        max_pool_out_V_address1 = sext_ln203_2_fu_1080_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        max_pool_out_V_address1 = zext_ln203_2_fu_870_p1;
    end else begin
        max_pool_out_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        max_pool_out_V_ce0 = 1'b1;
    end else begin
        max_pool_out_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        max_pool_out_V_ce1 = 1'b1;
    end else begin
        max_pool_out_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        max_pool_out_V_d0 = select_ln29_19_reg_1311;
    end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        max_pool_out_V_d0 = select_ln29_11_reg_1301;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        max_pool_out_V_d0 = select_ln29_7_fu_909_p3;
    end else begin
        max_pool_out_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        max_pool_out_V_d1 = select_ln29_15_reg_1306;
    end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        max_pool_out_V_d1 = select_ln29_3_fu_896_p3;
    end else begin
        max_pool_out_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_1099 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln10_reg_1099_pp0_iter1_reg == 1'd0)) | ((icmp_ln10_reg_1099 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        max_pool_out_V_we0 = 1'b1;
    end else begin
        max_pool_out_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln10_reg_1099 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((icmp_ln10_reg_1099 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
        max_pool_out_V_we1 = 1'b1;
    end else begin
        max_pool_out_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln10_fu_393_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else if (((icmp_ln10_fu_393_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((~((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b0)) & (1'b0 == ap_block_pp0_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln10_fu_399_p2 = (ap_phi_mux_indvar_flatten_phi_fu_364_p4 + 7'd1);

assign add_ln1494_1_fu_564_p2 = (zext_ln14_1_fu_437_p1 + tmp_10_cast_fu_556_p3);

assign add_ln1494_2_fu_612_p2 = (zext_ln14_fu_433_p1 + sub_ln1494_1_fu_606_p2);

assign add_ln1494_3_fu_623_p2 = (11'd16 + sub_ln1494_1_fu_606_p2);

assign add_ln1494_4_fu_629_p2 = (zext_ln14_fu_433_p1 + add_ln1494_3_fu_623_p2);

assign add_ln1494_5_fu_714_p2 = (zext_ln14_1_reg_1119 + tmp_15_cast_fu_706_p3);

assign add_ln1494_fu_526_p2 = (zext_ln14_fu_433_p1 + or_ln1494_1_fu_520_p2);

assign add_ln203_1_fu_865_p2 = (zext_ln14_1_reg_1119 + add_ln203_fu_859_p2);

assign add_ln203_2_fu_875_p2 = (10'd16 + add_ln203_fu_859_p2);

assign add_ln203_3_fu_881_p2 = (zext_ln14_1_reg_1119 + add_ln203_2_fu_875_p2);

assign add_ln203_4_fu_1055_p2 = (10'd32 + add_ln203_reg_1294);

assign add_ln203_5_fu_1060_p2 = (zext_ln14_1_reg_1119 + add_ln203_4_fu_1055_p2);

assign add_ln203_6_fu_1070_p2 = (10'd48 + add_ln203_reg_1294);

assign add_ln203_7_fu_1075_p2 = (zext_ln14_1_reg_1119 + add_ln203_6_fu_1070_p2);

assign add_ln203_8_fu_1085_p2 = (10'd64 + add_ln203_reg_1294);

assign add_ln203_9_fu_1090_p2 = (zext_ln14_1_reg_1119 + add_ln203_8_fu_1085_p2);

assign add_ln203_fu_859_p2 = (zext_ln203_fu_845_p1 + zext_ln203_1_fu_855_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign f_fu_405_p2 = (5'd1 + ap_phi_mux_f_0_phi_fu_375_p4);

assign icmp_ln10_fu_393_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_364_p4 == 7'd80) ? 1'b1 : 1'b0);

assign icmp_ln13_fu_411_p2 = ((ap_phi_mux_r_0_phi_fu_386_p4 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln1494_10_fu_934_p2 = (($signed(conv_out_4_V_load_1_reg_1278) > $signed(select_ln29_9_fu_926_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_11_fu_946_p2 = (($signed(conv_out_0_V_q1) > $signed(select_ln29_10_fu_939_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_12_fu_813_p2 = (($signed(conv_out_1_V_q1) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_13_fu_963_p2 = (($signed(conv_out_2_V_q0) > $signed(zext_ln29_3_fu_960_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_14_fu_977_p2 = (($signed(conv_out_1_V_q1) > $signed(select_ln29_13_fu_969_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_15_fu_991_p2 = (($signed(conv_out_2_V_q1) > $signed(select_ln29_14_fu_983_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_16_fu_831_p2 = (($signed(conv_out_3_V_q1) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_17_fu_1008_p2 = (($signed(conv_out_4_V_q0) > $signed(zext_ln29_4_fu_1005_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_18_fu_1022_p2 = (($signed(conv_out_3_V_q1) > $signed(select_ln29_17_fu_1014_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_19_fu_1036_p2 = (($signed(conv_out_4_V_q1) > $signed(select_ln29_18_fu_1028_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_1_fu_675_p2 = (($signed(conv_out_1_V_q0) > $signed(zext_ln29_fu_671_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_2_fu_727_p2 = (($signed(conv_out_0_V_q1) > $signed(select_ln29_1_fu_681_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_3_fu_891_p2 = (($signed(conv_out_1_V_q0) > $signed(select_ln29_2_reg_1261)) ? 1'b1 : 1'b0);

assign icmp_ln1494_4_fu_745_p2 = (($signed(conv_out_2_V_q0) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_5_fu_763_p2 = (($signed(conv_out_3_V_q0) > $signed(zext_ln29_1_fu_759_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_6_fu_777_p2 = (($signed(conv_out_2_V_q1) > $signed(select_ln29_5_fu_769_p3)) ? 1'b1 : 1'b0);

assign icmp_ln1494_7_fu_904_p2 = (($signed(conv_out_3_V_q0) > $signed(select_ln29_6_reg_1267)) ? 1'b1 : 1'b0);

assign icmp_ln1494_8_fu_795_p2 = (($signed(conv_out_4_V_q0) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_9_fu_920_p2 = (($signed(conv_out_0_V_q0) > $signed(zext_ln29_2_fu_917_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_657_p2 = (($signed(conv_out_0_V_q0) > $signed(14'd0)) ? 1'b1 : 1'b0);

assign or_ln1494_1_fu_520_p2 = (sub_ln1494_fu_481_p2 | 11'd16);

assign or_ln1494_2_fu_550_p2 = (tmp_fu_449_p3 | 9'd16);

assign or_ln1494_3_fu_700_p2 = (tmp_8_fu_693_p3 | 9'd16);

assign or_ln1494_fu_491_p2 = (trunc_ln1494_fu_487_p1 | select_ln29_21_fu_425_p3);

assign or_ln26_fu_576_p2 = (shl_ln_fu_441_p3 | 4'd1);

assign r_fu_1050_p2 = (3'd1 + select_ln29_20_reg_1108);

assign select_ln29_10_fu_939_p3 = ((icmp_ln1494_10_fu_934_p2[0:0] === 1'b1) ? conv_out_4_V_load_1_reg_1278 : select_ln29_9_fu_926_p3);

assign select_ln29_11_fu_952_p3 = ((icmp_ln1494_11_fu_946_p2[0:0] === 1'b1) ? conv_out_0_V_q1 : select_ln29_10_fu_939_p3);

assign select_ln29_12_fu_819_p3 = ((icmp_ln1494_12_fu_813_p2[0:0] === 1'b1) ? trunc_ln1494_4_fu_809_p1 : 13'd0);

assign select_ln29_13_fu_969_p3 = ((icmp_ln1494_13_fu_963_p2[0:0] === 1'b1) ? conv_out_2_V_q0 : zext_ln29_3_fu_960_p1);

assign select_ln29_14_fu_983_p3 = ((icmp_ln1494_14_fu_977_p2[0:0] === 1'b1) ? conv_out_1_V_q1 : select_ln29_13_fu_969_p3);

assign select_ln29_15_fu_997_p3 = ((icmp_ln1494_15_fu_991_p2[0:0] === 1'b1) ? conv_out_2_V_q1 : select_ln29_14_fu_983_p3);

assign select_ln29_16_fu_837_p3 = ((icmp_ln1494_16_fu_831_p2[0:0] === 1'b1) ? trunc_ln1494_5_fu_827_p1 : 13'd0);

assign select_ln29_17_fu_1014_p3 = ((icmp_ln1494_17_fu_1008_p2[0:0] === 1'b1) ? conv_out_4_V_q0 : zext_ln29_4_fu_1005_p1);

assign select_ln29_18_fu_1028_p3 = ((icmp_ln1494_18_fu_1022_p2[0:0] === 1'b1) ? conv_out_3_V_q1 : select_ln29_17_fu_1014_p3);

assign select_ln29_19_fu_1042_p3 = ((icmp_ln1494_19_fu_1036_p2[0:0] === 1'b1) ? conv_out_4_V_q1 : select_ln29_18_fu_1028_p3);

assign select_ln29_1_fu_681_p3 = ((icmp_ln1494_1_fu_675_p2[0:0] === 1'b1) ? conv_out_1_V_q0 : zext_ln29_fu_671_p1);

assign select_ln29_20_fu_417_p3 = ((icmp_ln13_fu_411_p2[0:0] === 1'b1) ? 3'd0 : ap_phi_mux_r_0_phi_fu_386_p4);

assign select_ln29_21_fu_425_p3 = ((icmp_ln13_fu_411_p2[0:0] === 1'b1) ? f_fu_405_p2 : ap_phi_mux_f_0_phi_fu_375_p4);

assign select_ln29_2_fu_733_p3 = ((icmp_ln1494_2_fu_727_p2[0:0] === 1'b1) ? conv_out_0_V_q1 : select_ln29_1_fu_681_p3);

assign select_ln29_3_fu_896_p3 = ((icmp_ln1494_3_fu_891_p2[0:0] === 1'b1) ? conv_out_1_V_q0 : select_ln29_2_reg_1261);

assign select_ln29_4_fu_751_p3 = ((icmp_ln1494_4_fu_745_p2[0:0] === 1'b1) ? trunc_ln1494_2_fu_741_p1 : 13'd0);

assign select_ln29_5_fu_769_p3 = ((icmp_ln1494_5_fu_763_p2[0:0] === 1'b1) ? conv_out_3_V_q0 : zext_ln29_1_fu_759_p1);

assign select_ln29_6_fu_783_p3 = ((icmp_ln1494_6_fu_777_p2[0:0] === 1'b1) ? conv_out_2_V_q1 : select_ln29_5_fu_769_p3);

assign select_ln29_7_fu_909_p3 = ((icmp_ln1494_7_fu_904_p2[0:0] === 1'b1) ? conv_out_3_V_q0 : select_ln29_6_reg_1267);

assign select_ln29_8_fu_801_p3 = ((icmp_ln1494_8_fu_795_p2[0:0] === 1'b1) ? trunc_ln1494_3_fu_791_p1 : 13'd0);

assign select_ln29_9_fu_926_p3 = ((icmp_ln1494_9_fu_920_p2[0:0] === 1'b1) ? conv_out_0_V_q0 : zext_ln29_2_fu_917_p1);

assign select_ln29_fu_663_p3 = ((icmp_ln1494_fu_657_p2[0:0] === 1'b1) ? trunc_ln1494_1_fu_653_p1 : 13'd0);

assign sext_ln1494_1_fu_649_p1 = $signed(add_ln1494_reg_1139);

assign sext_ln1494_2_fu_618_p1 = $signed(add_ln1494_2_fu_612_p2);

assign sext_ln1494_3_fu_689_p1 = $signed(add_ln1494_4_reg_1190);

assign sext_ln1494_fu_515_p1 = $signed(tmp_6_fu_507_p3);

assign sext_ln203_1_fu_1065_p1 = $signed(add_ln203_5_fu_1060_p2);

assign sext_ln203_2_fu_1080_p1 = $signed(add_ln203_7_fu_1075_p2);

assign sext_ln203_3_fu_1095_p1 = $signed(add_ln203_9_reg_1321);

assign sext_ln203_fu_886_p1 = $signed(add_ln203_3_fu_881_p2);

assign shl_ln_fu_441_p3 = {{select_ln29_20_fu_417_p3}, {1'd0}};

assign sub_ln1494_1_fu_606_p2 = (zext_ln1494_4_fu_590_p1 - zext_ln1494_6_fu_602_p1);

assign sub_ln1494_fu_481_p2 = (zext_ln1494_fu_465_p1 - zext_ln1494_1_fu_477_p1);

assign tmp_10_cast_fu_556_p3 = {{1'd0}, {or_ln1494_2_fu_550_p2}};

assign tmp_10_fu_635_p3 = {{or_ln26_fu_576_p2}, {select_ln29_21_fu_425_p3}};

assign tmp_15_cast_fu_706_p3 = {{1'd0}, {or_ln1494_3_fu_700_p2}};

assign tmp_2_fu_848_p3 = {{select_ln29_20_reg_1108}, {4'd0}};

assign tmp_3_fu_457_p3 = {{select_ln29_20_fu_417_p3}, {7'd0}};

assign tmp_4_fu_469_p3 = {{select_ln29_20_fu_417_p3}, {5'd0}};

assign tmp_5_fu_497_p4 = {{sub_ln1494_fu_481_p2[10:5]}};

assign tmp_6_fu_507_p3 = {{tmp_5_fu_497_p4}, {or_ln1494_fu_491_p2}};

assign tmp_7_fu_594_p3 = {{or_ln26_fu_576_p2}, {4'd0}};

assign tmp_8_fu_693_p3 = {{or_ln26_reg_1180}, {5'd0}};

assign tmp_9_fu_532_p4 = {{{select_ln29_20_fu_417_p3}, {1'd0}}, {select_ln29_21_fu_425_p3}};

assign tmp_fu_449_p3 = {{select_ln29_20_fu_417_p3}, {6'd0}};

assign tmp_s_fu_582_p3 = {{or_ln26_fu_576_p2}, {6'd0}};

assign trunc_ln1494_1_fu_653_p1 = conv_out_0_V_q0[12:0];

assign trunc_ln1494_2_fu_741_p1 = conv_out_2_V_q0[12:0];

assign trunc_ln1494_3_fu_791_p1 = conv_out_4_V_q0[12:0];

assign trunc_ln1494_4_fu_809_p1 = conv_out_1_V_q1[12:0];

assign trunc_ln1494_5_fu_827_p1 = conv_out_3_V_q1[12:0];

assign trunc_ln1494_fu_487_p1 = sub_ln1494_fu_481_p2[4:0];

assign zext_ln1494_1_fu_477_p1 = tmp_4_fu_469_p3;

assign zext_ln1494_2_fu_542_p1 = tmp_9_fu_532_p4;

assign zext_ln1494_3_fu_570_p1 = add_ln1494_1_fu_564_p2;

assign zext_ln1494_4_fu_590_p1 = tmp_s_fu_582_p3;

assign zext_ln1494_5_fu_643_p1 = tmp_10_fu_635_p3;

assign zext_ln1494_6_fu_602_p1 = tmp_7_fu_594_p3;

assign zext_ln1494_7_fu_719_p1 = add_ln1494_5_fu_714_p2;

assign zext_ln1494_fu_465_p1 = tmp_3_fu_457_p3;

assign zext_ln14_1_fu_437_p1 = select_ln29_21_fu_425_p3;

assign zext_ln14_fu_433_p1 = select_ln29_21_fu_425_p3;

assign zext_ln203_1_fu_855_p1 = tmp_2_fu_848_p3;

assign zext_ln203_2_fu_870_p1 = add_ln203_1_fu_865_p2;

assign zext_ln203_fu_845_p1 = tmp_reg_1129;

assign zext_ln29_1_fu_759_p1 = select_ln29_4_fu_751_p3;

assign zext_ln29_2_fu_917_p1 = select_ln29_8_reg_1273;

assign zext_ln29_3_fu_960_p1 = select_ln29_12_reg_1284;

assign zext_ln29_4_fu_1005_p1 = select_ln29_16_reg_1289;

assign zext_ln29_fu_671_p1 = select_ln29_fu_663_p3;

always @ (posedge ap_clk) begin
    zext_ln14_1_reg_1119[9:5] <= 5'b00000;
    tmp_reg_1129[5:0] <= 6'b000000;
    zext_ln1494_3_reg_1149[63:10] <= 54'b000000000000000000000000000000000000000000000000000000;
    or_ln26_reg_1180[0] <= 1'b1;
    zext_ln1494_5_reg_1195[5] <= 1'b1;
    zext_ln1494_5_reg_1195[63:9] <= 55'b0000000000000000000000000000000000000000000000000000000;
    add_ln203_reg_1294[3:0] <= 4'b0000;
end

endmodule //max_pool_2
