// Function: ctor_362
// Address: 0x511440
//
int ctor_362()
{
  int v0; // eax
  int v1; // eax
  int v2; // eax
  int v3; // eax
  int v4; // eax

  qword_4FD3CE0 = (__int64)&unk_49EED30;
  v0 = _InterlockedExchangeAdd64((volatile signed __int64 *)&unk_4FA0230, 1u);
  word_4FD3CEC &= 0xF000u;
  qword_4FD3D28 = (__int64)qword_4FA01C0;
  qword_4FD3CF0 = 0;
  qword_4FD3CF8 = 0;
  qword_4FD3D00 = 0;
  dword_4FD3CE8 = v0;
  qword_4FD3D38 = (__int64)&unk_4FD3D58;
  qword_4FD3D40 = (__int64)&unk_4FD3D58;
  qword_4FD3D08 = 0;
  qword_4FD3D10 = 0;
  word_4FD3D90 = 256;
  qword_4FD3D88 = (__int64)&unk_49E74E8;
  qword_4FD3CE0 = (__int64)&unk_49EEC70;
  qword_4FD3D98 = (__int64)&unk_49EEDB0;
  qword_4FD3D18 = 0;
  qword_4FD3D20 = 0;
  qword_4FD3D30 = 0;
  qword_4FD3D48 = 4;
  dword_4FD3D50 = 0;
  byte_4FD3D78 = 0;
  byte_4FD3D80 = 0;
  sub_16B8280(&qword_4FD3CE0, "nvptx-sched4reg", 15);
  qword_4FD3D08 = (__int64)"NVPTX Specific: schedule for register pressue";
  word_4FD3D90 = 256;
  qword_4FD3D10 = 45;
  byte_4FD3D80 = 0;
  sub_16B88A0(&qword_4FD3CE0);
  __cxa_atexit(sub_12EDEC0, &qword_4FD3CE0, &qword_4A427C0);
  qword_4FD3C00 = (__int64)&unk_49EED30;
  v1 = _InterlockedExchangeAdd64((volatile signed __int64 *)&unk_4FA0230, 1u);
  word_4FD3C0C &= 0xF000u;
  qword_4FD3C10 = 0;
  qword_4FD3C18 = 0;
  qword_4FD3C20 = 0;
  qword_4FD3C28 = 0;
  qword_4FD3C30 = 0;
  dword_4FD3C08 = v1;
  qword_4FD3C58 = (__int64)&unk_4FD3C78;
  qword_4FD3C60 = (__int64)&unk_4FD3C78;
  qword_4FD3C48 = (__int64)qword_4FA01C0;
  qword_4FD3C38 = 0;
  qword_4FD3CA8 = (__int64)&unk_49E74A8;
  qword_4FD3C40 = 0;
  qword_4FD3C50 = 0;
  qword_4FD3C00 = (__int64)&unk_49EEAF0;
  qword_4FD3C68 = 4;
  dword_4FD3C70 = 0;
  qword_4FD3CB8 = (__int64)&unk_49EEE10;
  byte_4FD3C98 = 0;
  dword_4FD3CA0 = 0;
  byte_4FD3CB4 = 1;
  dword_4FD3CB0 = 0;
  sub_16B8280(&qword_4FD3C00, "nvptx-fma-level", 15);
  qword_4FD3C30 = 79;
  dword_4FD3CA0 = 2;
  byte_4FD3CB4 = 1;
  dword_4FD3CB0 = 2;
  LOBYTE(word_4FD3C0C) = word_4FD3C0C & 0x98 | 0x21;
  qword_4FD3C28 = (__int64)"NVPTX Specific: FMA contraction (0: don't do it 1: do it  2: do it aggressively";
  sub_16B88A0(&qword_4FD3C00);
  __cxa_atexit(sub_12EDE60, &qword_4FD3C00, &qword_4A427C0);
  qword_4FD3B20 = (__int64)&unk_49EED30;
  v2 = _InterlockedExchangeAdd64((volatile signed __int64 *)&unk_4FA0230, 1u);
  word_4FD3B2C &= 0xF000u;
  qword_4FD3B30 = 0;
  qword_4FD3B38 = 0;
  qword_4FD3B40 = 0;
  qword_4FD3B48 = 0;
  qword_4FD3B50 = 0;
  dword_4FD3B28 = v2;
  qword_4FD3B78 = (__int64)&unk_4FD3B98;
  qword_4FD3B80 = (__int64)&unk_4FD3B98;
  qword_4FD3B68 = (__int64)qword_4FA01C0;
  qword_4FD3B58 = 0;
  qword_4FD3BC8 = (__int64)&unk_49E74C8;
  qword_4FD3B60 = 0;
  qword_4FD3B70 = 0;
  qword_4FD3B20 = (__int64)&unk_49EEB70;
  qword_4FD3B88 = 4;
  dword_4FD3B90 = 0;
  qword_4FD3BD8 = (__int64)&unk_49EEDF0;
  byte_4FD3BB8 = 0;
  dword_4FD3BC0 = 0;
  byte_4FD3BD4 = 1;
  dword_4FD3BD0 = 0;
  sub_16B8280(&qword_4FD3B20, "nvptx-prec-divf32", 17);
  qword_4FD3B50 = 147;
  dword_4FD3BC0 = 2;
  byte_4FD3BD4 = 1;
  dword_4FD3BD0 = 2;
  LOBYTE(word_4FD3B2C) = word_4FD3B2C & 0x98 | 0x21;
  qword_4FD3B48 = (__int64)"NVPTX Specifies: 0 use div.approx, 1 use div.full, 2 use IEEE Compliant F32 div.rnd with ftz "
                           "allowed, 3 use IEEE Compliant F32 div.rnd with no ftz.";
  sub_16B88A0(&qword_4FD3B20);
  __cxa_atexit(sub_12EDEA0, &qword_4FD3B20, &qword_4A427C0);
  qword_4FD3A40 = (__int64)&unk_49EED30;
  v3 = _InterlockedExchangeAdd64((volatile signed __int64 *)&unk_4FA0230, 1u);
  word_4FD3AF0 = 256;
  qword_4FD3A50 = 0;
  word_4FD3A4C &= 0xF000u;
  qword_4FD3AE8 = (__int64)&unk_49E74E8;
  qword_4FD3A40 = (__int64)&unk_49EEC70;
  dword_4FD3A48 = v3;
  qword_4FD3A88 = (__int64)qword_4FA01C0;
  qword_4FD3A98 = (__int64)&unk_4FD3AB8;
  qword_4FD3AA0 = (__int64)&unk_4FD3AB8;
  qword_4FD3AF8 = (__int64)&unk_49EEDB0;
  qword_4FD3A58 = 0;
  qword_4FD3A60 = 0;
  qword_4FD3A68 = 0;
  qword_4FD3A70 = 0;
  qword_4FD3A78 = 0;
  qword_4FD3A80 = 0;
  qword_4FD3A90 = 0;
  qword_4FD3AA8 = 4;
  dword_4FD3AB0 = 0;
  byte_4FD3AD8 = 0;
  byte_4FD3AE0 = 0;
  sub_16B8280(&qword_4FD3A40, "nvptx-prec-sqrtf32", 18);
  word_4FD3AF0 = 257;
  byte_4FD3AE0 = 1;
  qword_4FD3A70 = 49;
  LOBYTE(word_4FD3A4C) = word_4FD3A4C & 0x9F | 0x20;
  qword_4FD3A68 = (__int64)"NVPTX Specific: 0 use sqrt.approx, 1 use sqrt.rn.";
  sub_16B88A0(&qword_4FD3A40);
  __cxa_atexit(sub_12EDEC0, &qword_4FD3A40, &qword_4A427C0);
  qword_4FD3960 = (__int64)&unk_49EED30;
  v4 = _InterlockedExchangeAdd64((volatile signed __int64 *)&unk_4FA0230, 1u);
  word_4FD3A10 = 256;
  qword_4FD3970 = 0;
  word_4FD396C &= 0xF000u;
  qword_4FD3A08 = (__int64)&unk_49E74E8;
  qword_4FD3960 = (__int64)&unk_49EEC70;
  dword_4FD3968 = v4;
  qword_4FD39A8 = (__int64)qword_4FA01C0;
  qword_4FD39B8 = (__int64)&unk_4FD39D8;
  qword_4FD39C0 = (__int64)&unk_4FD39D8;
  qword_4FD3A18 = (__int64)&unk_49EEDB0;
  qword_4FD3978 = 0;
  qword_4FD3980 = 0;
  qword_4FD3988 = 0;
  qword_4FD3990 = 0;
  qword_4FD3998 = 0;
  qword_4FD39A0 = 0;
  qword_4FD39B0 = 0;
  qword_4FD39C8 = 4;
  dword_4FD39D0 = 0;
  byte_4FD39F8 = 0;
  byte_4FD3A00 = 0;
  sub_16B8280(&qword_4FD3960, "nvptx-add-scalar-move-for-vector-load", 37);
  qword_4FD3988 = (__int64)"NVPTX add scalar moves for vector loads";
  qword_4FD3990 = 39;
  byte_4FD3A00 = 1;
  word_4FD3A10 = 257;
  sub_16B88A0(&qword_4FD3960);
  return __cxa_atexit(sub_12EDEC0, &qword_4FD3960, &qword_4A427C0);
}
