@SIM_create_object("debug_memory", "debug_memory", [])
load-target "risc-v-simple/linux"
board.phys_mem.add-map debug_memory:regs 0x20000000 0x1000