<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2024.01.04.12:22:35"
 outputDirectory="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_periph/dipsw_pio/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="AGFB014R24B2E2V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="s1" kind="avalon" start="0">
   <property name="addressAlignment" value="NATIVE" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="4" />
   <property name="addressUnits" value="WORDS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="1" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port name="address" direction="input" role="address" width="2" />
   <port name="write_n" direction="input" role="write_n" width="1" />
   <port name="writedata" direction="input" role="writedata" width="32" />
   <port name="chipselect" direction="input" role="chipselect" width="1" />
   <port name="readdata" direction="output" role="readdata" width="32" />
  </interface>
  <interface name="external_connection" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="prSafe" value="false" />
   <port name="in_port" direction="input" role="export" width="4" />
  </interface>
  <interface name="irq" kind="interrupt" start="0">
   <property name="associatedAddressablePoint" value="dipsw_pio.s1" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port name="irq" direction="output" role="irq" width="1" />
  </interface>
 </perimeter>
 <entity kind="dipsw_pio" version="1.0" name="dipsw_pio">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_periph/dipsw_pio/synth/dipsw_pio.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_periph/dipsw_pio/synth/dipsw_pio.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_periph/dipsw_pio.ip" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="dipsw_pio">"Generating: dipsw_pio"</message>
   <message level="Info" culprit="dipsw_pio">"Generating: dipsw_pio_altera_avalon_pio_1920_xdlv2ly"</message>
   <message level="Info" culprit="altera_avalon_pio_inst">Starting RTL generation for module 'dipsw_pio_altera_avalon_pio_1920_xdlv2ly'</message>
   <message level="Info" culprit="altera_avalon_pio_inst">  Generation command is [exec /home/wisig/intelFPGA_pro/22.4/quartus/linux64//perl/bin/perl -I /home/wisig/intelFPGA_pro/22.4/quartus/linux64//perl/lib -I /home/wisig/intelFPGA_pro/22.4/quartus/sopc_builder/bin/europa -I /home/wisig/intelFPGA_pro/22.4/quartus/sopc_builder/bin/perl_lib -I /home/wisig/intelFPGA_pro/22.4/quartus/sopc_builder/bin -I /home/wisig/intelFPGA_pro/22.4/quartus/../ip/altera/sopc_builder_ip/common -I /home/wisig/intelFPGA_pro/22.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/wisig/intelFPGA_pro/22.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=dipsw_pio_altera_avalon_pio_1920_xdlv2ly --dir=/tmp/alt9726_1642757775294224831.dir/0002_altera_avalon_pio_inst_gen/ --quartus_dir=/home/wisig/intelFPGA_pro/22.4/quartus --verilog --config=/tmp/alt9726_1642757775294224831.dir/0002_altera_avalon_pio_inst_gen//dipsw_pio_altera_avalon_pio_1920_xdlv2ly_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="altera_avalon_pio_inst">Done RTL generation for module 'dipsw_pio_altera_avalon_pio_1920_xdlv2ly'</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_pio"
   version="19.2.0"
   name="dipsw_pio_altera_avalon_pio_1920_xdlv2ly">
  <parameter name="DEVICE_FAMILY" value="Agilex" />
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="true" />
  <parameter name="derived_has_irq" value="true" />
  <parameter name="captureEdge" value="true" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="true" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="FALLING" />
  <parameter name="irqType" value="EDGE" />
  <parameter name="derived_irq_type" value="EDGE" />
  <parameter name="edgeType" value="FALLING" />
  <parameter name="width" value="4" />
  <parameter name="bitClearingEdgeCapReg" value="true" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_periph/dipsw_pio/altera_avalon_pio_1920/synth/dipsw_pio_altera_avalon_pio_1920_xdlv2ly.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/ip/subsys_periph/dipsw_pio/altera_avalon_pio_1920/synth/dipsw_pio_altera_avalon_pio_1920_xdlv2ly.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/wisig/intelFPGA_pro/22.4/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="dipsw_pio" as="altera_avalon_pio_inst" />
  <messages>
   <message level="Info" culprit="dipsw_pio">"Generating: dipsw_pio_altera_avalon_pio_1920_xdlv2ly"</message>
   <message level="Info" culprit="altera_avalon_pio_inst">Starting RTL generation for module 'dipsw_pio_altera_avalon_pio_1920_xdlv2ly'</message>
   <message level="Info" culprit="altera_avalon_pio_inst">  Generation command is [exec /home/wisig/intelFPGA_pro/22.4/quartus/linux64//perl/bin/perl -I /home/wisig/intelFPGA_pro/22.4/quartus/linux64//perl/lib -I /home/wisig/intelFPGA_pro/22.4/quartus/sopc_builder/bin/europa -I /home/wisig/intelFPGA_pro/22.4/quartus/sopc_builder/bin/perl_lib -I /home/wisig/intelFPGA_pro/22.4/quartus/sopc_builder/bin -I /home/wisig/intelFPGA_pro/22.4/quartus/../ip/altera/sopc_builder_ip/common -I /home/wisig/intelFPGA_pro/22.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/wisig/intelFPGA_pro/22.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=dipsw_pio_altera_avalon_pio_1920_xdlv2ly --dir=/tmp/alt9726_1642757775294224831.dir/0002_altera_avalon_pio_inst_gen/ --quartus_dir=/home/wisig/intelFPGA_pro/22.4/quartus --verilog --config=/tmp/alt9726_1642757775294224831.dir/0002_altera_avalon_pio_inst_gen//dipsw_pio_altera_avalon_pio_1920_xdlv2ly_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="altera_avalon_pio_inst">Done RTL generation for module 'dipsw_pio_altera_avalon_pio_1920_xdlv2ly'</message>
  </messages>
 </entity>
</deploy>
