"# FIle_Read_Write_VHDL" 

VHDL implimentation for read text file and write text file
 
Read file is in the "simulation\modelsim\input.txt"
Write file is in the "simulation\modelsim\output.txt"

input and output is in the 10 bit binary data as text as shown below

0000111111
0000100111
1000100011
