From 6b3e4f159846390cfca57b89b1299f6cf46e971e Mon Sep 17 00:00:00 2001
From: Gernot Vormayr <gvormayr@gmail.com>
Date: Sun, 14 Sep 2014 18:27:37 +0200
Subject: [PATCH] PowerPC: dts: Add custom ml507 board

Custom ml507 board with added custom Hardware.
---
 arch/powerpc/boot/dts/virtex440-final.dts | 337 ++++++++++++++++++++++++++++++
 1 file changed, 337 insertions(+)
 create mode 100644 arch/powerpc/boot/dts/virtex440-final.dts

diff --git a/arch/powerpc/boot/dts/virtex440-final.dts b/arch/powerpc/boot/dts/virtex440-final.dts
new file mode 100644
index 0000000..fdbd4ad
--- /dev/null
+++ b/arch/powerpc/boot/dts/virtex440-final.dts
@@ -0,0 +1,337 @@
+/*
+ * Description for custom ml507 board
+ */
+
+/dts-v1/;
+/ {
+	#address-cells = <1>;
+	#size-cells = <1>;
+	compatible = "xlnx,virtex440", "xlnx,virtex";
+	dcr-parent = <&ppc440_0>;
+	model = "Xilinx PPC Virtex440";
+	aliases {
+		ethernet0 = &hard_ethernet_mac_ETHERNET;
+		serial1 = &rs232_uart_1;
+	} ;
+	chosen {
+		bootargs = "console=ttyS0,115200 root=/dev/xsa2";
+		linux,stdout-path = &rs232_uart_1;
+	} ;
+	cpus {
+		#address-cells = <1>;
+		#cpus = <0x1>;
+		#size-cells = <0>;
+		ppc440_0: cpu@0 {
+			#address-cells = <1>;
+			#size-cells = <1>;
+			clock-frequency = <400000000>;
+			compatible = "PowerPC,440", "ibm,ppc440";
+			d-cache-line-size = <0x20>;
+			d-cache-size = <0x8000>;
+			dcr-access-method = "native";
+			dcr-controller ;
+			device_type = "cpu";
+			i-cache-line-size = <0x20>;
+			i-cache-size = <0x8000>;
+			model = "PowerPC,440";
+			reg = <0>;
+			timebase-frequency = <400000000>;
+			xlnx,apu-control = <0x2000>;
+			xlnx,apu-udi-0 = <0x0>;
+			xlnx,apu-udi-1 = <0x0>;
+			xlnx,apu-udi-10 = <0x0>;
+			xlnx,apu-udi-11 = <0x0>;
+			xlnx,apu-udi-12 = <0x0>;
+			xlnx,apu-udi-13 = <0x0>;
+			xlnx,apu-udi-14 = <0x0>;
+			xlnx,apu-udi-15 = <0x0>;
+			xlnx,apu-udi-2 = <0x0>;
+			xlnx,apu-udi-3 = <0x0>;
+			xlnx,apu-udi-4 = <0x0>;
+			xlnx,apu-udi-5 = <0x0>;
+			xlnx,apu-udi-6 = <0x0>;
+			xlnx,apu-udi-7 = <0x0>;
+			xlnx,apu-udi-8 = <0x0>;
+			xlnx,apu-udi-9 = <0x0>;
+			xlnx,dcr-autolock-enable = <0x1>;
+			xlnx,dcu-rd-ld-cache-plb-prio = <0x0>;
+			xlnx,dcu-rd-noncache-plb-prio = <0x0>;
+			xlnx,dcu-rd-touch-plb-prio = <0x0>;
+			xlnx,dcu-rd-urgent-plb-prio = <0x0>;
+			xlnx,dcu-wr-flush-plb-prio = <0x0>;
+			xlnx,dcu-wr-store-plb-prio = <0x0>;
+			xlnx,dcu-wr-urgent-plb-prio = <0x0>;
+			xlnx,dma0-control = <0x0>;
+			xlnx,dma0-plb-prio = <0x0>;
+			xlnx,dma0-rxchannelctrl = <0x1010000>;
+			xlnx,dma0-rxirqtimer = <0x3ff>;
+			xlnx,dma0-txchannelctrl = <0x1010000>;
+			xlnx,dma0-txirqtimer = <0x3ff>;
+			xlnx,dma1-control = <0x0>;
+			xlnx,dma1-plb-prio = <0x0>;
+			xlnx,dma1-rxchannelctrl = <0x1010000>;
+			xlnx,dma1-rxirqtimer = <0x3ff>;
+			xlnx,dma1-txchannelctrl = <0x1010000>;
+			xlnx,dma1-txirqtimer = <0x3ff>;
+			xlnx,dma2-control = <0x0>;
+			xlnx,dma2-plb-prio = <0x0>;
+			xlnx,dma2-rxchannelctrl = <0x1010000>;
+			xlnx,dma2-rxirqtimer = <0x3ff>;
+			xlnx,dma2-txchannelctrl = <0x1010000>;
+			xlnx,dma2-txirqtimer = <0x3ff>;
+			xlnx,dma3-control = <0x0>;
+			xlnx,dma3-plb-prio = <0x0>;
+			xlnx,dma3-rxchannelctrl = <0x1010000>;
+			xlnx,dma3-rxirqtimer = <0x3ff>;
+			xlnx,dma3-txchannelctrl = <0x1010000>;
+			xlnx,dma3-txirqtimer = <0x3ff>;
+			xlnx,endian-reset = <0x0>;
+			xlnx,generate-plb-timespecs = <0x1>;
+			xlnx,icu-rd-fetch-plb-prio = <0x0>;
+			xlnx,icu-rd-spec-plb-prio = <0x0>;
+			xlnx,icu-rd-touch-plb-prio = <0x0>;
+			xlnx,interconnect-imask = <0xffffffff>;
+			xlnx,mplb-allow-lock-xfer = <0x1>;
+			xlnx,mplb-arb-mode = <0x0>;
+			xlnx,mplb-awidth = <0x20>;
+			xlnx,mplb-counter = <0x500>;
+			xlnx,mplb-dwidth = <0x80>;
+			xlnx,mplb-max-burst = <0x8>;
+			xlnx,mplb-native-dwidth = <0x80>;
+			xlnx,mplb-p2p = <0x0>;
+			xlnx,mplb-prio-dcur = <0x2>;
+			xlnx,mplb-prio-dcuw = <0x3>;
+			xlnx,mplb-prio-icu = <0x4>;
+			xlnx,mplb-prio-splb0 = <0x1>;
+			xlnx,mplb-prio-splb1 = <0x0>;
+			xlnx,mplb-read-pipe-enable = <0x1>;
+			xlnx,mplb-sync-tattribute = <0x0>;
+			xlnx,mplb-wdog-enable = <0x1>;
+			xlnx,mplb-write-pipe-enable = <0x1>;
+			xlnx,mplb-write-post-enable = <0x1>;
+			xlnx,num-dma = <0x1>;
+			xlnx,pir = <0xf>;
+			xlnx,ppc440mc-addr-base = <0x0>;
+			xlnx,ppc440mc-addr-high = <0xfffffff>;
+			xlnx,ppc440mc-arb-mode = <0x0>;
+			xlnx,ppc440mc-bank-conflict-mask = <0xc00000>;
+			xlnx,ppc440mc-control = <0xf810008f>;
+			xlnx,ppc440mc-max-burst = <0x8>;
+			xlnx,ppc440mc-prio-dcur = <0x2>;
+			xlnx,ppc440mc-prio-dcuw = <0x3>;
+			xlnx,ppc440mc-prio-icu = <0x4>;
+			xlnx,ppc440mc-prio-splb0 = <0x1>;
+			xlnx,ppc440mc-prio-splb1 = <0x0>;
+			xlnx,ppc440mc-row-conflict-mask = <0x3ffe00>;
+			xlnx,ppcdm-asyncmode = <0x0>;
+			xlnx,ppcds-asyncmode = <0x0>;
+			xlnx,user-reset = <0x0>;
+			DMA0: sdma@80 {
+				compatible = "xlnx,ll-dma-1.00.a";
+				dcr-reg = <0x80 0x11>;
+				interrupt-parent = <&xps_intc_0>;
+				interrupts = <5 2>, <6 2>;
+			} ;
+		} ;
+	} ;
+	ddr2_sdram: memory@0 {
+		device_type = "memory";
+		reg = <0x0 0x10000000>;
+	} ;
+	plb_v46_0: plb@0 {
+		#address-cells = <1>;
+		#size-cells = <1>;
+		compatible = "xlnx,plb-v46-1.05.a", "xlnx,plb-v46-1.00.a", "simple-bus";
+		ranges ;
+		hard_ethernet_mac: xps-ll-temac@87000000 {
+			#address-cells = <1>;
+			#size-cells = <1>;
+			compatible = "xlnx,compound";
+			ranges ;
+			hard_ethernet_mac_ETHERNET: ethernet@87000000 {
+                                #address-cells = <1>;
+                                #size-cells = <0>;
+				compatible = "xlnx,xps-ll-temac-2.03.a", "xlnx,xps-ll-temac-1.01.b", "xlnx,xps-ll-temac-1.00.a";
+				device_type = "network";
+				interrupt-parent = <&xps_intc_0>;
+				interrupts = <1 2>;
+				llink-connected = <&DMA0>;
+				local-mac-address = [00 0a 35 00 00 00];
+				reg = <0x87000000 0x40>;
+				xlnx,avb = <0x0>;
+				xlnx,bus2core-clk-ratio = <0x1>;
+				xlnx,mcast-extend = <0x0>;
+				xlnx,phy-type = <0x1>;
+				xlnx,phyaddr = <0x1>;
+				xlnx,rxcsum = <0x1>;
+				xlnx,rxfifo = <0x1000>;
+				xlnx,rxvlan-strp = <0x0>;
+				xlnx,rxvlan-tag = <0x0>;
+				xlnx,rxvlan-tran = <0x0>;
+				xlnx,stats = <0x0>;
+				xlnx,temac-type = <0x0>;
+				xlnx,txcsum = <0x1>;
+				xlnx,txfifo = <0x1000>;
+				xlnx,txvlan-strp = <0x0>;
+				xlnx,txvlan-tag = <0x0>;
+				xlnx,txvlan-tran = <0x0>;
+                                phy-handle = <&phy7>;
+                                clock-frequency = <100000000>;
+                                phy7: phy@7 {
+                                          compatible = "marvell,88e1111";
+                                          reg = <7>;
+                                } ;
+			} ;
+		} ;
+		leds_8bit: gpio@81420000 {
+			#gpio-cells = <2>;
+			compatible = "xlnx,xps-gpio-2.00.a", "xlnx,xps-gpio-1.00.a";
+			gpio-controller ;
+			reg = <0x81420000 0x10000>;
+			xlnx,all-inputs = <0x0>;
+			xlnx,all-inputs-2 = <0x0>;
+			xlnx,dout-default = <0x0>;
+			xlnx,dout-default-2 = <0x0>;
+			xlnx,gpio-width = <0x8>;
+			xlnx,gpio2-width = <0x20>;
+			xlnx,interrupt-present = <0x0>;
+			xlnx,is-dual = <0x0>;
+			xlnx,tri-default = <0xffffffff>;
+			xlnx,tri-default-2 = <0xffffffff>;
+		} ;
+		leds_positions: gpio@81400000 {
+			#gpio-cells = <2>;
+			compatible = "xlnx,xps-gpio-2.00.a", "xlnx,xps-gpio-1.00.a";
+			gpio-controller ;
+			reg = <0x81400000 0x10000>;
+			xlnx,all-inputs = <0x0>;
+			xlnx,all-inputs-2 = <0x0>;
+			xlnx,dout-default = <0x0>;
+			xlnx,dout-default-2 = <0x0>;
+			xlnx,gpio-width = <0x5>;
+			xlnx,gpio2-width = <0x20>;
+			xlnx,interrupt-present = <0x0>;
+			xlnx,is-dual = <0x0>;
+			xlnx,tri-default = <0xffffffff>;
+			xlnx,tri-default-2 = <0xffffffff>;
+		} ;
+		proc2fpga_0: proc2fpga@84000000 {
+			#address-cells = <1>;
+			#size-cells = <1>;
+			compatible = "xlnx,proc2fpga-3.00.b";
+			interrupt-parent = <&xps_intc_0>;
+			interrupts = <4 2>;
+                        reg = < 0x84000000 0x800
+                                0x84100000 0x40000
+                                0x84200000 0x40000
+                                0x84300000 0x40000
+                                0x84400000 0x40000>;
+			xlnx,include-dphase-timer = <0x0>;
+		} ;
+		rs232_uart_1: serial@83e00000 {
+			clock-frequency = <100000000>;
+			compatible = "xlnx,xps-uart16550-3.00.a", "ns16550a", "ns16550";
+			current-speed = <115200>;
+			device_type = "serial";
+			interrupt-parent = <&xps_intc_0>;
+			interrupts = <2 2>;
+			reg = <0x83e00000 0x10000>;
+			reg-offset = <0x1003>;
+			reg-shift = <2>;
+			xlnx,external-xin-clk-hz = <0x17d7840>;
+			xlnx,has-external-rclk = <0x0>;
+			xlnx,has-external-xin = <0x0>;
+			xlnx,is-a-16550 = <0x1>;
+		} ;
+		sysace_compactflash: sysace@83600000 {
+			16-bit ;
+			compatible = "xlnx,xps-sysace-1.01.a", "xlnx,xps-sysace-1.00.a";
+			interrupt-parent = <&xps_intc_0>;
+			interrupts = <3 2>;
+			port-number = <0>;
+			reg = <0x83600000 0x10000>;
+			xlnx,mem-width = <0x10>;
+		} ;
+		xps_bram_if_cntlr_1: xps-bram-if-cntlr@ffffe000 {
+			compatible = "xlnx,xps-bram-if-cntlr-1.00.b", "xlnx,xps-bram-if-cntlr-1.00.a";
+			reg = <0xffffe000 0x2000>;
+		} ;
+		xps_intc_0: interrupt-controller@81800000 {
+			#interrupt-cells = <0x2>;
+			compatible = "xlnx,xps-intc-2.01.a", "xlnx,xps-intc-1.00.a";
+			interrupt-controller ;
+			reg = <0x81800000 0x10000>;
+			xlnx,kind-of-intr = <0x0>;
+			xlnx,num-intr-inputs = <0x7>;
+		} ;
+                leds {
+                    compatible = "gpio-leds";
+                    heartbeat {
+                        label = "heartbeat";
+                        gpios = <&leds_8bit 0 0>;
+                        default-state = "off";
+                        linux,default-trigger = "heartbeat";
+                    };
+                    1 {
+                        label = "1";
+                        gpios = <&leds_8bit 1 0>;
+                        default-state = "off";
+                    };
+                    2 {
+                        label = "2";
+                        gpios = <&leds_8bit 2 0>;
+                        default-state = "off";
+                    };
+                    3 {
+                        label = "3";
+                        gpios = <&leds_8bit 3 0>;
+                        default-state = "off";
+                    };
+                    4 {
+                        label = "4";
+                        gpios = <&leds_8bit 4 0>;
+                        default-state = "off";
+                    };
+                    5 {
+                        label = "5";
+                        gpios = <&leds_8bit 5 0>;
+                        default-state = "off";
+                    };
+                    6 {
+                        label = "6";
+                        gpios = <&leds_8bit 6 0>;
+                        default-state = "off";
+                    };
+                    7 {
+                        label = "7";
+                        gpios = <&leds_8bit 7 0>;
+                        default-state = "off";
+                    };
+                    north {
+                        label = "north";
+                        gpios = <&leds_positions 0 0>;
+                        default-state = "off";
+                    };
+                    east {
+                        label = "east";
+                        gpios = <&leds_positions 1 0>;
+                        default-state = "off";
+                    };
+                    south {
+                        label = "south";
+                        gpios = <&leds_positions 2 0>;
+                        default-state = "off";
+                    };
+                    west {
+                        label = "west";
+                        gpios = <&leds_positions 3 0>;
+                        default-state = "off";
+                    };
+                    center {
+                        label = "center";
+                        gpios = <&leds_positions 4 0>;
+                        default-state = "off";
+                    };
+                };
+	} ;
+} ;
-- 
2.4.0

