// Seed: 1249785774
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    output supply0 id_2,
    input supply0 id_3,
    input tri1 id_4,
    id_7,
    input supply1 id_5
);
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output supply0 id_2,
    input supply0 id_3,
    input tri1 id_4,
    input tri1 id_5,
    output wor id_6,
    id_19,
    input tri0 id_7,
    output supply0 id_8,
    input wor id_9,
    input uwire id_10,
    input wor id_11,
    input uwire id_12,
    input wire id_13,
    output uwire id_14,
    output tri id_15,
    output supply1 id_16,
    input supply1 id_17
);
  assign id_16 = -1 - -1;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_6,
      id_5,
      id_1,
      id_3
  );
  assign id_16 = id_3 ? id_5 : id_4(id_5);
endmodule
