// Seed: 1070306152
module module_0 (
    input  supply0 id_0,
    output supply1 id_1,
    input  uwire   id_2,
    input  supply1 id_3
);
  wire id_5;
  module_2 modCall_1 (
      id_5,
      id_5
  );
  assign module_1.id_2 = 0;
  wire id_6;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    output supply1 id_2
);
  assign id_2 = id_0 == 1;
  or primCall (id_2, id_4, id_1, id_0);
  assign id_2 = 1'b0 ? 1 : id_0 - 1;
  supply1 id_4 = id_4 !=? id_1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_0,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  assign module_0.id_0 = 0;
endmodule
