#notemd
# Warnings / Errors

## No lib_cell objects matchedâ€¦

``` text
Warning: No lib_cell objects matched '*/DELAD1BWP6T24P96CPD' (SEL-004)
Warning: No lib_cell objects matched '*/DELBD1BWP6T24P96CPD' (SEL-004)
Warning: No lib_cell objects matched '*/DELCD1BWP6T24P96CPD' (SEL-004)
Warning: No lib_cell objects matched '*/DELDD1BWP6T24P96CPD' (SEL-004)
Warning: No lib_cell objects matched '*/DELED1BWP6T24P96CPD' (SEL-004)
Warning: No lib_cell objects matched '*/BUFFD1BWP6T24P96CPD' (SEL-004)
Warning: No lib_cell objects matched '*/BUFFD2BWP6T24P96CPD' (SEL-004)
Warning: No lib_cell objects matched '*/BUFFD3BWP6T24P96CPD' (SEL-004)
Error: Nothing matched for collection (SEL-005)
Error: Nothing matched for object_list (SEL-005)
Error: bad value specified for option object_list
    Use error_info for more info. (CMD-013)
```

### solution

``` tcl
set HOLD_FIX_LIB_CELL_PATTERN_LIST ""
```

## set_parasiticparameters

``` text
Information: Coarse placer weighted wire length estimate = 3.86878e+10
Start DFT optimization
Warning: no valid parasitic for ss72_rcworst_CCworst_T_m40c corner(LATE) (NEX-018)
Warning: no valid parasitic for ss72_cworst_CCworst_T_125c corner(LATE) (NEX-018)
Warning: no valid parasitic for ss72_cworst_CCworst_T_m40c corner(LATE) (NEX-018)
Warning: no valid parasitic for ss72_rcworst_CCworst_T_125c corner(LATE) (NEX-018)
Warning: no valid parasitic for ss72_rcworst_CCworst_T_m40c corner(LATE) (NEX-018)
Warning: no valid parasitic for ss72_cworst_CCworst_T_125c corner(LATE) (NEX-018)
Warning: no valid parasitic for ss72_cworst_CCworst_T_m40c corner(LATE) (NEX-018)
Warning: no valid parasitic for ss72_rcworst_CCworst_T_125c corner(LATE) (NEX-018)
Information: The stitching and editing of coupling caps is turned OFF for design 'Bxb:Bxb/place_opt.design'. (TIM-125)
NEX: tech layer M0 not exist in TLUPlus
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.023 does not match 0.032 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.023 does not match 0.032 of technology file (NEX-007)
Information: HNSCALE = 0.980 (NEX-004)
Information: Design Average RC for design Bxb  (NEX-011)
Information: r = 14.454742 ohm/um, via_r = 16.568354 ohm/cut, c = 0.145180 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 15.692886 ohm/um, via_r = 16.863449 ohm/cut, c = 0.126594 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Error: Corner ss72_cworst_CCworst_T_125c does not have parasitic tech information.
Error: Corner ss72_cworst_CCworst_T_m40c does not have parasitic tech information.
Error: Corner ss72_rcworst_CCworst_T_125c does not have parasitic tech information.
Error: Corner ss72_rcworst_CCworst_T_m40c does not have parasitic tech information.
End DFT optimization
RM-info: Running place_opt -from initial_drc -to initial_drc
Inbound legalization flow is enabled
```

## Solution

``` tcl
-late
set_timing_derate -corners all_corners   -cell_delay -clock -late  [expr 1.0 + $cell_ocv_clock/100]
Warning: Nothing implicitly matched 'all_corners' (SEL-003)
Error: Nothing matched for -corners (SEL-005)
1
set_timing_derate -corners $corners_m40c -cell_delay -clock -early [expr 1.0 - ($cell_ocv_clock+$vt_ocv_m40c)/100]
1
set_timing_derate -corners $corners_125c -cell_delay -clock -early [expr 1.0 - ($cell_ocv_clock+$vt_ocv_125c)/100]
1
set_timing_derate -corners all_corners   -cell_delay -data  -late  [expr 1.0 + $cell_ocv_data/100]
Warning: Nothing implicitly matched 'all_corners' (SEL-003)
Error: Nothing matched for -corners (SEL-005)
1
set_timing_derate -corners all_corners   -cell_delay -data  -early [expr 1.0 - $cell_ocv_data/100]
Warning: Nothing implicitly matched 'all_corners' (SEL-003)
Error: Nothing matched for -corners (SEL-005)
1
set_timing_derate -corners all_corners   -net_delay  -clock -late  [expr 1.0 + $wire_ocv_clock/100]
Warning: Nothing implicitly matched 'all_corners' (SEL-003)
Error: Nothing matched for -corners (SEL-005)
1
set_timing_derate -corners all_corners   -net_delay  -clock -early [expr 1.0 - $wire_ocv_clock/100]
Warning: Nothing implicitly matched 'all_corners' (SEL-003)
Error: Nothing matched for -corners (SEL-005)
1
set_timing_derate -corners all_corners   -net_delay  -data  -late  [expr 1.0 + $wire_ocv_data/100]
Warning: Nothing implicitly matched 'all_corners' (SEL-003)
Error: Nothing matched for -corners (SEL-005)
1
set_timing_derate -corners all_corners   -net_delay  -data  -early 1.0                                              
Warning: Nothing implicitly matched 'all_corners' (SEL-003)
Error: Nothing matched for -corners (SEL-005)
1
```

# Is this OK?

``` tcl
create_lib Bxb \
    -use_technology_lib /proj/ATEPairChip/RELEASE/Training_Phase1/Library/ndm_20210611a/tech_only.ndm \
    -ref_libs {/proj/ATEPairChip/RELEASE/Training_Phase1/Library/ndm_20210611a/tech_only.ndm /proj/ATEPairChip/RELEASE/Training_Phase1/Library/ndm/tcbn12ffcllbwp6t16p96cpd_c_ccs.ndm /proj/ATEPairChip/RELEASE/Training_Phase1/Library/ndm/sram_macros.ndm}    
```

## Ignore them

``` text
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.023 does not match 0.032 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.023 does not match 0.032 of technology file (NEX-007)
Warning: Library cell tcbn12ffcllbwp6t16p96cpd_c_ccs:BOUNDARY_NCORNERBWP6T16P96CPD.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell tcbn12ffcllbwp6t16p96cpd_c_ccs:BOUNDARY_NROW1BWP6T16P96CPD.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Technology layer 'M0' setting 'pitch' is not valid (NEX-001)
Warning: The application option <extract.vr_res_length_flow> is deprecated and scheduled for removal in a future release. (NDMUI-443)
```

## ZRT related Warning

``` text
Warning: Contact VIA12_1cut_UW48_P48's upper layer enclosure does not satisfy legal dimension requirement. (ZRT-120)
Warning: Contact VIA23_1cut_BW72_P48's lower layer enclosure does not satisfy legal dimension requirement. (ZRT-120)
Warning: Contact VIA23_1cut_UW48_P48's upper layer enclosure does not satisfy legal dimension requirement. (ZRT-120)
Warning: Contact VIA23_1cut_BW72_UW48_P48's lower layer enclosure does not satisfy legal dimension requirement. (ZRT-120)
Warning: Contact VIA23_1cut_BW72_UW48_P48's upper layer enclosure does not satisfy legal dimension requirement. (ZRT-120)
Warning: Contact VIA34_1cut_BW48_P48's lower layer enclosure does not satisfy legal dimension requirement. (ZRT-120)
Warning: Contact VIA34_1cut_BW24_UW44_P48's upper layer enclosure does not satisfy legal dimension requirement. (ZRT-120)
Warning: Contact VIA34_1cut_BW48_UW44_P48's lower layer enclosure does not satisfy legal dimension requirement. (ZRT-120)
Warning: Contact VIA34_1cut_BW48_UW44_P48's upper layer enclosure does not satisfy legal dimension requirement. (ZRT-120)
Warning: Contact VIA34_1cut_BW48_UW60_P48's lower layer enclosure does not satisfy legal dimension requirement. (ZRT-120)
Warning: Contact VIA34_1cut_BW48_UW80_P48's lower layer enclosure does not satisfy legal dimension requirement. (ZRT-120)
Via on layer (VIA0) needs more than one tracks
Warning: Layer M0 pitch 0.084 may be too small: wire/via-down 0.084, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 pitch 0.080 may be too small: wire/via-down 0.080, wire/via-up 0.120. (ZRT-026)
Via on layer (VIA9) needs more than one tracks
Warning: Layer M9 pitch 0.126 may be too small: wire/via-down 0.126, wire/via-up 0.320. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer M11 pitch 0.900 may be too small: wire/via-down 0.900, wire/via-up 2.475. (ZRT-026)
Via on layer (RV) needs more than one tracks
Warning: Layer AP pitch 3.600 may be too small: wire/via-down 4.500, wire/via-up 3.600. (ZRT-026)
```

``` text
Begin global routing.
Successfully added cut lay VIA0
Successfully added cut lay VIA1
Successfully added cut lay VIA2
Successfully added cut lay VIA3
Successfully added cut lay VIA4
Successfully added cut lay VIA5
Successfully added cut lay VIA6
Successfully added cut lay VIA7
Successfully added cut lay VIA8
Successfully added cut lay VIA9
Successfully added cut lay VIA10
Successfully added cut lay RV
Two layer enclosure iso-dense via enclosure rule is defined.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = AP
Warning: Ignore pin (cell BUFFD4BWP6T16P96CPD, pin VBB) on layer PW. (ZRT-030)
Warning: Ignore pin (cell BUFFD4BWP6T16P96CPD, pin VPP) on layer NW. (ZRT-030)
Warning: Ignore pin (cell BUFFD2BWP6T16P96CPD, pin VBB) on layer PW. (ZRT-030)
Warning: Ignore pin (cell BUFFD2BWP6T16P96CPD, pin VPP) on layer NW. (ZRT-030)
Warning: Ignore pin (cell BUFFD3BWP6T16P96CPD, pin VBB) on layer PW. (ZRT-030)
Warning: Ignore pin (cell BUFFD3BWP6T16P96CPD, pin VPP) on layer NW. (ZRT-030)
Warning: Ignore pin (cell SDFQD1BWP6T16P96CPD, pin VBB) on layer PW. (ZRT-030)
Warning: Ignore pin (cell SDFQD1BWP6T16P96CPD, pin VPP) on layer NW. (ZRT-030)
Warning: Ignore pin (cell SDFQD4BWP6T16P96CPD, pin VBB) on layer PW. (ZRT-030)
Warning: Ignore pin (cell SDFQD4BWP6T16P96CPD, pin VPP) on layer NW. (ZRT-030)
Warning: Ignore pin (cell SDFQD2BWP6T16P96CPD, pin VBB) on layer PW. (ZRT-030)
Warning: Ignore pin (cell SDFQD2BWP6T16P96CPD, pin VPP) on layer NW. (ZRT-030)
Warning: Ignore pin (cell NR2EEQVZD1BWP6T16P96CPD, pin VBB) on layer PW. (ZRT-030)
Warning: Ignore pin (cell NR2EEQVZD1BWP6T16P96CPD, pin VPP) on layer NW. (ZRT-030)
```

Warning: The global router sees the pin (a2f/alchip37_dc Z) of
net a2f/N7 as blocked and might route the net through the blockages.
(ZRT-110) Warning: The global router sees net a2f/N7 having 1/2 blocked
pins. (ZRT-127)

## ZRT-120

``` text
ZRT-120
NAME
ZRT-120 (warn) Contact %s's %s layer enclosure does not satisfy legal dimension requirement.

DESCRIPTION
The router depends on correct construction of contacts that satisfy the legal dimension rule. In this case, the contact's metal enclosure does not satisfy the legal dimension requirement and it may result in long routing run time.

WHAT NEXT
Please modify the contact to satisfy the legal dimension requirement or remove the design rule from the technology file.
```

## ZRT-110

``` text
ZRT-110
NAME
ZRT-110 (Warning) The global router sees the pin %s of net %s as blocked and might route the net through the blockages.

DESCRIPTION
The global router sees the pin as blocked in its modeling and might route the net through the blockages. The pin could be physically blocked due to blockages in the macro or a bad floorplan or due to conservative modeling of the global routing cell capacity. The pin could also be blocked due to incorrect min/max layer setting. If that's the case, the pin might be left unrouted.

WHAT NEXT
View the pin in the GUI or run the check_routability command to see if the pin is physically blocked. If it is, fix the root cause and reroute the design. Also check if the pin layer is outside of min/max layer constraint setting.
```

## ZRT-127

``` text
ZRT-127
NAME
ZRT-127 (Warning) The global router sees net %s having %d/%d blocked pins.

DESCRIPTION
The global router detects whether access to a pin is totally blocked. For example, during placement when the design is not legalized, a pin may be blocked by in-cell shapes and pin shapes of overlapping cells. Also, due to floorplan issues, sometimes a macro pin is completely embedded inside adjacent macros and cannot be accessed without going through routing blockages. The router will print a warning message for every net with blocked pins detected: how many pins are blocked among the total number of pins.

WHAT NEXT
While the global router will still attempt to connect the pins, any floorplan issues causing blocked pins should be corrected to remove this condition.
```
