--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml uart_verification_return.twx uart_verification_return.ncd -o
uart_verification_return.twr uart_verification_return.pcf -ucf uart_pins.ucf

Design file:              uart_verification_return.ncd
Physical constraint file: uart_verification_return.pcf
Device,package,speed:     xc6slx45,fgg676,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_ClkIn = PERIOD TIMEGRP "iCLK" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ClkIn = PERIOD TIMEGRP "iCLK" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.600ns (period - min period limit)
  Period: 9.600ns
  Min period limit: 3.000ns (333.333MHz) (Tdcmper_CLKFX)
  Physical resource: eDCM24_TO_50MHz/dcm_sp_inst/CLKFX
  Logical resource: eDCM24_TO_50MHz/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y6.CLKFX
  Clock network: eDCM24_TO_50MHz/clkfx
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: eDCM24_TO_50MHz/dcm_sp_inst/CLKIN
  Logical resource: eDCM24_TO_50MHz/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: eDCM24_TO_50MHz/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: eDCM24_TO_50MHz/dcm_sp_inst/CLKIN
  Logical resource: eDCM24_TO_50MHz/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: eDCM24_TO_50MHz/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_eDCM24_TO_50MHz_clkfx = PERIOD TIMEGRP 
"eDCM24_TO_50MHz_clkfx" TS_ClkIn /         2.08333333 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 15490 paths analyzed, 1328 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.238ns.
--------------------------------------------------------------------------------

Paths for end point eUART/eRECV_FIFO/sFIFO_14_6 (SLICE_X33Y69.A4), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eUART_RECIVER/sDATA_BIT_REG_0 (FF)
  Destination:          eUART/eRECV_FIFO/sFIFO_14_6 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.861ns (Levels of Logic = 5)
  Clock Path Skew:      -0.042ns (0.704 - 0.746)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 9.600ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eUART_RECIVER/sDATA_BIT_REG_0 to eUART/eRECV_FIFO/sFIFO_14_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y62.AQ      Tcko                  0.476   eUART/eUART_RECIVER/sDATA_BIT_REG<1>
                                                       eUART/eUART_RECIVER/sDATA_BIT_REG_0
    SLICE_X42Y62.A2      net (fanout=21)       1.465   eUART/eUART_RECIVER/sDATA_BIT_REG<0>
    SLICE_X42Y62.A       Tilo                  0.235   eUART/eUART_RECIVER/sDATA_BIT_REG<1>
                                                       eUART/eUART_RECIVER/Mmux_sPARITY_OK_3_SW0
    SLICE_X42Y62.C1      net (fanout=1)        0.538   N12
    SLICE_X42Y62.CMUX    Tilo                  0.403   eUART/eUART_RECIVER/sDATA_BIT_REG<1>
                                                       eUART/eUART_RECIVER/Mmux_sPARITY_OK_3
                                                       eUART/eUART_RECIVER/Mmux_sPARITY_OK_2_f7
    SLICE_X39Y66.A3      net (fanout=28)       1.291   eUART/eUART_RECIVER/sPARITY_OK
    SLICE_X39Y66.A       Tilo                  0.259   N67
                                                       eUART/eUART_RECIVER/oDATA<6>_SW3
    SLICE_X37Y66.D4      net (fanout=1)        0.494   N67
    SLICE_X37Y66.D       Tilo                  0.259   eUART/eRECV_FIFO/sFIFO_0<6>
                                                       eUART/eUART_RECIVER/oDATA<6>
    SLICE_X33Y69.A4      net (fanout=16)       1.068   eUART/sRECV_DATA<6>
    SLICE_X33Y69.CLK     Tas                   0.373   eUART/eRECV_FIFO/sFIFO_3<6>
                                                       eUART/eRECV_FIFO/sFIFO_14_6_dpot
                                                       eUART/eRECV_FIFO/sFIFO_14_6
    -------------------------------------------------  ---------------------------
    Total                                      6.861ns (2.005ns logic, 4.856ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eUART_RECIVER/sSHW_REG_6 (FF)
  Destination:          eUART/eRECV_FIFO/sFIFO_14_6 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.578ns (Levels of Logic = 5)
  Clock Path Skew:      -0.045ns (0.704 - 0.749)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 9.600ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eUART_RECIVER/sSHW_REG_6 to eUART/eRECV_FIFO/sFIFO_14_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y63.CQ      Tcko                  0.430   eUART/eUART_RECIVER/sSHW_REG<7>
                                                       eUART/eUART_RECIVER/sSHW_REG_6
    SLICE_X42Y62.B1      net (fanout=8)        1.212   eUART/eUART_RECIVER/sSHW_REG<6>
    SLICE_X42Y62.B       Tilo                  0.235   eUART/eUART_RECIVER/sDATA_BIT_REG<1>
                                                       eUART/eUART_RECIVER/sSHW_REG[0]_INV_38_o31
    SLICE_X42Y62.D1      net (fanout=2)        0.555   eUART/eUART_RECIVER/sSHW_REG[0]_INV_38_o_bdd2
    SLICE_X42Y62.CMUX    Topdc                 0.402   eUART/eUART_RECIVER/sDATA_BIT_REG<1>
                                                       eUART/eUART_RECIVER/Mmux_sPARITY_OK_4
                                                       eUART/eUART_RECIVER/Mmux_sPARITY_OK_2_f7
    SLICE_X39Y66.A3      net (fanout=28)       1.291   eUART/eUART_RECIVER/sPARITY_OK
    SLICE_X39Y66.A       Tilo                  0.259   N67
                                                       eUART/eUART_RECIVER/oDATA<6>_SW3
    SLICE_X37Y66.D4      net (fanout=1)        0.494   N67
    SLICE_X37Y66.D       Tilo                  0.259   eUART/eRECV_FIFO/sFIFO_0<6>
                                                       eUART/eUART_RECIVER/oDATA<6>
    SLICE_X33Y69.A4      net (fanout=16)       1.068   eUART/sRECV_DATA<6>
    SLICE_X33Y69.CLK     Tas                   0.373   eUART/eRECV_FIFO/sFIFO_3<6>
                                                       eUART/eRECV_FIFO/sFIFO_14_6_dpot
                                                       eUART/eRECV_FIFO/sFIFO_14_6
    -------------------------------------------------  ---------------------------
    Total                                      6.578ns (1.958ns logic, 4.620ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eUART_RECIVER/sSHW_REG_6 (FF)
  Destination:          eUART/eRECV_FIFO/sFIFO_14_6 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.402ns (Levels of Logic = 5)
  Clock Path Skew:      -0.045ns (0.704 - 0.749)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 9.600ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eUART_RECIVER/sSHW_REG_6 to eUART/eRECV_FIFO/sFIFO_14_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y63.CQ      Tcko                  0.430   eUART/eUART_RECIVER/sSHW_REG<7>
                                                       eUART/eUART_RECIVER/sSHW_REG_6
    SLICE_X42Y62.B1      net (fanout=8)        1.212   eUART/eUART_RECIVER/sSHW_REG<6>
    SLICE_X42Y62.B       Tilo                  0.235   eUART/eUART_RECIVER/sDATA_BIT_REG<1>
                                                       eUART/eUART_RECIVER/sSHW_REG[0]_INV_38_o31
    SLICE_X42Y62.C4      net (fanout=2)        0.378   eUART/eUART_RECIVER/sSHW_REG[0]_INV_38_o_bdd2
    SLICE_X42Y62.CMUX    Tilo                  0.403   eUART/eUART_RECIVER/sDATA_BIT_REG<1>
                                                       eUART/eUART_RECIVER/Mmux_sPARITY_OK_3
                                                       eUART/eUART_RECIVER/Mmux_sPARITY_OK_2_f7
    SLICE_X39Y66.A3      net (fanout=28)       1.291   eUART/eUART_RECIVER/sPARITY_OK
    SLICE_X39Y66.A       Tilo                  0.259   N67
                                                       eUART/eUART_RECIVER/oDATA<6>_SW3
    SLICE_X37Y66.D4      net (fanout=1)        0.494   N67
    SLICE_X37Y66.D       Tilo                  0.259   eUART/eRECV_FIFO/sFIFO_0<6>
                                                       eUART/eUART_RECIVER/oDATA<6>
    SLICE_X33Y69.A4      net (fanout=16)       1.068   eUART/sRECV_DATA<6>
    SLICE_X33Y69.CLK     Tas                   0.373   eUART/eRECV_FIFO/sFIFO_3<6>
                                                       eUART/eRECV_FIFO/sFIFO_14_6_dpot
                                                       eUART/eRECV_FIFO/sFIFO_14_6
    -------------------------------------------------  ---------------------------
    Total                                      6.402ns (1.959ns logic, 4.443ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point eUART/eRECV_FIFO/sFIFO_15_6 (SLICE_X35Y70.A3), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eUART_RECIVER/sDATA_BIT_REG_0 (FF)
  Destination:          eUART/eRECV_FIFO/sFIFO_15_6 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.846ns (Levels of Logic = 5)
  Clock Path Skew:      -0.045ns (0.701 - 0.746)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 9.600ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eUART_RECIVER/sDATA_BIT_REG_0 to eUART/eRECV_FIFO/sFIFO_15_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y62.AQ      Tcko                  0.476   eUART/eUART_RECIVER/sDATA_BIT_REG<1>
                                                       eUART/eUART_RECIVER/sDATA_BIT_REG_0
    SLICE_X42Y62.A2      net (fanout=21)       1.465   eUART/eUART_RECIVER/sDATA_BIT_REG<0>
    SLICE_X42Y62.A       Tilo                  0.235   eUART/eUART_RECIVER/sDATA_BIT_REG<1>
                                                       eUART/eUART_RECIVER/Mmux_sPARITY_OK_3_SW0
    SLICE_X42Y62.C1      net (fanout=1)        0.538   N12
    SLICE_X42Y62.CMUX    Tilo                  0.403   eUART/eUART_RECIVER/sDATA_BIT_REG<1>
                                                       eUART/eUART_RECIVER/Mmux_sPARITY_OK_3
                                                       eUART/eUART_RECIVER/Mmux_sPARITY_OK_2_f7
    SLICE_X39Y66.A3      net (fanout=28)       1.291   eUART/eUART_RECIVER/sPARITY_OK
    SLICE_X39Y66.A       Tilo                  0.259   N67
                                                       eUART/eUART_RECIVER/oDATA<6>_SW3
    SLICE_X37Y66.D4      net (fanout=1)        0.494   N67
    SLICE_X37Y66.D       Tilo                  0.259   eUART/eRECV_FIFO/sFIFO_0<6>
                                                       eUART/eUART_RECIVER/oDATA<6>
    SLICE_X35Y70.A3      net (fanout=16)       1.053   eUART/sRECV_DATA<6>
    SLICE_X35Y70.CLK     Tas                   0.373   eUART/eRECV_FIFO/sFIFO_15<7>
                                                       eUART/eRECV_FIFO/sFIFO_15_6_dpot
                                                       eUART/eRECV_FIFO/sFIFO_15_6
    -------------------------------------------------  ---------------------------
    Total                                      6.846ns (2.005ns logic, 4.841ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eUART_RECIVER/sSHW_REG_6 (FF)
  Destination:          eUART/eRECV_FIFO/sFIFO_15_6 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.563ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.701 - 0.749)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 9.600ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eUART_RECIVER/sSHW_REG_6 to eUART/eRECV_FIFO/sFIFO_15_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y63.CQ      Tcko                  0.430   eUART/eUART_RECIVER/sSHW_REG<7>
                                                       eUART/eUART_RECIVER/sSHW_REG_6
    SLICE_X42Y62.B1      net (fanout=8)        1.212   eUART/eUART_RECIVER/sSHW_REG<6>
    SLICE_X42Y62.B       Tilo                  0.235   eUART/eUART_RECIVER/sDATA_BIT_REG<1>
                                                       eUART/eUART_RECIVER/sSHW_REG[0]_INV_38_o31
    SLICE_X42Y62.D1      net (fanout=2)        0.555   eUART/eUART_RECIVER/sSHW_REG[0]_INV_38_o_bdd2
    SLICE_X42Y62.CMUX    Topdc                 0.402   eUART/eUART_RECIVER/sDATA_BIT_REG<1>
                                                       eUART/eUART_RECIVER/Mmux_sPARITY_OK_4
                                                       eUART/eUART_RECIVER/Mmux_sPARITY_OK_2_f7
    SLICE_X39Y66.A3      net (fanout=28)       1.291   eUART/eUART_RECIVER/sPARITY_OK
    SLICE_X39Y66.A       Tilo                  0.259   N67
                                                       eUART/eUART_RECIVER/oDATA<6>_SW3
    SLICE_X37Y66.D4      net (fanout=1)        0.494   N67
    SLICE_X37Y66.D       Tilo                  0.259   eUART/eRECV_FIFO/sFIFO_0<6>
                                                       eUART/eUART_RECIVER/oDATA<6>
    SLICE_X35Y70.A3      net (fanout=16)       1.053   eUART/sRECV_DATA<6>
    SLICE_X35Y70.CLK     Tas                   0.373   eUART/eRECV_FIFO/sFIFO_15<7>
                                                       eUART/eRECV_FIFO/sFIFO_15_6_dpot
                                                       eUART/eRECV_FIFO/sFIFO_15_6
    -------------------------------------------------  ---------------------------
    Total                                      6.563ns (1.958ns logic, 4.605ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eUART_RECIVER/sSHW_REG_6 (FF)
  Destination:          eUART/eRECV_FIFO/sFIFO_15_6 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.387ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.701 - 0.749)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 9.600ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eUART_RECIVER/sSHW_REG_6 to eUART/eRECV_FIFO/sFIFO_15_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y63.CQ      Tcko                  0.430   eUART/eUART_RECIVER/sSHW_REG<7>
                                                       eUART/eUART_RECIVER/sSHW_REG_6
    SLICE_X42Y62.B1      net (fanout=8)        1.212   eUART/eUART_RECIVER/sSHW_REG<6>
    SLICE_X42Y62.B       Tilo                  0.235   eUART/eUART_RECIVER/sDATA_BIT_REG<1>
                                                       eUART/eUART_RECIVER/sSHW_REG[0]_INV_38_o31
    SLICE_X42Y62.C4      net (fanout=2)        0.378   eUART/eUART_RECIVER/sSHW_REG[0]_INV_38_o_bdd2
    SLICE_X42Y62.CMUX    Tilo                  0.403   eUART/eUART_RECIVER/sDATA_BIT_REG<1>
                                                       eUART/eUART_RECIVER/Mmux_sPARITY_OK_3
                                                       eUART/eUART_RECIVER/Mmux_sPARITY_OK_2_f7
    SLICE_X39Y66.A3      net (fanout=28)       1.291   eUART/eUART_RECIVER/sPARITY_OK
    SLICE_X39Y66.A       Tilo                  0.259   N67
                                                       eUART/eUART_RECIVER/oDATA<6>_SW3
    SLICE_X37Y66.D4      net (fanout=1)        0.494   N67
    SLICE_X37Y66.D       Tilo                  0.259   eUART/eRECV_FIFO/sFIFO_0<6>
                                                       eUART/eUART_RECIVER/oDATA<6>
    SLICE_X35Y70.A3      net (fanout=16)       1.053   eUART/sRECV_DATA<6>
    SLICE_X35Y70.CLK     Tas                   0.373   eUART/eRECV_FIFO/sFIFO_15<7>
                                                       eUART/eRECV_FIFO/sFIFO_15_6_dpot
                                                       eUART/eRECV_FIFO/sFIFO_15_6
    -------------------------------------------------  ---------------------------
    Total                                      6.387ns (1.959ns logic, 4.428ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point eUART/eRECV_FIFO/sFIFO_10_6 (SLICE_X32Y69.B4), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eUART_RECIVER/sDATA_BIT_REG_0 (FF)
  Destination:          eUART/eRECV_FIFO/sFIFO_10_6 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.842ns (Levels of Logic = 5)
  Clock Path Skew:      -0.042ns (0.704 - 0.746)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 9.600ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eUART_RECIVER/sDATA_BIT_REG_0 to eUART/eRECV_FIFO/sFIFO_10_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y62.AQ      Tcko                  0.476   eUART/eUART_RECIVER/sDATA_BIT_REG<1>
                                                       eUART/eUART_RECIVER/sDATA_BIT_REG_0
    SLICE_X42Y62.A2      net (fanout=21)       1.465   eUART/eUART_RECIVER/sDATA_BIT_REG<0>
    SLICE_X42Y62.A       Tilo                  0.235   eUART/eUART_RECIVER/sDATA_BIT_REG<1>
                                                       eUART/eUART_RECIVER/Mmux_sPARITY_OK_3_SW0
    SLICE_X42Y62.C1      net (fanout=1)        0.538   N12
    SLICE_X42Y62.CMUX    Tilo                  0.403   eUART/eUART_RECIVER/sDATA_BIT_REG<1>
                                                       eUART/eUART_RECIVER/Mmux_sPARITY_OK_3
                                                       eUART/eUART_RECIVER/Mmux_sPARITY_OK_2_f7
    SLICE_X39Y66.A3      net (fanout=28)       1.291   eUART/eUART_RECIVER/sPARITY_OK
    SLICE_X39Y66.A       Tilo                  0.259   N67
                                                       eUART/eUART_RECIVER/oDATA<6>_SW3
    SLICE_X37Y66.D4      net (fanout=1)        0.494   N67
    SLICE_X37Y66.D       Tilo                  0.259   eUART/eRECV_FIFO/sFIFO_0<6>
                                                       eUART/eUART_RECIVER/oDATA<6>
    SLICE_X32Y69.B4      net (fanout=16)       1.073   eUART/sRECV_DATA<6>
    SLICE_X32Y69.CLK     Tas                   0.349   eUART/eRECV_FIFO/sFIFO_10<7>
                                                       eUART/eRECV_FIFO/sFIFO_10_6_dpot
                                                       eUART/eRECV_FIFO/sFIFO_10_6
    -------------------------------------------------  ---------------------------
    Total                                      6.842ns (1.981ns logic, 4.861ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eUART_RECIVER/sSHW_REG_6 (FF)
  Destination:          eUART/eRECV_FIFO/sFIFO_10_6 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.559ns (Levels of Logic = 5)
  Clock Path Skew:      -0.045ns (0.704 - 0.749)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 9.600ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eUART_RECIVER/sSHW_REG_6 to eUART/eRECV_FIFO/sFIFO_10_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y63.CQ      Tcko                  0.430   eUART/eUART_RECIVER/sSHW_REG<7>
                                                       eUART/eUART_RECIVER/sSHW_REG_6
    SLICE_X42Y62.B1      net (fanout=8)        1.212   eUART/eUART_RECIVER/sSHW_REG<6>
    SLICE_X42Y62.B       Tilo                  0.235   eUART/eUART_RECIVER/sDATA_BIT_REG<1>
                                                       eUART/eUART_RECIVER/sSHW_REG[0]_INV_38_o31
    SLICE_X42Y62.D1      net (fanout=2)        0.555   eUART/eUART_RECIVER/sSHW_REG[0]_INV_38_o_bdd2
    SLICE_X42Y62.CMUX    Topdc                 0.402   eUART/eUART_RECIVER/sDATA_BIT_REG<1>
                                                       eUART/eUART_RECIVER/Mmux_sPARITY_OK_4
                                                       eUART/eUART_RECIVER/Mmux_sPARITY_OK_2_f7
    SLICE_X39Y66.A3      net (fanout=28)       1.291   eUART/eUART_RECIVER/sPARITY_OK
    SLICE_X39Y66.A       Tilo                  0.259   N67
                                                       eUART/eUART_RECIVER/oDATA<6>_SW3
    SLICE_X37Y66.D4      net (fanout=1)        0.494   N67
    SLICE_X37Y66.D       Tilo                  0.259   eUART/eRECV_FIFO/sFIFO_0<6>
                                                       eUART/eUART_RECIVER/oDATA<6>
    SLICE_X32Y69.B4      net (fanout=16)       1.073   eUART/sRECV_DATA<6>
    SLICE_X32Y69.CLK     Tas                   0.349   eUART/eRECV_FIFO/sFIFO_10<7>
                                                       eUART/eRECV_FIFO/sFIFO_10_6_dpot
                                                       eUART/eRECV_FIFO/sFIFO_10_6
    -------------------------------------------------  ---------------------------
    Total                                      6.559ns (1.934ns logic, 4.625ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               eUART/eUART_RECIVER/sSHW_REG_6 (FF)
  Destination:          eUART/eRECV_FIFO/sFIFO_10_6 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.383ns (Levels of Logic = 5)
  Clock Path Skew:      -0.045ns (0.704 - 0.749)
  Source Clock:         sCLK rising at 0.000ns
  Destination Clock:    sCLK rising at 9.600ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.599ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: eUART/eUART_RECIVER/sSHW_REG_6 to eUART/eRECV_FIFO/sFIFO_10_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y63.CQ      Tcko                  0.430   eUART/eUART_RECIVER/sSHW_REG<7>
                                                       eUART/eUART_RECIVER/sSHW_REG_6
    SLICE_X42Y62.B1      net (fanout=8)        1.212   eUART/eUART_RECIVER/sSHW_REG<6>
    SLICE_X42Y62.B       Tilo                  0.235   eUART/eUART_RECIVER/sDATA_BIT_REG<1>
                                                       eUART/eUART_RECIVER/sSHW_REG[0]_INV_38_o31
    SLICE_X42Y62.C4      net (fanout=2)        0.378   eUART/eUART_RECIVER/sSHW_REG[0]_INV_38_o_bdd2
    SLICE_X42Y62.CMUX    Tilo                  0.403   eUART/eUART_RECIVER/sDATA_BIT_REG<1>
                                                       eUART/eUART_RECIVER/Mmux_sPARITY_OK_3
                                                       eUART/eUART_RECIVER/Mmux_sPARITY_OK_2_f7
    SLICE_X39Y66.A3      net (fanout=28)       1.291   eUART/eUART_RECIVER/sPARITY_OK
    SLICE_X39Y66.A       Tilo                  0.259   N67
                                                       eUART/eUART_RECIVER/oDATA<6>_SW3
    SLICE_X37Y66.D4      net (fanout=1)        0.494   N67
    SLICE_X37Y66.D       Tilo                  0.259   eUART/eRECV_FIFO/sFIFO_0<6>
                                                       eUART/eUART_RECIVER/oDATA<6>
    SLICE_X32Y69.B4      net (fanout=16)       1.073   eUART/sRECV_DATA<6>
    SLICE_X32Y69.CLK     Tas                   0.349   eUART/eRECV_FIFO/sFIFO_10<7>
                                                       eUART/eRECV_FIFO/sFIFO_10_6_dpot
                                                       eUART/eRECV_FIFO/sFIFO_10_6
    -------------------------------------------------  ---------------------------
    Total                                      6.383ns (1.935ns logic, 4.448ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_eDCM24_TO_50MHz_clkfx = PERIOD TIMEGRP "eDCM24_TO_50MHz_clkfx" TS_ClkIn /
        2.08333333 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point eUART/eRECV_FIFO/sFIFO_3_5 (SLICE_X32Y63.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART/eRECV_FIFO/sFIFO_3_5 (FF)
  Destination:          eUART/eRECV_FIFO/sFIFO_3_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 9.600ns
  Destination Clock:    sCLK rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART/eRECV_FIFO/sFIFO_3_5 to eUART/eRECV_FIFO/sFIFO_3_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y63.DQ      Tcko                  0.200   eUART/eRECV_FIFO/sFIFO_3<5>
                                                       eUART/eRECV_FIFO/sFIFO_3_5
    SLICE_X32Y63.D6      net (fanout=2)        0.024   eUART/eRECV_FIFO/sFIFO_3<5>
    SLICE_X32Y63.CLK     Tah         (-Th)    -0.190   eUART/eRECV_FIFO/sFIFO_3<5>
                                                       eUART/eRECV_FIFO/sFIFO_3_5_dpot
                                                       eUART/eRECV_FIFO/sFIFO_3_5
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point eUART/eRECV_FIFO/sFIFO_1_6 (SLICE_X36Y69.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART/eRECV_FIFO/sFIFO_1_6 (FF)
  Destination:          eUART/eRECV_FIFO/sFIFO_1_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 9.600ns
  Destination Clock:    sCLK rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART/eRECV_FIFO/sFIFO_1_6 to eUART/eRECV_FIFO/sFIFO_1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y69.AQ      Tcko                  0.200   eUART/eRECV_FIFO/sFIFO_0<7>
                                                       eUART/eRECV_FIFO/sFIFO_1_6
    SLICE_X36Y69.A6      net (fanout=2)        0.024   eUART/eRECV_FIFO/sFIFO_1<6>
    SLICE_X36Y69.CLK     Tah         (-Th)    -0.190   eUART/eRECV_FIFO/sFIFO_0<7>
                                                       eUART/eRECV_FIFO/sFIFO_1_6_dpot
                                                       eUART/eRECV_FIFO/sFIFO_1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.390ns logic, 0.024ns route)
                                                       (94.2% logic, 5.8% route)

--------------------------------------------------------------------------------

Paths for end point eUART/eRECV_FIFO/sFIFO_8_1 (SLICE_X32Y64.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               eUART/eRECV_FIFO/sFIFO_8_1 (FF)
  Destination:          eUART/eRECV_FIFO/sFIFO_8_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sCLK rising at 9.600ns
  Destination Clock:    sCLK rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: eUART/eRECV_FIFO/sFIFO_8_1 to eUART/eRECV_FIFO/sFIFO_8_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y64.DQ      Tcko                  0.200   eUART/eRECV_FIFO/sFIFO_8<1>
                                                       eUART/eRECV_FIFO/sFIFO_8_1
    SLICE_X32Y64.D6      net (fanout=2)        0.025   eUART/eRECV_FIFO/sFIFO_8<1>
    SLICE_X32Y64.CLK     Tah         (-Th)    -0.190   eUART/eRECV_FIFO/sFIFO_8<1>
                                                       eUART/eRECV_FIFO/sFIFO_8_1_dpot
                                                       eUART/eRECV_FIFO/sFIFO_8_1
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_eDCM24_TO_50MHz_clkfx = PERIOD TIMEGRP "eDCM24_TO_50MHz_clkfx" TS_ClkIn /
        2.08333333 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.934ns (period - min period limit)
  Period: 9.600ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: eDCM24_TO_50MHz/clkout1_buf/I0
  Logical resource: eDCM24_TO_50MHz/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: eDCM24_TO_50MHz/clkfx
--------------------------------------------------------------------------------
Slack: 9.120ns (period - min period limit)
  Period: 9.600ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: eUART/eRECV_FIFO/sFIFO_7<1>/CLK
  Logical resource: eUART/eRECV_FIFO/sFIFO_7_0/CK
  Location pin: SLICE_X30Y65.CLK
  Clock network: sCLK
--------------------------------------------------------------------------------
Slack: 9.120ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.600ns
  High pulse: 4.800ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: eUART/eRECV_FIFO/sFIFO_7<1>/SR
  Logical resource: eUART/eRECV_FIFO/sFIFO_7_0/SR
  Location pin: SLICE_X30Y65.SR
  Clock network: eUART/eBAUD_FREQ_DIV/inRST_inv
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_ClkIn
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ClkIn                       |     20.000ns|      8.000ns|     15.079ns|            0|            0|            0|        15490|
| TS_eDCM24_TO_50MHz_clkfx      |      9.600ns|      7.238ns|          N/A|            0|            0|        15490|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock iCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iCLK           |    7.238|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 15490 paths, 0 nets, and 2030 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 18 15:29:14 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 211 MB



