this contains datapath + controller implementation of RISC-V single cycle machine, following the figure below:


![image](https://user-images.githubusercontent.com/66377193/126812429-2a8e437f-5f61-4a01-9058-4ea43d0a1895.png)
