/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 432 192)
	(text "DDS_UPDATE_CYCLE" (rect 5 0 112 12)(font "Arial" ))
	(text "inst" (rect 8 160 20 172)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "CLK" (rect 0 0 20 12)(font "Arial" ))
		(text "CLK" (rect 21 27 41 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "CYCLE[31..0]" (rect 0 0 57 12)(font "Arial" ))
		(text "CYCLE[31..0]" (rect 21 43 78 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "UD_DELAY_CLK_CYCLE[31..0]" (rect 0 0 145 12)(font "Arial" ))
		(text "UD_DELAY_CLK_CYCLE[31..0]" (rect 21 59 166 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "FSKDATA_BPSK" (rect 0 0 79 12)(font "Arial" ))
		(text "FSKDATA_BPSK" (rect 21 75 100 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 1))
	)
	(port
		(pt 0 96)
		(input)
		(text "FSKDATA_BPSK_HOLD_CLK_CYCLE[31..0]" (rect 0 0 201 12)(font "Arial" ))
		(text "FSKDATA_BPSK_HOLD_CLK_CYCLE[31..0]" (rect 21 91 222 103)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "MODE[2..0]" (rect 0 0 49 12)(font "Arial" ))
		(text "MODE[2..0]" (rect 21 107 70 119)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "UEN" (rect 0 0 21 12)(font "Arial" ))
		(text "UEN" (rect 21 123 42 135)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 1))
	)
	(port
		(pt 416 32)
		(output)
		(text "UDCLK" (rect 0 0 34 12)(font "Arial" ))
		(text "UDCLK" (rect 361 27 395 39)(font "Arial" ))
		(line (pt 416 32)(pt 400 32)(line_width 1))
	)
	(port
		(pt 416 48)
		(output)
		(text "FSKDATA_BPSK_HOLD" (rect 0 0 112 12)(font "Arial" ))
		(text "FSKDATA_BPSK_HOLD" (rect 283 43 395 55)(font "Arial" ))
		(line (pt 416 48)(pt 400 48)(line_width 1))
	)
	(drawing
		(rectangle (rect 16 16 400 160)(line_width 1))
	)
)
