Protel Design System Design Rule Check
PCB File : C:\Users\Public\Documents\Altium\SeniorDesign_RealMixPro\RMP_MAIN_PCB.PcbDoc
Date     : 2/6/2025
Time     : 10:39:12 PM

Processing Rule : Clearance Constraint (Gap=5mil) (All),(All)
   Violation between Clearance Constraint: (2mil < 5mil) Between Pad C44-1(5502.782mil,4535mil) on Top Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (2mil < 5mil) Between Pad C44-1(5502.782mil,4535mil) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (2mil < 5mil) Between Pad C44-1(5502.782mil,4535mil) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (2mil < 5mil) Between Pad C44-1(5502.782mil,4535mil) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (2mil < 5mil) Between Pad C44-2(5417.218mil,4535mil) on Top Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (2mil < 5mil) Between Pad C44-2(5417.218mil,4535mil) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (2mil < 5mil) Between Pad C44-2(5417.218mil,4535mil) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (2mil < 5mil) Between Pad C44-2(5417.218mil,4535mil) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (2mil < 5mil) Between Pad R13-1(3050mil,2022.5mil) on Top Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (2mil < 5mil) Between Pad R13-1(3050mil,2022.5mil) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (2mil < 5mil) Between Pad R13-2(3050mil,1957.5mil) on Top Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (2mil < 5mil) Between Pad R13-2(3050mil,1957.5mil) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (2mil < 5mil) Between Pad R14-1(3160mil,2022.5mil) on Top Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (2mil < 5mil) Between Pad R14-1(3160mil,2022.5mil) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (2mil < 5mil) Between Pad R14-2(3160mil,1957.5mil) on Top Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (2mil < 5mil) Between Pad R14-2(3160mil,1957.5mil) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (2mil < 5mil) Between Pad R15-1(3270mil,2022.5mil) on Top Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (2mil < 5mil) Between Pad R15-1(3270mil,2022.5mil) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (2mil < 5mil) Between Pad R15-2(3270mil,1957.5mil) on Top Layer And Region (0 hole(s)) Keep-Out Layer 
   Violation between Clearance Constraint: (2mil < 5mil) Between Pad R15-2(3270mil,1957.5mil) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (4.529mil < 5mil) Between Track (4812mil,4097.666mil)(4812mil,4270mil) on Bottom Layer And Via (4801mil,4283mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (4.5mil < 5mil) Between Track (4812mil,4097.666mil)(4812mil,4270mil) on Bottom Layer And Via (4829mil,4109mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (4.471mil < 5mil) Between Track (4812mil,4270mil)(4826mil,4284mil) on Bottom Layer And Via (4801mil,4283mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (4.627mil < 5mil) Between Track (4917mil,4004mil)(4941mil,4028mil) on Top Layer And Via (4901mil,4020mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (4.471mil < 5mil) Between Track (5003mil,4209mil)(5060mil,4266mil) on Bottom Layer And Via (5038mil,4268mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (4.091mil < 5mil) Between Track (5060mil,4266mil)(5108.5mil,4266mil) on Top Layer And Via (5038mil,4268mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (4mil < 5mil) Between Track (5071mil,4163mil)(5101.6mil,4132.4mil) on Top Layer And Via (5049mil,4163mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (4.471mil < 5mil) Between Track (5084mil,4028mil)(5137mil,4081mil) on Bottom Layer And Via (5113mil,4081mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (4mil < 5mil) Between Track (5122mil,3978.666mil)(5131.5mil,3988.166mil) on Bottom Layer And Via (5115mil,3995mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (4.603mil < 5mil) Between Track (5131.5mil,3988.166mil)(5131.5mil,3990.5mil) on Bottom Layer And Via (5115mil,3995mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (4.603mil < 5mil) Between Track (5131.5mil,3990.5mil)(5137mil,3996mil) on Bottom Layer And Via (5115mil,3995mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (4.023mil < 5mil) Between Track (5137mil,3996mil)(5171mil,4030mil) on Top Layer And Via (5115mil,3995mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (4.627mil < 5mil) Between Via (4901mil,4020mil) from Top Layer to Bottom Layer And Via (4917mil,4004mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (4.091mil < 5mil) Between Via (5038mil,4268mil) from Top Layer to Bottom Layer And Via (5060mil,4266mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (4mil < 5mil) Between Via (5049mil,4163mil) from Top Layer to Bottom Layer And Via (5071mil,4163mil) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (4.023mil < 5mil) Between Via (5115mil,3995mil) from Top Layer to Bottom Layer And Via (5137mil,3996mil) from Top Layer to Bottom Layer 
Rule Violations :36

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net GND Between Via (4600mil,2000mil) from Top Layer to Bottom Layer And Pad C42-1(4620.5mil,1659.264mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VBUS_5V_LM Between Pad J9-2(5100mil,1000mil) on Multi-Layer And Pad TP24-1(5100mil,1240mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net Motor_7.4V Between Pad U7-4(5455mil,4081.181mil) on Top Layer And Pad U7-11(5455mil,4260.315mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (5000mil,400mil) from Top Layer to Bottom Layer And Via (5400mil,400mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (600mil,2000mil) from Top Layer to Bottom Layer And Via (600mil,2400mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (6400mil,3600mil) from Top Layer to Bottom Layer And Via (6800mil,3600mil) from Top Layer to Bottom Layer 
Rule Violations :6

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=5mil) (Max=100mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (137.795mil > 100mil) Pad J3-1(6095.5mil,4394.935mil) on Multi-Layer Actual Slot Hole Width = 137.795mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad J3-2(6095.5mil,4631.156mil) on Multi-Layer Actual Slot Hole Width = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad J3-3(5910.461mil,4513.045mil) on Multi-Layer Actual Slot Hole Width = 118.11mil
   Violation between Hole Size Constraint: (161mil > 100mil) Pad SW1-(5330mil,2791mil) on Multi-Layer Actual Hole Size = 161mil
   Violation between Hole Size Constraint: (161mil > 100mil) Pad SW1-(6053mil,2791mil) on Multi-Layer Actual Hole Size = 161mil
   Violation between Hole Size Constraint: (161mil > 100mil) Pad SW1-(6053mil,3510mil) on Multi-Layer Actual Hole Size = 161mil
   Violation between Hole Size Constraint: (161mil > 100mil) Pad SW1-3(5330mil,3510mil) on Multi-Layer Actual Hole Size = 161mil
   Violation between Hole Size Constraint: (161mil > 100mil) Pad U17-3(7220mil,960mil) on Multi-Layer Actual Hole Size = 161mil
   Violation between Hole Size Constraint: (161mil > 100mil) Pad U18-3(7220mil,1660mil) on Multi-Layer Actual Hole Size = 161mil
   Violation between Hole Size Constraint: (161mil > 100mil) Pad U20-3(5820mil,1660mil) on Multi-Layer Actual Hole Size = 161mil
   Violation between Hole Size Constraint: (161mil > 100mil) Pad U21-3(5820mil,960mil) on Multi-Layer Actual Hole Size = 161mil
   Violation between Hole Size Constraint: (161mil > 100mil) Pad U22-3(6520mil,1660mil) on Multi-Layer Actual Hole Size = 161mil
   Violation between Hole Size Constraint: (161mil > 100mil) Pad U23-3(6520mil,960mil) on Multi-Layer Actual Hole Size = 161mil
   Violation between Hole Size Constraint: (108.268mil > 100mil) Pad U25-(2941.732mil,2647.244mil) on Multi-Layer Actual Hole Size = 108.268mil
   Violation between Hole Size Constraint: (108.268mil > 100mil) Pad U25-(2941.732mil,3552.756mil) on Multi-Layer Actual Hole Size = 108.268mil
   Violation between Hole Size Constraint: (108.268mil > 100mil) Pad U25-(658.268mil,2647.244mil) on Multi-Layer Actual Hole Size = 108.268mil
   Violation between Hole Size Constraint: (108.268mil > 100mil) Pad U25-(658.268mil,3552.756mil) on Multi-Layer Actual Hole Size = 108.268mil
Rule Violations :17

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (1200mil,2000mil) from Top Layer to Bottom Layer And Via (1200mil,2000mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (3600mil,2000mil) from Top Layer to Bottom Layer And Via (3600mil,2000mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (4000mil,2000mil) from Top Layer to Bottom Layer And Via (4000mil,2000mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (400mil,1200mil) from Top Layer to Bottom Layer And Via (400mil,1200mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (400mil,2000mil) from Top Layer to Bottom Layer And Via (400mil,2000mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (400mil,400mil) from Top Layer to Bottom Layer And Via (400mil,400mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (4400mil,2000mil) from Top Layer to Bottom Layer And Via (4400mil,2000mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (4800mil,2000mil) from Top Layer to Bottom Layer And Via (4800mil,2000mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (5000mil,1600mil) from Top Layer to Bottom Layer And Via (5000mil,1600mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (5600mil,400mil) from Top Layer to Bottom Layer And Via (5600mil,400mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (6000mil,400mil) from Top Layer to Bottom Layer And Via (6000mil,400mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (600mil,1600mil) from Top Layer to Bottom Layer And Via (600mil,1600mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (6200mil,1600mil) from Top Layer to Bottom Layer And Via (6200mil,1600mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (6400mil,400mil) from Top Layer to Bottom Layer And Via (6400mil,400mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (7400mil,1600mil) from Top Layer to Bottom Layer And Via (7400mil,1600mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (7400mil,800mil) from Top Layer to Bottom Layer And Via (7400mil,800mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (7600mil,1200mil) from Top Layer to Bottom Layer And Via (7600mil,1200mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (8000mil,2000mil) from Top Layer to Bottom Layer And Via (8000mil,2000mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (800mil,2000mil) from Top Layer to Bottom Layer And Via (800mil,2000mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (8200mil,1600mil) from Top Layer to Bottom Layer And Via (8200mil,1600mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
Rule Violations :20

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (6.838mil < 10mil) Between Pad B11-MH2(7426.364mil,3130.818mil) on Multi-Layer And Via (7400mil,3200mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.838mil] / [Bottom Solder] Mask Sliver [6.838mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.187mil < 10mil) Between Pad B12-MH4(7611.719mil,4469.401mil) on Multi-Layer And Via (7600mil,4400mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.187mil] / [Bottom Solder] Mask Sliver [3.187mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9mil < 10mil) Between Pad C11-2(3674.5mil,3662mil) on Top Layer And Via (3676mil,3623mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.5mil < 10mil) Between Pad C12-2(3810mil,3778.5mil) on Bottom Layer And Via (3795mil,3821mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.368mil < 10mil) Between Pad C13-2(3950mil,3778.5mil) on Bottom Layer And Via (3934.764mil,3818.868mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [6.368mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.5mil < 10mil) Between Pad C13-2(3950mil,3778.5mil) on Bottom Layer And Via (3966mil,3820mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [7.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.5mil < 10mil) Between Pad C14-2(4062.5mil,3856mil) on Bottom Layer And Via (4020mil,3856mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5mil < 10mil) Between Pad C20-1(2829mil,4539.5mil) on Top Layer And Via (2786mil,4544mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.029mil < 10mil) Between Pad C24-1(2938.297mil,4105.228mil) on Top Layer And Via (2895mil,4075mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.029mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.008mil < 10mil) Between Pad C3-1(3991mil,3998.772mil) on Top Layer And Pad R5-2(3941mil,3996.472mil) on Top Layer [Top Solder] Mask Sliver [7.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.008mil < 10mil) Between Pad C3-2(3991mil,3933.465mil) on Top Layer And Pad R5-1(3941mil,3935.764mil) on Top Layer [Top Solder] Mask Sliver [7.008mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad C35-1(4953.5mil,4330mil) on Top Layer And Via (4962mil,4291mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.5mil < 10mil) Between Pad C4-2(3860mil,3778.5mil) on Bottom Layer And Via (3870mil,3821mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [8.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.321mil < 10mil) Between Pad C7-2(3905mil,3778.5mil) on Bottom Layer And Via (3905mil,3818.821mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [6.321mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad C9-2(4087.5mil,3686mil) on Top Layer And Via (4067mil,3718mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J10-1(310mil,1100mil) on Multi-Layer And Pad J10-2(310mil,1000mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J10-2(310mil,1000mil) on Multi-Layer And Pad J10-3(310mil,900mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J10-3(310mil,900mil) on Multi-Layer And Pad J10-4(310mil,800mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J11-1(6670mil,3300mil) on Multi-Layer And Pad J11-2(6670mil,3200mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J11-2(6670mil,3200mil) on Multi-Layer And Pad J11-3(6670mil,3100mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J11-3(6670mil,3100mil) on Multi-Layer And Pad J11-4(6670mil,3000mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J12-1(8370mil,3300mil) on Multi-Layer And Pad J12-2(8370mil,3200mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J12-2(8370mil,3200mil) on Multi-Layer And Pad J12-3(8370mil,3100mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J12-3(8370mil,3100mil) on Multi-Layer And Pad J12-4(8370mil,3000mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J13-1(3557mil,3464mil) on Multi-Layer And Pad J13-2(3557mil,3364mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.961mil < 10mil) Between Pad J13-1(3557mil,3464mil) on Multi-Layer And Via (3570mil,3530mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.961mil] / [Bottom Solder] Mask Sliver [7.961mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J13-2(3557mil,3364mil) on Multi-Layer And Pad J13-3(3557mil,3264mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J13-2(3557mil,3364mil) on Multi-Layer And Pad J13-7(3657mil,3364mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J13-3(3557mil,3264mil) on Multi-Layer And Pad J13-4(3557mil,3164mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J13-3(3557mil,3264mil) on Multi-Layer And Pad J13-6(3657mil,3264mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J13-4(3557mil,3164mil) on Multi-Layer And Pad J13-5(3657mil,3164mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J13-5(3657mil,3164mil) on Multi-Layer And Pad J13-6(3657mil,3264mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J13-6(3657mil,3264mil) on Multi-Layer And Pad J13-7(3657mil,3364mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J16-1(6670mil,2100mil) on Multi-Layer And Pad J16-2(6770mil,2100mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J16-2(6770mil,2100mil) on Multi-Layer And Pad J16-3(6870mil,2100mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J16-3(6870mil,2100mil) on Multi-Layer And Pad J16-4(6970mil,2100mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J17-1(6670mil,400mil) on Multi-Layer And Pad J17-2(6770mil,400mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.693mil < 10mil) Between Pad J17-1(6670mil,400mil) on Multi-Layer And Via (6600mil,400mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.693mil] / [Bottom Solder] Mask Sliver [9.693mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J17-2(6770mil,400mil) on Multi-Layer And Pad J17-3(6870mil,400mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J17-3(6870mil,400mil) on Multi-Layer And Pad J17-4(6970mil,400mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.614mil < 10mil) Between Pad J1-A1-B12(3887.205mil,4652.874mil) on Top Layer And Pad J1-SH1(3931.299mil,4675.315mil) on Multi-Layer [Top Solder] Mask Sliver [3.614mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.614mil < 10mil) Between Pad J1-B1-A12(3635.236mil,4652.874mil) on Top Layer And Pad J1-SH2(3591.142mil,4675.315mil) on Multi-Layer [Top Solder] Mask Sliver [3.614mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J4-1(5862mil,3983mil) on Multi-Layer And Pad J4-2(5862mil,4083mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.981mil < 10mil) Between Pad J4-1(5862mil,3983mil) on Multi-Layer And Via (5800mil,4000mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.981mil] / [Bottom Solder] Mask Sliver [3.981mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J4-2(5862mil,4083mil) on Multi-Layer And Pad J4-3(5862mil,4183mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J5-1(7470mil,2310mil) on Multi-Layer And Pad J5-2(7570mil,2310mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J5-2(7570mil,2310mil) on Multi-Layer And Pad J5-3(7670mil,2310mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J5-3(7670mil,2310mil) on Multi-Layer And Pad J5-4(7770mil,2310mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J6-1(6450mil,3300mil) on Multi-Layer And Pad J6-2(6450mil,3200mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J6-2(6450mil,3200mil) on Multi-Layer And Pad J6-3(6450mil,3100mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J6-3(6450mil,3100mil) on Multi-Layer And Pad J6-4(6450mil,3000mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J7-1(310mil,3301mil) on Multi-Layer And Pad J7-2(310mil,3201mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J7-2(310mil,3201mil) on Multi-Layer And Pad J7-3(310mil,3101mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J7-3(310mil,3101mil) on Multi-Layer And Pad J7-4(310mil,3001mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J9-1(5100mil,1100mil) on Multi-Layer And Pad J9-2(5100mil,1000mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J9-2(5100mil,1000mil) on Multi-Layer And Pad J9-3(5100mil,900mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad J9-3(5100mil,900mil) on Multi-Layer And Pad J9-4(5100mil,800mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.506mil < 10mil) Between Pad R13-1(3050mil,2022.5mil) on Top Layer And Via (3000mil,2000mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.506mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.5mil < 10mil) Between Pad R16-2(5110mil,4267.5mil) on Top Layer And Via (5060mil,4266mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.379mil < 10mil) Between Pad R2-1(3047.379mil,4470.44mil) on Top Layer And Via (3007mil,4460mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.379mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.5mil < 10mil) Between Pad R35-2(8070mil,742.5mil) on Top Layer And Via (8020mil,740mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.5mil < 10mil) Between Pad R36-2(8200mil,742.5mil) on Top Layer And Via (8250mil,740mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.417mil < 10mil) Between Pad R4-1(3886mil,3935.764mil) on Top Layer And Pad R5-1(3941mil,3935.764mil) on Top Layer [Top Solder] Mask Sliver [8.417mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.417mil < 10mil) Between Pad R4-2(3886mil,3996.472mil) on Top Layer And Pad R5-2(3941mil,3996.472mil) on Top Layer [Top Solder] Mask Sliver [8.417mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.228mil < 10mil) Between Pad R48-2(2870.898mil,4116.228mil) on Top Layer And Via (2895mil,4075mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.228mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.385mil < 10mil) Between Pad TP13-1(7425mil,2807mil) on Top Layer And Via (7490mil,2780mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.385mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.801mil < 10mil) Between Pad TP32-1(6380mil,470mil) on Top Layer And Via (6400mil,400mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.801mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.801mil < 10mil) Between Pad TP32-1(6380mil,470mil) on Top Layer And Via (6400mil,400mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.801mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-1(3759mil,3823.362mil) on Top Layer And Pad U2-2(3759mil,3807.614mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5mil < 10mil) Between Pad U2-1(3759mil,3823.362mil) on Top Layer And Via (3795mil,3821mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-10(3759mil,3681.63mil) on Top Layer And Pad U2-11(3759mil,3665.882mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-10(3759mil,3681.63mil) on Top Layer And Pad U2-9(3759mil,3697.378mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.628mil < 10mil) Between Pad U2-10(3759mil,3681.63mil) on Top Layer And Via (3724mil,3698.5mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.628mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.714mil < 10mil) Between Pad U2-10(3759mil,3681.63mil) on Top Layer And Via (3791mil,3669mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.714mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-11(3759mil,3665.882mil) on Top Layer And Pad U2-12(3759mil,3650.134mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.45mil < 10mil) Between Pad U2-11(3759mil,3665.882mil) on Top Layer And Via (3726mil,3650mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.45mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Pad U2-11(3759mil,3665.882mil) on Top Layer And Via (3791mil,3669mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-12(3759mil,3650.134mil) on Top Layer And Pad U2-13(3759mil,3634.386mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad U2-12(3759mil,3650.134mil) on Top Layer And Via (3726mil,3650mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.747mil < 10mil) Between Pad U2-12(3759mil,3650.134mil) on Top Layer And Via (3791mil,3642mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.747mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.787mil < 10mil) Between Pad U2-12(3759mil,3650.134mil) on Top Layer And Via (3791mil,3669mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.787mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-13(3759mil,3634.386mil) on Top Layer And Pad U2-14(3759mil,3618.638mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.182mil < 10mil) Between Pad U2-13(3759mil,3634.386mil) on Top Layer And Via (3724mil,3622mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.182mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.281mil < 10mil) Between Pad U2-13(3759mil,3634.386mil) on Top Layer And Via (3726mil,3650mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.592mil < 10mil) Between Pad U2-13(3759mil,3634.386mil) on Top Layer And Via (3791mil,3642mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.592mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad U2-14(3759mil,3618.638mil) on Top Layer And Via (3724mil,3622mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-15(3792.638mil,3585mil) on Top Layer And Pad U2-16(3808.386mil,3585mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad U2-15(3792.638mil,3585mil) on Top Layer And Via (3793mil,3547mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-16(3808.386mil,3585mil) on Top Layer And Pad U2-17(3824.134mil,3585mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-17(3824.134mil,3585mil) on Top Layer And Pad U2-18(3839.882mil,3585mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-18(3839.882mil,3585mil) on Top Layer And Pad U2-19(3855.63mil,3585mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-19(3855.63mil,3585mil) on Top Layer And Pad U2-20(3871.378mil,3585mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-2(3759mil,3807.614mil) on Top Layer And Pad U2-3(3759mil,3791.866mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.536mil < 10mil) Between Pad U2-2(3759mil,3807.614mil) on Top Layer And Via (3795mil,3821mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.536mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-20(3871.378mil,3585mil) on Top Layer And Pad U2-21(3887.126mil,3585mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-21(3887.126mil,3585mil) on Top Layer And Pad U2-22(3902.874mil,3585mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.02mil < 10mil) Between Pad U2-21(3887.126mil,3585mil) on Top Layer And Via (3900.629mil,3621.487mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.02mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-22(3902.874mil,3585mil) on Top Layer And Pad U2-23(3918.622mil,3585mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.487mil < 10mil) Between Pad U2-22(3902.874mil,3585mil) on Top Layer And Via (3900.629mil,3621.487mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.487mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-23(3918.622mil,3585mil) on Top Layer And Pad U2-24(3934.37mil,3585mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.702mil < 10mil) Between Pad U2-23(3918.622mil,3585mil) on Top Layer And Via (3928.335mil,3621.697mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.702mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-24(3934.37mil,3585mil) on Top Layer And Pad U2-25(3950.118mil,3585mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.868mil < 10mil) Between Pad U2-24(3934.37mil,3585mil) on Top Layer And Via (3928.335mil,3621.697mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.868mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-25(3950.118mil,3585mil) on Top Layer And Pad U2-26(3965.866mil,3585mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-26(3965.866mil,3585mil) on Top Layer And Pad U2-27(3981.614mil,3585mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-27(3981.614mil,3585mil) on Top Layer And Pad U2-28(3997.362mil,3585mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-29(4031mil,3618.638mil) on Top Layer And Pad U2-30(4031mil,3634.386mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-3(3759mil,3791.866mil) on Top Layer And Pad U2-4(3759mil,3776.118mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.6mil < 10mil) Between Pad U2-3(3759mil,3791.866mil) on Top Layer And Via (3724.428mil,3777.9mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-30(4031mil,3634.386mil) on Top Layer And Pad U2-31(4031mil,3650.134mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-31(4031mil,3650.134mil) on Top Layer And Pad U2-32(4031mil,3665.882mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-32(4031mil,3665.882mil) on Top Layer And Pad U2-33(4031mil,3681.63mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-33(4031mil,3681.63mil) on Top Layer And Pad U2-34(4031mil,3697.378mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-34(4031mil,3697.378mil) on Top Layer And Pad U2-35(4031mil,3713.126mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-35(4031mil,3713.126mil) on Top Layer And Pad U2-36(4031mil,3728.874mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.052mil < 10mil) Between Pad U2-35(4031mil,3713.126mil) on Top Layer And Via (4067mil,3718mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.052mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-36(4031mil,3728.874mil) on Top Layer And Pad U2-37(4031mil,3744.622mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.452mil < 10mil) Between Pad U2-36(4031mil,3728.874mil) on Top Layer And Via (4067mil,3718mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.452mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-37(4031mil,3744.622mil) on Top Layer And Pad U2-38(4031mil,3760.37mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-38(4031mil,3760.37mil) on Top Layer And Pad U2-39(4031mil,3776.118mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-39(4031mil,3776.118mil) on Top Layer And Pad U2-40(4031mil,3791.866mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-4(3759mil,3776.118mil) on Top Layer And Pad U2-5(3759mil,3760.37mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.572mil < 10mil) Between Pad U2-4(3759mil,3776.118mil) on Top Layer And Via (3724.428mil,3777.9mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.572mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-40(4031mil,3791.866mil) on Top Layer And Pad U2-41(4031mil,3807.614mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-41(4031mil,3807.614mil) on Top Layer And Pad U2-42(4031mil,3823.362mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-43(3997.362mil,3857mil) on Top Layer And Pad U2-44(3981.614mil,3857mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.138mil < 10mil) Between Pad U2-43(3997.362mil,3857mil) on Top Layer And Via (4020mil,3856mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.138mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-44(3981.614mil,3857mil) on Top Layer And Pad U2-45(3965.866mil,3857mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.533mil < 10mil) Between Pad U2-44(3981.614mil,3857mil) on Top Layer And Via (3966mil,3820mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.533mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-45(3965.866mil,3857mil) on Top Layer And Pad U2-46(3950.118mil,3857mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6mil < 10mil) Between Pad U2-45(3965.866mil,3857mil) on Top Layer And Via (3966mil,3820mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-46(3950.118mil,3857mil) on Top Layer And Pad U2-47(3934.37mil,3857mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.678mil < 10mil) Between Pad U2-46(3950.118mil,3857mil) on Top Layer And Via (3966mil,3820mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.678mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-47(3934.37mil,3857mil) on Top Layer And Pad U2-48(3918.622mil,3857mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.132mil < 10mil) Between Pad U2-47(3934.37mil,3857mil) on Top Layer And Via (3934.764mil,3818.868mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.132mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-48(3918.622mil,3857mil) on Top Layer And Pad U2-49(3902.874mil,3857mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.576mil < 10mil) Between Pad U2-48(3918.622mil,3857mil) on Top Layer And Via (3905mil,3818.821mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.576mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-49(3902.874mil,3857mil) on Top Layer And Pad U2-50(3887.126mil,3857mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.179mil < 10mil) Between Pad U2-49(3902.874mil,3857mil) on Top Layer And Via (3905mil,3818.821mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.179mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-5(3759mil,3760.37mil) on Top Layer And Pad U2-6(3759mil,3744.622mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.713mil < 10mil) Between Pad U2-5(3759mil,3760.37mil) on Top Layer And Via (3724.428mil,3777.9mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.713mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-50(3887.126mil,3857mil) on Top Layer And Pad U2-51(3871.378mil,3857mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.576mil < 10mil) Between Pad U2-50(3887.126mil,3857mil) on Top Layer And Via (3870mil,3821mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.576mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-51(3871.378mil,3857mil) on Top Layer And Pad U2-52(3855.63mil,3857mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5mil < 10mil) Between Pad U2-51(3871.378mil,3857mil) on Top Layer And Via (3870mil,3821mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-52(3855.63mil,3857mil) on Top Layer And Pad U2-53(3839.882mil,3857mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.028mil < 10mil) Between Pad U2-52(3855.63mil,3857mil) on Top Layer And Via (3870mil,3821mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.028mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-53(3839.882mil,3857mil) on Top Layer And Pad U2-54(3824.134mil,3857mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-54(3824.134mil,3857mil) on Top Layer And Pad U2-55(3808.386mil,3857mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-55(3808.386mil,3857mil) on Top Layer And Pad U2-56(3792.638mil,3857mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.536mil < 10mil) Between Pad U2-55(3808.386mil,3857mil) on Top Layer And Via (3795mil,3821mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.536mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5mil < 10mil) Between Pad U2-56(3792.638mil,3857mil) on Top Layer And Via (3795mil,3821mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-6(3759mil,3744.622mil) on Top Layer And Pad U2-7(3759mil,3728.874mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.341mil < 10mil) Between Pad U2-6(3759mil,3744.622mil) on Top Layer And Via (3725mil,3727mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.341mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad U26-1(1460mil,2350mil) on Multi-Layer And Pad U26-2(1360mil,2350mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.724mil < 10mil) Between Pad U26-2(1360mil,2350mil) on Multi-Layer And Via (1400mil,2400mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.724mil] / [Bottom Solder] Mask Sliver [3.724mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-7(3759mil,3728.874mil) on Top Layer And Pad U2-8(3759mil,3713.126mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3mil < 10mil) Between Pad U2-7(3759mil,3728.874mil) on Top Layer And Via (3725mil,3727mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad U27-1(1010mil,2350mil) on Multi-Layer And Pad U27-2(910mil,2350mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.748mil < 10mil) Between Pad U2-8(3759mil,3713.126mil) on Top Layer And Pad U2-9(3759mil,3697.378mil) on Top Layer [Top Solder] Mask Sliver [8.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.317mil < 10mil) Between Pad U2-8(3759mil,3713.126mil) on Top Layer And Via (3724mil,3698.5mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.317mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.069mil < 10mil) Between Pad U2-8(3759mil,3713.126mil) on Top Layer And Via (3725mil,3727mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.069mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.386mil < 10mil) Between Pad U28-1(540mil,2350mil) on Multi-Layer And Pad U28-2(440mil,2350mil) on Multi-Layer [Top Solder] Mask Sliver [5.386mil] / [Bottom Solder] Mask Sliver [5.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad U2-9(3759mil,3697.378mil) on Top Layer And Via (3724mil,3698.5mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.685mil < 10mil) Between Pad U29-1(2919.055mil,4458.5mil) on Top Layer And Pad U29-2(2899.37mil,4458.5mil) on Top Layer [Top Solder] Mask Sliver [9.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad U29-1(2919.055mil,4458.5mil) on Top Layer And Pad U29-29(2860mil,4360mil) on Top Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.685mil < 10mil) Between Pad U29-10(2761.5mil,4379.685mil) on Top Layer And Pad U29-11(2761.5mil,4360mil) on Top Layer [Top Solder] Mask Sliver [9.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad U29-10(2761.5mil,4379.685mil) on Top Layer And Pad U29-29(2860mil,4360mil) on Top Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.685mil < 10mil) Between Pad U29-10(2761.5mil,4379.685mil) on Top Layer And Pad U29-9(2761.5mil,4399.37mil) on Top Layer [Top Solder] Mask Sliver [9.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.685mil < 10mil) Between Pad U29-11(2761.5mil,4360mil) on Top Layer And Pad U29-12(2761.5mil,4340.315mil) on Top Layer [Top Solder] Mask Sliver [9.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad U29-11(2761.5mil,4360mil) on Top Layer And Pad U29-29(2860mil,4360mil) on Top Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.685mil < 10mil) Between Pad U29-12(2761.5mil,4340.315mil) on Top Layer And Pad U29-13(2761.5mil,4320.63mil) on Top Layer [Top Solder] Mask Sliver [9.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad U29-12(2761.5mil,4340.315mil) on Top Layer And Pad U29-29(2860mil,4360mil) on Top Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.685mil < 10mil) Between Pad U29-13(2761.5mil,4320.63mil) on Top Layer And Pad U29-14(2761.5mil,4300.945mil) on Top Layer [Top Solder] Mask Sliver [9.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad U29-13(2761.5mil,4320.63mil) on Top Layer And Pad U29-29(2860mil,4360mil) on Top Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad U29-14(2761.5mil,4300.945mil) on Top Layer And Pad U29-29(2860mil,4360mil) on Top Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.945mil < 10mil) Between Pad U29-14(2761.5mil,4300.945mil) on Top Layer And Via (2768mil,4282mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.945mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.685mil < 10mil) Between Pad U29-15(2800.945mil,4261.5mil) on Top Layer And Pad U29-16(2820.63mil,4261.5mil) on Top Layer [Top Solder] Mask Sliver [9.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad U29-15(2800.945mil,4261.5mil) on Top Layer And Pad U29-29(2860mil,4360mil) on Top Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.685mil < 10mil) Between Pad U29-16(2820.63mil,4261.5mil) on Top Layer And Pad U29-17(2840.315mil,4261.5mil) on Top Layer [Top Solder] Mask Sliver [9.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad U29-16(2820.63mil,4261.5mil) on Top Layer And Pad U29-29(2860mil,4360mil) on Top Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.685mil < 10mil) Between Pad U29-17(2840.315mil,4261.5mil) on Top Layer And Pad U29-18(2860mil,4261.5mil) on Top Layer [Top Solder] Mask Sliver [9.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad U29-17(2840.315mil,4261.5mil) on Top Layer And Pad U29-29(2860mil,4360mil) on Top Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.685mil < 10mil) Between Pad U29-18(2860mil,4261.5mil) on Top Layer And Pad U29-19(2879.685mil,4261.5mil) on Top Layer [Top Solder] Mask Sliver [9.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad U29-18(2860mil,4261.5mil) on Top Layer And Pad U29-29(2860mil,4360mil) on Top Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.685mil < 10mil) Between Pad U29-19(2879.685mil,4261.5mil) on Top Layer And Pad U29-20(2899.37mil,4261.5mil) on Top Layer [Top Solder] Mask Sliver [9.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad U29-19(2879.685mil,4261.5mil) on Top Layer And Pad U29-29(2860mil,4360mil) on Top Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad U29-2(2899.37mil,4458.5mil) on Top Layer And Pad U29-29(2860mil,4360mil) on Top Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.685mil < 10mil) Between Pad U29-2(2899.37mil,4458.5mil) on Top Layer And Pad U29-3(2879.685mil,4458.5mil) on Top Layer [Top Solder] Mask Sliver [9.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.685mil < 10mil) Between Pad U29-20(2899.37mil,4261.5mil) on Top Layer And Pad U29-21(2919.055mil,4261.5mil) on Top Layer [Top Solder] Mask Sliver [9.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad U29-20(2899.37mil,4261.5mil) on Top Layer And Pad U29-29(2860mil,4360mil) on Top Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad U29-21(2919.055mil,4261.5mil) on Top Layer And Pad U29-29(2860mil,4360mil) on Top Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.685mil < 10mil) Between Pad U29-22(2958.5mil,4300.945mil) on Top Layer And Pad U29-23(2958.5mil,4320.63mil) on Top Layer [Top Solder] Mask Sliver [9.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad U29-22(2958.5mil,4300.945mil) on Top Layer And Pad U29-29(2860mil,4360mil) on Top Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.377mil < 10mil) Between Pad U29-22(2958.5mil,4300.945mil) on Top Layer And Via (2990mil,4291mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.377mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.685mil < 10mil) Between Pad U29-23(2958.5mil,4320.63mil) on Top Layer And Pad U29-24(2958.5mil,4340.315mil) on Top Layer [Top Solder] Mask Sliver [9.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad U29-23(2958.5mil,4320.63mil) on Top Layer And Pad U29-29(2860mil,4360mil) on Top Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.685mil < 10mil) Between Pad U29-24(2958.5mil,4340.315mil) on Top Layer And Pad U29-25(2958.5mil,4360mil) on Top Layer [Top Solder] Mask Sliver [9.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad U29-24(2958.5mil,4340.315mil) on Top Layer And Pad U29-29(2860mil,4360mil) on Top Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.685mil < 10mil) Between Pad U29-25(2958.5mil,4360mil) on Top Layer And Pad U29-26(2958.5mil,4379.685mil) on Top Layer [Top Solder] Mask Sliver [9.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad U29-25(2958.5mil,4360mil) on Top Layer And Pad U29-29(2860mil,4360mil) on Top Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.685mil < 10mil) Between Pad U29-26(2958.5mil,4379.685mil) on Top Layer And Pad U29-27(2958.5mil,4399.37mil) on Top Layer [Top Solder] Mask Sliver [9.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad U29-26(2958.5mil,4379.685mil) on Top Layer And Pad U29-29(2860mil,4360mil) on Top Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.685mil < 10mil) Between Pad U29-27(2958.5mil,4399.37mil) on Top Layer And Pad U29-28(2958.5mil,4419.055mil) on Top Layer [Top Solder] Mask Sliver [9.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad U29-27(2958.5mil,4399.37mil) on Top Layer And Pad U29-29(2860mil,4360mil) on Top Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad U29-28(2958.5mil,4419.055mil) on Top Layer And Pad U29-29(2860mil,4360mil) on Top Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad U29-29(2860mil,4360mil) on Top Layer And Pad U29-3(2879.685mil,4458.5mil) on Top Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad U29-29(2860mil,4360mil) on Top Layer And Pad U29-4(2860mil,4458.5mil) on Top Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad U29-29(2860mil,4360mil) on Top Layer And Pad U29-5(2840.315mil,4458.5mil) on Top Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad U29-29(2860mil,4360mil) on Top Layer And Pad U29-6(2820.63mil,4458.5mil) on Top Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad U29-29(2860mil,4360mil) on Top Layer And Pad U29-7(2800.945mil,4458.5mil) on Top Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad U29-29(2860mil,4360mil) on Top Layer And Pad U29-8(2761.5mil,4419.055mil) on Top Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.5mil < 10mil) Between Pad U29-29(2860mil,4360mil) on Top Layer And Pad U29-9(2761.5mil,4399.37mil) on Top Layer [Top Solder] Mask Sliver [9.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.136mil < 10mil) Between Pad U29-29(2860mil,4360mil) on Top Layer And Via (2768mil,4282mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.136mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.685mil < 10mil) Between Pad U29-3(2879.685mil,4458.5mil) on Top Layer And Pad U29-4(2860mil,4458.5mil) on Top Layer [Top Solder] Mask Sliver [9.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.685mil < 10mil) Between Pad U29-4(2860mil,4458.5mil) on Top Layer And Pad U29-5(2840.315mil,4458.5mil) on Top Layer [Top Solder] Mask Sliver [9.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.685mil < 10mil) Between Pad U29-5(2840.315mil,4458.5mil) on Top Layer And Pad U29-6(2820.63mil,4458.5mil) on Top Layer [Top Solder] Mask Sliver [9.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.685mil < 10mil) Between Pad U29-6(2820.63mil,4458.5mil) on Top Layer And Pad U29-7(2800.945mil,4458.5mil) on Top Layer [Top Solder] Mask Sliver [9.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.685mil < 10mil) Between Pad U29-8(2761.5mil,4419.055mil) on Top Layer And Pad U29-9(2761.5mil,4399.37mil) on Top Layer [Top Solder] Mask Sliver [9.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.5mil < 10mil) Between Pad U4-8(3525mil,4051.5mil) on Top Layer And Via (3524mil,3997mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U7-1(5455mil,4004.409mil) on Top Layer And Pad U7-2(5455mil,4030mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.504mil < 10mil) Between Pad U7-1(5455mil,4004.409mil) on Top Layer And Via (5400mil,4000mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.504mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U7-10(5455mil,4234.724mil) on Top Layer And Pad U7-11(5455mil,4260.315mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U7-10(5455mil,4234.724mil) on Top Layer And Pad U7-9(5455mil,4209.134mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U7-11(5455mil,4260.315mil) on Top Layer And Pad U7-12(5455mil,4285.905mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U7-12(5455mil,4285.905mil) on Top Layer And Pad U7-13(5455mil,4311.496mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U7-13(5455mil,4311.496mil) on Top Layer And Pad U7-14(5455mil,4337.087mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U7-15(5214.842mil,4337.087mil) on Top Layer And Pad U7-16(5214.842mil,4311.496mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U7-16(5214.842mil,4311.496mil) on Top Layer And Pad U7-17(5214.842mil,4285.905mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U7-17(5214.842mil,4285.905mil) on Top Layer And Pad U7-18(5214.842mil,4260.315mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.346mil < 10mil) Between Pad U7-17(5214.842mil,4285.905mil) on Top Layer And Via (5163mil,4286mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.346mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U7-18(5214.842mil,4260.315mil) on Top Layer And Pad U7-19(5214.842mil,4234.724mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U7-19(5214.842mil,4234.724mil) on Top Layer And Pad U7-20(5214.842mil,4209.134mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U7-2(5455mil,4030mil) on Top Layer And Pad U7-3(5455mil,4055.59mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U7-20(5214.842mil,4209.134mil) on Top Layer And Pad U7-21(5214.842mil,4183.543mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U7-21(5214.842mil,4183.543mil) on Top Layer And Pad U7-22(5214.842mil,4157.953mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U7-22(5214.842mil,4157.953mil) on Top Layer And Pad U7-23(5214.842mil,4132.362mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U7-23(5214.842mil,4132.362mil) on Top Layer And Pad U7-24(5214.842mil,4106.772mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U7-24(5214.842mil,4106.772mil) on Top Layer And Pad U7-25(5214.842mil,4081.181mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U7-25(5214.842mil,4081.181mil) on Top Layer And Pad U7-26(5214.842mil,4055.59mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U7-26(5214.842mil,4055.59mil) on Top Layer And Pad U7-27(5214.842mil,4030mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U7-27(5214.842mil,4030mil) on Top Layer And Pad U7-28(5214.842mil,4004.409mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U7-3(5455mil,4055.59mil) on Top Layer And Pad U7-4(5455mil,4081.181mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U7-4(5455mil,4081.181mil) on Top Layer And Pad U7-5(5455mil,4106.772mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U7-5(5455mil,4106.772mil) on Top Layer And Pad U7-6(5455mil,4132.362mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U7-6(5455mil,4132.362mil) on Top Layer And Pad U7-7(5455mil,4157.953mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U7-7(5455mil,4157.953mil) on Top Layer And Pad U7-8(5455mil,4183.543mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.874mil < 10mil) Between Pad U7-8(5455mil,4183.543mil) on Top Layer And Pad U7-9(5455mil,4209.134mil) on Top Layer [Top Solder] Mask Sliver [3.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.828mil < 10mil) Between Via (2935mil,4259mil) from Top Layer to Bottom Layer And Via (2957mil,4232mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.828mil] / [Bottom Solder] Mask Sliver [8.828mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.862mil < 10mil) Between Via (3718mil,3755mil) from Top Layer to Bottom Layer And Via (3725mil,3727mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.862mil] / [Bottom Solder] Mask Sliver [2.862mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.071mil < 10mil) Between Via (3724mil,3622mil) from Top Layer to Bottom Layer And Via (3726mil,3650mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.071mil] / [Bottom Solder] Mask Sliver [2.071mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.517mil < 10mil) Between Via (3724mil,3698.5mil) from Top Layer to Bottom Layer And Via (3725mil,3727mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.518mil] / [Bottom Solder] Mask Sliver [2.518mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1mil < 10mil) Between Via (3791mil,3642mil) from Top Layer to Bottom Layer And Via (3791mil,3669mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1mil] / [Bottom Solder] Mask Sliver [1mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.068mil < 10mil) Between Via (3870mil,3821mil) from Top Layer to Bottom Layer And Via (3905mil,3818.821mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.068mil] / [Bottom Solder] Mask Sliver [9.068mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.707mil < 10mil) Between Via (3900.629mil,3621.487mil) from Top Layer to Bottom Layer And Via (3928.335mil,3621.697mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.707mil] / [Bottom Solder] Mask Sliver [1.707mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.764mil < 10mil) Between Via (3905mil,3818.821mil) from Top Layer to Bottom Layer And Via (3934.764mil,3818.868mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.764mil] / [Bottom Solder] Mask Sliver [3.764mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.256mil < 10mil) Between Via (3934.764mil,3818.868mil) from Top Layer to Bottom Layer And Via (3966mil,3820mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.256mil] / [Bottom Solder] Mask Sliver [5.256mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Via (4163mil,3908mil) from Top Layer to Bottom Layer And Via (4163mil,3941mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7mil] / [Bottom Solder] Mask Sliver [7mil]
Rule Violations :258

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4078.5mil,3232.236mil) on Top Overlay And Pad TP23-1(4117mil,3256mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (4526.5mil,2051.5mil) on Top Overlay And Pad C43-2(4539.5mil,2080mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3mil < 10mil) Between Arc (5430mil,3890mil) on Top Overlay And Pad C30-2(5414.5mil,3943mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (6153mil,3890mil) on Bottom Overlay And Pad C39-2(6139.5mil,3850mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.764mil < 10mil) Between Arc (6153mil,3890mil) on Bottom Overlay And Pad U8-1(6173.858mil,3939.449mil) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [4.764mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.713mil < 10mil) Between Pad     -1(7720mil,2747.5mil) on Top Layer And Track (7695mil,2719.787mil)(7745mil,2719.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad     -1(7720mil,2747.5mil) on Top Layer And Track (7720mil,2694.787mil)(7720mil,2744.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad B11-1(7190.144mil,2967.432mil) on Multi-Layer And Track (7081.876mil,2937.905mil)(7144.868mil,2937.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad B11-1(7190.144mil,2967.432mil) on Multi-Layer And Track (7235.42mil,2937.905mil)(7294.475mil,2937.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.243mil < 10mil) Between Pad B11-2(7327.939mil,2967.432mil) on Multi-Layer And Track (7235.42mil,2937.905mil)(7294.475mil,2937.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.243mil < 10mil) Between Pad B11-2(7327.939mil,2967.432mil) on Multi-Layer And Track (7361.404mil,2937.905mil)(7436.207mil,2937.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.243mil < 10mil) Between Pad B11-3(7190.144mil,4680.031mil) on Multi-Layer And Track (7081.876mil,4709.558mil)(7156.679mil,4709.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.243mil < 10mil) Between Pad B11-3(7190.144mil,4680.031mil) on Multi-Layer And Track (7223.609mil,4709.558mil)(7436.207mil,4709.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.73mil < 10mil) Between Pad B11-MH1(7091.719mil,3178.062mil) on Multi-Layer And Track (7081.876mil,2937.905mil)(7081.876mil,3119.007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.73mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.73mil < 10mil) Between Pad B11-MH1(7091.719mil,3178.062mil) on Multi-Layer And Track (7081.876mil,3237.117mil)(7081.876mil,4410.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.73mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.73mil < 10mil) Between Pad B11-MH2(7426.364mil,3130.818mil) on Multi-Layer And Track (7436.207mil,2937.905mil)(7436.207mil,3071.763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.73mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.73mil < 10mil) Between Pad B11-MH2(7426.364mil,3130.818mil) on Multi-Layer And Track (7436.207mil,3189.873mil)(7436.207mil,4457.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.73mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.73mil < 10mil) Between Pad B11-MH3(7426.364mil,4516.645mil) on Multi-Layer And Track (7436.207mil,3189.873mil)(7436.207mil,4457.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.73mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.73mil < 10mil) Between Pad B11-MH3(7426.364mil,4516.645mil) on Multi-Layer And Track (7436.207mil,4575.7mil)(7436.207mil,4709.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.73mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.73mil < 10mil) Between Pad B11-MH4(7091.719mil,4469.401mil) on Multi-Layer And Track (7081.876mil,3237.117mil)(7081.876mil,4410.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.73mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.73mil < 10mil) Between Pad B11-MH4(7091.719mil,4469.401mil) on Multi-Layer And Track (7081.876mil,4528.456mil)(7081.876mil,4709.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.73mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad B12-1(7710.144mil,2967.432mil) on Multi-Layer And Track (7601.876mil,2937.905mil)(7664.868mil,2937.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad B12-1(7710.144mil,2967.432mil) on Multi-Layer And Track (7755.42mil,2937.905mil)(7814.475mil,2937.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.906mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.243mil < 10mil) Between Pad B12-2(7847.939mil,2967.432mil) on Multi-Layer And Track (7755.42mil,2937.905mil)(7814.475mil,2937.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.243mil < 10mil) Between Pad B12-2(7847.939mil,2967.432mil) on Multi-Layer And Track (7881.404mil,2937.905mil)(7956.207mil,2937.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.243mil < 10mil) Between Pad B12-3(7710.144mil,4680.031mil) on Multi-Layer And Track (7601.876mil,4709.558mil)(7676.679mil,4709.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.243mil < 10mil) Between Pad B12-3(7710.144mil,4680.031mil) on Multi-Layer And Track (7743.609mil,4709.558mil)(7956.207mil,4709.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.73mil < 10mil) Between Pad B12-MH1(7611.719mil,3178.062mil) on Multi-Layer And Track (7601.876mil,2937.905mil)(7601.876mil,3119.007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.73mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.73mil < 10mil) Between Pad B12-MH1(7611.719mil,3178.062mil) on Multi-Layer And Track (7601.876mil,3237.117mil)(7601.876mil,4410.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.73mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.73mil < 10mil) Between Pad B12-MH2(7946.364mil,3130.818mil) on Multi-Layer And Track (7956.207mil,2937.905mil)(7956.207mil,3071.763mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.73mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.73mil < 10mil) Between Pad B12-MH2(7946.364mil,3130.818mil) on Multi-Layer And Track (7956.207mil,3189.873mil)(7956.207mil,4457.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.73mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.73mil < 10mil) Between Pad B12-MH3(7946.364mil,4516.645mil) on Multi-Layer And Track (7956.207mil,3189.873mil)(7956.207mil,4457.59mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.73mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.73mil < 10mil) Between Pad B12-MH3(7946.364mil,4516.645mil) on Multi-Layer And Track (7956.207mil,4575.7mil)(7956.207mil,4709.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.73mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.73mil < 10mil) Between Pad B12-MH4(7611.719mil,4469.401mil) on Multi-Layer And Track (7601.876mil,3237.117mil)(7601.876mil,4410.346mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.73mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.73mil < 10mil) Between Pad B12-MH4(7611.719mil,4469.401mil) on Multi-Layer And Track (7601.876mil,4528.456mil)(7601.876mil,4709.558mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.73mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.381mil < 10mil) Between Pad C11-1(3609.5mil,3662mil) on Top Layer And Text "C11" (3491.104mil,3641.285mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.381mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.709mil < 10mil) Between Pad C16-1(3755.693mil,3491mil) on Top Layer And Text "C16" (3616.016mil,3471.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.709mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.507mil < 10mil) Between Pad C26-1(4368.5mil,1940mil) on Top Layer And Text "C26" (4273.684mil,1981.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.507mil < 10mil) Between Pad C26-2(4291.5mil,1940mil) on Top Layer And Text "C26" (4273.684mil,1981.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.314mil < 10mil) Between Pad C28-2(3150mil,1640.528mil) on Top Layer And Text "C28" (3169.993mil,1674.684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.314mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.314mil < 10mil) Between Pad C29-2(3050mil,1640.528mil) on Top Layer And Text "C29" (3069.994mil,1672.684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.314mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C30-1(5487.5mil,3943mil) on Top Layer And Track (5452.421mil,3953.248mil)(5467.421mil,3968.248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C30-1(5487.5mil,3943mil) on Top Layer And Track (5452.421mil,3968.248mil)(5467.421mil,3953.248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C30-2(5414.5mil,3943mil) on Top Layer And Track (5275.866mil,3968.661mil)(5393.976mil,3968.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.921mil < 10mil) Between Pad C30-2(5414.5mil,3943mil) on Top Layer And Track (5452.421mil,3953.248mil)(5467.421mil,3968.248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.924mil < 10mil) Between Pad C30-2(5414.5mil,3943mil) on Top Layer And Track (5452.421mil,3968.248mil)(5467.421mil,3953.248mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.924mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.111mil < 10mil) Between Pad C3-1(3991mil,3998.772mil) on Top Layer And Text "C3" (4022.994mil,4033.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.111mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.775mil < 10mil) Between Pad C3-1(3991mil,3998.772mil) on Top Layer And Text "R5" (3964.994mil,4033.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.775mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.184mil < 10mil) Between Pad C34-1(5423.5mil,4420mil) on Top Layer And Text "C34" (5281.684mil,4400.007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.184mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.684mil < 10mil) Between Pad C45-1(5530mil,3533.5mil) on Bottom Layer And Text "C45" (5675.316mil,3541.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.693mil < 10mil) Between Pad C45-2(5530mil,3606.5mil) on Bottom Layer And Text "C45" (5675.316mil,3541.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.006mil < 10mil) Between Pad C5-1(3935mil,3498.5mil) on Bottom Layer And Text "C5" (4003.994mil,3563.323mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.848mil < 10mil) Between Pad C51-1(8250.5mil,2550mil) on Top Layer And Text "C51" (8281.348mil,2532.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.848mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.006mil < 10mil) Between Pad C5-2(3935mil,3563.5mil) on Bottom Layer And Text "C5" (4003.994mil,3563.323mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.184mil < 10mil) Between Pad C56-2(7881.5mil,550mil) on Top Layer And Text "C56" (7737.684mil,530.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.184mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.184mil < 10mil) Between Pad C60-2(5641.5mil,1420mil) on Bottom Layer And Text "C60" (5603.316mil,1401.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.184mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.172mil < 10mil) Between Pad C6-2(4041mil,3998.772mil) on Top Layer And Text "C3" (4022.994mil,4033.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.172mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.111mil < 10mil) Between Pad C6-2(4041mil,3998.772mil) on Top Layer And Text "C6" (4080.994mil,4034.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.111mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.184mil < 10mil) Between Pad C62-1(8250mil,1410.5mil) on Top Layer And Text "C62" (8267.993mil,1440.684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.184mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.184mil < 10mil) Between Pad C64-1(6330mil,1521.5mil) on Bottom Layer And Text "C64" (6289.316mil,1537.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.184mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.56mil < 10mil) Between Pad C64-2(6330mil,1598.5mil) on Bottom Layer And Text "C64" (6289.316mil,1537.006mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.56mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C78-1(3610mil,4515.5mil) on Bottom Layer And Track (3560.306mil,4536mil)(3573mil,4536mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C78-1(3610mil,4515.5mil) on Bottom Layer And Track (3573mil,4246mil)(3573mil,4536mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad C78-2(3610mil,4442.5mil) on Bottom Layer And Track (3573mil,4246mil)(3573mil,4536mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.634mil < 10mil) Between Pad C8-2(4087.5mil,3821mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [4.634mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad CR1-1(3206.5mil,2128.5mil) on Top Layer And Text "*" (3263mil,2153.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.19mil < 10mil) Between Pad J13-7(3657mil,3364mil) on Multi-Layer And Text "X1" (3707.342mil,3360.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.19mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.311mil < 10mil) Between Pad J16-4(6970mil,2100mil) on Multi-Layer And Text "U18" (6910mil,2006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.311mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J3-1(6095.5mil,4394.935mil) on Multi-Layer And Track (5913.5mil,4362.305mil)(6028.613mil,4362.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J3-1(6095.5mil,4394.935mil) on Multi-Layer And Track (6162.387mil,4362.305mil)(6277.5mil,4362.305mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J3-2(6095.5mil,4631.156mil) on Multi-Layer And Text "*" (5983mil,4606.156mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.264mil < 10mil) Between Pad J7-2(310mil,3201mil) on Multi-Layer And Text "TP8" (470mil,3183mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.264mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.022mil < 10mil) Between Pad LED1-1(3039.82mil,4392.981mil) on Top Layer And Text "LED1" (3040.677mil,4416.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.985mil < 10mil) Between Pad LED1-1(3039.82mil,4392.981mil) on Top Layer And Text "R44" (3052.342mil,4354.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.022mil < 10mil) Between Pad LED1-2(3102.813mil,4392.981mil) on Top Layer And Text "LED1" (3040.677mil,4416.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.022mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.985mil < 10mil) Between Pad LED1-2(3102.813mil,4392.981mil) on Top Layer And Text "R44" (3052.342mil,4354.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.961mil < 10mil) Between Pad R11-1(4070mil,2017.5mil) on Top Layer And Text "*" (4040.75mil,1947.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-1(4070mil,2017.5mil) on Top Layer And Text "U6" (4028mil,2020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-2(4070mil,2082.5mil) on Top Layer And Text "U6" (4028mil,2020mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.516mil < 10mil) Between Pad R13-2(3050mil,1957.5mil) on Top Layer And Text "R13" (3069.994mil,1823.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.516mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.944mil < 10mil) Between Pad R2-1(3047.379mil,4470.44mil) on Top Layer And Text "LED1" (3040.677mil,4416.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.944mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-2(5500mil,4653.5mil) on Top Layer And Text "*" (5563mil,4605.25mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.944mil < 10mil) Between Pad R2-2(3122.379mil,4470.44mil) on Top Layer And Text "LED1" (3040.677mil,4416.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.944mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.184mil < 10mil) Between Pad R29-2(8020mil,2377.5mil) on Top Layer And Text "R29" (8001.006mil,2342.316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.184mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.961mil < 10mil) Between Pad R35-1(8070mil,677.5mil) on Top Layer And Text "*" (8040.75mil,607.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.961mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.184mil < 10mil) Between Pad R35-2(8070mil,742.5mil) on Top Layer And Text "R35" (8088.993mil,776.684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.184mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.184mil < 10mil) Between Pad R36-2(8200mil,742.5mil) on Top Layer And Text "R36" (8218.993mil,775.684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.184mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.684mil < 10mil) Between Pad R39-1(8234mil,1090mil) on Top Layer And Text "R39" (8266.684mil,1072.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.684mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.184mil < 10mil) Between Pad R40-1(7997.5mil,1090mil) on Top Layer And Text "R40" (7859.684mil,1071.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.184mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.949mil < 10mil) Between Pad R44-1(3042.379mil,4325.054mil) on Top Layer And Text "R44" (3052.342mil,4354.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.949mil < 10mil) Between Pad R44-2(3111.379mil,4325.054mil) on Top Layer And Text "R44" (3052.342mil,4354.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.949mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.967mil < 10mil) Between Pad TP12-1(8038.649mil,2958.622mil) on Top Layer And Text "TP11" (7895.687mil,2860.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.967mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad TP2-1(4406mil,4191mil) on Top Layer And Text "TP2" (4240.684mil,4211.007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.597mil < 10mil) Between Pad TP22-1(4083mil,3374mil) on Top Layer And Text "C17" (4038.008mil,3432.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.597mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.888mil < 10mil) Between Pad TP22-1(4083mil,3374mil) on Top Layer And Text "TP22" (4138.69mil,3361.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.888mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP28-1(7500mil,630mil) on Top Layer And Track (6910mil,650mil)(7530mil,650mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad TP28-1(7500mil,630mil) on Top Layer And Track (7530mil,650mil)(7530mil,1270mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.445mil < 10mil) Between Pad TP3-1(4134mil,4786mil) on Top Layer And Text "TP3" (4080.684mil,4847.007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.445mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.838mil < 10mil) Between Pad TP5-1(6363mil,4424mil) on Top Layer And Text "TP5" (6339.684mil,4483.007mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.831mil < 10mil) Between Pad U14-1(8089.567mil,2797mil) on Top Layer And Text "*" (8098.567mil,2819.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.831mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.831mil < 10mil) Between Pad U19-1(8159.567mil,1577mil) on Top Layer And Text "*" (8168.567mil,1599.5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.831mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.543mil < 10mil) Between Pad U2-1(3759mil,3823.362mil) on Top Layer And Text "*" (3703.5mil,3806.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.543mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.92mil < 10mil) Between Pad U2-2(3759mil,3807.614mil) on Top Layer And Text "*" (3703.5mil,3806.236mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U24-1(3596.142mil,2509.449mil) on Top Layer And Track (3531.181mil,2468.11mil)(3531.181mil,2731.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U24-2(3596.142mil,2600mil) on Top Layer And Track (3531.181mil,2468.11mil)(3531.181mil,2731.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U24-3(3596.142mil,2690.551mil) on Top Layer And Track (3531.181mil,2468.11mil)(3531.181mil,2731.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U24-4(3363.858mil,2600mil) on Top Layer And Track (3428.819mil,2468.11mil)(3428.819mil,2731.89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.882mil < 10mil) Between Pad U2-55(3808.386mil,3857mil) on Top Layer And Text "U2" (3727.677mil,3884.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.006mil < 10mil) Between Pad U2-56(3792.638mil,3857mil) on Top Layer And Text "U2" (3727.677mil,3884.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.006mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.059mil < 10mil) Between Pad U29-1(2919.055mil,4458.5mil) on Top Layer And Text "*" (2903.898mil,4514mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.059mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.399mil < 10mil) Between Pad U29-2(2899.37mil,4458.5mil) on Top Layer And Text "*" (2903.898mil,4514mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.399mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.507mil < 10mil) Between Pad U30-4(3218mil,4241mil) on Multi-Layer And Text "R45" (3167.342mil,4277.003mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U8-1(6173.858mil,3939.449mil) on Bottom Layer And Track (6238.819mil,3898.11mil)(6238.819mil,4161.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U8-2(6173.858mil,4030mil) on Bottom Layer And Track (6238.819mil,3898.11mil)(6238.819mil,4161.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U8-3(6173.858mil,4120.551mil) on Bottom Layer And Track (6238.819mil,3898.11mil)(6238.819mil,4161.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad U8-4(6406.142mil,4030mil) on Bottom Layer And Track (6341.181mil,3898.11mil)(6341.181mil,4161.89mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U9-3(4541mil,1779.5mil) on Top Layer And Text "C42" (4504mil,1736mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.476mil < 10mil) Between Pad X1-1(3796.693mil,3349.504mil) on Top Layer And Text "X1" (3707.342mil,3360.006mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.476mil]
Rule Violations :118

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (5.753mil < 10mil) Between Arc (2357.61mil,4328.353mil) on Top Overlay And Text "X2" (2314.677mil,4271.007mil) on Top Overlay Silk Text to Silk Clearance [5.753mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (4222.5mil,4449mil) on Top Overlay And Text "C19" (4116.016mil,4426.007mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.495mil < 10mil) Between Arc (5577mil,4535mil) on Top Overlay And Text "C44" (5560.684mil,4521.007mil) on Top Overlay Silk Text to Silk Clearance [2.495mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (7094.5mil,3330mil) on Bottom Overlay And Text "C48" (7186.316mil,3306.006mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.61mil < 10mil) Between Arc (7720mil,2550.787mil) on Top Overlay And Text "C53" (7768.684mil,2693.006mil) on Top Overlay Silk Text to Silk Clearance [6.61mil]
   Violation between Silk To Silk Clearance Constraint: (2.609mil < 10mil) Between Arc (7759.213mil,1940mil) on Top Overlay And Text "C66" (7570.684mil,1776.006mil) on Top Overlay Silk Text to Silk Clearance [2.609mil]
   Violation between Silk To Silk Clearance Constraint: (1.68mil < 10mil) Between Arc (8250mil,1464.5mil) on Top Overlay And Text "C62" (8267.993mil,1440.684mil) on Top Overlay Silk Text to Silk Clearance [1.68mil]
   Violation between Silk To Silk Clearance Constraint: (1.859mil < 10mil) Between Arc (8304.5mil,2550mil) on Top Overlay And Text "C51" (8281.348mil,2532.006mil) on Top Overlay Silk Text to Silk Clearance [1.859mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "*" (3552.5mil,4228.5mil) on Bottom Overlay And Track (3560.6mil,4246mil)(3573mil,4246mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "*" (3552.5mil,4228.5mil) on Bottom Overlay And Track (3573mil,4246mil)(3573mil,4536mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "*" (3703.5mil,3806.236mil) on Top Overlay And Track (3710mil,3796mil)(3710mil,4016mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "*" (4040.75mil,1947.386mil) on Top Overlay And Track (4073mil,1962mil)(4187mil,1962mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.853mil < 10mil) Between Text "*" (5563mil,4605.25mil) on Top Overlay And Text "R21" (5473.674mil,4594.003mil) on Top Overlay Silk Text to Silk Clearance [0.853mil]
   Violation between Silk To Silk Clearance Constraint: (8.81mil < 10mil) Between Text "*" (5563mil,4605.25mil) on Top Overlay And Track (5551.5mil,4651.5mil)(5551.5mil,4818.5mil) on Top Overlay Silk Text to Silk Clearance [8.81mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "*" (6877.386mil,2819.25mil) on Top Overlay And Track (6892mil,2673mil)(6892mil,2787mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "*" (8040.75mil,607.386mil) on Top Overlay And Track (8073mil,622mil)(8187mil,622mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (6.731mil < 10mil) Between Text "C30" (5262.684mil,3914.006mil) on Top Overlay And Track (5275.866mil,3968.661mil)(5393.976mil,3968.661mil) on Top Overlay Silk Text to Silk Clearance [6.731mil]
   Violation between Silk To Silk Clearance Constraint: (5.684mil < 10mil) Between Text "C33" (5747.684mil,4526.007mil) on Top Overlay And Track (5685mil,4538.213mil)(5735mil,4538.213mil) on Top Overlay Silk Text to Silk Clearance [5.684mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C42" (4504mil,1736mil) on Top Overlay And Track (4592.5mil,1733.5mil)(4592.5mil,2006.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C42" (4504mil,1736mil) on Top Overlay And Track (4592.5mil,1733.5mil)(4747.5mil,1733.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (8.506mil < 10mil) Between Text "C58" (7826.684mil,645.006mil) on Top Overlay And Track (7872.974mil,700.5mil)(7887.026mil,700.5mil) on Top Overlay Silk Text to Silk Clearance [8.506mil]
   Violation between Silk To Silk Clearance Constraint: (9.013mil < 10mil) Between Text "R4" (3907.994mil,4034.677mil) on Top Overlay And Text "R5" (3964.994mil,4033.677mil) on Top Overlay Silk Text to Silk Clearance [9.013mil]
   Violation between Silk To Silk Clearance Constraint: (7.506mil < 10mil) Between Text "R42" (3552.994mil,2291.684mil) on Top Overlay And Track (3567.5mil,2343.974mil)(3567.5mil,2356.026mil) on Top Overlay Silk Text to Silk Clearance [7.506mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TP31" (7903mil,924mil) on Top Overlay And Track (7896.5mil,892.5mil)(7896.5mil,1047.5mil) on Top Overlay Silk Text to Silk Clearance [0mil]
Rule Violations :24

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
   Violation between Height Constraint: Component SW1-mx_switches_knob (5330mil,3510mil) on Top Layer Actual Height = 1534.664mil
Rule Violations :1


Violations Detected : 480
Waived Violations : 0
Time Elapsed        : 00:00:01