strict digraph "" {
	node [label="\N"];
	"1648:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f13b5568cd0>",
		def_var="['pid_ACK']",
		fillcolor=deepskyblue,
		label="1648:AS
pid_ACK = pid[3:0] == 4'b0010;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['pid']"];
}
