# CPRE3810-Processors
GitHub repository containing all VHDL code and writeups for Caden Otis and Christopher Hausner's single and multi-cycle processors design and analysis projects.

# Project Overview:
Fill in later once all projects are done and put into GitHub

# Resources Used: 
 - VHDL
 - QuestaSim
 - MIPS Assembly
 - MARS MIPS Assembler and Runtime Simulator
 - CPRE 3810 Toolflow (custom tool for running our processors against MIPS test files)
 - Microsoft Excel
 - Google Docs
