OpenROAD 6cafde346882876ede12f949e26ba481afd82c0c 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[WARNING STA-0357] virtual clock __VIRTUAL_CLK__ can not be propagated.
[INFO]: Setting signal min routing layer to: Metal2 and clock min routing layer to Metal2. 
[INFO]: Setting signal max routing layer to: Metal5 and clock max routing layer to Metal5. 
-congestion_iterations 50 -verbose
[INFO GRT-0020] Min routing layer: Metal2
[INFO GRT-0021] Max routing layer: Metal5
[INFO GRT-0022] Global adjustment: 30%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer Metal1  Track-Pitch = 0.5600  line-2-Via Pitch: 0.5450
[INFO GRT-0088] Layer Metal2  Track-Pitch = 0.5600  line-2-Via Pitch: 0.5800
[INFO GRT-0088] Layer Metal3  Track-Pitch = 0.5600  line-2-Via Pitch: 0.5800
[INFO GRT-0088] Layer Metal4  Track-Pitch = 0.5600  line-2-Via Pitch: 0.5800
[INFO GRT-0088] Layer Metal5  Track-Pitch = 0.9000  line-2-Via Pitch: 0.9600
[INFO GRT-0019] Found 0 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 3
[INFO GRT-0003] Macros: 1
[INFO GRT-0004] Blockages: 0

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
Metal1     Horizontal          0             0          0.00%
Metal2     Vertical         7406          4948          33.19%
Metal3     Horizontal       7406          4950          33.16%
Metal4     Vertical         7406          4616          37.67%
Metal5     Horizontal       4232          2772          34.50%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 16
[INFO GRT-0198] Via related Steiner nodes: 0
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 20
[INFO GRT-0112] Final usage 3D: 112

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
Metal1               0             0            0.00%             0 /  0 /  0
Metal2            4948            27            0.55%             0 /  0 /  0
Metal3            4950            25            0.51%             0 /  0 /  0
Metal4            4616             0            0.00%             0 /  0 /  0
Metal5            2772             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total            17286            52            0.30%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 596 um
[INFO GRT-0014] Routed nets: 4
Setting global connections for newly added cells...
Writing OpenROAD database to /usr/local/google/home/sachinnadig/MixedSignal_ENV/GF180_GAFE_1/digital/runs/RUN_2023.02.14_02.16.20/tmp/routing/16-global.odb...
Writing layout to /usr/local/google/home/sachinnadig/MixedSignal_ENV/GF180_GAFE_1/digital/runs/RUN_2023.02.14_02.16.20/tmp/routing/16-global.def...
Writing routing guides to /usr/local/google/home/sachinnadig/MixedSignal_ENV/GF180_GAFE_1/digital/runs/RUN_2023.02.14_02.16.20/tmp/routing/16-global.guide...
[INFO]: Setting RC values...
[WARNING GRT-0026] Missing route to pin osc0/Y.
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: osc_en (input port clocked by __VIRTUAL_CLK__)
Endpoint: osc_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.11    0.05    2.05 v osc_en (in)
     2    0.01                           osc_en (net)
                  0.11    0.00    2.05 v input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.31    0.31    2.36 v input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net1 (net)
                  0.31    0.00    2.36 v _0_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                  0.90    0.78    3.15 v _0_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.07                           osc_out (net)
                  0.90    0.01    3.15 v osc_out (out)
                                  3.15   data arrival time

                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -3.15   data arrival time
-----------------------------------------------------------------------------
                                  4.90   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: osc_en (input port clocked by __VIRTUAL_CLK__)
Endpoint: osc_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.19    0.09    2.09 ^ osc_en (in)
     2    0.01                           osc_en (net)
                  0.19    0.00    2.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.33    0.36    2.45 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net1 (net)
                  0.33    0.00    2.45 ^ _0_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                  1.50    1.17    3.62 ^ _0_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.07                           osc_out (net)
                  1.50    0.01    3.62 ^ osc_out (out)
                                  3.62   data arrival time

                  0.00   10.00   10.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.62   data arrival time
-----------------------------------------------------------------------------
                                  4.13   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: osc_en (input port clocked by __VIRTUAL_CLK__)
Endpoint: osc_out (output port clocked by __VIRTUAL_CLK__)
Path Group: __VIRTUAL_CLK__
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.19    0.09    2.09 ^ osc_en (in)
     2    0.01                           osc_en (net)
                  0.19    0.00    2.09 ^ input1/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
                  0.33    0.36    2.45 ^ input1/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_1)
     2    0.02                           net1 (net)
                  0.33    0.00    2.45 ^ _0_/A1 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                  1.50    1.17    3.62 ^ _0_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.07                           osc_out (net)
                  1.50    0.01    3.62 ^ osc_out (out)
                                  3.62   data arrival time

                  0.00   10.00   10.00   clock __VIRTUAL_CLK__ (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -3.62   data arrival time
-----------------------------------------------------------------------------
                                  4.13   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
parastic_annotation_check

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 4 unannotated drivers.
 osc_en
 _0_/Z
 input1/Z
 osc0/Y
Found 0 partially unannotated drivers.
parastic_annotation_check
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 4.13

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 4.90
worst_slack_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          2.83e-06   1.13e-05   4.68e-08   1.42e-05 100.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.83e-06   1.13e-05   4.68e-08   1.42e-05 100.0%
                          19.9%      79.7%       0.3%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 3346 u^2 11% utilization.
area_report_end
Setting global connections for newly added cells...
Writing OpenROAD database to /usr/local/google/home/sachinnadig/MixedSignal_ENV/GF180_GAFE_1/digital/runs/RUN_2023.02.14_02.16.20/tmp/routing/16-global.odb...
Writing layout to /usr/local/google/home/sachinnadig/MixedSignal_ENV/GF180_GAFE_1/digital/runs/RUN_2023.02.14_02.16.20/tmp/routing/16-global.def...
Writing routing guides to /usr/local/google/home/sachinnadig/MixedSignal_ENV/GF180_GAFE_1/digital/runs/RUN_2023.02.14_02.16.20/tmp/routing/16-global.guide...
