// Seed: 921217861
module module_0 ();
  wire id_1;
  wire id_2;
  assign module_1.id_4 = 0;
  wire id_3;
  wire id_4 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  bit  id_4;
  wire id_5;
  always @(posedge 1 != 1) begin : LABEL_0
    if (1) id_4 = id_4;
    else begin : LABEL_1
      id_4 = -1;
      #id_6;
      disable id_7;
    end
  end
  wire id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri0 id_0,
    output logic id_1,
    input supply0 id_2,
    input tri1 id_3
);
  tri id_5;
  module_0 modCall_1 ();
  assign id_5 = id_0 % -1 ==? !id_0 > -1'b0 ? id_3 : 1 ? id_5 : 1;
  wire id_6;
  always @(posedge $realtime or 1 < id_2) begin : LABEL_0
    id_1 <= id_5 != id_0;
  end
endmodule
