{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464583079195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464583079195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 29 21:37:58 2016 " "Processing started: Sun May 29 21:37:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464583079195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464583079195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off storm_sdram -c baseline " "Command: quartus_map --read_settings_files=on --write_settings_files=off storm_sdram -c baseline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464583079195 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." 0 0 "Quartus II" 0 -1 1464583080209 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1464583080257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/amber/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/amber/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 amber_uart " "Found entity 1: amber_uart" {  } { { "storm_soc/components/amber/uart.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/amber/uart.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583080341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583080341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/amber/timer_module.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/amber/timer_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 amber_timer_module " "Found entity 1: amber_timer_module" {  } { { "storm_soc/components/amber/timer_module.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/amber/timer_module.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583080341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583080341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/amber/interrupt_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/amber/interrupt_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 amber_interrupt_controller " "Found entity 1: amber_interrupt_controller" {  } { { "storm_soc/components/amber/interrupt_controller.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/amber/interrupt_controller.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583080357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583080357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/reset_protector/rtl/rst_protect_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/reset_protector/rtl/rst_protect_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RST_PROTECT-Behavioral " "Found design unit 1: RST_PROTECT-Behavioral" {  } { { "storm_soc/components/reset_protector/rtl/RST_PROTECT_new.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/reset_protector/rtl/RST_PROTECT_new.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081096 ""} { "Info" "ISGN_ENTITY_NAME" "1 RST_PROTECT " "Found entity 1: RST_PROTECT" {  } { { "storm_soc/components/reset_protector/rtl/RST_PROTECT_new.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/reset_protector/rtl/RST_PROTECT_new.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/pwm_controller/rtl/pwm_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/pwm_controller/rtl/pwm_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_CTRL-Structure " "Found design unit 1: PWM_CTRL-Structure" {  } { { "storm_soc/components/pwm_controller/rtl/PWM_CTRL.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/pwm_controller/rtl/PWM_CTRL.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081111 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_CTRL " "Found entity 1: PWM_CTRL" {  } { { "storm_soc/components/pwm_controller/rtl/PWM_CTRL.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/pwm_controller/rtl/PWM_CTRL.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/wb_sdram_ctrl/dpram_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/dpram_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_altera " "Found entity 1: dpram_altera" {  } { { "storm_soc/components/wb_sdram_ctrl/dpram_altera.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/dpram_altera.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/wb_sdram_ctrl/dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_clock_fifo " "Found entity 1: dual_clock_fifo" {  } { { "storm_soc/components/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/dual_clock_fifo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_ctrl " "Found entity 1: sdram_ctrl" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/wb_sdram_ctrl/wb_port.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/wb_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_port " "Found entity 1: wb_port" {  } { { "storm_soc/components/wb_sdram_ctrl/wb_port.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/wb_port.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/wb_sdram_ctrl/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "storm_soc/components/wb_sdram_ctrl/arbiter.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/arbiter.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/wb_sdram_ctrl/dpram_generic.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/dpram_generic.v" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_generic " "Found entity 1: dpram_generic" {  } { { "storm_soc/components/wb_sdram_ctrl/dpram_generic.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/dpram_generic.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/wb_sdram_ctrl/wb_sdram_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/wb_sdram_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 wb_sdram_ctrl " "Found entity 1: wb_sdram_ctrl" {  } { { "storm_soc/components/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/wb_sdram_ctrl.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/wb_sdram_ctrl/bufram.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/wb_sdram_ctrl/bufram.v" { { "Info" "ISGN_ENTITY_NAME" "1 bufram " "Found entity 1: bufram" {  } { { "storm_soc/components/wb_sdram_ctrl/bufram.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/bufram.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/vector_interrupt_controller/rtl/vic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/vector_interrupt_controller/rtl/vic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VIC-Structure " "Found design unit 1: VIC-Structure" {  } { { "storm_soc/components/vector_interrupt_controller/rtl/VIC.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/vector_interrupt_controller/rtl/VIC.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081143 ""} { "Info" "ISGN_ENTITY_NAME" "1 VIC " "Found entity 1: VIC" {  } { { "storm_soc/components/vector_interrupt_controller/rtl/VIC.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/vector_interrupt_controller/rtl/VIC.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/timer/rtl/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/timer/rtl/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TIMER-Structure " "Found design unit 1: TIMER-Structure" {  } { { "storm_soc/components/timer/rtl/TIMER.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/timer/rtl/TIMER.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081158 ""} { "Info" "ISGN_ENTITY_NAME" "1 TIMER " "Found entity 1: TIMER" {  } { { "storm_soc/components/timer/rtl/TIMER.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/timer/rtl/TIMER.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/wb_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/wb_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WB_UNIT-Structure " "Found design unit 1: WB_UNIT-Structure" {  } { { "storm_core/rtl/WB_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/WB_UNIT.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081158 ""} { "Info" "ISGN_ENTITY_NAME" "1 WB_UNIT " "Found entity 1: WB_UNIT" {  } { { "storm_core/rtl/WB_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/WB_UNIT.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/storm_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/storm_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STORM_TOP-Structure " "Found design unit 1: STORM_TOP-Structure" {  } { { "storm_core/rtl/STORM_TOP.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/STORM_TOP.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081158 ""} { "Info" "ISGN_ENTITY_NAME" "1 STORM_TOP " "Found entity 1: STORM_TOP" {  } { { "storm_core/rtl/STORM_TOP.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/STORM_TOP.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/reg_file.vhd 4 2 " "Found 4 design units, including 2 entities, in source file storm_core/rtl/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_FILE-REG_FILE_STRUCTURE " "Found design unit 1: REG_FILE-REG_FILE_STRUCTURE" {  } { { "storm_core/rtl/REG_FILE.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/REG_FILE.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081158 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ADR_TRANSLATION_UNIT-ADRTU_STRUCTURE " "Found design unit 2: ADR_TRANSLATION_UNIT-ADRTU_STRUCTURE" {  } { { "storm_core/rtl/REG_FILE.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/REG_FILE.vhd" 188 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081158 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_FILE " "Found entity 1: REG_FILE" {  } { { "storm_core/rtl/REG_FILE.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/REG_FILE.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081158 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADR_TRANSLATION_UNIT " "Found entity 2: ADR_TRANSLATION_UNIT" {  } { { "storm_core/rtl/REG_FILE.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/REG_FILE.vhd" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/operand_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/operand_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OPERAND_UNIT-OPERAND_UNIT_STRUCTURE " "Found design unit 1: OPERAND_UNIT-OPERAND_UNIT_STRUCTURE" {  } { { "storm_core/rtl/OPERAND_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/OPERAND_UNIT.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081174 ""} { "Info" "ISGN_ENTITY_NAME" "1 OPERAND_UNIT " "Found entity 1: OPERAND_UNIT" {  } { { "storm_core/rtl/OPERAND_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/OPERAND_UNIT.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/opcode_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/opcode_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OPCODE_DECODER-instruction_decoder " "Found design unit 1: OPCODE_DECODER-instruction_decoder" {  } { { "storm_core/rtl/OPCODE_DECODER.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/OPCODE_DECODER.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081174 ""} { "Info" "ISGN_ENTITY_NAME" "1 OPCODE_DECODER " "Found entity 1: OPCODE_DECODER" {  } { { "storm_core/rtl/OPCODE_DECODER.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/OPCODE_DECODER.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/multiply_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/multiply_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MULTIPLY_UNIT-Behavioral " "Found design unit 1: MULTIPLY_UNIT-Behavioral" {  } { { "storm_core/rtl/MULTIPLY_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/MULTIPLY_UNIT.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081174 ""} { "Info" "ISGN_ENTITY_NAME" "1 MULTIPLY_UNIT " "Found entity 1: MULTIPLY_UNIT" {  } { { "storm_core/rtl/MULTIPLY_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/MULTIPLY_UNIT.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/ms_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/ms_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MS_UNIT-Structural " "Found design unit 1: MS_UNIT-Structural" {  } { { "storm_core/rtl/MS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/MS_UNIT.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081189 ""} { "Info" "ISGN_ENTITY_NAME" "1 MS_UNIT " "Found entity 1: MS_UNIT" {  } { { "storm_core/rtl/MS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/MS_UNIT.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/mc_sys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/mc_sys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MC_SYS-MC_SYS_STRUCTURE " "Found design unit 1: MC_SYS-MC_SYS_STRUCTURE" {  } { { "storm_core/rtl/MC_SYS.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/MC_SYS.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081189 ""} { "Info" "ISGN_ENTITY_NAME" "1 MC_SYS " "Found entity 1: MC_SYS" {  } { { "storm_core/rtl/MC_SYS.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/MC_SYS.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/load_store_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/load_store_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOAD_STORE_UNIT-Structure " "Found design unit 1: LOAD_STORE_UNIT-Structure" {  } { { "storm_core/rtl/LOAD_STORE_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/LOAD_STORE_UNIT.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081189 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOAD_STORE_UNIT " "Found entity 1: LOAD_STORE_UNIT" {  } { { "storm_core/rtl/LOAD_STORE_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/LOAD_STORE_UNIT.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/flow_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/flow_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FLOW_CTRL-FLOW_CTRL_STRUCTURE " "Found design unit 1: FLOW_CTRL-FLOW_CTRL_STRUCTURE" {  } { { "storm_core/rtl/FLOW_CTRL.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/FLOW_CTRL.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081205 ""} { "Info" "ISGN_ENTITY_NAME" "1 FLOW_CTRL " "Found entity 1: FLOW_CTRL" {  } { { "storm_core/rtl/FLOW_CTRL.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/FLOW_CTRL.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/core_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file storm_core/rtl/core_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STORM_core_package " "Found design unit 1: STORM_core_package" {  } { { "storm_core/rtl/CORE_PKG.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/CORE_PKG.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CORE-CORE_STRUCTURE " "Found design unit 1: CORE-CORE_STRUCTURE" {  } { { "storm_core/rtl/CORE.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/CORE.vhd" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081221 ""} { "Info" "ISGN_ENTITY_NAME" "1 CORE " "Found entity 1: CORE" {  } { { "storm_core/rtl/CORE.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/CORE.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CACHE-Behavioral " "Found design unit 1: CACHE-Behavioral" {  } { { "storm_core/rtl/CACHE.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/CACHE.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081221 ""} { "Info" "ISGN_ENTITY_NAME" "1 CACHE " "Found entity 1: CACHE" {  } { { "storm_core/rtl/CACHE.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/CACHE.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/bus_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/bus_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUS_UNIT-Structure " "Found design unit 1: BUS_UNIT-Structure" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081221 ""} { "Info" "ISGN_ENTITY_NAME" "1 BUS_UNIT " "Found entity 1: BUS_UNIT" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BARREL_SHIFTER-Structure " "Found design unit 1: BARREL_SHIFTER-Structure" {  } { { "storm_core/rtl/BARREL_SHIFTER.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BARREL_SHIFTER.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081236 ""} { "Info" "ISGN_ENTITY_NAME" "1 BARREL_SHIFTER " "Found entity 1: BARREL_SHIFTER" {  } { { "storm_core/rtl/BARREL_SHIFTER.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BARREL_SHIFTER.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_core/rtl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_core/rtl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_STRUCTURE " "Found design unit 1: ALU-ALU_STRUCTURE" {  } { { "storm_core/rtl/ALU.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/ALU.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081236 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "storm_core/rtl/ALU.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/ALU.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/basic_system/rtl/storm_soc_basic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/basic_system/rtl/storm_soc_basic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 STORM_SoC_basic-Structure " "Found design unit 1: STORM_SoC_basic-Structure" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081236 ""} { "Info" "ISGN_ENTITY_NAME" "1 STORM_SoC_basic " "Found entity 1: STORM_SoC_basic" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/sram_memory/rtl/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/sram_memory/rtl/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMORY-Behavioral " "Found design unit 1: MEMORY-Behavioral" {  } { { "storm_soc/components/sram_memory/rtl/MEMORY.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/sram_memory/rtl/MEMORY.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081252 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMORY " "Found entity 1: MEMORY" {  } { { "storm_soc/components/sram_memory/rtl/MEMORY.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/sram_memory/rtl/MEMORY.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/spi_controller/rtl/verilog/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file storm_soc/components/spi_controller/rtl/verilog/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/spi_controller/rtl/verilog/spi_top.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/spi_controller/rtl/verilog/spi_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_top " "Found entity 1: spi_top" {  } { { "storm_soc/components/spi_controller/rtl/verilog/spi_top.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/spi_controller/rtl/verilog/spi_top.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/spi_controller/rtl/verilog/spi_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/spi_controller/rtl/verilog/spi_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_shift " "Found entity 1: spi_shift" {  } { { "storm_soc/components/spi_controller/rtl/verilog/spi_shift.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/spi_controller/rtl/verilog/spi_shift.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/spi_controller/rtl/verilog/spi_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file storm_soc/components/spi_controller/rtl/verilog/spi_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/spi_controller/rtl/verilog/spi_clgen.v 1 1 " "Found 1 design units, including 1 entities, in source file storm_soc/components/spi_controller/rtl/verilog/spi_clgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_clgen " "Found entity 1: spi_clgen" {  } { { "storm_soc/components/spi_controller/rtl/verilog/spi_clgen.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/spi_controller/rtl/verilog/spi_clgen.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/miniuart/rtl/vhdl/utils.vhd 4 2 " "Found 4 design units, including 2 entities, in source file storm_soc/components/miniuart/rtl/vhdl/utils.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchroniser-Behaviour " "Found design unit 1: synchroniser-Behaviour" {  } { { "storm_soc/components/miniuart/rtl/vhdl/utils.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/miniuart/rtl/vhdl/utils.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081283 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Counter-Behaviour " "Found design unit 2: Counter-Behaviour" {  } { { "storm_soc/components/miniuart/rtl/vhdl/utils.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/miniuart/rtl/vhdl/utils.vhd" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081283 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchroniser " "Found entity 1: synchroniser" {  } { { "storm_soc/components/miniuart/rtl/vhdl/utils.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/miniuart/rtl/vhdl/utils.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081283 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter " "Found entity 2: Counter" {  } { { "storm_soc/components/miniuart/rtl/vhdl/utils.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/miniuart/rtl/vhdl/utils.vhd" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/miniuart/rtl/vhdl/txunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/miniuart/rtl/vhdl/txunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TxUnit-Behaviour " "Found design unit 1: TxUnit-Behaviour" {  } { { "storm_soc/components/miniuart/rtl/vhdl/Txunit.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/miniuart/rtl/vhdl/Txunit.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081283 ""} { "Info" "ISGN_ENTITY_NAME" "1 TxUnit " "Found entity 1: TxUnit" {  } { { "storm_soc/components/miniuart/rtl/vhdl/Txunit.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/miniuart/rtl/vhdl/Txunit.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/miniuart/rtl/vhdl/rxunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/miniuart/rtl/vhdl/rxunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RxUnit-Behaviour " "Found design unit 1: RxUnit-Behaviour" {  } { { "storm_soc/components/miniuart/rtl/vhdl/Rxunit.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/miniuart/rtl/vhdl/Rxunit.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081283 ""} { "Info" "ISGN_ENTITY_NAME" "1 RxUnit " "Found entity 1: RxUnit" {  } { { "storm_soc/components/miniuart/rtl/vhdl/Rxunit.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/miniuart/rtl/vhdl/Rxunit.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/miniuart/rtl/vhdl/mini_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/miniuart/rtl/vhdl/mini_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MINI_UART-Behaviour " "Found design unit 1: MINI_UART-Behaviour" {  } { { "storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081283 ""} { "Info" "ISGN_ENTITY_NAME" "1 MINI_UART " "Found entity 1: MINI_UART" {  } { { "storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/io_controller/rtl/gp_io_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/io_controller/rtl/gp_io_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GP_IO_CTRL-Structure " "Found design unit 1: GP_IO_CTRL-Structure" {  } { { "storm_soc/components/io_controller/rtl/GP_IO_CTRL.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/io_controller/rtl/GP_IO_CTRL.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081299 ""} { "Info" "ISGN_ENTITY_NAME" "1 GP_IO_CTRL " "Found entity 1: GP_IO_CTRL" {  } { { "storm_soc/components/io_controller/rtl/GP_IO_CTRL.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/io_controller/rtl/GP_IO_CTRL.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/boot_rom/rtl/boot_rom_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/boot_rom/rtl/boot_rom_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOOT_ROM_FILE-Behavioral " "Found design unit 1: BOOT_ROM_FILE-Behavioral" {  } { { "storm_soc/components/boot_rom/rtl/BOOT_ROM_FILE.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/boot_rom/rtl/BOOT_ROM_FILE.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081299 ""} { "Info" "ISGN_ENTITY_NAME" "1 BOOT_ROM_FILE " "Found entity 1: BOOT_ROM_FILE" {  } { { "storm_soc/components/boot_rom/rtl/BOOT_ROM_FILE.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/boot_rom/rtl/BOOT_ROM_FILE.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master_top-structural " "Found design unit 1: i2c_master_top-structural" {  } { { "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_top.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_top.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081299 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_top.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_top.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_byte_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_byte_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master_byte_ctrl-structural " "Found design unit 1: i2c_master_byte_ctrl-structural" {  } { { "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_byte_ctrl.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_byte_ctrl.vhd" 112 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081314 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_byte_ctrl.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_byte_ctrl.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_bit_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_bit_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master_bit_ctrl-structural " "Found design unit 1: i2c_master_bit_ctrl-structural" {  } { { "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_bit_ctrl.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_bit_ctrl.vhd" 174 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081314 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_bit_ctrl.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_bit_ctrl.vhd" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_pll-SYN " "Found design unit 1: system_pll-SYN" {  } { { "system_pll.vhd" "" { Text "D:/de0-storm-sdram5/system_pll.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081330 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_pll " "Found entity 1: system_pll" {  } { { "system_pll.vhd" "" { Text "D:/de0-storm-sdram5/system_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583081330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583081330 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(67) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(67): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 67 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1464583081424 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(69) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(69): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 69 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1464583081424 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(71) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(71): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 71 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1464583081424 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(76) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(76): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 76 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1464583081424 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(81) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(81): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 81 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1464583081424 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(85) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(85): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 85 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1464583081424 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "sdram_ctrl sdram_ctrl.v(99) " "Verilog HDL Parameter Declaration warning at sdram_ctrl.v(99): Parameter Declaration in module \"sdram_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 99 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1464583081424 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wb_port wb_port.v(112) " "Verilog HDL Parameter Declaration warning at wb_port.v(112): Parameter Declaration in module \"wb_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/wb_port.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/wb_port.v" 112 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1464583081424 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wb_port wb_port.v(119) " "Verilog HDL Parameter Declaration warning at wb_port.v(119): Parameter Declaration in module \"wb_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/wb_port.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/wb_port.v" 119 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1464583081424 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "wb_port wb_port.v(125) " "Verilog HDL Parameter Declaration warning at wb_port.v(125): Parameter Declaration in module \"wb_port\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "storm_soc/components/wb_sdram_ctrl/wb_port.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/wb_port.v" 125 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1464583081424 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "STORM_SoC_basic " "Elaborating entity \"STORM_SoC_basic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1464583084076 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MAIN_RST_N STORM_SoC_basic.vhd(152) " "Verilog HDL or VHDL warning at STORM_SoC_basic.vhd(152): object \"MAIN_RST_N\" assigned a value but never read" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464583084082 "|STORM_SoC_basic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "XMEMD_CLK STORM_SoC_basic.vhd(154) " "Verilog HDL or VHDL warning at STORM_SoC_basic.vhd(154): object \"XMEMD_CLK\" assigned a value but never read" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464583084082 "|STORM_SoC_basic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INT_LINES_ACK STORM_SoC_basic.vhd(289) " "Verilog HDL or VHDL warning at STORM_SoC_basic.vhd(289): object \"INT_LINES_ACK\" assigned a value but never read" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464583084082 "|STORM_SoC_basic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_pll system_pll:SYSCON_CLK " "Elaborating entity \"system_pll\" for hierarchy \"system_pll:SYSCON_CLK\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "SYSCON_CLK" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll system_pll:SYSCON_CLK\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"system_pll:SYSCON_CLK\|altpll:altpll_component\"" {  } { { "system_pll.vhd" "altpll_component" { Text "D:/de0-storm-sdram5/system_pll.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_pll:SYSCON_CLK\|altpll:altpll_component " "Elaborated megafunction instantiation \"system_pll:SYSCON_CLK\|altpll:altpll_component\"" {  } { { "system_pll.vhd" "" { Text "D:/de0-storm-sdram5/system_pll.vhd" 153 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464583084158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_pll:SYSCON_CLK\|altpll:altpll_component " "Instantiated megafunction \"system_pll:SYSCON_CLK\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -3000 " "Parameter \"clk2_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=system_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=system_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084159 ""}  } { { "system_pll.vhd" "" { Text "D:/de0-storm-sdram5/system_pll.vhd" 153 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1464583084159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RST_PROTECT RST_PROTECT:SYSCON_RST " "Elaborating entity \"RST_PROTECT\" for hierarchy \"RST_PROTECT:SYSCON_RST\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "SYSCON_RST" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "STORM_TOP STORM_TOP:STORM_TOP_INST " "Elaborating entity \"STORM_TOP\" for hierarchy \"STORM_TOP:STORM_TOP_INST\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "STORM_TOP_INST" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORE STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE " "Elaborating entity \"CORE\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\"" {  } { { "storm_core/rtl/STORM_TOP.vhd" "PROCESSOR_CORE" { Text "D:/de0-storm-sdram5/storm_core/rtl/STORM_TOP.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPCODE_DECODER STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|OPCODE_DECODER:Instruction_Decoder " "Elaborating entity \"OPCODE_DECODER\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|OPCODE_DECODER:Instruction_Decoder\"" {  } { { "storm_core/rtl/CORE.vhd" "Instruction_Decoder" { Text "D:/de0-storm-sdram5/storm_core/rtl/CORE.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084193 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "OPCODE_MISC_O\[32..0\] OPCODE_DECODER.vhd(25) " "Using initial value X (don't care) for net \"OPCODE_MISC_O\[32..0\]\" at OPCODE_DECODER.vhd(25)" {  } { { "storm_core/rtl/OPCODE_DECODER.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/OPCODE_DECODER.vhd" 25 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084197 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|OPCODE_DECODER:Instruction_Decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLOW_CTRL STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|FLOW_CTRL:Operation_Flow_Control " "Elaborating entity \"FLOW_CTRL\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|FLOW_CTRL:Operation_Flow_Control\"" {  } { { "storm_core/rtl/CORE.vhd" "Operation_Flow_Control" { Text "D:/de0-storm-sdram5/storm_core/rtl/CORE.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084200 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "OPCODE_CTRL_O\[15..10\] FLOW_CTRL.vhd(40) " "Using initial value X (don't care) for net \"OPCODE_CTRL_O\[15..10\]\" at FLOW_CTRL.vhd(40)" {  } { { "storm_core/rtl/FLOW_CTRL.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/FLOW_CTRL.vhd" 40 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084208 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|FLOW_CTRL:Operation_Flow_Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MC_SYS STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MC_SYS:Machine_Control_System " "Elaborating entity \"MC_SYS\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MC_SYS:Machine_Control_System\"" {  } { { "storm_core/rtl/CORE.vhd" "Machine_Control_System" { Text "D:/de0-storm-sdram5/storm_core/rtl/CORE.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084212 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mrd_cp_v MC_SYS.vhd(596) " "Verilog HDL or VHDL warning at MC_SYS.vhd(596): object \"mrd_cp_v\" assigned a value but never read" {  } { { "storm_core/rtl/MC_SYS.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/MC_SYS.vhd" 596 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464583084237 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MC_SYS:Machine_Control_System"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_FILE STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|REG_FILE:Register_File " "Elaborating entity \"REG_FILE\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|REG_FILE:Register_File\"" {  } { { "storm_core/rtl/CORE.vhd" "Register_File" { Text "D:/de0-storm-sdram5/storm_core/rtl/CORE.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADR_TRANSLATION_UNIT STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|REG_FILE:Register_File\|ADR_TRANSLATION_UNIT:write_access_data_port " "Elaborating entity \"ADR_TRANSLATION_UNIT\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|REG_FILE:Register_File\|ADR_TRANSLATION_UNIT:write_access_data_port\"" {  } { { "storm_core/rtl/REG_FILE.vhd" "write_access_data_port" { Text "D:/de0-storm-sdram5/storm_core/rtl/REG_FILE.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPERAND_UNIT STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|OPERAND_UNIT:Operand_Fetch_Unit " "Elaborating entity \"OPERAND_UNIT\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|OPERAND_UNIT:Operand_Fetch_Unit\"" {  } { { "storm_core/rtl/CORE.vhd" "Operand_Fetch_Unit" { Text "D:/de0-storm-sdram5/storm_core/rtl/CORE.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MS_UNIT STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter " "Elaborating entity \"MS_UNIT\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\"" {  } { { "storm_core/rtl/CORE.vhd" "Multishifter" { Text "D:/de0-storm-sdram5/storm_core/rtl/CORE.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULTIPLY_UNIT STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|MULTIPLY_UNIT:Multiplicator " "Elaborating entity \"MULTIPLY_UNIT\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|MULTIPLY_UNIT:Multiplicator\"" {  } { { "storm_core/rtl/MS_UNIT.vhd" "Multiplicator" { Text "D:/de0-storm-sdram5/storm_core/rtl/MS_UNIT.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BARREL_SHIFTER STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|BARREL_SHIFTER:Barrelshifter " "Elaborating entity \"BARREL_SHIFTER\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|BARREL_SHIFTER:Barrelshifter\"" {  } { { "storm_core/rtl/MS_UNIT.vhd" "Barrelshifter" { Text "D:/de0-storm-sdram5/storm_core/rtl/MS_UNIT.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084301 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "BARREL_SHIFTER.vhd(93) " "Verilog HDL or VHDL warning at BARREL_SHIFTER.vhd(93): conditional expression evaluates to a constant" {  } { { "storm_core/rtl/BARREL_SHIFTER.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BARREL_SHIFTER.vhd" 93 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1464583084303 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|BARREL_SHIFTER:Barrelshifter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|ALU:Operator " "Elaborating entity \"ALU\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|ALU:Operator\"" {  } { { "storm_core/rtl/CORE.vhd" "Operator" { Text "D:/de0-storm-sdram5/storm_core/rtl/CORE.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084307 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "ALU.vhd(132) " "Verilog HDL or VHDL warning at ALU.vhd(132): conditional expression evaluates to a constant" {  } { { "storm_core/rtl/ALU.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/ALU.vhd" 132 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1464583084312 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|ALU:Operator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOAD_STORE_UNIT STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|LOAD_STORE_UNIT:Memory_Access " "Elaborating entity \"LOAD_STORE_UNIT\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|LOAD_STORE_UNIT:Memory_Access\"" {  } { { "storm_core/rtl/CORE.vhd" "Memory_Access" { Text "D:/de0-storm-sdram5/storm_core/rtl/CORE.vhd" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084315 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "LOAD_STORE_UNIT.vhd(146) " "Verilog HDL or VHDL warning at LOAD_STORE_UNIT.vhd(146): conditional expression evaluates to a constant" {  } { { "storm_core/rtl/LOAD_STORE_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/LOAD_STORE_UNIT.vhd" 146 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1464583084319 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|LOAD_STORE_UNIT:Memory_Access"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB_UNIT STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|WB_UNIT:Data_Write_Back " "Elaborating entity \"WB_UNIT\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|WB_UNIT:Data_Write_Back\"" {  } { { "storm_core/rtl/CORE.vhd" "Data_Write_Back" { Text "D:/de0-storm-sdram5/storm_core/rtl/CORE.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084322 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "WB_UNIT.vhd(90) " "Verilog HDL or VHDL warning at WB_UNIT.vhd(90): conditional expression evaluates to a constant" {  } { { "storm_core/rtl/WB_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/WB_UNIT.vhd" 90 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1464583084325 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|WB_UNIT:Data_Write_Back"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CACHE STORM_TOP:STORM_TOP_INST\|CACHE:I_CACHE_INST " "Elaborating entity \"CACHE\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|CACHE:I_CACHE_INST\"" {  } { { "storm_core/rtl/STORM_TOP.vhd" "I_CACHE_INST" { Text "D:/de0-storm-sdram5/storm_core/rtl/STORM_TOP.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084328 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "B_BASE_O_SEL CACHE.vhd(135) " "Verilog HDL or VHDL warning at CACHE.vhd(135): object \"B_BASE_O_SEL\" assigned a value but never read" {  } { { "storm_core/rtl/CACHE.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/CACHE.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1464583084339 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "CACHE.vhd(510) " "Verilog HDL or VHDL warning at CACHE.vhd(510): conditional expression evaluates to a constant" {  } { { "storm_core/rtl/CACHE.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/CACHE.vhd" 510 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1464583084339 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CACHE:I_CACHE_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS_UNIT STORM_TOP:STORM_TOP_INST\|BUS_UNIT:BUS_UNIT_INST " "Elaborating entity \"BUS_UNIT\" for hierarchy \"STORM_TOP:STORM_TOP_INST\|BUS_UNIT:BUS_UNIT_INST\"" {  } { { "storm_core/rtl/STORM_TOP.vhd" "BUS_UNIT_INST" { Text "D:/de0-storm-sdram5/storm_core/rtl/STORM_TOP.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084349 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ARB_STATE_RTN BUS_UNIT.vhd(114) " "VHDL Signal Declaration warning at BUS_UNIT.vhd(114): used implicit default value for signal \"ARB_STATE_RTN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 114 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1464583084358 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DC_DATA_I_PRV BUS_UNIT.vhd(199) " "VHDL Process Statement warning at BUS_UNIT.vhd(199): signal \"DC_DATA_I_PRV\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 199 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464583084361 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DC_DATA_I BUS_UNIT.vhd(527) " "VHDL Process Statement warning at BUS_UNIT.vhd(527): signal \"DC_DATA_I\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 527 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464583084377 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ARB_STATE_RTN BUS_UNIT.vhd(568) " "VHDL Process Statement warning at BUS_UNIT.vhd(568): signal \"ARB_STATE_RTN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 568 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464583084378 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ARB_STATE_RTN BUS_UNIT.vhd(570) " "VHDL Process Statement warning at BUS_UNIT.vhd(570): signal \"ARB_STATE_RTN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 570 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464583084378 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ARB_STATE_RTN BUS_UNIT.vhd(574) " "VHDL Process Statement warning at BUS_UNIT.vhd(574): signal \"ARB_STATE_RTN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 574 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1464583084378 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DC_DATA_I_PRV BUS_UNIT.vhd(290) " "VHDL Process Statement warning at BUS_UNIT.vhd(290): inferring latch(es) for signal or variable \"DC_DATA_I_PRV\", which holds its previous value in one or more paths through the process" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1464583084387 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[0\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[0\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084406 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[1\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[1\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084407 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[2\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[2\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084407 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[3\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[3\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084407 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[4\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[4\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084407 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[5\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[5\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084407 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[6\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[6\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084407 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[7\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[7\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084408 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[8\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[8\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084408 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[9\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[9\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084408 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[10\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[10\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084408 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[11\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[11\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084408 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[12\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[12\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084409 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[13\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[13\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084409 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[14\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[14\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084409 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[15\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[15\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084409 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[16\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[16\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084410 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[17\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[17\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084410 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[18\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[18\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084410 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[19\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[19\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084410 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[20\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[20\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084410 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[21\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[21\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084411 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[22\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[22\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084411 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[23\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[23\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084411 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[24\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[24\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084411 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[25\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[25\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084411 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[26\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[26\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084412 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[27\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[27\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084412 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[28\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[28\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084412 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[29\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[29\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084412 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[30\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[30\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084412 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_DATA_I_PRV\[31\] BUS_UNIT.vhd(290) " "Inferred latch for \"DC_DATA_I_PRV\[31\]\" at BUS_UNIT.vhd(290)" {  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1464583084413 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORY MEMORY:INTERNAL_SRAM_MEMORY " "Elaborating entity \"MEMORY\" for hierarchy \"MEMORY:INTERNAL_SRAM_MEMORY\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "INTERNAL_SRAM_MEMORY" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BOOT_ROM_FILE BOOT_ROM_FILE:BOOT_MEMORY " "Elaborating entity \"BOOT_ROM_FILE\" for hierarchy \"BOOT_ROM_FILE:BOOT_MEMORY\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "BOOT_MEMORY" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_sdram_ctrl wb_sdram_ctrl:SDRAM_CTRL_0 " "Elaborating entity \"wb_sdram_ctrl\" for hierarchy \"wb_sdram_ctrl:SDRAM_CTRL_0\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "SDRAM_CTRL_0" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_ctrl wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl " "Elaborating entity \"sdram_ctrl\" for hierarchy \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\"" {  } { { "storm_soc/components/wb_sdram_ctrl/wb_sdram_ctrl.v" "sdram_ctrl" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/wb_sdram_ctrl.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084549 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sdram_ctrl.v(190) " "Verilog HDL assignment warning at sdram_ctrl.v(190): truncated value with size 32 to match size of target (4)" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464583084558 "|STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 sdram_ctrl.v(201) " "Verilog HDL assignment warning at sdram_ctrl.v(201): truncated value with size 32 to match size of target (3)" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464583084558 "|STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter " "Elaborating entity \"arbiter\" for hierarchy \"wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\"" {  } { { "storm_soc/components/wb_sdram_ctrl/wb_sdram_ctrl.v" "arbiter" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/wb_sdram_ctrl.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084561 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 arbiter.v(198) " "Verilog HDL assignment warning at arbiter.v(198): truncated value with size 32 to match size of target (1)" {  } { { "storm_soc/components/wb_sdram_ctrl/arbiter.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/arbiter.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464583084564 "|STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "ff1 ff1 arbiter.v(193) " "Verilog HDL warning at arbiter.v(193): variable ff1 in static task or function ff1 may have unintended latch behavior" {  } { { "storm_soc/components/wb_sdram_ctrl/arbiter.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/arbiter.v" 193 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Quartus II" 0 -1 1464583084564 "|STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "ff1 arbiter.v(193) " "Verilog HDL Function Declaration warning at arbiter.v(193): function \"ff1\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "storm_soc/components/wb_sdram_ctrl/arbiter.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/arbiter.v" 193 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Quartus II" 0 -1 1464583084564 "|STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_port wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port " "Elaborating entity \"wb_port\" for hierarchy \"wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\"" {  } { { "storm_soc/components/wb_sdram_ctrl/arbiter.v" "wbports\[0\].wb_port" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/arbiter.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084567 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 wb_port.v(370) " "Verilog HDL assignment warning at wb_port.v(370): truncated value with size 32 to match size of target (3)" {  } { { "storm_soc/components/wb_sdram_ctrl/wb_port.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/wb_port.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464583084574 "|STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bufram wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram " "Elaborating entity \"bufram\" for hierarchy \"wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\"" {  } { { "storm_soc/components/wb_sdram_ctrl/wb_port.v" "bufram" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/wb_port.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_altera wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera " "Elaborating entity \"dpram_altera\" for hierarchy \"wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\"" {  } { { "storm_soc/components/wb_sdram_ctrl/bufram.v" "dpram_altera.dpram_altera" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/bufram.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\"" {  } { { "storm_soc/components/wb_sdram_ctrl/dpram_altera.v" "altsyncram_component" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\"" {  } { { "storm_soc/components/wb_sdram_ctrl/dpram_altera.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464583084650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component " "Instantiated megafunction \"wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084651 ""}  } { { "storm_soc/components/wb_sdram_ctrl/dpram_altera.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1464583084651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ppi2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ppi2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ppi2 " "Found entity 1: altsyncram_ppi2" {  } { { "db/altsyncram_ppi2.tdf" "" { Text "D:/de0-storm-sdram5/db/altsyncram_ppi2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583084776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583084776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ppi2 wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_ppi2:auto_generated " "Elaborating entity \"altsyncram_ppi2\" for hierarchy \"wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_ppi2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_clock_fifo wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo " "Elaborating entity \"dual_clock_fifo\" for hierarchy \"wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\"" {  } { { "storm_soc/components/wb_sdram_ctrl/wb_port.v" "wrfifo" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/wb_port.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084789 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dual_clock_fifo.v(70) " "Verilog HDL assignment warning at dual_clock_fifo.v(70): truncated value with size 32 to match size of target (3)" {  } { { "storm_soc/components/wb_sdram_ctrl/dual_clock_fifo.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/dual_clock_fifo.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464583084794 "|STORM_SoC_basic|wb_sdram_ctrl:SDRAM_CTRL_0|arbiter:arbiter|wb_port:wbports[0].wb_port|dual_clock_fifo:wrfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GP_IO_CTRL GP_IO_CTRL:IO_CONTROLLER_0 " "Elaborating entity \"GP_IO_CTRL\" for hierarchy \"GP_IO_CTRL:IO_CONTROLLER_0\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "IO_CONTROLLER_0" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 1031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MINI_UART MINI_UART:GP_UART_0 " "Elaborating entity \"MINI_UART\" for hierarchy \"MINI_UART:GP_UART_0\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "GP_UART_0" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 1067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter MINI_UART:GP_UART_0\|Counter:Uart_Rxrate " "Elaborating entity \"Counter\" for hierarchy \"MINI_UART:GP_UART_0\|Counter:Uart_Rxrate\"" {  } { { "storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd" "Uart_Rxrate" { Text "D:/de0-storm-sdram5/storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter MINI_UART:GP_UART_0\|Counter:Uart_Txrate " "Elaborating entity \"Counter\" for hierarchy \"MINI_UART:GP_UART_0\|Counter:Uart_Txrate\"" {  } { { "storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd" "Uart_Txrate" { Text "D:/de0-storm-sdram5/storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TxUnit MINI_UART:GP_UART_0\|TxUnit:Uart_TxUnit " "Elaborating entity \"TxUnit\" for hierarchy \"MINI_UART:GP_UART_0\|TxUnit:Uart_TxUnit\"" {  } { { "storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd" "Uart_TxUnit" { Text "D:/de0-storm-sdram5/storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchroniser MINI_UART:GP_UART_0\|TxUnit:Uart_TxUnit\|synchroniser:SyncLoad " "Elaborating entity \"synchroniser\" for hierarchy \"MINI_UART:GP_UART_0\|TxUnit:Uart_TxUnit\|synchroniser:SyncLoad\"" {  } { { "storm_soc/components/miniuart/rtl/vhdl/Txunit.vhd" "SyncLoad" { Text "D:/de0-storm-sdram5/storm_soc/components/miniuart/rtl/vhdl/Txunit.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RxUnit MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit " "Elaborating entity \"RxUnit\" for hierarchy \"MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\"" {  } { { "storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd" "Uart_RxUnit" { Text "D:/de0-storm-sdram5/storm_soc/components/miniuart/rtl/vhdl/MINI_UART.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amber_uart amber_uart:GP_UART_1 " "Elaborating entity \"amber_uart\" for hierarchy \"amber_uart:GP_UART_1\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "GP_UART_1" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 1097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084838 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart.v(174) " "Verilog HDL assignment warning at uart.v(174): truncated value with size 32 to match size of target (10)" {  } { { "storm_soc/components/amber/uart.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/amber/uart.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464583084848 "|STORM_SoC_basic|amber_uart:GP_UART_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart.v(176) " "Verilog HDL assignment warning at uart.v(176): truncated value with size 32 to match size of target (10)" {  } { { "storm_soc/components/amber/uart.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/amber/uart.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464583084848 "|STORM_SoC_basic|amber_uart:GP_UART_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 uart.v(177) " "Verilog HDL assignment warning at uart.v(177): truncated value with size 32 to match size of target (10)" {  } { { "storm_soc/components/amber/uart.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/amber/uart.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1464583084848 "|STORM_SoC_basic|amber_uart:GP_UART_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIMER TIMER:SYSTEM_TIMER_0 " "Elaborating entity \"TIMER\" for hierarchy \"TIMER:SYSTEM_TIMER_0\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "SYSTEM_TIMER_0" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_top spi_top:SPI_CTRL_0 " "Elaborating entity \"spi_top\" for hierarchy \"spi_top:SPI_CTRL_0\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "SPI_CTRL_0" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_clgen spi_top:SPI_CTRL_0\|spi_clgen:clgen " "Elaborating entity \"spi_clgen\" for hierarchy \"spi_top:SPI_CTRL_0\|spi_clgen:clgen\"" {  } { { "storm_soc/components/spi_controller/rtl/verilog/spi_top.v" "clgen" { Text "D:/de0-storm-sdram5/storm_soc/components/spi_controller/rtl/verilog/spi_top.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_shift spi_top:SPI_CTRL_0\|spi_shift:shift " "Elaborating entity \"spi_shift\" for hierarchy \"spi_top:SPI_CTRL_0\|spi_shift:shift\"" {  } { { "storm_soc/components/spi_controller/rtl/verilog/spi_top.v" "shift" { Text "D:/de0-storm-sdram5/storm_soc/components/spi_controller/rtl/verilog/spi_top.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top i2c_master_top:I2C_CONTROLLER_0 " "Elaborating entity \"i2c_master_top\" for hierarchy \"i2c_master_top:I2C_CONTROLLER_0\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "I2C_CONTROLLER_0" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl i2c_master_top:I2C_CONTROLLER_0\|i2c_master_byte_ctrl:byte_ctrl " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"i2c_master_top:I2C_CONTROLLER_0\|i2c_master_byte_ctrl:byte_ctrl\"" {  } { { "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_top.vhd" "byte_ctrl" { Text "D:/de0-storm-sdram5/storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_top.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl i2c_master_top:I2C_CONTROLLER_0\|i2c_master_byte_ctrl:byte_ctrl\|i2c_master_bit_ctrl:bit_ctrl " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"i2c_master_top:I2C_CONTROLLER_0\|i2c_master_byte_ctrl:byte_ctrl\|i2c_master_bit_ctrl:bit_ctrl\"" {  } { { "storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_byte_ctrl.vhd" "bit_ctrl" { Text "D:/de0-storm-sdram5/storm_soc/components/i2c_controller/rtl/vhdl/i2c_master_byte_ctrl.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_CTRL PWM_CTRL:PWM_CONTROLLER_0 " "Elaborating entity \"PWM_CTRL\" for hierarchy \"PWM_CTRL:PWM_CONTROLLER_0\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "PWM_CONTROLLER_0" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VIC VIC:VECTOR_INTERRUPT_CONTROLLER " "Elaborating entity \"VIC\" for hierarchy \"VIC:VECTOR_INTERRUPT_CONTROLLER\"" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "VECTOR_INTERRUPT_CONTROLLER" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 1272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583084903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5224.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5224.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5224 " "Found entity 1: altsyncram_5224" {  } { { "db/altsyncram_5224.tdf" "" { Text "D:/de0-storm-sdram5/db/altsyncram_5224.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583090149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583090149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_usc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_usc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_usc " "Found entity 1: mux_usc" {  } { { "db/mux_usc.tdf" "" { Text "D:/de0-storm-sdram5/db/mux_usc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583090506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583090506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/de0-storm-sdram5/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583090685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583090685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_iii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_iii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_iii " "Found entity 1: cntr_iii" {  } { { "db/cntr_iii.tdf" "" { Text "D:/de0-storm-sdram5/db/cntr_iii.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583091009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583091009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgc " "Found entity 1: cmpr_vgc" {  } { { "db/cmpr_vgc.tdf" "" { Text "D:/de0-storm-sdram5/db/cmpr_vgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583091123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583091123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l6j " "Found entity 1: cntr_l6j" {  } { { "db/cntr_l6j.tdf" "" { Text "D:/de0-storm-sdram5/db/cntr_l6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583091385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583091385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "D:/de0-storm-sdram5/db/cntr_hgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583091678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583091678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/de0-storm-sdram5/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583091806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583091806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/de0-storm-sdram5/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583092074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583092074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/de0-storm-sdram5/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583092185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583092185 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464583092851 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MEMORY:INTERNAL_SRAM_MEMORY\|MEM_FILE_rtl_0 " "Inferred RAM node \"MEMORY:INTERNAL_SRAM_MEMORY\|MEM_FILE_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1464583110946 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|row_active " "RAM logic \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|row_active\" is uninferred due to inappropriate RAM size" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "row_active" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 118 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1464583110949 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\|mem " "RAM logic \"wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|dual_clock_fifo:wrfifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "storm_soc/components/wb_sdram_ctrl/dual_clock_fifo.v" "mem" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/dual_clock_fifo.v" 114 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1464583110949 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1464583110949 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|CACHE_MEM_LL_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|CACHE_MEM_LL_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/storm_sdram.ram0_CACHE_656886dd.hdl.mif " "Parameter INIT_FILE set to db/storm_sdram.ram0_CACHE_656886dd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|CACHE_MEM_LH_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|CACHE_MEM_LH_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/storm_sdram.ram1_CACHE_656886dd.hdl.mif " "Parameter INIT_FILE set to db/storm_sdram.ram1_CACHE_656886dd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|CACHE_MEM_HL_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|CACHE_MEM_HL_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/storm_sdram.ram2_CACHE_656886dd.hdl.mif " "Parameter INIT_FILE set to db/storm_sdram.ram2_CACHE_656886dd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|CACHE_MEM_HH_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|CACHE_MEM_HH_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/storm_sdram.ram3_CACHE_656886dd.hdl.mif " "Parameter INIT_FILE set to db/storm_sdram.ram3_CACHE_656886dd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BOOT_ROM_FILE:BOOT_MEMORY\|BOOT_ROM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BOOT_ROM_FILE:BOOT_MEMORY\|BOOT_ROM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/storm_sdram.ram0_BOOT_ROM_FILE_43cb3854.hdl.mif " "Parameter INIT_FILE set to db/storm_sdram.ram0_BOOT_ROM_FILE_43cb3854.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MEMORY:INTERNAL_SRAM_MEMORY\|MEM_FILE_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MEMORY:INTERNAL_SRAM_MEMORY\|MEM_FILE_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/storm_sdram.ram0_MEMORY_b987e699.hdl.mif " "Parameter INIT_FILE set to db/storm_sdram.ram0_MEMORY_b987e699.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "STORM_TOP:STORM_TOP_INST\|CACHE:I_CACHE_INST\|CACHE_MEM_HH_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"STORM_TOP:STORM_TOP_INST\|CACHE:I_CACHE_INST\|CACHE_MEM_HH_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/storm_sdram.ram3_CACHE_656886dd.hdl.mif " "Parameter INIT_FILE set to db/storm_sdram.ram3_CACHE_656886dd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "STORM_TOP:STORM_TOP_INST\|CACHE:I_CACHE_INST\|CACHE_MEM_LL_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"STORM_TOP:STORM_TOP_INST\|CACHE:I_CACHE_INST\|CACHE_MEM_LL_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/storm_sdram.ram0_CACHE_656886dd.hdl.mif " "Parameter INIT_FILE set to db/storm_sdram.ram0_CACHE_656886dd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "STORM_TOP:STORM_TOP_INST\|CACHE:I_CACHE_INST\|CACHE_MEM_LH_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"STORM_TOP:STORM_TOP_INST\|CACHE:I_CACHE_INST\|CACHE_MEM_LH_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/storm_sdram.ram1_CACHE_656886dd.hdl.mif " "Parameter INIT_FILE set to db/storm_sdram.ram1_CACHE_656886dd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "STORM_TOP:STORM_TOP_INST\|CACHE:I_CACHE_INST\|CACHE_MEM_HL_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"STORM_TOP:STORM_TOP_INST\|CACHE:I_CACHE_INST\|CACHE_MEM_HL_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/storm_sdram.ram2_CACHE_656886dd.hdl.mif " "Parameter INIT_FILE set to db/storm_sdram.ram2_CACHE_656886dd.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1464583143550 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1464583143550 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1464583143550 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|MULTIPLY_UNIT:Multiplicator\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|MULTIPLY_UNIT:Multiplicator\|Mult0\"" {  } { { "storm_core/rtl/MULTIPLY_UNIT.vhd" "Mult0" { Text "D:/de0-storm-sdram5/storm_core/rtl/MULTIPLY_UNIT.vhd" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464583143564 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1464583143564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_LL_rtl_0 " "Elaborated megafunction instantiation \"STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_LL_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464583143600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_LL_rtl_0 " "Instantiated megafunction \"STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_LL_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/storm_sdram.ram0_CACHE_656886dd.hdl.mif " "Parameter \"INIT_FILE\" = \"db/storm_sdram.ram0_CACHE_656886dd.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143600 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1464583143600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h5d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h5d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h5d1 " "Found entity 1: altsyncram_h5d1" {  } { { "db/altsyncram_h5d1.tdf" "" { Text "D:/de0-storm-sdram5/db/altsyncram_h5d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583143709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583143709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_LH_rtl_0 " "Elaborated megafunction instantiation \"STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_LH_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464583143744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_LH_rtl_0 " "Instantiated megafunction \"STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_LH_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/storm_sdram.ram1_CACHE_656886dd.hdl.mif " "Parameter \"INIT_FILE\" = \"db/storm_sdram.ram1_CACHE_656886dd.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143744 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1464583143744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i5d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i5d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i5d1 " "Found entity 1: altsyncram_i5d1" {  } { { "db/altsyncram_i5d1.tdf" "" { Text "D:/de0-storm-sdram5/db/altsyncram_i5d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583143846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583143846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_HL_rtl_0 " "Elaborated megafunction instantiation \"STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_HL_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464583143877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_HL_rtl_0 " "Instantiated megafunction \"STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_HL_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/storm_sdram.ram2_CACHE_656886dd.hdl.mif " "Parameter \"INIT_FILE\" = \"db/storm_sdram.ram2_CACHE_656886dd.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583143877 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1464583143877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j5d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j5d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j5d1 " "Found entity 1: altsyncram_j5d1" {  } { { "db/altsyncram_j5d1.tdf" "" { Text "D:/de0-storm-sdram5/db/altsyncram_j5d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583143986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583143986 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_HH_rtl_0 " "Elaborated megafunction instantiation \"STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_HH_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464583144018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_HH_rtl_0 " "Instantiated megafunction \"STORM_TOP:STORM_TOP_INST\|CACHE:D_CACHE_INST\|altsyncram:CACHE_MEM_HH_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/storm_sdram.ram3_CACHE_656886dd.hdl.mif " "Parameter \"INIT_FILE\" = \"db/storm_sdram.ram3_CACHE_656886dd.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144018 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1464583144018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k5d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k5d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k5d1 " "Found entity 1: altsyncram_k5d1" {  } { { "db/altsyncram_k5d1.tdf" "" { Text "D:/de0-storm-sdram5/db/altsyncram_k5d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583144127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583144127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BOOT_ROM_FILE:BOOT_MEMORY\|altsyncram:BOOT_ROM_rtl_0 " "Elaborated megafunction instantiation \"BOOT_ROM_FILE:BOOT_MEMORY\|altsyncram:BOOT_ROM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464583144142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BOOT_ROM_FILE:BOOT_MEMORY\|altsyncram:BOOT_ROM_rtl_0 " "Instantiated megafunction \"BOOT_ROM_FILE:BOOT_MEMORY\|altsyncram:BOOT_ROM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/storm_sdram.ram0_BOOT_ROM_FILE_43cb3854.hdl.mif " "Parameter \"INIT_FILE\" = \"db/storm_sdram.ram0_BOOT_ROM_FILE_43cb3854.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144142 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1464583144142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_es81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_es81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_es81 " "Found entity 1: altsyncram_es81" {  } { { "db/altsyncram_es81.tdf" "" { Text "D:/de0-storm-sdram5/db/altsyncram_es81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583144252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583144252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MEMORY:INTERNAL_SRAM_MEMORY\|altsyncram:MEM_FILE_rtl_0 " "Elaborated megafunction instantiation \"MEMORY:INTERNAL_SRAM_MEMORY\|altsyncram:MEM_FILE_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464583144283 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MEMORY:INTERNAL_SRAM_MEMORY\|altsyncram:MEM_FILE_rtl_0 " "Instantiated megafunction \"MEMORY:INTERNAL_SRAM_MEMORY\|altsyncram:MEM_FILE_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/storm_sdram.ram0_MEMORY_b987e699.hdl.mif " "Parameter \"INIT_FILE\" = \"db/storm_sdram.ram0_MEMORY_b987e699.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144283 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144283 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1464583144283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q4m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q4m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q4m1 " "Found entity 1: altsyncram_q4m1" {  } { { "db/altsyncram_q4m1.tdf" "" { Text "D:/de0-storm-sdram5/db/altsyncram_q4m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583144408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583144408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|MULTIPLY_UNIT:Multiplicator\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|MULTIPLY_UNIT:Multiplicator\|lpm_mult:Mult0\"" {  } { { "storm_core/rtl/MULTIPLY_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/MULTIPLY_UNIT.vhd" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464583144517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|MULTIPLY_UNIT:Multiplicator\|lpm_mult:Mult0 " "Instantiated megafunction \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|MULTIPLY_UNIT:Multiplicator\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1464583144517 ""}  } { { "storm_core/rtl/MULTIPLY_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/MULTIPLY_UNIT.vhd" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1464583144517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/de0-storm-sdram5/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1464583144626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1464583144626 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|MULTIPLY_UNIT:Multiplicator\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|MULTIPLY_UNIT:Multiplicator\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/de0-storm-sdram5/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "storm_core/rtl/MULTIPLY_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/MULTIPLY_UNIT.vhd" 40 -1 0 } } { "storm_core/rtl/MS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/MS_UNIT.vhd" 96 0 0 } } { "storm_core/rtl/CORE.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/CORE.vhd" 321 0 0 } } { "storm_core/rtl/STORM_TOP.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/STORM_TOP.vhd" 161 0 0 } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 792 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464583145020 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|MULTIPLY_UNIT:Multiplicator|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|MULTIPLY_UNIT:Multiplicator\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"STORM_TOP:STORM_TOP_INST\|CORE:PROCESSOR_CORE\|MS_UNIT:Multishifter\|MULTIPLY_UNIT:Multiplicator\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "D:/de0-storm-sdram5/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } } { "storm_core/rtl/MULTIPLY_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/MULTIPLY_UNIT.vhd" 40 -1 0 } } { "storm_core/rtl/MS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/MS_UNIT.vhd" 96 0 0 } } { "storm_core/rtl/CORE.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/CORE.vhd" 321 0 0 } } { "storm_core/rtl/STORM_TOP.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/STORM_TOP.vhd" 161 0 0 } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 792 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464583145020 "|STORM_SoC_basic|STORM_TOP:STORM_TOP_INST|CORE:PROCESSOR_CORE|MS_UNIT:Multishifter|MULTIPLY_UNIT:Multiplicator|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1464583145020 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1464583145020 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1464583151610 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1464583151610 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[0\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[0\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[0\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[0\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 200 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1464583152213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[10\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[10\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[10\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[10\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 200 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1464583152213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[11\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[11\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[11\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[11\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 200 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1464583152213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[12\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[12\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[12\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[12\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 200 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1464583152213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[13\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[13\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[13\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[13\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 200 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1464583152213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[14\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[14\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[14\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[14\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 200 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1464583152213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[15\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[15\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[15\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[15\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 200 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1464583152213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[1\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[1\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[1\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[1\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 200 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1464583152213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[2\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[2\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[2\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[2\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 200 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1464583152213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[3\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[3\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[3\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[3\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 200 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1464583152213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[4\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[4\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[4\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[4\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 200 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1464583152213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[5\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[5\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[5\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[5\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 200 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1464583152213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[6\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[6\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[6\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[6\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 200 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1464583152213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[7\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[7\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[7\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[7\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 200 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1464583152213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[8\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[8\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[8\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[8\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 200 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1464583152213 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "internal_dqi\[9\] wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[9\] " "Converted the fan-out from the tri-state buffer \"internal_dqi\[9\]\" to the node \"wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dat_o\[9\]\" into an OR gate" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 200 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1464583152213 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1464583152213 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "storm_soc/components/miniuart/rtl/vhdl/Txunit.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/miniuart/rtl/vhdl/Txunit.vhd" 41 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1464583152784 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1464583152784 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE_O VCC " "Pin \"SDRAM_CKE_O\" is stuck at VCC" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464583174294 "|STORM_SoC_basic|SDRAM_CKE_O"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CS_O GND " "Pin \"SDRAM_CS_O\" is stuck at GND" {  } { { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464583174294 "|STORM_SoC_basic|SDRAM_CS_O"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1464583174294 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464583176777 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "243 " "243 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1464583203038 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_ppi2:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"wb_sdram_ctrl:SDRAM_CTRL_0\|arbiter:arbiter\|wb_port:wbports\[0\].wb_port\|bufram:bufram\|dpram_altera:dpram_altera.dpram_altera\|altsyncram:altsyncram_component\|altsyncram_ppi2:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_ppi2.tdf" "" { Text "D:/de0-storm-sdram5/db/altsyncram_ppi2.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "storm_soc/components/wb_sdram_ctrl/dpram_altera.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/dpram_altera.v" 66 0 0 } } { "storm_soc/components/wb_sdram_ctrl/bufram.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/bufram.v" 75 0 0 } } { "storm_soc/components/wb_sdram_ctrl/wb_port.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/wb_port.v" 190 0 0 } } { "storm_soc/components/wb_sdram_ctrl/arbiter.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/arbiter.v" 156 0 0 } } { "storm_soc/components/wb_sdram_ctrl/wb_sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/wb_sdram_ctrl.v" 158 0 0 } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 982 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464583203132 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1464583203707 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1464583203707 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1464583203808 "|STORM_SoC_basic|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1464583203808 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464583204149 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 853 855 0 0 2 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 853 of its 855 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1464583207897 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1464583208601 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464583208601 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "system_pll:SYSCON_CLK\|altpll:altpll_component\|pll CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"system_pll:SYSCON_CLK\|altpll:altpll_component\|pll\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "system_pll.vhd" "" { Text "D:/de0-storm-sdram5/system_pll.vhd" 153 0 0 } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 744 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1464583210406 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23156 " "Implemented 23156 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1464583212672 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1464583212672 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1464583212672 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22456 " "Implemented 22456 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1464583212672 ""} { "Info" "ICUT_CUT_TM_RAMS" "587 " "Implemented 587 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1464583212672 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1464583212672 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1464583212672 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1464583212672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "748 " "Peak virtual memory: 748 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464583212912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 29 21:40:12 2016 " "Processing ended: Sun May 29 21:40:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464583212912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:14 " "Elapsed time: 00:02:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464583212912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:12 " "Total CPU time (on all processors): 00:02:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464583212912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464583212912 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464583214450 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464583214450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 29 21:40:14 2016 " "Processing started: Sun May 29 21:40:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464583214450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464583214450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off storm_sdram -c baseline --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off storm_sdram -c baseline --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464583214451 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464583215100 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464583215688 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464583215973 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 853 855 0 0 2 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 853 of its 855 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1464583216673 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1464583216683 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1464583217365 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1464583217365 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "system_pll:SYSCON_CLK\|altpll:altpll_component\|pll CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"system_pll:SYSCON_CLK\|altpll:altpll_component\|pll\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "system_pll.vhd" "" { Text "D:/de0-storm-sdram5/system_pll.vhd" 153 0 0 } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 744 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1464583219287 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23156 " "Implemented 23156 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1464583219958 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1464583219958 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1464583219958 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22456 " "Implemented 22456 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1464583219958 ""} { "Info" "ICUT_CUT_TM_RAMS" "587 " "Implemented 587 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1464583219958 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1464583219958 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1464583219958 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1464583219958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "499 " "Peak virtual memory: 499 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464583222007 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 29 21:40:22 2016 " "Processing ended: Sun May 29 21:40:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464583222007 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464583222007 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464583222007 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464583222007 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1464583223938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464583223954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 29 21:40:23 2016 " "Processing started: Sun May 29 21:40:23 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464583223954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1464583223954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off storm_sdram -c baseline " "Command: quartus_fit --read_settings_files=off --write_settings_files=off storm_sdram -c baseline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1464583223954 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1464583224079 ""}
{ "Info" "0" "" "Project  = storm_sdram" {  } {  } 0 0 "Project  = storm_sdram" 0 0 "Fitter" 0 0 1464583224079 ""}
{ "Info" "0" "" "Revision = baseline" {  } {  } 0 0 "Revision = baseline" 0 0 "Fitter" 0 0 1464583224079 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1464583224819 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "baseline EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"baseline\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1464583225193 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464583225272 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464583225272 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "system_pll:SYSCON_CLK\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"system_pll:SYSCON_CLK\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_pll:SYSCON_CLK\|altpll:altpll_component\|_clk0 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for system_pll:SYSCON_CLK\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 7662 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1464583225366 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "system_pll:SYSCON_CLK\|altpll:altpll_component\|_clk1 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_pll:SYSCON_CLK\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 7663 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1464583225366 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 7662 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1464583225366 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1464583226100 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1464583226116 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1464583226806 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1464583226806 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1464583226806 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1464583226806 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 45517 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464583226900 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 45519 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464583226900 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 45521 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464583226900 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 45523 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464583226900 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 45525 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1464583226900 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1464583226900 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1464583226900 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1464583227196 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "43 101 " "No exact pin location assignment(s) for 43 pins of 101 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UART1_TXD_O " "Pin UART1_TXD_O not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { UART1_TXD_O } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART1_TXD_O } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 338 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_OUTPUT_O\[0\] " "Pin GP_OUTPUT_O\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_OUTPUT_O[0] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 51 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_OUTPUT_O[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_OUTPUT_O\[1\] " "Pin GP_OUTPUT_O\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_OUTPUT_O[1] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 51 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_OUTPUT_O[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_OUTPUT_O\[2\] " "Pin GP_OUTPUT_O\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_OUTPUT_O[2] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 51 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_OUTPUT_O[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_OUTPUT_O\[3\] " "Pin GP_OUTPUT_O\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_OUTPUT_O[3] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 51 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_OUTPUT_O[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 292 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_OUTPUT_O\[4\] " "Pin GP_OUTPUT_O\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_OUTPUT_O[4] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 51 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_OUTPUT_O[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 293 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_OUTPUT_O\[5\] " "Pin GP_OUTPUT_O\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_OUTPUT_O[5] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 51 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_OUTPUT_O[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 294 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_OUTPUT_O\[6\] " "Pin GP_OUTPUT_O\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_OUTPUT_O[6] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 51 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_OUTPUT_O[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 295 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_OUTPUT_O\[7\] " "Pin GP_OUTPUT_O\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_OUTPUT_O[7] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 51 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_OUTPUT_O[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 296 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P0_CLK_O " "Pin SPI_P0_CLK_O not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P0_CLK_O } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 58 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P0_CLK_O } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 340 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P0_MOSI_O " "Pin SPI_P0_MOSI_O not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P0_MOSI_O } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 60 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P0_MOSI_O } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P0_CS_O\[0\] " "Pin SPI_P0_CS_O\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P0_CS_O[0] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 61 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P0_CS_O[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 297 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P0_CS_O\[1\] " "Pin SPI_P0_CS_O\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P0_CS_O[1] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 61 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P0_CS_O[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 298 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P0_CS_O\[2\] " "Pin SPI_P0_CS_O\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P0_CS_O[2] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 61 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P0_CS_O[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 299 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P1_CLK_O " "Pin SPI_P1_CLK_O not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P1_CLK_O } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 64 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P1_CLK_O } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P1_MOSI_O " "Pin SPI_P1_MOSI_O not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P1_MOSI_O } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 66 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P1_MOSI_O } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P1_CS_O\[0\] " "Pin SPI_P1_CS_O\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P1_CS_O[0] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 67 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P1_CS_O[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P1_CS_O\[1\] " "Pin SPI_P1_CS_O\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P1_CS_O[1] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 67 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P1_CS_O[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P1_CS_O\[2\] " "Pin SPI_P1_CS_O\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P1_CS_O[2] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 67 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P1_CS_O[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 302 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P2_CLK_O " "Pin SPI_P2_CLK_O not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P2_CLK_O } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 70 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P2_CLK_O } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P2_MOSI_O " "Pin SPI_P2_MOSI_O not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P2_MOSI_O } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 72 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P2_MOSI_O } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P2_CS_O\[0\] " "Pin SPI_P2_CS_O\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P2_CS_O[0] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 73 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P2_CS_O[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 303 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P2_CS_O\[1\] " "Pin SPI_P2_CS_O\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P2_CS_O[1] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 73 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P2_CS_O[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWM0_PORT_O\[0\] " "Pin PWM0_PORT_O\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PWM0_PORT_O[0] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 88 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM0_PORT_O[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 322 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWM0_PORT_O\[1\] " "Pin PWM0_PORT_O\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PWM0_PORT_O[1] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 88 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM0_PORT_O[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 323 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWM0_PORT_O\[2\] " "Pin PWM0_PORT_O\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PWM0_PORT_O[2] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 88 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM0_PORT_O[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 324 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWM0_PORT_O\[3\] " "Pin PWM0_PORT_O\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PWM0_PORT_O[3] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 88 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM0_PORT_O[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 325 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWM0_PORT_O\[4\] " "Pin PWM0_PORT_O\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PWM0_PORT_O[4] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 88 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM0_PORT_O[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 326 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWM0_PORT_O\[5\] " "Pin PWM0_PORT_O\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PWM0_PORT_O[5] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 88 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM0_PORT_O[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 327 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWM0_PORT_O\[6\] " "Pin PWM0_PORT_O\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PWM0_PORT_O[6] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 88 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM0_PORT_O[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 328 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PWM0_PORT_O\[7\] " "Pin PWM0_PORT_O\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PWM0_PORT_O[7] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 88 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM0_PORT_O[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 329 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P0_MISO_I " "Pin SPI_P0_MISO_I not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P0_MISO_I } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 59 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P0_MISO_I } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 341 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P1_MISO_I " "Pin SPI_P1_MISO_I not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P1_MISO_I } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 65 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P1_MISO_I } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SPI_P2_MISO_I " "Pin SPI_P2_MISO_I not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { SPI_P2_MISO_I } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 71 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_P2_MISO_I } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_INPUT_I\[0\] " "Pin GP_INPUT_I\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_INPUT_I[0] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_INPUT_I[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 281 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_INPUT_I\[1\] " "Pin GP_INPUT_I\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_INPUT_I[1] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_INPUT_I[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 282 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_INPUT_I\[2\] " "Pin GP_INPUT_I\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_INPUT_I[2] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_INPUT_I[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 283 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_INPUT_I\[3\] " "Pin GP_INPUT_I\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_INPUT_I[3] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_INPUT_I[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 284 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_INPUT_I\[4\] " "Pin GP_INPUT_I\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_INPUT_I[4] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_INPUT_I[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_INPUT_I\[5\] " "Pin GP_INPUT_I\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_INPUT_I[5] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_INPUT_I[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_INPUT_I\[6\] " "Pin GP_INPUT_I\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_INPUT_I[6] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_INPUT_I[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GP_INPUT_I\[7\] " "Pin GP_INPUT_I\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { GP_INPUT_I[7] } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 48 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GP_INPUT_I[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "UART1_RXD_I " "Pin UART1_RXD_I not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { UART1_RXD_I } } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 38 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART1_RXD_I } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 337 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1464583228787 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1464583228787 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1464583233163 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464583233210 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464583233210 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1464583233210 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1464583233210 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "baseline.sdc " "Synopsys Design Constraints File file not found: 'baseline.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1464583233398 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_I " "Node: CLK_I was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1464583233507 "|STORM_SoC_basic|CLK_I"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BOOT_ROM_FILE:BOOT_MEMORY\|WB_ACK_O_INT " "Node: BOOT_ROM_FILE:BOOT_MEMORY\|WB_ACK_O_INT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1464583233507 "|STORM_SoC_basic|BOOT_ROM_FILE:BOOT_MEMORY|WB_ACK_O_INT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL " "Node: MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1464583233507 "|STORM_SoC_basic|MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MINI_UART:GP_UART_0\|LoadA " "Node: MINI_UART:GP_UART_0\|LoadA was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1464583233507 "|STORM_SoC_basic|MINI_UART:GP_UART_0|LoadA"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] " "Node: PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1464583233507 "|STORM_SoC_basic|PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: SYSCON_CLK\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: SYSCON_CLK\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1464583233882 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: SYSCON_CLK\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: SYSCON_CLK\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1464583233882 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1464583233882 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1464583233882 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1464583233882 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1464583233882 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1464583233882 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1464583233882 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1464583233882 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1464583233882 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1464583233882 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_pll:SYSCON_CLK\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4) " "Automatically promoted node system_pll:SYSCON_CLK\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464583235807 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_pll:SYSCON_CLK|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 7662 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464583235807 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_pll:SYSCON_CLK\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_4) " "Automatically promoted node system_pll:SYSCON_CLK\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464583235807 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { system_pll:SYSCON_CLK|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 7662 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464583235807 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464583235807 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 26334 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464583235807 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\]  " "Automatically promoted node PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464583235807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\]~13 " "Destination node PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\]~13" {  } { { "storm_soc/components/pwm_controller/rtl/PWM_CTRL.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/pwm_controller/rtl/PWM_CTRL.vhd" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]~13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 15789 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464583235807 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1464583235807 ""}  } { { "storm_soc/components/pwm_controller/rtl/PWM_CTRL.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/pwm_controller/rtl/PWM_CTRL.vhd" 44 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 2391 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464583235807 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "STORM_TOP:STORM_TOP_INST\|BUS_UNIT:BUS_UNIT_INST\|DC_DATA_I_PRV\[30\]~0  " "Automatically promoted node STORM_TOP:STORM_TOP_INST\|BUS_UNIT:BUS_UNIT_INST\|DC_DATA_I_PRV\[30\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464583235807 ""}  } { { "storm_core/rtl/BUS_UNIT.vhd" "" { Text "D:/de0-storm-sdram5/storm_core/rtl/BUS_UNIT.vhd" 290 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { STORM_TOP:STORM_TOP_INST|BUS_UNIT:BUS_UNIT_INST|DC_DATA_I_PRV[30]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 12163 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464583235807 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464583235807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 35500 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464583235807 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 27227 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464583235807 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1464583235807 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 31285 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464583235807 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|a~16  " "Automatically promoted node wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|a~16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464583235823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|cmd\[2\] " "Destination node wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|cmd\[2\]" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 149 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cmd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 4072 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464583235823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|cmd\[1\] " "Destination node wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|cmd\[1\]" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 149 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cmd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 4071 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464583235823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|cmd\[0\] " "Destination node wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|cmd\[0\]" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 149 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cmd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 4070 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464583235823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dqm_o\[0\] " "Destination node wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dqm_o\[0\]" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 149 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dqm_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 4075 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464583235823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dqm_o\[1\] " "Destination node wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|dqm_o\[1\]" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 149 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|dqm_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 4076 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464583235823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|cmd\[3\] " "Destination node wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|cmd\[3\]" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 122 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cmd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 4073 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464583235823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|cmd\[4\] " "Destination node wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|cmd\[4\]" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 122 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|cmd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 4074 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464583235823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|a\[10\] " "Destination node wb_sdram_ctrl:SDRAM_CTRL_0\|sdram_ctrl:sdram_ctrl\|a\[10\]" {  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 149 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 4067 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464583235823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MEMORY:INTERNAL_SRAM_MEMORY\|WB_ACK_O_INT " "Destination node MEMORY:INTERNAL_SRAM_MEMORY\|WB_ACK_O_INT" {  } { { "storm_soc/components/sram_memory/rtl/MEMORY.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/sram_memory/rtl/MEMORY.vhd" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEMORY:INTERNAL_SRAM_MEMORY|WB_ACK_O_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 4198 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464583235823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "BOOT_ROM_FILE:BOOT_MEMORY\|WB_ACK_O_INT " "Destination node BOOT_ROM_FILE:BOOT_MEMORY\|WB_ACK_O_INT" {  } { { "storm_soc/components/boot_rom/rtl/BOOT_ROM_FILE.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/boot_rom/rtl/BOOT_ROM_FILE.vhd" 1988 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BOOT_ROM_FILE:BOOT_MEMORY|WB_ACK_O_INT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 4163 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1464583235823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1464583235823 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1464583235823 ""}  } { { "storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" "" { Text "D:/de0-storm-sdram5/storm_soc/components/wb_sdram_ctrl/sdram_ctrl.v" 120 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { wb_sdram_ctrl:SDRAM_CTRL_0|sdram_ctrl:sdram_ctrl|a~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 11480 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464583235823 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MINI_UART:GP_UART_0\|TxUnit:Uart_TxUnit\|synchroniser:SyncLoad\|R  " "Automatically promoted node MINI_UART:GP_UART_0\|TxUnit:Uart_TxUnit\|synchroniser:SyncLoad\|R " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1464583235823 ""}  } { { "storm_soc/components/miniuart/rtl/vhdl/utils.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/components/miniuart/rtl/vhdl/utils.vhd" 60 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MINI_UART:GP_UART_0|TxUnit:Uart_TxUnit|synchroniser:SyncLoad|R } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/de0-storm-sdram5/" { { 0 { 0 ""} 0 3288 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464583235823 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1464583241650 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464583241732 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464583241736 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1464583241820 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1464583241920 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1464583241998 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1464583247327 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "50 Embedded multiplier block " "Packed 50 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1464583247408 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "50 " "Created 50 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1464583247408 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1464583247408 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "43 unused 2.5V 12 31 0 " "Number of I/O pins in group: 43 (unused VREF, 2.5V VCCIO, 12 input, 31 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1464583247639 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1464583247639 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1464583247639 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 17 1 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 17 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464583247639 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 15 1 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 15 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464583247639 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 25 0 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 25 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464583247639 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464583247639 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 4 14 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464583247639 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464583247639 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 5 19 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 5 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464583247639 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1464583247639 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1464583247639 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1464583247639 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "system_pll:SYSCON_CLK\|altpll:altpll_component\|pll clk\[1\] SDRAM_CLK_O~output " "PLL \"system_pll:SYSCON_CLK\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"SDRAM_CLK_O~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "system_pll.vhd" "" { Text "D:/de0-storm-sdram5/system_pll.vhd" 153 0 0 } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 744 0 0 } } { "storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" "" { Text "D:/de0-storm-sdram5/storm_soc/basic_system/rtl/STORM_SoC_basic.vhd" 76 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1464583247942 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:22 " "Fitter preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464583248645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1464583254453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464583267011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1464583267451 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1464583286048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464583286048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1464583292899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "26 " "Router estimated average interconnect usage is 26% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X43_Y23 X53_Y34 " "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X43_Y23 to location X53_Y34" {  } { { "loc" "" { Generic "D:/de0-storm-sdram5/" { { 1 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X43_Y23 to location X53_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X43_Y23 to location X53_Y34"} 43 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1464583308708 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1464583308708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464583319171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1464583319186 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1464583319186 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1464583319186 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "8.69 " "Total time spent on timing analysis during the Fitter is 8.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1464583320632 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1464583320822 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1464583324731 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1464583324876 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1464583328931 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:16 " "Fitter post-fit operations ending: elapsed time is 00:00:16" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464583336198 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/de0-storm-sdram5/baseline.fit.smsg " "Generated suppressed messages file D:/de0-storm-sdram5/baseline.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1464583342549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1411 " "Peak virtual memory: 1411 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464583351514 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 29 21:42:31 2016 " "Processing ended: Sun May 29 21:42:31 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464583351514 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:08 " "Elapsed time: 00:02:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464583351514 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:56 " "Total CPU time (on all processors): 00:02:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464583351514 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1464583351514 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1464583353919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464583353920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 29 21:42:33 2016 " "Processing started: Sun May 29 21:42:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464583353920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1464583353920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off storm_sdram -c baseline " "Command: quartus_asm --read_settings_files=off --write_settings_files=off storm_sdram -c baseline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1464583353920 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1464583358429 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1464583358507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464583360477 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 29 21:42:40 2016 " "Processing ended: Sun May 29 21:42:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464583360477 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464583360477 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464583360477 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1464583360477 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1464583361321 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1464583362327 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1464583362327 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 29 21:42:41 2016 " "Processing started: Sun May 29 21:42:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1464583362327 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1464583362327 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta storm_sdram -c baseline " "Command: quartus_sta storm_sdram -c baseline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1464583362327 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1464583362469 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1464583363910 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1464583363975 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1464583363975 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1464583366490 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464583367022 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1464583367022 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1464583367022 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1464583367022 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "baseline.sdc " "Synopsys Design Constraints File file not found: 'baseline.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1464583367212 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_I " "Node: CLK_I was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1464583367321 "|STORM_SoC_basic|CLK_I"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BOOT_ROM_FILE:BOOT_MEMORY\|WB_ACK_O_INT " "Node: BOOT_ROM_FILE:BOOT_MEMORY\|WB_ACK_O_INT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1464583367321 "|STORM_SoC_basic|BOOT_ROM_FILE:BOOT_MEMORY|WB_ACK_O_INT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MINI_UART:GP_UART_0\|LoadA " "Node: MINI_UART:GP_UART_0\|LoadA was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1464583367321 "|STORM_SoC_basic|MINI_UART:GP_UART_0|LoadA"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL " "Node: MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1464583367321 "|STORM_SoC_basic|MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] " "Node: PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1464583367321 "|STORM_SoC_basic|PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: SYSCON_CLK\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: SYSCON_CLK\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1464583367806 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: SYSCON_CLK\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: SYSCON_CLK\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1464583367806 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1464583367806 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1464583367806 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1464583367806 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1464583367806 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1464583367806 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1464583367869 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.453 " "Worst-case setup slack is 44.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583367978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583367978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.453         0.000 altera_reserved_tck  " "   44.453         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583367978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464583367978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583368009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583368009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357         0.000 altera_reserved_tck  " "    0.357         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583368009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464583368009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.321 " "Worst-case recovery slack is 48.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583368025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583368025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.321         0.000 altera_reserved_tck  " "   48.321         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583368025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464583368025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.060 " "Worst-case removal slack is 1.060" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583368040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583368040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.060         0.000 altera_reserved_tck  " "    1.060         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583368040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464583368040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.577 " "Worst-case minimum pulse width slack is 49.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583368040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583368040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.577         0.000 altera_reserved_tck  " "   49.577         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583368040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464583368040 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1464583368620 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1464583368760 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1464583372864 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_I " "Node: CLK_I was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1464583374627 "|STORM_SoC_basic|CLK_I"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BOOT_ROM_FILE:BOOT_MEMORY\|WB_ACK_O_INT " "Node: BOOT_ROM_FILE:BOOT_MEMORY\|WB_ACK_O_INT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1464583374627 "|STORM_SoC_basic|BOOT_ROM_FILE:BOOT_MEMORY|WB_ACK_O_INT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MINI_UART:GP_UART_0\|LoadA " "Node: MINI_UART:GP_UART_0\|LoadA was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1464583374627 "|STORM_SoC_basic|MINI_UART:GP_UART_0|LoadA"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL " "Node: MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1464583374627 "|STORM_SoC_basic|MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] " "Node: PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1464583374627 "|STORM_SoC_basic|PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: SYSCON_CLK\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: SYSCON_CLK\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1464583374705 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: SYSCON_CLK\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: SYSCON_CLK\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1464583374705 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1464583374705 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1464583374705 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1464583374705 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1464583374705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.087 " "Worst-case setup slack is 45.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583374769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583374769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.087         0.000 altera_reserved_tck  " "   45.087         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583374769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464583374769 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.310 " "Worst-case hold slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583374800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583374800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310         0.000 altera_reserved_tck  " "    0.310         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583374800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464583374800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.541 " "Worst-case recovery slack is 48.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583374815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583374815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.541         0.000 altera_reserved_tck  " "   48.541         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583374815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464583374815 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.960 " "Worst-case removal slack is 0.960" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583374831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583374831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.960         0.000 altera_reserved_tck  " "    0.960         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583374831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464583374831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.546 " "Worst-case minimum pulse width slack is 49.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583374847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583374847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.546         0.000 altera_reserved_tck  " "   49.546         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583374847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464583374847 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1464583375220 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK_I " "Node: CLK_I was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1464583376567 "|STORM_SoC_basic|CLK_I"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BOOT_ROM_FILE:BOOT_MEMORY\|WB_ACK_O_INT " "Node: BOOT_ROM_FILE:BOOT_MEMORY\|WB_ACK_O_INT was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1464583376567 "|STORM_SoC_basic|BOOT_ROM_FILE:BOOT_MEMORY|WB_ACK_O_INT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MINI_UART:GP_UART_0\|LoadA " "Node: MINI_UART:GP_UART_0\|LoadA was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1464583376567 "|STORM_SoC_basic|MINI_UART:GP_UART_0|LoadA"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL " "Node: MINI_UART:GP_UART_0\|RxUnit:Uart_RxUnit\|RRegL was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1464583376567 "|STORM_SoC_basic|MINI_UART:GP_UART_0|RxUnit:Uart_RxUnit|RRegL"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] " "Node: PWM_CTRL:PWM_CONTROLLER_0\|CLK_DIV\[5\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1464583376567 "|STORM_SoC_basic|PWM_CTRL:PWM_CONTROLLER_0|CLK_DIV[5]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: SYSCON_CLK\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: SYSCON_CLK\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1464583376645 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: SYSCON_CLK\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: SYSCON_CLK\|altpll_component\|pll\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1464583376645 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1464583376645 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1464583376645 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1464583376645 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1464583376645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.008 " "Worst-case setup slack is 47.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583376693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583376693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.008         0.000 altera_reserved_tck  " "   47.008         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583376693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464583376693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583376714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583376714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186         0.000 altera_reserved_tck  " "    0.186         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583376714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464583376714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.242 " "Worst-case recovery slack is 49.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583376729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583376729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.242         0.000 altera_reserved_tck  " "   49.242         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583376729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464583376729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.581 " "Worst-case removal slack is 0.581" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583376760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583376760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.581         0.000 altera_reserved_tck  " "    0.581         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583376760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464583376760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.467 " "Worst-case minimum pulse width slack is 49.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583376776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583376776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.467         0.000 altera_reserved_tck  " "   49.467         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1464583376776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1464583376776 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1464583378270 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1464583378270 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "751 " "Peak virtual memory: 751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1464583379158 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 29 21:42:59 2016 " "Processing ended: Sun May 29 21:42:59 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1464583379158 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1464583379158 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1464583379158 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464583379158 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 123 s " "Quartus II Full Compilation was successful. 0 errors, 123 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1464583380252 ""}
