# This is the configuration file for my simulation
---

defaultdimensions: [1000, 1000] #chip dimensions in um
defaultresolution: [10, 10]  #simulation cell size in um

sim_params: !pspace    # <- will construct a ParamSpace from what is inside
  
  heatsinks:
    top:  #heatsink placed on top of IC
      coefficient: 2e5
    bottom: #secondary heat path through PCB
      coefficient: 10


  materials: 
    interthermal:
      k: 1
        #default: 1
        #values: [1, 10, 100]
      C: 1.496e6  #placeholder
    sio2: 
      k: 1.1  #W/mK
      C: 1.496e6  #J/m3K
    si : 
      k: 130
      C: 1.628e6
    mem : 
      k: 3
      C: 1.496e6  #placeholder
    beol: 
      k: !pdim
        default: 2
        values: [2, 4, 8, 16]
      C: 1.496e6  #placeholder
    beol2:
      k: !coupled-pdim
        target_name: k
      C: 1.496e6  #placeholder
  ncompute: 1
  nmemory: !pdim
    default: 3
    values: [1, 3, 7, 10]
  nrepeats: 2
  layers: 
    bottomlayer:
      tiers: 
        si: 50  #height in um. TIER ORDER NOT PRESERVED: SEE 'TIERORDERS'
        sio2: 0.1
        beol: 1
      power: 100
      sourcetier: 1 #zero-indexed
    compute:
      tiers: 
        interthermal: 1
        sio2: 0.1
        beol: 1
      power: 100
      sourcetier: 1
    memory:
      tiers:
        interthermal: 1
        sio2: 0.1
        beol: 1
        mem: 0.5
        beol2: 1
      power: 4
      sourcetier: 1
tierorders:
  bottomlayer: [si, sio2, beol]
  compute: [sio2, beol]
  memory: [sio2, beol, mem, beol2]
