// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_elem_data_0_V_read,
        in_elem_data_1_V_read,
        in_elem_data_2_V_read,
        res_stream_V_data_0_V_din,
        res_stream_V_data_0_V_full_n,
        res_stream_V_data_0_V_write,
        res_stream_V_data_1_V_din,
        res_stream_V_data_1_V_full_n,
        res_stream_V_data_1_V_write,
        res_stream_V_data_2_V_din,
        res_stream_V_data_2_V_full_n,
        res_stream_V_data_2_V_write,
        res_stream_V_data_3_V_din,
        res_stream_V_data_3_V_full_n,
        res_stream_V_data_3_V_write
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [3:0] in_elem_data_0_V_read;
input  [3:0] in_elem_data_1_V_read;
input  [3:0] in_elem_data_2_V_read;
output  [3:0] res_stream_V_data_0_V_din;
input   res_stream_V_data_0_V_full_n;
output   res_stream_V_data_0_V_write;
output  [3:0] res_stream_V_data_1_V_din;
input   res_stream_V_data_1_V_full_n;
output   res_stream_V_data_1_V_write;
output  [3:0] res_stream_V_data_2_V_din;
input   res_stream_V_data_2_V_full_n;
output   res_stream_V_data_2_V_write;
output  [3:0] res_stream_V_data_3_V_din;
input   res_stream_V_data_3_V_full_n;
output   res_stream_V_data_3_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg res_stream_V_data_0_V_write;
reg res_stream_V_data_1_V_write;
reg res_stream_V_data_2_V_write;
reg res_stream_V_data_3_V_write;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [3:0] kernel_data_V_2_3;
reg   [3:0] kernel_data_V_2_4;
reg   [3:0] kernel_data_V_2_5;
reg   [3:0] kernel_data_V_2_6;
reg   [3:0] kernel_data_V_2_7;
reg   [3:0] kernel_data_V_2_8;
reg   [3:0] kernel_data_V_2_12;
reg   [3:0] kernel_data_V_2_13;
reg   [3:0] kernel_data_V_2_14;
reg   [3:0] kernel_data_V_2_15;
reg   [3:0] kernel_data_V_2_16;
reg   [3:0] kernel_data_V_2_17;
reg   [3:0] kernel_data_V_2_21;
reg   [3:0] kernel_data_V_2_22;
reg   [3:0] kernel_data_V_2_23;
reg   [3:0] kernel_data_V_2_24;
reg   [3:0] kernel_data_V_2_25;
reg   [3:0] kernel_data_V_2_26;
reg   [31:0] sX_7;
reg   [31:0] sY_7;
reg   [31:0] pY_7;
reg   [31:0] pX_7;
reg    res_stream_V_data_0_V_blk_n;
wire    ap_CS_fsm_state4;
reg   [0:0] and_ln284_4_reg_868;
reg    res_stream_V_data_1_V_blk_n;
reg    res_stream_V_data_2_V_blk_n;
reg    res_stream_V_data_3_V_blk_n;
reg   [3:0] kernel_data_V_2_20_ret_reg_701;
reg   [3:0] kernel_data_V_2_19_ret_reg_706;
reg   [3:0] kernel_data_V_2_18_ret_reg_711;
reg   [3:0] kernel_data_V_2_11_ret_reg_716;
reg   [3:0] kernel_data_V_2_10_ret_reg_721;
reg   [3:0] kernel_data_V_2_9_ret_reg_726;
reg   [3:0] kernel_data_V_2_2_ret_reg_731;
reg   [3:0] kernel_data_V_2_1_ret_reg_736;
reg   [3:0] kernel_data_V_2_0_ret_reg_741;
reg   [3:0] kernel_data_V_2_3_ret_reg_746;
reg   [3:0] kernel_data_V_2_4_ret_reg_751;
reg   [3:0] kernel_data_V_2_5_ret_reg_756;
reg   [3:0] kernel_data_V_2_6_ret_reg_761;
reg   [3:0] kernel_data_V_2_7_ret_reg_766;
reg   [3:0] kernel_data_V_2_8_ret_reg_771;
reg   [3:0] kernel_data_V_2_12_ret_reg_776;
reg   [3:0] kernel_data_V_2_13_ret_reg_781;
reg   [3:0] kernel_data_V_2_14_ret_reg_786;
reg   [3:0] kernel_data_V_2_15_ret_reg_791;
reg   [3:0] kernel_data_V_2_16_ret_reg_796;
reg   [3:0] kernel_data_V_2_17_ret_reg_801;
reg   [3:0] kernel_data_V_2_21_ret_reg_806;
reg   [3:0] kernel_data_V_2_22_ret_reg_811;
reg   [3:0] kernel_data_V_2_23_ret_reg_816;
reg   [3:0] kernel_data_V_2_24_ret_reg_821;
reg   [3:0] kernel_data_V_2_25_ret_reg_826;
reg   [3:0] kernel_data_V_2_26_ret_reg_831;
reg   [31:0] sX_7_load_reg_836;
wire   [0:0] icmp_ln284_fu_526_p2;
reg   [0:0] icmp_ln284_reg_841;
reg   [31:0] sY_7_load_reg_846;
wire   [0:0] icmp_ln284_4_fu_536_p2;
reg   [0:0] icmp_ln284_4_reg_851;
reg   [31:0] pY_7_load_reg_856;
reg   [31:0] pX_7_load_reg_862;
wire   [0:0] and_ln284_4_fu_594_p2;
reg   [3:0] res_out_0_V_reg_872;
wire    ap_CS_fsm_state3;
wire    grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_ready;
wire    grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_done;
reg   [3:0] res_out_1_V_reg_877;
reg   [3:0] res_out_2_V_reg_882;
reg   [3:0] res_out_3_V_reg_887;
wire   [0:0] icmp_ln303_fu_616_p2;
reg   [0:0] icmp_ln303_reg_892;
wire    io_acc_block_signal_op97;
reg    ap_block_state4;
wire   [31:0] select_ln318_fu_637_p3;
reg   [31:0] select_ln318_reg_896;
wire   [0:0] icmp_ln307_fu_656_p2;
reg   [0:0] icmp_ln307_reg_901;
wire   [31:0] select_ln313_fu_677_p3;
reg   [31:0] select_ln313_reg_905;
wire    grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_start;
wire    grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_idle;
wire   [3:0] grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_return_0;
wire   [3:0] grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_return_1;
wire   [3:0] grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_return_2;
wire   [3:0] grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_return_3;
reg    call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_start;
wire    call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_done;
wire    call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_idle;
wire    call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_ready;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_0;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_1;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_2;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_3;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_4;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_5;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_6;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_7;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_8;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_9;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_10;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_11;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_12;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_13;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_14;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_15;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_16;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_17;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_18;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_19;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_20;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_21;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_22;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_23;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_24;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_25;
wire   [3:0] call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_26;
reg   [31:0] ap_phi_mux_storemerge_phi_fu_138_p4;
reg   [31:0] storemerge_reg_134;
wire    ap_CS_fsm_state5;
reg    grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_start_reg;
wire    ap_CS_fsm_state2;
wire   [31:0] add_ln311_fu_661_p2;
wire   [31:0] add_ln316_fu_621_p2;
wire   [30:0] tmp_fu_546_p4;
wire   [30:0] tmp_2_fu_566_p4;
wire   [0:0] icmp_ln284_5_fu_556_p2;
wire   [0:0] icmp_ln284_6_fu_576_p2;
wire   [0:0] and_ln284_3_fu_588_p2;
wire   [0:0] and_ln284_fu_582_p2;
wire   [31:0] add_ln318_fu_632_p2;
wire   [31:0] add_ln313_fu_672_p2;
reg   [4:0] ap_NS_fsm;
reg    ap_condition_175;
reg    ap_condition_184;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 kernel_data_V_2_3 = 4'd0;
#0 kernel_data_V_2_4 = 4'd0;
#0 kernel_data_V_2_5 = 4'd0;
#0 kernel_data_V_2_6 = 4'd0;
#0 kernel_data_V_2_7 = 4'd0;
#0 kernel_data_V_2_8 = 4'd0;
#0 kernel_data_V_2_12 = 4'd0;
#0 kernel_data_V_2_13 = 4'd0;
#0 kernel_data_V_2_14 = 4'd0;
#0 kernel_data_V_2_15 = 4'd0;
#0 kernel_data_V_2_16 = 4'd0;
#0 kernel_data_V_2_17 = 4'd0;
#0 kernel_data_V_2_21 = 4'd0;
#0 kernel_data_V_2_22 = 4'd0;
#0 kernel_data_V_2_23 = 4'd0;
#0 kernel_data_V_2_24 = 4'd0;
#0 kernel_data_V_2_25 = 4'd0;
#0 kernel_data_V_2_26 = 4'd0;
#0 sX_7 = 32'd0;
#0 sY_7 = 32'd0;
#0 pY_7 = 32'd0;
#0 pX_7 = 32'd0;
#0 grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_start_reg = 1'b0;
end

dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0 grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_start),
    .ap_done(grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_done),
    .ap_idle(grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_idle),
    .ap_ready(grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_ready),
    .data_0_V_read(kernel_data_V_2_0_ret_reg_741),
    .data_1_V_read(kernel_data_V_2_1_ret_reg_736),
    .data_2_V_read(kernel_data_V_2_2_ret_reg_731),
    .data_3_V_read(kernel_data_V_2_3_ret_reg_746),
    .data_4_V_read(kernel_data_V_2_4_ret_reg_751),
    .data_5_V_read(kernel_data_V_2_5_ret_reg_756),
    .data_6_V_read(kernel_data_V_2_6_ret_reg_761),
    .data_7_V_read(kernel_data_V_2_7_ret_reg_766),
    .data_8_V_read(kernel_data_V_2_8_ret_reg_771),
    .data_9_V_read(kernel_data_V_2_9_ret_reg_726),
    .data_10_V_read(kernel_data_V_2_10_ret_reg_721),
    .data_11_V_read(kernel_data_V_2_11_ret_reg_716),
    .data_12_V_read(kernel_data_V_2_12_ret_reg_776),
    .data_13_V_read(kernel_data_V_2_13_ret_reg_781),
    .data_14_V_read(kernel_data_V_2_14_ret_reg_786),
    .data_15_V_read(kernel_data_V_2_15_ret_reg_791),
    .data_16_V_read(kernel_data_V_2_16_ret_reg_796),
    .data_17_V_read(kernel_data_V_2_17_ret_reg_801),
    .data_18_V_read(kernel_data_V_2_18_ret_reg_711),
    .data_19_V_read(kernel_data_V_2_19_ret_reg_706),
    .data_20_V_read(kernel_data_V_2_20_ret_reg_701),
    .data_21_V_read(kernel_data_V_2_21_ret_reg_806),
    .data_22_V_read(kernel_data_V_2_22_ret_reg_811),
    .data_23_V_read(kernel_data_V_2_23_ret_reg_816),
    .data_24_V_read(kernel_data_V_2_24_ret_reg_821),
    .data_25_V_read(kernel_data_V_2_25_ret_reg_826),
    .data_26_V_read(kernel_data_V_2_26_ret_reg_831),
    .ap_return_0(grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_return_0),
    .ap_return_1(grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_return_1),
    .ap_return_2(grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_return_2),
    .ap_return_3(grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_return_3)
);

shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_start),
    .ap_done(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_done),
    .ap_idle(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_idle),
    .ap_ready(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_ready),
    .in_elem_data_0_V_read(in_elem_data_0_V_read),
    .in_elem_data_1_V_read(in_elem_data_1_V_read),
    .in_elem_data_2_V_read(in_elem_data_2_V_read),
    .kernel_window_3_V_read(kernel_data_V_2_3),
    .kernel_window_4_V_read(kernel_data_V_2_4),
    .kernel_window_5_V_read(kernel_data_V_2_5),
    .kernel_window_6_V_read(kernel_data_V_2_6),
    .kernel_window_7_V_read(kernel_data_V_2_7),
    .kernel_window_8_V_read(kernel_data_V_2_8),
    .kernel_window_12_V_read(kernel_data_V_2_12),
    .kernel_window_13_V_read(kernel_data_V_2_13),
    .kernel_window_14_V_read(kernel_data_V_2_14),
    .kernel_window_15_V_read(kernel_data_V_2_15),
    .kernel_window_16_V_read(kernel_data_V_2_16),
    .kernel_window_17_V_read(kernel_data_V_2_17),
    .kernel_window_21_V_read(kernel_data_V_2_21),
    .kernel_window_22_V_read(kernel_data_V_2_22),
    .kernel_window_23_V_read(kernel_data_V_2_23),
    .kernel_window_24_V_read(kernel_data_V_2_24),
    .kernel_window_25_V_read(kernel_data_V_2_25),
    .kernel_window_26_V_read(kernel_data_V_2_26),
    .ap_return_0(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_0),
    .ap_return_1(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_1),
    .ap_return_2(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_2),
    .ap_return_3(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_3),
    .ap_return_4(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_4),
    .ap_return_5(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_5),
    .ap_return_6(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_6),
    .ap_return_7(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_7),
    .ap_return_8(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_8),
    .ap_return_9(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_9),
    .ap_return_10(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_10),
    .ap_return_11(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_11),
    .ap_return_12(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_12),
    .ap_return_13(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_13),
    .ap_return_14(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_14),
    .ap_return_15(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_15),
    .ap_return_16(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_16),
    .ap_return_17(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_17),
    .ap_return_18(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_18),
    .ap_return_19(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_19),
    .ap_return_20(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_20),
    .ap_return_21(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_21),
    .ap_return_22(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_22),
    .ap_return_23(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_23),
    .ap_return_24(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_24),
    .ap_return_25(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_25),
    .ap_return_26(call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_26)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_start_reg <= 1'b1;
        end else if ((grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_ready == 1'b1)) begin
            grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_175)) begin
        if ((icmp_ln303_fu_616_p2 == 1'd1)) begin
            pX_7 <= 32'd0;
        end else if ((icmp_ln303_fu_616_p2 == 1'd0)) begin
            pX_7 <= add_ln316_fu_621_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_184)) begin
        if ((icmp_ln307_fu_656_p2 == 1'd1)) begin
            pY_7 <= 32'd0;
        end else if ((icmp_ln307_fu_656_p2 == 1'd0)) begin
            pY_7 <= add_ln311_fu_661_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (icmp_ln303_reg_892 == 1'd0))) begin
        sX_7 <= select_ln318_reg_896;
    end else if ((~((1'd1 == and_ln284_4_reg_868) & (io_acc_block_signal_op97 == 1'b0)) & (icmp_ln303_fu_616_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        sX_7 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'd1 == and_ln284_4_reg_868) & (io_acc_block_signal_op97 == 1'b0)) & (icmp_ln307_fu_656_p2 == 1'd1) & (icmp_ln303_fu_616_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        storemerge_reg_134 <= 32'd0;
    end else if (((icmp_ln303_reg_892 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln307_reg_901 == 1'd0))) begin
        storemerge_reg_134 <= select_ln313_reg_905;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        and_ln284_4_reg_868 <= and_ln284_4_fu_594_p2;
        icmp_ln284_4_reg_851 <= icmp_ln284_4_fu_536_p2;
        icmp_ln284_reg_841 <= icmp_ln284_fu_526_p2;
        kernel_data_V_2_0_ret_reg_741 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_0;
        kernel_data_V_2_10_ret_reg_721 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_4;
        kernel_data_V_2_11_ret_reg_716 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_5;
        kernel_data_V_2_12 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_15;
        kernel_data_V_2_12_ret_reg_776 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_15;
        kernel_data_V_2_13 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_16;
        kernel_data_V_2_13_ret_reg_781 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_16;
        kernel_data_V_2_14 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_17;
        kernel_data_V_2_14_ret_reg_786 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_17;
        kernel_data_V_2_15 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_18;
        kernel_data_V_2_15_ret_reg_791 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_18;
        kernel_data_V_2_16 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_19;
        kernel_data_V_2_16_ret_reg_796 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_19;
        kernel_data_V_2_17 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_20;
        kernel_data_V_2_17_ret_reg_801 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_20;
        kernel_data_V_2_18_ret_reg_711 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_6;
        kernel_data_V_2_19_ret_reg_706 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_7;
        kernel_data_V_2_1_ret_reg_736 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_1;
        kernel_data_V_2_20_ret_reg_701 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_8;
        kernel_data_V_2_21 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_21;
        kernel_data_V_2_21_ret_reg_806 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_21;
        kernel_data_V_2_22 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_22;
        kernel_data_V_2_22_ret_reg_811 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_22;
        kernel_data_V_2_23 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_23;
        kernel_data_V_2_23_ret_reg_816 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_23;
        kernel_data_V_2_24 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_24;
        kernel_data_V_2_24_ret_reg_821 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_24;
        kernel_data_V_2_25 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_25;
        kernel_data_V_2_25_ret_reg_826 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_25;
        kernel_data_V_2_26 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_26;
        kernel_data_V_2_26_ret_reg_831 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_26;
        kernel_data_V_2_2_ret_reg_731 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_2;
        kernel_data_V_2_3 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_9;
        kernel_data_V_2_3_ret_reg_746 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_9;
        kernel_data_V_2_4 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_10;
        kernel_data_V_2_4_ret_reg_751 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_10;
        kernel_data_V_2_5 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_11;
        kernel_data_V_2_5_ret_reg_756 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_11;
        kernel_data_V_2_6 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_12;
        kernel_data_V_2_6_ret_reg_761 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_12;
        kernel_data_V_2_7 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_13;
        kernel_data_V_2_7_ret_reg_766 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_13;
        kernel_data_V_2_8 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_14;
        kernel_data_V_2_8_ret_reg_771 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_14;
        kernel_data_V_2_9_ret_reg_726 <= call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_return_3;
        pX_7_load_reg_862 <= pX_7;
        pY_7_load_reg_856 <= pY_7;
        sX_7_load_reg_836 <= sX_7;
        sY_7_load_reg_846 <= sY_7;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'd1 == and_ln284_4_reg_868) & (io_acc_block_signal_op97 == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        icmp_ln303_reg_892 <= icmp_ln303_fu_616_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'd1 == and_ln284_4_reg_868) & (io_acc_block_signal_op97 == 1'b0)) & (icmp_ln303_fu_616_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        icmp_ln307_reg_901 <= icmp_ln307_fu_656_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_done == 1'b1))) begin
        res_out_0_V_reg_872 <= grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_return_0;
        res_out_1_V_reg_877 <= grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_return_1;
        res_out_2_V_reg_882 <= grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_return_2;
        res_out_3_V_reg_887 <= grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_return_3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln303_reg_892 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        sY_7 <= ap_phi_mux_storemerge_phi_fu_138_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'd1 == and_ln284_4_reg_868) & (io_acc_block_signal_op97 == 1'b0)) & (icmp_ln303_fu_616_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln307_fu_656_p2 == 1'd0))) begin
        select_ln313_reg_905 <= select_ln313_fu_677_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'd1 == and_ln284_4_reg_868) & (io_acc_block_signal_op97 == 1'b0)) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln303_fu_616_p2 == 1'd0))) begin
        select_ln318_reg_896 <= select_ln318_fu_637_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln303_reg_892 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (icmp_ln307_reg_901 == 1'd0))) begin
        ap_phi_mux_storemerge_phi_fu_138_p4 = select_ln313_reg_905;
    end else begin
        ap_phi_mux_storemerge_phi_fu_138_p4 = storemerge_reg_134;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_start = 1'b1;
    end else begin
        call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_3u_config2_s_fu_176_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln284_4_reg_868) & (1'b1 == ap_CS_fsm_state4))) begin
        res_stream_V_data_0_V_blk_n = res_stream_V_data_0_V_full_n;
    end else begin
        res_stream_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'd1 == and_ln284_4_reg_868) & (io_acc_block_signal_op97 == 1'b0)) & (1'd1 == and_ln284_4_reg_868) & (1'b1 == ap_CS_fsm_state4))) begin
        res_stream_V_data_0_V_write = 1'b1;
    end else begin
        res_stream_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln284_4_reg_868) & (1'b1 == ap_CS_fsm_state4))) begin
        res_stream_V_data_1_V_blk_n = res_stream_V_data_1_V_full_n;
    end else begin
        res_stream_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'd1 == and_ln284_4_reg_868) & (io_acc_block_signal_op97 == 1'b0)) & (1'd1 == and_ln284_4_reg_868) & (1'b1 == ap_CS_fsm_state4))) begin
        res_stream_V_data_1_V_write = 1'b1;
    end else begin
        res_stream_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln284_4_reg_868) & (1'b1 == ap_CS_fsm_state4))) begin
        res_stream_V_data_2_V_blk_n = res_stream_V_data_2_V_full_n;
    end else begin
        res_stream_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'd1 == and_ln284_4_reg_868) & (io_acc_block_signal_op97 == 1'b0)) & (1'd1 == and_ln284_4_reg_868) & (1'b1 == ap_CS_fsm_state4))) begin
        res_stream_V_data_2_V_write = 1'b1;
    end else begin
        res_stream_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln284_4_reg_868) & (1'b1 == ap_CS_fsm_state4))) begin
        res_stream_V_data_3_V_blk_n = res_stream_V_data_3_V_full_n;
    end else begin
        res_stream_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'd1 == and_ln284_4_reg_868) & (io_acc_block_signal_op97 == 1'b0)) & (1'd1 == and_ln284_4_reg_868) & (1'b1 == ap_CS_fsm_state4))) begin
        res_stream_V_data_3_V_write = 1'b1;
    end else begin
        res_stream_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (1'd0 == and_ln284_4_fu_594_p2) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((1'd1 == and_ln284_4_fu_594_p2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~((1'd1 == and_ln284_4_reg_868) & (io_acc_block_signal_op97 == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln311_fu_661_p2 = (pY_7_load_reg_856 + 32'd1);

assign add_ln313_fu_672_p2 = (sY_7_load_reg_846 + 32'd1);

assign add_ln316_fu_621_p2 = (pX_7_load_reg_862 + 32'd1);

assign add_ln318_fu_632_p2 = (sX_7_load_reg_836 + 32'd1);

assign and_ln284_3_fu_588_p2 = (icmp_ln284_6_fu_576_p2 & icmp_ln284_5_fu_556_p2);

assign and_ln284_4_fu_594_p2 = (and_ln284_fu_582_p2 & and_ln284_3_fu_588_p2);

assign and_ln284_fu_582_p2 = (icmp_ln284_fu_526_p2 & icmp_ln284_4_fu_536_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state4 = ((1'd1 == and_ln284_4_reg_868) & (io_acc_block_signal_op97 == 1'b0));
end

always @ (*) begin
    ap_condition_175 = (~((1'd1 == and_ln284_4_reg_868) & (io_acc_block_signal_op97 == 1'b0)) & (1'b1 == ap_CS_fsm_state4));
end

always @ (*) begin
    ap_condition_184 = (~((1'd1 == and_ln284_4_reg_868) & (io_acc_block_signal_op97 == 1'b0)) & (icmp_ln303_fu_616_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4));
end

assign grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_start = grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_145_ap_start_reg;

assign icmp_ln284_4_fu_536_p2 = ((sY_7 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln284_5_fu_556_p2 = (($signed(tmp_fu_546_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln284_6_fu_576_p2 = (($signed(tmp_2_fu_566_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln284_fu_526_p2 = ((sX_7 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln303_fu_616_p2 = ((pX_7_load_reg_862 == 32'd65) ? 1'b1 : 1'b0);

assign icmp_ln307_fu_656_p2 = ((pY_7_load_reg_856 == 32'd65) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op97 = (res_stream_V_data_3_V_full_n & res_stream_V_data_2_V_full_n & res_stream_V_data_1_V_full_n & res_stream_V_data_0_V_full_n);

assign res_stream_V_data_0_V_din = res_out_0_V_reg_872;

assign res_stream_V_data_1_V_din = res_out_1_V_reg_877;

assign res_stream_V_data_2_V_din = res_out_2_V_reg_882;

assign res_stream_V_data_3_V_din = res_out_3_V_reg_887;

assign select_ln313_fu_677_p3 = ((icmp_ln284_4_reg_851[0:0] === 1'b1) ? 32'd2 : add_ln313_fu_672_p2);

assign select_ln318_fu_637_p3 = ((icmp_ln284_reg_841[0:0] === 1'b1) ? 32'd2 : add_ln318_fu_632_p2);

assign tmp_2_fu_566_p4 = {{pX_7[31:1]}};

assign tmp_fu_546_p4 = {{pY_7[31:1]}};

endmodule //compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_4u_config2_s
