--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 467 paths analyzed, 128 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.508ns.
--------------------------------------------------------------------------------
Slack:                  16.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.389ns (Levels of Logic = 0)
  Clock Path Skew:      -0.084ns (0.727 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y36.SR       net (fanout=8)        2.453   M_reset_cond_out
    SLICE_X2Y36.CLK      Tsrck                 0.418   M_ctr_q_28
                                                       ctr/M_ctr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      3.389ns (0.936ns logic, 2.453ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  16.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.341ns (Levels of Logic = 0)
  Clock Path Skew:      -0.079ns (0.732 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y33.SR       net (fanout=8)        2.394   M_reset_cond_out
    SLICE_X2Y33.CLK      Tsrck                 0.429   ctr/M_ctr_q[19]
                                                       ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.341ns (0.947ns logic, 2.394ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  16.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.330ns (Levels of Logic = 0)
  Clock Path Skew:      -0.079ns (0.732 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y33.SR       net (fanout=8)        2.394   M_reset_cond_out
    SLICE_X2Y33.CLK      Tsrck                 0.418   ctr/M_ctr_q[19]
                                                       ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.330ns (0.936ns logic, 2.394ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  16.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.307ns (Levels of Logic = 0)
  Clock Path Skew:      -0.079ns (0.732 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y33.SR       net (fanout=8)        2.394   M_reset_cond_out
    SLICE_X2Y33.CLK      Tsrck                 0.395   ctr/M_ctr_q[19]
                                                       ctr/M_ctr_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.307ns (0.913ns logic, 2.394ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  16.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.293ns (Levels of Logic = 0)
  Clock Path Skew:      -0.079ns (0.732 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y33.SR       net (fanout=8)        2.394   M_reset_cond_out
    SLICE_X2Y33.CLK      Tsrck                 0.381   ctr/M_ctr_q[19]
                                                       ctr/M_ctr_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.293ns (0.899ns logic, 2.394ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  16.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.213ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.729 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y35.SR       net (fanout=8)        2.266   M_reset_cond_out
    SLICE_X2Y35.CLK      Tsrck                 0.429   M_ctr_q_27
                                                       ctr/M_ctr_q_25
    -------------------------------------------------  ---------------------------
    Total                                      3.213ns (0.947ns logic, 2.266ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  16.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.202ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.729 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y35.SR       net (fanout=8)        2.266   M_reset_cond_out
    SLICE_X2Y35.CLK      Tsrck                 0.418   M_ctr_q_27
                                                       ctr/M_ctr_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.202ns (0.936ns logic, 2.266ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  16.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.179ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.729 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y35.SR       net (fanout=8)        2.266   M_reset_cond_out
    SLICE_X2Y35.CLK      Tsrck                 0.395   M_ctr_q_27
                                                       ctr/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.179ns (0.913ns logic, 2.266ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  16.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.165ns (Levels of Logic = 0)
  Clock Path Skew:      -0.082ns (0.729 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y35.SR       net (fanout=8)        2.266   M_reset_cond_out
    SLICE_X2Y35.CLK      Tsrck                 0.381   M_ctr_q_27
                                                       ctr/M_ctr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.165ns (0.899ns logic, 2.266ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  16.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.154ns (Levels of Logic = 0)
  Clock Path Skew:      -0.078ns (0.733 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y32.SR       net (fanout=8)        2.207   M_reset_cond_out
    SLICE_X2Y32.CLK      Tsrck                 0.429   ctr/M_ctr_q[15]
                                                       ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.154ns (0.947ns logic, 2.207ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  16.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.143ns (Levels of Logic = 0)
  Clock Path Skew:      -0.078ns (0.733 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y32.SR       net (fanout=8)        2.207   M_reset_cond_out
    SLICE_X2Y32.CLK      Tsrck                 0.418   ctr/M_ctr_q[15]
                                                       ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.143ns (0.936ns logic, 2.207ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  16.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.120ns (Levels of Logic = 0)
  Clock Path Skew:      -0.078ns (0.733 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y32.SR       net (fanout=8)        2.207   M_reset_cond_out
    SLICE_X2Y32.CLK      Tsrck                 0.395   ctr/M_ctr_q[15]
                                                       ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.120ns (0.913ns logic, 2.207ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  16.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.106ns (Levels of Logic = 0)
  Clock Path Skew:      -0.078ns (0.733 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y32.SR       net (fanout=8)        2.207   M_reset_cond_out
    SLICE_X2Y32.CLK      Tsrck                 0.381   ctr/M_ctr_q[15]
                                                       ctr/M_ctr_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.106ns (0.899ns logic, 2.207ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  16.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.019ns (Levels of Logic = 0)
  Clock Path Skew:      -0.080ns (0.731 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y34.SR       net (fanout=8)        2.072   M_reset_cond_out
    SLICE_X2Y34.CLK      Tsrck                 0.429   ctr/M_ctr_q[23]
                                                       ctr/M_ctr_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.019ns (0.947ns logic, 2.072ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  16.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.008ns (Levels of Logic = 0)
  Clock Path Skew:      -0.080ns (0.731 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y34.SR       net (fanout=8)        2.072   M_reset_cond_out
    SLICE_X2Y34.CLK      Tsrck                 0.418   ctr/M_ctr_q[23]
                                                       ctr/M_ctr_q_20
    -------------------------------------------------  ---------------------------
    Total                                      3.008ns (0.936ns logic, 2.072ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack:                  16.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.985ns (Levels of Logic = 0)
  Clock Path Skew:      -0.080ns (0.731 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y34.SR       net (fanout=8)        2.072   M_reset_cond_out
    SLICE_X2Y34.CLK      Tsrck                 0.395   ctr/M_ctr_q[23]
                                                       ctr/M_ctr_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.985ns (0.913ns logic, 2.072ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  16.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.971ns (Levels of Logic = 0)
  Clock Path Skew:      -0.080ns (0.731 - 0.811)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y34.SR       net (fanout=8)        2.072   M_reset_cond_out
    SLICE_X2Y34.CLK      Tsrck                 0.381   ctr/M_ctr_q[23]
                                                       ctr/M_ctr_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.971ns (0.899ns logic, 2.072ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  16.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.922ns (Levels of Logic = 0)
  Clock Path Skew:      -0.074ns (0.644 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y31.SR       net (fanout=8)        1.975   M_reset_cond_out
    SLICE_X2Y31.CLK      Tsrck                 0.429   ctr/M_ctr_q[11]
                                                       ctr/M_ctr_q_9
    -------------------------------------------------  ---------------------------
    Total                                      2.922ns (0.947ns logic, 1.975ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  16.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.911ns (Levels of Logic = 0)
  Clock Path Skew:      -0.074ns (0.644 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y31.SR       net (fanout=8)        1.975   M_reset_cond_out
    SLICE_X2Y31.CLK      Tsrck                 0.418   ctr/M_ctr_q[11]
                                                       ctr/M_ctr_q_8
    -------------------------------------------------  ---------------------------
    Total                                      2.911ns (0.936ns logic, 1.975ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  17.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.888ns (Levels of Logic = 0)
  Clock Path Skew:      -0.074ns (0.644 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y31.SR       net (fanout=8)        1.975   M_reset_cond_out
    SLICE_X2Y31.CLK      Tsrck                 0.395   ctr/M_ctr_q[11]
                                                       ctr/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      2.888ns (0.913ns logic, 1.975ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  17.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.874ns (Levels of Logic = 0)
  Clock Path Skew:      -0.074ns (0.644 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y31.SR       net (fanout=8)        1.975   M_reset_cond_out
    SLICE_X2Y31.CLK      Tsrck                 0.381   ctr/M_ctr_q[11]
                                                       ctr/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      2.874ns (0.899ns logic, 1.975ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  17.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.765ns (Levels of Logic = 0)
  Clock Path Skew:      -0.075ns (0.643 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y29.SR       net (fanout=8)        1.818   M_reset_cond_out
    SLICE_X2Y29.CLK      Tsrck                 0.429   ctr/M_ctr_q[3]
                                                       ctr/M_ctr_q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.765ns (0.947ns logic, 1.818ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  17.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.754ns (Levels of Logic = 0)
  Clock Path Skew:      -0.075ns (0.643 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y29.SR       net (fanout=8)        1.818   M_reset_cond_out
    SLICE_X2Y29.CLK      Tsrck                 0.418   ctr/M_ctr_q[3]
                                                       ctr/M_ctr_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.754ns (0.936ns logic, 1.818ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  17.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.731ns (Levels of Logic = 0)
  Clock Path Skew:      -0.075ns (0.643 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y29.SR       net (fanout=8)        1.818   M_reset_cond_out
    SLICE_X2Y29.CLK      Tsrck                 0.395   ctr/M_ctr_q[3]
                                                       ctr/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      2.731ns (0.913ns logic, 1.818ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  17.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.729ns (Levels of Logic = 0)
  Clock Path Skew:      -0.074ns (0.644 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y30.SR       net (fanout=8)        1.782   M_reset_cond_out
    SLICE_X2Y30.CLK      Tsrck                 0.429   ctr/M_ctr_q[7]
                                                       ctr/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      2.729ns (0.947ns logic, 1.782ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  17.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.718ns (Levels of Logic = 0)
  Clock Path Skew:      -0.074ns (0.644 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y30.SR       net (fanout=8)        1.782   M_reset_cond_out
    SLICE_X2Y30.CLK      Tsrck                 0.418   ctr/M_ctr_q[7]
                                                       ctr/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      2.718ns (0.936ns logic, 1.782ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  17.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.717ns (Levels of Logic = 0)
  Clock Path Skew:      -0.075ns (0.643 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y29.SR       net (fanout=8)        1.818   M_reset_cond_out
    SLICE_X2Y29.CLK      Tsrck                 0.381   ctr/M_ctr_q[3]
                                                       ctr/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      2.717ns (0.899ns logic, 1.818ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  17.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.695ns (Levels of Logic = 0)
  Clock Path Skew:      -0.074ns (0.644 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y30.SR       net (fanout=8)        1.782   M_reset_cond_out
    SLICE_X2Y30.CLK      Tsrck                 0.395   ctr/M_ctr_q[7]
                                                       ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      2.695ns (0.913ns logic, 1.782ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  17.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          ctr/M_ctr_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.681ns (Levels of Logic = 0)
  Clock Path Skew:      -0.074ns (0.644 - 0.718)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to ctr/M_ctr_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X2Y30.SR       net (fanout=8)        1.782   M_reset_cond_out
    SLICE_X2Y30.CLK      Tsrck                 0.381   ctr/M_ctr_q[7]
                                                       ctr/M_ctr_q_7
    -------------------------------------------------  ---------------------------
    Total                                      2.681ns (0.899ns logic, 1.782ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  17.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr/M_ctr_q_0 (FF)
  Destination:          ctr/M_ctr_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.292ns (Levels of Logic = 8)
  Clock Path Skew:      -0.033ns (0.727 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr/M_ctr_q_0 to ctr/M_ctr_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.AQ       Tcko                  0.476   ctr/M_ctr_q[3]
                                                       ctr/M_ctr_q_0
    SLICE_X2Y29.A5       net (fanout=1)        0.405   ctr/M_ctr_q[0]
    SLICE_X2Y29.COUT     Topcya                0.472   ctr/M_ctr_q[3]
                                                       ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X2Y30.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X2Y30.COUT     Tbyp                  0.091   ctr/M_ctr_q[7]
                                                       ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X2Y31.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X2Y31.COUT     Tbyp                  0.091   ctr/M_ctr_q[11]
                                                       ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X2Y32.CIN      net (fanout=1)        0.135   ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X2Y32.COUT     Tbyp                  0.091   ctr/M_ctr_q[15]
                                                       ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X2Y33.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X2Y33.COUT     Tbyp                  0.091   ctr/M_ctr_q[19]
                                                       ctr/Mcount_M_ctr_q_cy<19>
    SLICE_X2Y34.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[19]
    SLICE_X2Y34.COUT     Tbyp                  0.091   ctr/M_ctr_q[23]
                                                       ctr/Mcount_M_ctr_q_cy<23>
    SLICE_X2Y35.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[23]
    SLICE_X2Y35.COUT     Tbyp                  0.091   M_ctr_q_27
                                                       ctr/Mcount_M_ctr_q_cy<27>
    SLICE_X2Y36.CIN      net (fanout=1)        0.003   ctr/Mcount_M_ctr_q_cy[27]
    SLICE_X2Y36.CLK      Tcinck                0.240   M_ctr_q_28
                                                       ctr/Mcount_M_ctr_q_xor<28>
                                                       ctr/M_ctr_q_28
    -------------------------------------------------  ---------------------------
    Total                                      2.292ns (1.734ns logic, 0.558ns route)
                                                       (75.7% logic, 24.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[3]/CLK
  Logical resource: ctr/M_ctr_q_0/CK
  Location pin: SLICE_X2Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[3]/CLK
  Logical resource: ctr/M_ctr_q_1/CK
  Location pin: SLICE_X2Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[3]/CLK
  Logical resource: ctr/M_ctr_q_2/CK
  Location pin: SLICE_X2Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[3]/CLK
  Logical resource: ctr/M_ctr_q_3/CK
  Location pin: SLICE_X2Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[7]/CLK
  Logical resource: ctr/M_ctr_q_4/CK
  Location pin: SLICE_X2Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[7]/CLK
  Logical resource: ctr/M_ctr_q_5/CK
  Location pin: SLICE_X2Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[7]/CLK
  Logical resource: ctr/M_ctr_q_6/CK
  Location pin: SLICE_X2Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[7]/CLK
  Logical resource: ctr/M_ctr_q_7/CK
  Location pin: SLICE_X2Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[11]/CLK
  Logical resource: ctr/M_ctr_q_8/CK
  Location pin: SLICE_X2Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[11]/CLK
  Logical resource: ctr/M_ctr_q_9/CK
  Location pin: SLICE_X2Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[11]/CLK
  Logical resource: ctr/M_ctr_q_10/CK
  Location pin: SLICE_X2Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[11]/CLK
  Logical resource: ctr/M_ctr_q_11/CK
  Location pin: SLICE_X2Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[15]/CLK
  Logical resource: ctr/M_ctr_q_12/CK
  Location pin: SLICE_X2Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[15]/CLK
  Logical resource: ctr/M_ctr_q_13/CK
  Location pin: SLICE_X2Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[15]/CLK
  Logical resource: ctr/M_ctr_q_14/CK
  Location pin: SLICE_X2Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[15]/CLK
  Logical resource: ctr/M_ctr_q_15/CK
  Location pin: SLICE_X2Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_16/CK
  Location pin: SLICE_X2Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_17/CK
  Location pin: SLICE_X2Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_18/CK
  Location pin: SLICE_X2Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[19]/CLK
  Logical resource: ctr/M_ctr_q_19/CK
  Location pin: SLICE_X2Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_20/CK
  Location pin: SLICE_X2Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_21/CK
  Location pin: SLICE_X2Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_22/CK
  Location pin: SLICE_X2Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: ctr/M_ctr_q[23]/CLK
  Logical resource: ctr/M_ctr_q_23/CK
  Location pin: SLICE_X2Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_27/CLK
  Logical resource: ctr/M_ctr_q_24/CK
  Location pin: SLICE_X2Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_27/CLK
  Logical resource: ctr/M_ctr_q_25/CK
  Location pin: SLICE_X2Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_27/CLK
  Logical resource: ctr/M_ctr_q_26/CK
  Location pin: SLICE_X2Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_27/CLK
  Logical resource: ctr/M_ctr_q_27/CK
  Location pin: SLICE_X2Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_ctr_q_28/CLK
  Logical resource: ctr/M_ctr_q_28/CK
  Location pin: SLICE_X2Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.508|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 467 paths, 0 nets, and 57 connections

Design statistics:
   Minimum period:   3.508ns{1}   (Maximum frequency: 285.063MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 06 14:10:47 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 214 MB



