vendor_name = ModelSim
source_file = 1, /home/alexbatista/AlteraProjects/NibbleProcessor/vwf_files/Reg8Test.vwf
source_file = 1, /home/alexbatista/AlteraProjects/NibbleProcessor/vwf_files/Reg5Test.vwf
source_file = 1, /home/alexbatista/AlteraProjects/NibbleProcessor/vwf_files/Reg3Test.vwf
source_file = 1, /home/alexbatista/AlteraProjects/NibbleProcessor/vwf_files/Mux3_1Test.vwf
source_file = 1, /home/alexbatista/AlteraProjects/NibbleProcessor/vwf_files/DecoderTest.vwf
source_file = 1, /home/alexbatista/AlteraProjects/NibbleProcessor/bsf_files/single_port_rom.bsf
source_file = 1, /home/alexbatista/AlteraProjects/NibbleProcessor/bsf_files/single_port_ram.bsf
source_file = 1, /home/alexbatista/AlteraProjects/NibbleProcessor/bsf_files/Register8Bits.bsf
source_file = 1, /home/alexbatista/AlteraProjects/NibbleProcessor/bsf_files/Register5Bits.bsf
source_file = 1, /home/alexbatista/AlteraProjects/NibbleProcessor/bsf_files/Register3Bits.bsf
source_file = 1, /home/alexbatista/AlteraProjects/NibbleProcessor/bsf_files/Mux3_1.bsf
source_file = 1, /home/alexbatista/AlteraProjects/NibbleProcessor/bsf_files/Decoder.bsf
source_file = 1, /home/alexbatista/AlteraProjects/NibbleProcessor/Register3Bits.bdf
source_file = 1, /home/alexbatista/AlteraProjects/NibbleProcessor/Decoder.bdf
source_file = 1, /home/alexbatista/AlteraProjects/NibbleProcessor/Mux3_1.bdf
source_file = 1, /home/alexbatista/AlteraProjects/NibbleProcessor/Register5Bits.bdf
source_file = 1, /home/alexbatista/AlteraProjects/NibbleProcessor/Register8Bits.bdf
source_file = 1, /home/alexbatista/AlteraProjects/NibbleProcessor/single_port_ram.v
source_file = 1, /home/alexbatista/AlteraProjects/NibbleProcessor/single_port_rom.v
source_file = 1, /home/alexbatista/AlteraProjects/NibbleProcessor/Register24Bits.bdf
source_file = 1, /home/alexbatista/AlteraProjects/NibbleProcessor/vwf_files/Reg24Test.vwf
source_file = 1, /home/alexbatista/AlteraProjects/NibbleProcessor/single_port_rom_init.txt
source_file = 1, /home/alexbatista/altera_lite/16.0/quartus/libraries/megafunctions/busmux.tdf
source_file = 1, /home/alexbatista/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/alexbatista/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, /home/alexbatista/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc
source_file = 1, /home/alexbatista/altera_lite/16.0/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, /home/alexbatista/altera_lite/16.0/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, /home/alexbatista/altera_lite/16.0/quartus/libraries/megafunctions/altshift.inc
source_file = 1, /home/alexbatista/altera_lite/16.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/alexbatista/AlteraProjects/NibbleProcessor/db/mux_0kc.tdf
source_file = 1, /home/alexbatista/AlteraProjects/NibbleProcessor/db/mux_elc.tdf
design_name = Register24Bits
instance = comp, \OUT[23]~output , OUT[23]~output, Register24Bits, 1
instance = comp, \OUT[22]~output , OUT[22]~output, Register24Bits, 1
instance = comp, \OUT[21]~output , OUT[21]~output, Register24Bits, 1
instance = comp, \OUT[20]~output , OUT[20]~output, Register24Bits, 1
instance = comp, \OUT[19]~output , OUT[19]~output, Register24Bits, 1
instance = comp, \OUT[18]~output , OUT[18]~output, Register24Bits, 1
instance = comp, \OUT[17]~output , OUT[17]~output, Register24Bits, 1
instance = comp, \OUT[16]~output , OUT[16]~output, Register24Bits, 1
instance = comp, \OUT[15]~output , OUT[15]~output, Register24Bits, 1
instance = comp, \OUT[14]~output , OUT[14]~output, Register24Bits, 1
instance = comp, \OUT[13]~output , OUT[13]~output, Register24Bits, 1
instance = comp, \OUT[12]~output , OUT[12]~output, Register24Bits, 1
instance = comp, \OUT[11]~output , OUT[11]~output, Register24Bits, 1
instance = comp, \OUT[10]~output , OUT[10]~output, Register24Bits, 1
instance = comp, \OUT[9]~output , OUT[9]~output, Register24Bits, 1
instance = comp, \OUT[8]~output , OUT[8]~output, Register24Bits, 1
instance = comp, \OUT[7]~output , OUT[7]~output, Register24Bits, 1
instance = comp, \OUT[6]~output , OUT[6]~output, Register24Bits, 1
instance = comp, \OUT[5]~output , OUT[5]~output, Register24Bits, 1
instance = comp, \OUT[4]~output , OUT[4]~output, Register24Bits, 1
instance = comp, \OUT[3]~output , OUT[3]~output, Register24Bits, 1
instance = comp, \OUT[2]~output , OUT[2]~output, Register24Bits, 1
instance = comp, \OUT[1]~output , OUT[1]~output, Register24Bits, 1
instance = comp, \OUT[0]~output , OUT[0]~output, Register24Bits, 1
instance = comp, \CLK~input , CLK~input, Register24Bits, 1
instance = comp, \REGIN[23]~input , REGIN[23]~input, Register24Bits, 1
instance = comp, \RESET~input , RESET~input, Register24Bits, 1
instance = comp, \EN~input , EN~input, Register24Bits, 1
instance = comp, \inst|inst , inst|inst, Register24Bits, 1
instance = comp, \REGIN[22]~input , REGIN[22]~input, Register24Bits, 1
instance = comp, \inst|inst2 , inst|inst2, Register24Bits, 1
instance = comp, \REGIN[21]~input , REGIN[21]~input, Register24Bits, 1
instance = comp, \inst|inst3 , inst|inst3, Register24Bits, 1
instance = comp, \REGIN[20]~input , REGIN[20]~input, Register24Bits, 1
instance = comp, \inst|inst4 , inst|inst4, Register24Bits, 1
instance = comp, \REGIN[19]~input , REGIN[19]~input, Register24Bits, 1
instance = comp, \inst|inst5 , inst|inst5, Register24Bits, 1
instance = comp, \REGIN[18]~input , REGIN[18]~input, Register24Bits, 1
instance = comp, \inst|inst6 , inst|inst6, Register24Bits, 1
instance = comp, \REGIN[17]~input , REGIN[17]~input, Register24Bits, 1
instance = comp, \inst|inst7 , inst|inst7, Register24Bits, 1
instance = comp, \REGIN[16]~input , REGIN[16]~input, Register24Bits, 1
instance = comp, \inst|inst8 , inst|inst8, Register24Bits, 1
instance = comp, \REGIN[15]~input , REGIN[15]~input, Register24Bits, 1
instance = comp, \inst19|inst , inst19|inst, Register24Bits, 1
instance = comp, \REGIN[14]~input , REGIN[14]~input, Register24Bits, 1
instance = comp, \inst19|inst2 , inst19|inst2, Register24Bits, 1
instance = comp, \REGIN[13]~input , REGIN[13]~input, Register24Bits, 1
instance = comp, \inst19|inst3 , inst19|inst3, Register24Bits, 1
instance = comp, \REGIN[12]~input , REGIN[12]~input, Register24Bits, 1
instance = comp, \inst19|inst4 , inst19|inst4, Register24Bits, 1
instance = comp, \REGIN[11]~input , REGIN[11]~input, Register24Bits, 1
instance = comp, \inst19|inst5 , inst19|inst5, Register24Bits, 1
instance = comp, \REGIN[10]~input , REGIN[10]~input, Register24Bits, 1
instance = comp, \inst19|inst6 , inst19|inst6, Register24Bits, 1
instance = comp, \REGIN[9]~input , REGIN[9]~input, Register24Bits, 1
instance = comp, \inst19|inst7 , inst19|inst7, Register24Bits, 1
instance = comp, \REGIN[8]~input , REGIN[8]~input, Register24Bits, 1
instance = comp, \inst19|inst8 , inst19|inst8, Register24Bits, 1
instance = comp, \REGIN[7]~input , REGIN[7]~input, Register24Bits, 1
instance = comp, \inst20|inst , inst20|inst, Register24Bits, 1
instance = comp, \REGIN[6]~input , REGIN[6]~input, Register24Bits, 1
instance = comp, \inst20|inst2 , inst20|inst2, Register24Bits, 1
instance = comp, \REGIN[5]~input , REGIN[5]~input, Register24Bits, 1
instance = comp, \inst20|inst3 , inst20|inst3, Register24Bits, 1
instance = comp, \REGIN[4]~input , REGIN[4]~input, Register24Bits, 1
instance = comp, \inst20|inst4 , inst20|inst4, Register24Bits, 1
instance = comp, \REGIN[3]~input , REGIN[3]~input, Register24Bits, 1
instance = comp, \inst20|inst5 , inst20|inst5, Register24Bits, 1
instance = comp, \REGIN[2]~input , REGIN[2]~input, Register24Bits, 1
instance = comp, \inst20|inst6 , inst20|inst6, Register24Bits, 1
instance = comp, \REGIN[1]~input , REGIN[1]~input, Register24Bits, 1
instance = comp, \inst20|inst7 , inst20|inst7, Register24Bits, 1
instance = comp, \REGIN[0]~input , REGIN[0]~input, Register24Bits, 1
instance = comp, \inst20|inst8 , inst20|inst8, Register24Bits, 1
