module top_module (
    input wire clk,
    input wire reset,        // Synchronous active-high reset
    output reg [3:0] q);
    
    always @(posedge clk) begin
        if(reset)
            q <= 4'd0;
        else if(q<4'd9)
            q <= q+1'd1;
        else
            q <= 4'd0;
    end

endmodule
