// Seed: 1788918185
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output logic id_3,
    output reg id_4,
    input logic id_5,
    output id_6
);
  logic id_7;
  initial begin
    SystemTFIdentifier(id_1, 1, 1);
    id_4 <= 1;
  end
endmodule
