
****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Sanaullah/Documents/GitHub/Verilog/A_5_2_2_111/A_5_2_2_111.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Sanaullah/Documents/GitHub/Verilog/A_5_2_2_111/A_5_2_2_111.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Wed Dec 11 12:56:13 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 51.895 ; gain = 0.711
INFO: [Common 17-206] Exiting Webtalk at Wed Dec 11 12:56:13 2019...
