
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.56

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: shift_reg[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ shift_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
     4    6.38    0.01    0.09    0.09 v shift_reg[7]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net25 (net)
                  0.01    0.00    0.09 v _092_/B2 (AOI22_X1)
     1    1.75    0.01    0.04    0.12 ^ _092_/ZN (AOI22_X1)
                                         _034_ (net)
                  0.01    0.00    0.12 ^ _109_/A2 (OAI22_X1)
     1    1.14    0.01    0.01    0.14 v _109_/ZN (OAI22_X1)
                                         _007_ (net)
                  0.01    0.00    0.14 v shift_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.14   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ shift_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.14   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: tap_pattern[0] (input port clocked by core_clock)
Endpoint: shift_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.16    0.00    0.00    0.20 ^ tap_pattern[0] (in)
                                         tap_pattern[0] (net)
                  0.00    0.00    0.20 ^ input10/A (BUF_X1)
     1    1.90    0.01    0.02    0.22 ^ input10/Z (BUF_X1)
                                         net10 (net)
                  0.01    0.00    0.22 ^ _101_/A1 (NAND2_X1)
     1    2.50    0.01    0.01    0.23 v _101_/ZN (NAND2_X1)
                                         _043_ (net)
                  0.01    0.00    0.23 v _102_/B (XOR2_X1)
     1    2.40    0.01    0.06    0.29 v _102_/Z (XOR2_X1)
                                         _044_ (net)
                  0.01    0.00    0.29 v _106_/A (XNOR2_X1)
     1    3.60    0.01    0.04    0.33 v _106_/ZN (XNOR2_X1)
                                         _048_ (net)
                  0.01    0.00    0.33 v _107_/B (XNOR2_X1)
     1    1.55    0.01    0.04    0.37 v _107_/ZN (XNOR2_X1)
                                         _049_ (net)
                  0.01    0.00    0.37 v _109_/B1 (OAI22_X1)
     1    1.21    0.03    0.04    0.41 ^ _109_/ZN (OAI22_X1)
                                         _007_ (net)
                  0.03    0.00    0.41 ^ shift_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.41   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ shift_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: tap_pattern[0] (input port clocked by core_clock)
Endpoint: shift_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    1.16    0.00    0.00    0.20 ^ tap_pattern[0] (in)
                                         tap_pattern[0] (net)
                  0.00    0.00    0.20 ^ input10/A (BUF_X1)
     1    1.90    0.01    0.02    0.22 ^ input10/Z (BUF_X1)
                                         net10 (net)
                  0.01    0.00    0.22 ^ _101_/A1 (NAND2_X1)
     1    2.50    0.01    0.01    0.23 v _101_/ZN (NAND2_X1)
                                         _043_ (net)
                  0.01    0.00    0.23 v _102_/B (XOR2_X1)
     1    2.40    0.01    0.06    0.29 v _102_/Z (XOR2_X1)
                                         _044_ (net)
                  0.01    0.00    0.29 v _106_/A (XNOR2_X1)
     1    3.60    0.01    0.04    0.33 v _106_/ZN (XNOR2_X1)
                                         _048_ (net)
                  0.01    0.00    0.33 v _107_/B (XNOR2_X1)
     1    1.55    0.01    0.04    0.37 v _107_/ZN (XNOR2_X1)
                                         _049_ (net)
                  0.01    0.00    0.37 v _109_/B1 (OAI22_X1)
     1    1.21    0.03    0.04    0.41 ^ _109_/ZN (OAI22_X1)
                                         _007_ (net)
                  0.03    0.00    0.41 ^ shift_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.41   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ shift_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.17066887021064758

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8596

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
14.725166320800781

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9191

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: shift_reg[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ shift_reg[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.09 ^ shift_reg[0]$_SDFFE_PN0P_/Q (DFF_X1)
   0.02    0.11 v _101_/ZN (NAND2_X1)
   0.06    0.17 v _102_/Z (XOR2_X1)
   0.04    0.21 v _106_/ZN (XNOR2_X1)
   0.04    0.25 v _107_/ZN (XNOR2_X1)
   0.04    0.29 ^ _109_/ZN (OAI22_X1)
   0.00    0.29 ^ shift_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
           0.29   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ shift_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.29   data arrival time
---------------------------------------------------------
           0.68   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: shift_reg[7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[7]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ shift_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.09 v shift_reg[7]$_SDFFE_PN0P_/Q (DFF_X1)
   0.04    0.12 ^ _092_/ZN (AOI22_X1)
   0.01    0.14 v _109_/ZN (OAI22_X1)
   0.00    0.14 v shift_reg[7]$_SDFFE_PN0P_/D (DFF_X1)
           0.14   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ shift_reg[7]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.14   data arrival time
---------------------------------------------------------
           0.13   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.4083

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.5552

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
135.978447

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.85e-05   4.38e-06   6.29e-07   5.35e-05  54.9%
Combinational          2.54e-05   1.68e-05   1.90e-06   4.40e-05  45.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.39e-05   2.11e-05   2.53e-06   9.75e-05 100.0%
                          75.7%      21.7%       2.6%
