{
  "_cqa_text_report":
    {
      "_objects":
        {
          "image_vec_align":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/vec_align.svg",
              "size":
                {
                  "x": 500,
                },
            },
          "image_1x64_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x64_512.svg",
              "size":
                {
                  "x": 500,
                },
            },
          "image_1x32_128":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x32_128.svg",
              "size":
                {
                  "x": 500,
                },
            },
          "image_4x32_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/4x32_256.svg",
              "size":
                {
                  "x": 500,
                },
            },
          "image_1x64_128":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x64_128.svg",
              "size":
                {
                  "x": 500,
                },
            },
          "image_4x32_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/4x32_512.svg",
              "size":
                {
                  "x": 500,
                },
            },
          "image_8x32_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/8x32_512.svg",
              "size":
                {
                  "x": 500,
                },
            },
          "image_1x32_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x32_256.svg",
              "size":
                {
                  "x": 500,
                },
            },
          "image_2x64_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/2x64_512.svg",
              "size":
                {
                  "x": 500,
                },
            },
          "image_2x64_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/2x64_256.svg",
              "size":
                {
                  "x": 500,
                },
            },
          "image_1x64_256":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x64_256.svg",
              "size":
                {
                  "x": 500,
                },
            },
          "image_1x32_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/1x32_512.svg",
              "size":
                {
                  "x": 500,
                },
            },
          "image_4x64_512":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/4x64_512.svg",
              "size":
                {
                  "x": 500,
                },
            },
          "image_row_maj":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/row_maj.svg",
              "size":
                {
                  "x": 500,
                },
            },
          "image_col_maj":
            {
              "type": "image",
              "format": "url",
              "data": "../images/cqa/col_maj.svg",
              "size":
                {
                  "x": 500,
                },
            },
        },
      "AVG":
        {
          "hint":
            [
              {
                "details": "These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.\n - IMUL: 1 occurrences\n - RET: 6 occurrences\n",
                "title": "Complex instructions",
                "txt": "Detected COMPLEX INSTRUCTIONS.\n",
              },
              {
                "title": "Type of elements and instruction set",
                "txt": "No instructions are processing arithmetic or math operations on FP elements. This function is probably writing/copying data or processing integer elements.",
              },
              {
                "title": "Matching between your function (in the source code) and the binary function",
                "txt": "The binary function does not contain any FP arithmetical operations.\nThe binary function does not load or store any data.",
              },
            ],
          "expert":
            [
              {
                "title": "General properties",
                "txt": "nb instructions    : 75\nnb uops            : 82\nloop length        : 320\nused x86 registers : 5\nused mmx registers : 0\nused xmm registers : 0\nused ymm registers : 0\nused zmm registers : 0\nnb stack references: 0\n",
              },
              {
                "title": "Front-end",
                "txt": "MACRO FUSION NOT POSSIBLE\nFIT IN UOP CACHE\nmicro-operation queue: 16.40 cycles\nfront end            : 16.40 cycles\n",
              },
              {
                "title": "Back-end",
                "txt": "       | P0    | P1    | P2   | P3   | P4   | P5    | P6    | P7   | P8   | P9\n--------------------------------------------------------------------------------\nuops   | 20.25 | 20.25 | 6.00 | 6.00 | 6.00 | 20.25 | 20.25 | 6.00 | 6.00 | 6.00\ncycles | 20.25 | 20.25 | 6.00 | 6.00 | 6.00 | 20.25 | 20.25 | 6.00 | 6.00 | 6.00\n\nExecution ports to units layout:\n - P0 (256 bits): VPU, ALU, DIV/SQRT\n - P1 (256 bits): ALU, VPU\n - P2 (512 bits): load\n - P3 (512 bits): load\n - P4 (256 bits): store data\n - P5 (512 bits): ALU, VPU\n - P6: ALU\n - P7: store address\n - P8: store address\n - P9 (256 bits): store data\n\nCycles executing div or sqrt instructions: NA\n",
              },
              {
                "title": "Cycles summary",
                "txt": "Front-end : 16.40\nDispatch  : 20.25\nOverall L1: 20.25\n",
              },
              {
                "title": "Vectorization ratios",
                "txt": "all     : 0%\nload    : NA (no load vectorizable/vectorized instructions)\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : 0%\nadd-sub : 0%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 0%\n",
              },
              {
                "title": "Vector efficiency ratios",
                "txt": "all     : 11%\nload    : NA (no load vectorizable/vectorized instructions)\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : 12%\nadd-sub : 12%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 11%\n",
              },
              {
                "title": "Cycles and memory resources usage",
                "txt": "Assuming all data fit into the L1 cache, each call to the function takes 20.25 cycles. At this rate:\n",
              },
              {
                "title": "Front-end bottlenecks",
                "txt": "Found no such bottlenecks.",
              },
              {
                "title": "ASM code",
                "txt": "In the binary file, the address of the function is: 303490\n\nInstruction                               | Nb FU | P0   | P1   | P2 | P3 | P4 | P5   | P6   | P7 | P8 | P9 | Latency | Recip. throughput\n-----------------------------------------------------------------------------------------------------------------------------------------\nMOV $0x20c49ba5e353f7cf,%RAX              | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nMOV %RDI,%RCX                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nIMUL %RDI                                 | 2     | 0    | 1    | 0  | 0  | 0  | 1    | 0    | 0  | 0  | 0  | 3       | 1\nSAR $0x3f,%RDI                            | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 1       | 0.50\nSAR $0x7,%RDX                             | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 1       | 0.50\nMOV %RDX,%RAX                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nSUB %RDI,%RAX                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nCMP $0x2,%ESI                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nJE 303510 <_PyTime_AsMicroseconds+0x80>   | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 0       | 0.50-1\nCMP $0x1,%ESI                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nJE 3034d0 <_PyTime_AsMicroseconds+0x40>   | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 0       | 0.50-1\nTEST %ESI,%ESI                            | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nJNE 303548 <_PyTime_AsMicroseconds+0xb8>  | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 0       | 0.50-1\nTEST %RCX,%RCX                            | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nJS 303568 <_PyTime_AsMicroseconds+0xd8>   | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 0       | 0.50-1\nRET                                       | 2     | 0.75 | 0.75 | 1  | 1  | 1  | 0.75 | 0.75 | 1  | 1  | 1  | 0       | 32\nNOPW (%RAX,%RAX,1)                        | 1     | 0    | 0    | 0  | 0  | 0  | 0    | 0    | 0  | 0  | 0  | 0       | 0.20\nTEST %RCX,%RCX                            | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nJS 3034c9 <_PyTime_AsMicroseconds+0x39>   | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 0       | 0.50-1\nMOV $0x1cac083126e978d5,%RDX              | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nIMUL %RCX,%RDX                            | 1     | 0    | 1    | 0  | 0  | 0  | 0    | 0    | 0  | 0  | 0  | 3       | 1\nMOV $0x10624dd2f1a9fb8,%RCX               | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nADD %RCX,%RDX                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nMOV $0x4189374bc6a7ee,%RCX                | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nRORX $0x3,%RDX,%RDX                       | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 1       | 0.50\nCMP %RDX,%RCX                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nADC $0,%RAX                               | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 1       | 0.50\nRET                                       | 2     | 0.75 | 0.75 | 1  | 1  | 1  | 0.75 | 0.75 | 1  | 1  | 1  | 0       | 32\nNOPL (%RAX,%RAX,1)                        | 1     | 0    | 0    | 0  | 0  | 0  | 0    | 0    | 0  | 0  | 0  | 0       | 0.20\nIMUL $0x3e8,%RAX,%RSI                     | 1     | 0    | 1    | 0  | 0  | 0  | 0    | 0    | 0  | 0  | 0  | 3       | 1\nMOV %RCX,%RDX                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nSUB %RSI,%RDX                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nMOV %RDX,%RSI                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nSAR $0x3f,%RSI                            | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 1       | 0.50\nXOR %RSI,%RDX                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nSUB %RSI,%RDX                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nCMP $0x1f4,%RDX                           | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nJLE 3035a0 <_PyTime_AsMicroseconds+0x110> | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 0       | 0.50-1\nLEA 0x1(%RAX),%RDX                        | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nDEC %RAX                                  | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nTEST %RCX,%RCX                            | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nCMOVNS %RDX,%RAX                          | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 1       | 0.50\nRET                                       | 2     | 0.75 | 0.75 | 1  | 1  | 1  | 0.75 | 0.75 | 1  | 1  | 1  | 0       | 32\nNOPW (%RAX,%RAX,1)                        | 1     | 0    | 0    | 0  | 0  | 0  | 0    | 0    | 0  | 0  | 0  | 0       | 0.20\nIMUL $0x3e8,%RAX,%RDX                     | 1     | 0    | 1    | 0  | 0  | 0  | 0    | 0    | 0  | 0  | 0  | 3       | 1\nMOV %RCX,%RSI                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nSUB %RDX,%RSI                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nTEST %RCX,%RCX                            | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nJS 3035c0 <_PyTime_AsMicroseconds+0x130>  | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 0       | 0.50-1\nCMP $0x1,%RSI                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nSBB $-0x1,%RAX                            | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 1       | 0.50\nRET                                       | 2     | 0.75 | 0.75 | 1  | 1  | 1  | 0.75 | 0.75 | 1  | 1  | 1  | 0       | 32\nNOPL (%RAX,%RAX,1)                        | 1     | 0    | 0    | 0  | 0  | 0  | 0    | 0    | 0  | 0  | 0  | 0       | 0.20\nMOV $0x1cac083126e978d5,%RDX              | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nIMUL %RCX,%RDX                            | 1     | 0    | 1    | 0  | 0  | 0  | 0    | 0    | 0  | 0  | 0  | 3       | 1\nMOV $0x10624dd2f1a9fb8,%RCX               | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nADD %RCX,%RDX                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nMOV $0x4189374bc6a7ee,%RCX                | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nRORX $0x3,%RDX,%RDX                       | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 1       | 0.50\nCMP %RDX,%RCX                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nSBB $0,%RAX                               | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 1       | 0.50\nRET                                       | 2     | 0.75 | 0.75 | 1  | 1  | 1  | 0.75 | 0.75 | 1  | 1  | 1  | 0       | 32\nNOPL (%RAX,%RAX,1)                        | 1     | 0    | 0    | 0  | 0  | 0  | 0    | 0    | 0  | 0  | 0  | 0       | 0.20\nJNE 3034c9 <_PyTime_AsMicroseconds+0x39>  | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 0       | 0.50-1\nMOV %RAX,%RDX                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nNEG %RDX                                  | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nCMOVS %RAX,%RDX                           | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 1       | 0.50\nAND $0x1,%EDX                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nJE 3034c9 <_PyTime_AsMicroseconds+0x39>   | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 0       | 0.50-1\nJMP 303533 <_PyTime_AsMicroseconds+0xa3>  | 1     | 0    | 0    | 0  | 0  | 0  | 0    | 1    | 0  | 0  | 0  | 0       | 1-2\nXCHG %AX,%AX                              | 1     | 0    | 0    | 0  | 0  | 0  | 0    | 0    | 0  | 0  | 0  | 0       | 0.20\nCMP $0x1,%RSI                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nADC $-0x1,%RAX                            | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 1       | 0.50\nRET                                       | 2     | 0.75 | 0.75 | 1  | 1  | 1  | 0.75 | 0.75 | 1  | 1  | 1  | 0       | 32\nNOPL (%RAX)                               | 1     | 0    | 0    | 0  | 0  | 0  | 0    | 0    | 0  | 0  | 0  | 0       | 0.20\n",
              },
            ],
          "header":
            [
            "0% of peak computational performance is used (0.00 out of 64.00 FLOP per cycle (GFLOPS @ 1GHz))",
            ],
          "brief":
            [
            ],
          "gain":
            [
              {
                "workaround": " - Try another compiler or update/tune your current one\n - Make array accesses unit-stride:\n  * If your function streams arrays of structures (AoS), try to use structures of arrays instead (SoA):\nfor(i) a[i].x = b[i].x; (slow, non stride 1) => for(i) a.x[i] = b.x[i]; (fast, stride 1)\n",
                "details": "All SSE/AVX instructions are used in scalar version (process only one data element in vector registers).\nSince your execution units are vector units, only a vectorized function can use their full power.\n",
                "title": "Vectorization",
                "txt": "Your function is not vectorized.\nOnly 11% of vector register length is used (average across all SSE/AVX instructions).\nBy vectorizing your function, you can lower the cost of an iteration from 20.25 to 1.70 cycles (11.89x speedup).",
              },
              {
                "title": "Execution units bottlenecks",
                "txt": "Found no such bottlenecks but see expert reports for more complex bottlenecks.",
              },
            ],
          "potential":
            [
            ],
        },
      "paths":
        [
          {
            "hint":
              [
                {
                  "details": "These instructions generate more than one micro-operation and only one of them can be decoded during a cycle and the extra micro-operations increase pressure on execution units.\n - IMUL: 1 occurrences\n - RET: 6 occurrences\n",
                  "title": "Complex instructions",
                  "txt": "Detected COMPLEX INSTRUCTIONS.\n",
                },
                {
                  "title": "Type of elements and instruction set",
                  "txt": "No instructions are processing arithmetic or math operations on FP elements. This function is probably writing/copying data or processing integer elements.",
                },
                {
                  "title": "Matching between your function (in the source code) and the binary function",
                  "txt": "The binary function does not contain any FP arithmetical operations.\nThe binary function does not load or store any data.",
                },
              ],
            "expert":
              [
                {
                  "title": "General properties",
                  "txt": "nb instructions    : 75\nnb uops            : 82\nloop length        : 320\nused x86 registers : 5\nused mmx registers : 0\nused xmm registers : 0\nused ymm registers : 0\nused zmm registers : 0\nnb stack references: 0\n",
                },
                {
                  "title": "Front-end",
                  "txt": "MACRO FUSION NOT POSSIBLE\nFIT IN UOP CACHE\nmicro-operation queue: 16.40 cycles\nfront end            : 16.40 cycles\n",
                },
                {
                  "title": "Back-end",
                  "txt": "       | P0    | P1    | P2   | P3   | P4   | P5    | P6    | P7   | P8   | P9\n--------------------------------------------------------------------------------\nuops   | 20.25 | 20.25 | 6.00 | 6.00 | 6.00 | 20.25 | 20.25 | 6.00 | 6.00 | 6.00\ncycles | 20.25 | 20.25 | 6.00 | 6.00 | 6.00 | 20.25 | 20.25 | 6.00 | 6.00 | 6.00\n\nExecution ports to units layout:\n - P0 (256 bits): VPU, ALU, DIV/SQRT\n - P1 (256 bits): ALU, VPU\n - P2 (512 bits): load\n - P3 (512 bits): load\n - P4 (256 bits): store data\n - P5 (512 bits): ALU, VPU\n - P6: ALU\n - P7: store address\n - P8: store address\n - P9 (256 bits): store data\n\nCycles executing div or sqrt instructions: NA\n",
                },
                {
                  "title": "Cycles summary",
                  "txt": "Front-end : 16.40\nDispatch  : 20.25\nOverall L1: 20.25\n",
                },
                {
                  "title": "Vectorization ratios",
                  "txt": "all     : 0%\nload    : NA (no load vectorizable/vectorized instructions)\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : 0%\nadd-sub : 0%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 0%\n",
                },
                {
                  "title": "Vector efficiency ratios",
                  "txt": "all     : 11%\nload    : NA (no load vectorizable/vectorized instructions)\nstore   : NA (no store vectorizable/vectorized instructions)\nmul     : 12%\nadd-sub : 12%\nfma     : NA (no fma vectorizable/vectorized instructions)\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 11%\n",
                },
                {
                  "title": "Cycles and memory resources usage",
                  "txt": "Assuming all data fit into the L1 cache, each call to the function takes 20.25 cycles. At this rate:\n",
                },
                {
                  "title": "Front-end bottlenecks",
                  "txt": "Found no such bottlenecks.",
                },
                {
                  "title": "ASM code",
                  "txt": "In the binary file, the address of the function is: 303490\n\nInstruction                               | Nb FU | P0   | P1   | P2 | P3 | P4 | P5   | P6   | P7 | P8 | P9 | Latency | Recip. throughput\n-----------------------------------------------------------------------------------------------------------------------------------------\nMOV $0x20c49ba5e353f7cf,%RAX              | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nMOV %RDI,%RCX                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nIMUL %RDI                                 | 2     | 0    | 1    | 0  | 0  | 0  | 1    | 0    | 0  | 0  | 0  | 3       | 1\nSAR $0x3f,%RDI                            | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 1       | 0.50\nSAR $0x7,%RDX                             | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 1       | 0.50\nMOV %RDX,%RAX                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nSUB %RDI,%RAX                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nCMP $0x2,%ESI                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nJE 303510 <_PyTime_AsMicroseconds+0x80>   | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 0       | 0.50-1\nCMP $0x1,%ESI                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nJE 3034d0 <_PyTime_AsMicroseconds+0x40>   | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 0       | 0.50-1\nTEST %ESI,%ESI                            | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nJNE 303548 <_PyTime_AsMicroseconds+0xb8>  | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 0       | 0.50-1\nTEST %RCX,%RCX                            | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nJS 303568 <_PyTime_AsMicroseconds+0xd8>   | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 0       | 0.50-1\nRET                                       | 2     | 0.75 | 0.75 | 1  | 1  | 1  | 0.75 | 0.75 | 1  | 1  | 1  | 0       | 32\nNOPW (%RAX,%RAX,1)                        | 1     | 0    | 0    | 0  | 0  | 0  | 0    | 0    | 0  | 0  | 0  | 0       | 0.20\nTEST %RCX,%RCX                            | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nJS 3034c9 <_PyTime_AsMicroseconds+0x39>   | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 0       | 0.50-1\nMOV $0x1cac083126e978d5,%RDX              | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nIMUL %RCX,%RDX                            | 1     | 0    | 1    | 0  | 0  | 0  | 0    | 0    | 0  | 0  | 0  | 3       | 1\nMOV $0x10624dd2f1a9fb8,%RCX               | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nADD %RCX,%RDX                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nMOV $0x4189374bc6a7ee,%RCX                | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nRORX $0x3,%RDX,%RDX                       | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 1       | 0.50\nCMP %RDX,%RCX                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nADC $0,%RAX                               | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 1       | 0.50\nRET                                       | 2     | 0.75 | 0.75 | 1  | 1  | 1  | 0.75 | 0.75 | 1  | 1  | 1  | 0       | 32\nNOPL (%RAX,%RAX,1)                        | 1     | 0    | 0    | 0  | 0  | 0  | 0    | 0    | 0  | 0  | 0  | 0       | 0.20\nIMUL $0x3e8,%RAX,%RSI                     | 1     | 0    | 1    | 0  | 0  | 0  | 0    | 0    | 0  | 0  | 0  | 3       | 1\nMOV %RCX,%RDX                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nSUB %RSI,%RDX                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nMOV %RDX,%RSI                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nSAR $0x3f,%RSI                            | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 1       | 0.50\nXOR %RSI,%RDX                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nSUB %RSI,%RDX                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nCMP $0x1f4,%RDX                           | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nJLE 3035a0 <_PyTime_AsMicroseconds+0x110> | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 0       | 0.50-1\nLEA 0x1(%RAX),%RDX                        | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nDEC %RAX                                  | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nTEST %RCX,%RCX                            | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nCMOVNS %RDX,%RAX                          | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 1       | 0.50\nRET                                       | 2     | 0.75 | 0.75 | 1  | 1  | 1  | 0.75 | 0.75 | 1  | 1  | 1  | 0       | 32\nNOPW (%RAX,%RAX,1)                        | 1     | 0    | 0    | 0  | 0  | 0  | 0    | 0    | 0  | 0  | 0  | 0       | 0.20\nIMUL $0x3e8,%RAX,%RDX                     | 1     | 0    | 1    | 0  | 0  | 0  | 0    | 0    | 0  | 0  | 0  | 3       | 1\nMOV %RCX,%RSI                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nSUB %RDX,%RSI                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nTEST %RCX,%RCX                            | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nJS 3035c0 <_PyTime_AsMicroseconds+0x130>  | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 0       | 0.50-1\nCMP $0x1,%RSI                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nSBB $-0x1,%RAX                            | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 1       | 0.50\nRET                                       | 2     | 0.75 | 0.75 | 1  | 1  | 1  | 0.75 | 0.75 | 1  | 1  | 1  | 0       | 32\nNOPL (%RAX,%RAX,1)                        | 1     | 0    | 0    | 0  | 0  | 0  | 0    | 0    | 0  | 0  | 0  | 0       | 0.20\nMOV $0x1cac083126e978d5,%RDX              | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nIMUL %RCX,%RDX                            | 1     | 0    | 1    | 0  | 0  | 0  | 0    | 0    | 0  | 0  | 0  | 3       | 1\nMOV $0x10624dd2f1a9fb8,%RCX               | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nADD %RCX,%RDX                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nMOV $0x4189374bc6a7ee,%RCX                | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nRORX $0x3,%RDX,%RDX                       | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 1       | 0.50\nCMP %RDX,%RCX                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nSBB $0,%RAX                               | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 1       | 0.50\nRET                                       | 2     | 0.75 | 0.75 | 1  | 1  | 1  | 0.75 | 0.75 | 1  | 1  | 1  | 0       | 32\nNOPL (%RAX,%RAX,1)                        | 1     | 0    | 0    | 0  | 0  | 0  | 0    | 0    | 0  | 0  | 0  | 0       | 0.20\nJNE 3034c9 <_PyTime_AsMicroseconds+0x39>  | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 0       | 0.50-1\nMOV %RAX,%RDX                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nNEG %RDX                                  | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nCMOVS %RAX,%RDX                           | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 1       | 0.50\nAND $0x1,%EDX                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nJE 3034c9 <_PyTime_AsMicroseconds+0x39>   | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 0       | 0.50-1\nJMP 303533 <_PyTime_AsMicroseconds+0xa3>  | 1     | 0    | 0    | 0  | 0  | 0  | 0    | 1    | 0  | 0  | 0  | 0       | 1-2\nXCHG %AX,%AX                              | 1     | 0    | 0    | 0  | 0  | 0  | 0    | 0    | 0  | 0  | 0  | 0       | 0.20\nCMP $0x1,%RSI                             | 1     | 0.25 | 0.25 | 0  | 0  | 0  | 0.25 | 0.25 | 0  | 0  | 0  | 1       | 0.25\nADC $-0x1,%RAX                            | 1     | 0.50 | 0    | 0  | 0  | 0  | 0    | 0.50 | 0  | 0  | 0  | 1       | 0.50\nRET                                       | 2     | 0.75 | 0.75 | 1  | 1  | 1  | 0.75 | 0.75 | 1  | 1  | 1  | 0       | 32\nNOPL (%RAX)                               | 1     | 0    | 0    | 0  | 0  | 0  | 0    | 0    | 0  | 0  | 0  | 0       | 0.20\n",
                },
              ],
            "header":
              [
              "0% of peak computational performance is used (0.00 out of 64.00 FLOP per cycle (GFLOPS @ 1GHz))",
              ],
            "brief":
              [
              ],
            "gain":
              [
                {
                  "workaround": " - Try another compiler or update/tune your current one\n - Make array accesses unit-stride:\n  * If your function streams arrays of structures (AoS), try to use structures of arrays instead (SoA):\nfor(i) a[i].x = b[i].x; (slow, non stride 1) => for(i) a.x[i] = b.x[i]; (fast, stride 1)\n",
                  "details": "All SSE/AVX instructions are used in scalar version (process only one data element in vector registers).\nSince your execution units are vector units, only a vectorized function can use their full power.\n",
                  "title": "Vectorization",
                  "txt": "Your function is not vectorized.\nOnly 11% of vector register length is used (average across all SSE/AVX instructions).\nBy vectorizing your function, you can lower the cost of an iteration from 20.25 to 1.70 cycles (11.89x speedup).",
                },
                {
                  "title": "Execution units bottlenecks",
                  "txt": "Found no such bottlenecks but see expert reports for more complex bottlenecks.",
                },
              ],
            "potential":
              [
              ],
          },
        ],
      "common":
        {
          "header":
            [
            "The function is defined in /tmp/python-build.20240827235536.29272/Python-3.12.0/Python/pytime.c:637-642,650-651,663-669,677-678,685-686,747-750.\n",
            "Warnings:\nget_cqa_results:\n - Ignoring paths for analysis\n - Too many paths. Rerun with max-paths=10\n",
            "Try to simplify control and/or increase the maximum number of paths per function/loop through the 'max-paths-nb' option.\n",
            "This function has 10 execution paths.\n",
            "The presence of multiple execution paths is typically the main/first bottleneck.\nTry to simplify control inside function: ideally, try to remove all conditional expressions, for example by (if applicable):\n - hoisting them (moving them outside the function)\n - turning them into conditional moves, MIN or MAX\n\n",
            "Ex: if (x<0) x=0 => x = (x<0 ? 0 : x) (or MAX(0,x) after defining the corresponding macro)\n",
            ],
          "nb_paths": 10,
        },
    },
}
