# Tiny Tapeout project information (Wokwi project)
project:
  wokwi_id:     446424200424416257  # Set this to the ID of your Wokwi project (the number from the project's URL)
  title:        "Delay"             # Project title
  author:       "Eric Ulteig"       # Your name
  discord:      "beirdo."           # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Digital input delay using AND gates"      # One line description of what your project does
  language:     "Wokwi"             # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     10000               # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2


# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "clock"
  ui[1]: ""
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  # Outputs
  uo[0]: "0  gate delay"
  uo[1]: "1  gate delay"
  uo[2]: "2  gate delay"
  uo[3]: "4  gate delay"
  uo[4]: "8  gate delay"
  uo[5]: "16 gate delay"
  uo[6]: "32 gate delay"
  uo[7]: "64 gate delay"

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
