# Loading project Risc-V
do tb_alu/sim_alu.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:55:53 on Dec 15,2020
# vcom -reportprogress 300 -93 -work ./work ../src/ALU.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../src/ALU.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 14:55:53 on Dec 15,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/mattereteo/intelFPGA/20.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb_alu/sim_alu.do line 1
# /home/mattereteo/intelFPGA/20.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work ./work ../src/ALU.vhd"
do tb_alu/sim_alu.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:56:41 on Dec 15,2020
# vcom -reportprogress 300 -93 -work ./work ../src/ALU.vhd 
# ** Error: (vcom-7) Failed to open design unit file "../src/ALU.vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 14:56:41 on Dec 15,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /home/mattereteo/intelFPGA/20.1/modelsim_ase/linuxaloem/vcom failed.
# Error in macro ./tb_alu/sim_alu.do line 1
# /home/mattereteo/intelFPGA/20.1/modelsim_ase/linuxaloem/vcom failed.
#     while executing
# "vcom -93 -work ./work ../src/ALU.vhd"
# reading /home/mattereteo/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project Risc-V
do sim_alu.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:19 on Dec 15,2020
# vcom -reportprogress 300 -93 -work ./work ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture beh of ALU
# End time: 14:58:19 on Dec 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:19 on Dec 15,2020
# vcom -reportprogress 300 -93 -work ./work ../src/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_control
# -- Compiling architecture BEH of alu_control
# End time: 14:58:20 on Dec 15,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:20 on Dec 15,2020
# vcom -reportprogress 300 -93 -work ./work ../src/control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture BEH of control
# End time: 14:58:20 on Dec 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:20 on Dec 15,2020
# vcom -reportprogress 300 -93 -work ./work ./clk_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# End time: 14:58:20 on Dec 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:20 on Dec 15,2020
# vcom -reportprogress 300 -93 -work ./work ./data_sink.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity data_sink
# -- Compiling architecture beh of data_sink
# End time: 14:58:20 on Dec 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:20 on Dec 15,2020
# vcom -reportprogress 300 -93 -work ./work ./data_maker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity data_maker
# -- Compiling architecture beh of data_maker
# End time: 14:58:20 on Dec 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:58:20 on Dec 15,2020
# vlog -reportprogress 300 -work ./work ./tb_alu.v 
# -- Compiling module tb_alu
# 
# Top level modules:
# 	tb_alu
# End time: 14:58:20 on Dec 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.tb_alu 
# Start time: 14:58:20 on Dec 15,2020
# Loading work.tb_alu
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.data_maker(beh)
# Loading work.alu(beh)
# Loading work.control(beh)
# Loading work.alu_control(beh)
# Loading work.data_sink(beh)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/ALU
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 125 ns  Iteration: 2  Instance: /tb_alu/SM
do sim_alu.do
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:00:07 on Dec 15,2020
# vcom -reportprogress 300 -93 -work ./work ../src/ALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALU
# -- Compiling architecture beh of ALU
# End time: 15:00:07 on Dec 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:00:07 on Dec 15,2020
# vcom -reportprogress 300 -93 -work ./work ../src/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_control
# -- Compiling architecture BEH of alu_control
# End time: 15:00:07 on Dec 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:00:08 on Dec 15,2020
# vcom -reportprogress 300 -93 -work ./work ../src/control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity control
# -- Compiling architecture BEH of control
# End time: 15:00:08 on Dec 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:00:08 on Dec 15,2020
# vcom -reportprogress 300 -93 -work ./work ./clk_gen.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity clk_gen
# -- Compiling architecture beh of clk_gen
# End time: 15:00:08 on Dec 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:00:08 on Dec 15,2020
# vcom -reportprogress 300 -93 -work ./work ./data_sink.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity data_sink
# -- Compiling architecture beh of data_sink
# End time: 15:00:08 on Dec 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:00:08 on Dec 15,2020
# vcom -reportprogress 300 -93 -work ./work ./data_maker.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package NUMERIC_STD
# -- Compiling entity data_maker
# -- Compiling architecture beh of data_maker
# End time: 15:00:08 on Dec 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:00:08 on Dec 15,2020
# vlog -reportprogress 300 -work ./work ./tb_alu.v 
# -- Compiling module tb_alu
# 
# Top level modules:
# 	tb_alu
# End time: 15:00:08 on Dec 15,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:00:08 on Dec 15,2020, Elapsed time: 0:01:48
# Errors: 1, Warnings: 13
# vsim work.tb_alu 
# Start time: 15:00:08 on Dec 15,2020
# Loading work.tb_alu
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.clk_gen(beh)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.data_maker(beh)
# Loading work.alu(beh)
# Loading work.control(beh)
# Loading work.alu_control(beh)
# Loading work.data_sink(beh)
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_alu/ALU
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 2  Instance: /tb_alu/ALU
# ** Error: (vsim-3953) STD_LOGIC_1164.READ(STD_ULOGIC_VECTOR) End of string encountered
#    Time: 125 ns  Iteration: 2  Instance: /tb_alu/SM
# Compile of clk_gen.vhd was successful.
# Compile of data_maker.vhd was successful.
# Compile of data_sink.vhd was successful.
# Compile of tb_alu.v was successful.
# Compile of ALU.vhd was successful.
# Compile of alu_control.vhd was successful.
# Compile of control.vhd was successful.
# Compile of ff.vhd was successful.
# Compile of imm_gen.vhd was successful.
# Compile of mux_2to1_nbit.vhd was successful.
# Compile of mux_4to1_nbit.vhd was successful.
# Compile of regnbit.vhd was successful.
# Compile of RF_32_64b.vhd was successful.
# Compile of RISC-V.vhd was successful.
# 14 compiles, 0 failed with no errors.
quit sim
# unknown switch: sim
quit
# End time: 15:04:08 on Dec 15,2020, Elapsed time: 0:04:00
# Errors: 1, Warnings: 5
