// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_L4_out_dist__m_axi_wrapper_inner (
    input wire         Knn_inner_inst_L4_out_dist__m_axi_rst,
    output wire        Knn_inner_inst_L4_out_dist__m_axi_write_addr_full_n,
    output wire        Knn_inner_inst_L4_out_dist__m_axi_write_data_full_n,
    output wire [ 7:0] Knn_inner_inst_L4_out_dist__m_axi_write_resp_dout,
    output wire        Knn_inner_inst_L4_out_dist__m_axi_write_resp_empty_n,
    input wire         Knn_inner_inst_L4_out_dist__m_axi_write_resp_read,
    input wire  [63:0] Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_addr_s_din,
    input wire         Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_addr_s_write,
    input wire  [32:0] Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_data_din,
    input wire         Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_data_write,
    output wire [63:0] __rs_pt_Knn_inner_m_axi_L4_out_dist_ARADDR,
    output wire [ 1:0] __rs_pt_Knn_inner_m_axi_L4_out_dist_ARBURST,
    output wire [ 3:0] __rs_pt_Knn_inner_m_axi_L4_out_dist_ARCACHE,
    output wire [ 0:0] __rs_pt_Knn_inner_m_axi_L4_out_dist_ARID,
    output wire [ 7:0] __rs_pt_Knn_inner_m_axi_L4_out_dist_ARLEN,
    output wire        __rs_pt_Knn_inner_m_axi_L4_out_dist_ARLOCK,
    output wire [ 2:0] __rs_pt_Knn_inner_m_axi_L4_out_dist_ARPROT,
    output wire [ 3:0] __rs_pt_Knn_inner_m_axi_L4_out_dist_ARQOS,
    input wire         __rs_pt_Knn_inner_m_axi_L4_out_dist_ARREADY,
    output wire [ 2:0] __rs_pt_Knn_inner_m_axi_L4_out_dist_ARSIZE,
    output wire        __rs_pt_Knn_inner_m_axi_L4_out_dist_ARVALID,
    output wire [63:0] __rs_pt_Knn_inner_m_axi_L4_out_dist_AWADDR,
    output wire [ 1:0] __rs_pt_Knn_inner_m_axi_L4_out_dist_AWBURST,
    output wire [ 3:0] __rs_pt_Knn_inner_m_axi_L4_out_dist_AWCACHE,
    output wire [ 0:0] __rs_pt_Knn_inner_m_axi_L4_out_dist_AWID,
    output wire [ 7:0] __rs_pt_Knn_inner_m_axi_L4_out_dist_AWLEN,
    output wire        __rs_pt_Knn_inner_m_axi_L4_out_dist_AWLOCK,
    output wire [ 2:0] __rs_pt_Knn_inner_m_axi_L4_out_dist_AWPROT,
    output wire [ 3:0] __rs_pt_Knn_inner_m_axi_L4_out_dist_AWQOS,
    input wire         __rs_pt_Knn_inner_m_axi_L4_out_dist_AWREADY,
    output wire [ 2:0] __rs_pt_Knn_inner_m_axi_L4_out_dist_AWSIZE,
    output wire        __rs_pt_Knn_inner_m_axi_L4_out_dist_AWVALID,
    input wire  [ 0:0] __rs_pt_Knn_inner_m_axi_L4_out_dist_BID,
    output wire        __rs_pt_Knn_inner_m_axi_L4_out_dist_BREADY,
    input wire  [ 1:0] __rs_pt_Knn_inner_m_axi_L4_out_dist_BRESP,
    input wire         __rs_pt_Knn_inner_m_axi_L4_out_dist_BVALID,
    input wire  [31:0] __rs_pt_Knn_inner_m_axi_L4_out_dist_RDATA,
    input wire  [ 0:0] __rs_pt_Knn_inner_m_axi_L4_out_dist_RID,
    input wire         __rs_pt_Knn_inner_m_axi_L4_out_dist_RLAST,
    output wire        __rs_pt_Knn_inner_m_axi_L4_out_dist_RREADY,
    input wire  [ 1:0] __rs_pt_Knn_inner_m_axi_L4_out_dist_RRESP,
    input wire         __rs_pt_Knn_inner_m_axi_L4_out_dist_RVALID,
    output wire [31:0] __rs_pt_Knn_inner_m_axi_L4_out_dist_WDATA,
    output wire        __rs_pt_Knn_inner_m_axi_L4_out_dist_WLAST,
    input wire         __rs_pt_Knn_inner_m_axi_L4_out_dist_WREADY,
    output wire [ 3:0] __rs_pt_Knn_inner_m_axi_L4_out_dist_WSTRB,
    output wire        __rs_pt_Knn_inner_m_axi_L4_out_dist_WVALID,
    input wire         ap_clk
);




async_mmap #(
    .AddrWidth         (64),
    .BurstLenWidth     (9),
    .DataWidth         (32),
    .DataWidthBytesLog (2),
    .MaxBurstLen       (255),
    .MaxWaitTime       (3),
    .WaitTimeWidth     (2)
) L4_out_dist__m_axi (
    .clk                (ap_clk),
    .m_axi_ARADDR       (__rs_pt_Knn_inner_m_axi_L4_out_dist_ARADDR),
    .m_axi_ARBURST      (__rs_pt_Knn_inner_m_axi_L4_out_dist_ARBURST),
    .m_axi_ARCACHE      (__rs_pt_Knn_inner_m_axi_L4_out_dist_ARCACHE),
    .m_axi_ARID         (__rs_pt_Knn_inner_m_axi_L4_out_dist_ARID),
    .m_axi_ARLEN        (__rs_pt_Knn_inner_m_axi_L4_out_dist_ARLEN),
    .m_axi_ARLOCK       (__rs_pt_Knn_inner_m_axi_L4_out_dist_ARLOCK),
    .m_axi_ARPROT       (__rs_pt_Knn_inner_m_axi_L4_out_dist_ARPROT),
    .m_axi_ARQOS        (__rs_pt_Knn_inner_m_axi_L4_out_dist_ARQOS),
    .m_axi_ARREADY      (__rs_pt_Knn_inner_m_axi_L4_out_dist_ARREADY),
    .m_axi_ARSIZE       (__rs_pt_Knn_inner_m_axi_L4_out_dist_ARSIZE),
    .m_axi_ARVALID      (__rs_pt_Knn_inner_m_axi_L4_out_dist_ARVALID),
    .m_axi_AWADDR       (__rs_pt_Knn_inner_m_axi_L4_out_dist_AWADDR),
    .m_axi_AWBURST      (__rs_pt_Knn_inner_m_axi_L4_out_dist_AWBURST),
    .m_axi_AWCACHE      (__rs_pt_Knn_inner_m_axi_L4_out_dist_AWCACHE),
    .m_axi_AWID         (__rs_pt_Knn_inner_m_axi_L4_out_dist_AWID),
    .m_axi_AWLEN        (__rs_pt_Knn_inner_m_axi_L4_out_dist_AWLEN),
    .m_axi_AWLOCK       (__rs_pt_Knn_inner_m_axi_L4_out_dist_AWLOCK),
    .m_axi_AWPROT       (__rs_pt_Knn_inner_m_axi_L4_out_dist_AWPROT),
    .m_axi_AWQOS        (__rs_pt_Knn_inner_m_axi_L4_out_dist_AWQOS),
    .m_axi_AWREADY      (__rs_pt_Knn_inner_m_axi_L4_out_dist_AWREADY),
    .m_axi_AWSIZE       (__rs_pt_Knn_inner_m_axi_L4_out_dist_AWSIZE),
    .m_axi_AWVALID      (__rs_pt_Knn_inner_m_axi_L4_out_dist_AWVALID),
    .m_axi_BID          (__rs_pt_Knn_inner_m_axi_L4_out_dist_BID),
    .m_axi_BREADY       (__rs_pt_Knn_inner_m_axi_L4_out_dist_BREADY),
    .m_axi_BRESP        (__rs_pt_Knn_inner_m_axi_L4_out_dist_BRESP),
    .m_axi_BVALID       (__rs_pt_Knn_inner_m_axi_L4_out_dist_BVALID),
    .m_axi_RDATA        (__rs_pt_Knn_inner_m_axi_L4_out_dist_RDATA),
    .m_axi_RID          (__rs_pt_Knn_inner_m_axi_L4_out_dist_RID),
    .m_axi_RLAST        (__rs_pt_Knn_inner_m_axi_L4_out_dist_RLAST),
    .m_axi_RREADY       (__rs_pt_Knn_inner_m_axi_L4_out_dist_RREADY),
    .m_axi_RRESP        (__rs_pt_Knn_inner_m_axi_L4_out_dist_RRESP),
    .m_axi_RVALID       (__rs_pt_Knn_inner_m_axi_L4_out_dist_RVALID),
    .m_axi_WDATA        (__rs_pt_Knn_inner_m_axi_L4_out_dist_WDATA),
    .m_axi_WLAST        (__rs_pt_Knn_inner_m_axi_L4_out_dist_WLAST),
    .m_axi_WREADY       (__rs_pt_Knn_inner_m_axi_L4_out_dist_WREADY),
    .m_axi_WSTRB        (__rs_pt_Knn_inner_m_axi_L4_out_dist_WSTRB),
    .m_axi_WVALID       (__rs_pt_Knn_inner_m_axi_L4_out_dist_WVALID),
    .read_addr_write    (1'b0),
    .read_data_read     (1'b0),
    .rst                (Knn_inner_inst_L4_out_dist__m_axi_rst),
    .write_addr_din     (Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_addr_s_din),
    .write_addr_full_n  (Knn_inner_inst_L4_out_dist__m_axi_write_addr_full_n),
    .write_addr_write   (Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_addr_s_write),
    .write_data_din     (Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_data_din),
    .write_data_full_n  (Knn_inner_inst_L4_out_dist__m_axi_write_data_full_n),
    .write_data_write   (Knn_inner_inst_krnl_globalSort_L3_0_output_knnDist_write_data_write),
    .write_resp_dout    (Knn_inner_inst_L4_out_dist__m_axi_write_resp_dout),
    .write_resp_empty_n (Knn_inner_inst_L4_out_dist__m_axi_write_resp_empty_n),
    .write_resp_read    (Knn_inner_inst_L4_out_dist__m_axi_write_resp_read)
);

endmodule  // __rs_L4_out_dist__m_axi_wrapper_inner