{"Source Block": ["oh/mio/hdl/mio_regs.v@142:156@HdlStmProcess", "   \n   //###############################\n   //# CLKDIV\n   //################################ \n\n   always @ (posedge clk or negedge nreset)\n     if(!nreset)\n       clkdiv_reg[7:0] <= 'b0;   \n     else if(clkdiv_write)\n       clkdiv_reg[7:0] <= data_in[7:0];\n\n   assign clkdiv[7:0] = clkdiv_reg[7:0];\n\n   //###############################\n   //# CLKPHASE\n"], "Clone Blocks": [["oh/mio/hdl/mio_regs.v@148:158", "     if(!nreset)\n       clkdiv_reg[7:0] <= 'b0;   \n     else if(clkdiv_write)\n       clkdiv_reg[7:0] <= data_in[7:0];\n\n   assign clkdiv[7:0] = clkdiv_reg[7:0];\n\n   //###############################\n   //# CLKPHASE\n   //################################ \n   always @ (posedge clk)\n"], ["oh/spi/hdl/spi_master_regs.v@143:157", "   \t\t\t       \n   //####################################\n   //# CLKDIV \n   //####################################\n\n   always @ (posedge clk or negedge nreset)\n     if (~nreset)\n       clkdiv_reg[7:0] <= CLKDIV;   \n     else if(clkdiv_write)\n       clkdiv_reg[7:0] <= reg_wdata[7:0];\n\n   //####################################\n   //# COMMAND (for emode) \n   //####################################\n\n"]], "Diff Content": {"Delete": [[149, "       clkdiv_reg[7:0] <= 'b0;   \n"]], "Add": [[149, "       clkdiv_reg[7:0] <= DEF_CLK;   \n"]]}}