// Seed: 1256338443
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  output id_1;
  reg   id_3;
  logic id_4;
  id_5 :
  assert property (@(posedge id_5) id_4)
  else SystemTFIdentifier;
  always @(posedge id_5) begin
    SystemTFIdentifier(id_2);
    id_3 <= id_2;
  end
  type_7(
      1, 1'h0
  );
endmodule
