Source Block: oh/elink/hdl/emaxi.v@152:162@HdlIdDef
   reg [63 : 0]        wdata_aligned;
   reg [7 : 0] 	       wstrb_aligned;
   
   reg 		       txrr_access;
   reg [31:0] 	       txrr_data;
   reg [31:0] 	       txrr_srcaddr;
   
   //wires
   wire 	       aw_go;
   wire 	       w_go;
   wire 	       readinfo_wren;

Diff Content:
+ 157    reg [1:0] 	       txrr_datamode;
+ 157    reg [3:0] 	       txrr_ctrlmode;
+ 157    reg [31:0] 	       txrr_dstaddr;
+ 157    reg [63:0] 	       m_axi_rdata_fifo;
+ 157    reg 		       txrr_access_fifo;

Clone Blocks:
Clone Blocks 1:
oh/elink/hdl/emaxi.v@151:161
   reg [7:0] 	       wstrb_b;
   reg [63 : 0]        wdata_aligned;
   reg [7 : 0] 	       wstrb_aligned;
   
   reg 		       txrr_access;
   reg [31:0] 	       txrr_data;
   reg [31:0] 	       txrr_srcaddr;
   
   //wires
   wire 	       aw_go;
   wire 	       w_go;

