Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: MEMARRAY_V3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MEMARRAY_V3.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MEMARRAY_V3"
Output Format                      : NGC
Target Device                      : xc7vx485t-2-ffg1157

---- Source Options
Top Module Name                    : MEMARRAY_V3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\ipcore_dir\DSP_INPUT_C.vhd" into library work
Parsing entity <DSP_INPUT_C>.
Parsing architecture <DSP_INPUT_C_a> of entity <dsp_input_c>.
Parsing VHDL file "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\ipcore_dir\BRAM18x1k_synth.vhd" into library work
Parsing entity <BRAM18x1k>.
Parsing architecture <virtex7> of entity <bram18x1k>.
Parsing VHDL file "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\ipcore_dir\BRAM18x1k.vhd" into library work
Parsing entity <BRAM18x1k>.
WARNING:HDLCompiler:685 - "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\ipcore_dir\BRAM18x1k.vhd" Line 43: Overwriting existing primary unit bram18x1k
Parsing architecture <BRAM18x1k_a> of entity <bram18x1k>.
Parsing VHDL file "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\SharedLibraries\txt_util.vhd" into library work
Parsing package <txt_util>.
Parsing package body <txt_util>.
Parsing VHDL file "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\SharedLibraries\MATRIX_MUL_IP_CORE_LIBRARY.vhd" into library work
Parsing package <MATRIX_MUL_IP_CORE_LIBRARY>.
Parsing package body <MATRIX_MUL_IP_CORE_LIBRARY>.
Parsing VHDL file "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\CONTROL_UNIT.vhd" into library work
Parsing entity <CONTROL_UNIT>.
Parsing architecture <Behavioral> of entity <control_unit>.
Parsing VHDL file "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd" into library work
Parsing entity <BRAM_WRAPPER_V2>.
Parsing architecture <Behavioral> of entity <bram_wrapper_v2>.
Parsing VHDL file "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\MEMARRAY_V3.vhd" into library work
Parsing entity <MEMARRAY_V3>.
Parsing architecture <Behavioral> of entity <memarray_v3>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MEMARRAY_V3> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\MEMARRAY_V3.vhd" Line 144: Assignment to i_addrb ignored, since the identifier is never used

Elaborating entity <CONTROL_UNIT> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\CONTROL_UNIT.vhd" Line 81: Assignment to g_cnt_delay_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\CONTROL_UNIT.vhd" Line 138: Assignment to s_a ignored, since the identifier is never used

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:1127 - "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd" Line 53: Assignment to i_oe ignored, since the identifier is never used

Elaborating entity <BRAM18x1k> (architecture <BRAM18x1k_a>) from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <BRAM_WRAPPER_V2> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DSP_INPUT_C> (architecture <DSP_INPUT_C_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MEMARRAY_V3>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\MEMARRAY_V3.vhd".
        COLUMN_TOTAL = 50
        OPCODE_WIDTH = 3
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
        DATA_WIDE_WIDTH = 48
WARNING:Xst:647 - Input <ADDRB> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SSEN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 10-bit register for signal <p_ADDRA<1>>.
    Found 10-bit register for signal <p_ADDRA<2>>.
    Found 10-bit register for signal <p_ADDRA<3>>.
    Found 10-bit register for signal <p_ADDRA<4>>.
    Found 10-bit register for signal <p_ADDRA<5>>.
    Found 10-bit register for signal <p_ADDRA<6>>.
    Found 10-bit register for signal <p_ADDRA<7>>.
    Found 50-bit register for signal <p_WEB<0>>.
    Found 50-bit register for signal <p_WEB<1>>.
    Found 50-bit register for signal <p_WEB<2>>.
    Found 50-bit register for signal <p_WEB<3>>.
    Found 50-bit register for signal <p_WEB<4>>.
    Found 50-bit register for signal <p_WEB<5>>.
    Found 50-bit register for signal <p_WEB<6>>.
    Found 50-bit register for signal <p_WEB<7>>.
    Found 9-bit register for signal <i_ADDRA<8:0>>.
    Found 50-bit register for signal <i_WEB>.
    Found 3-bit register for signal <p_OPCODE<0>>.
    Found 3-bit register for signal <p_OPCODE<1>>.
    Found 3-bit register for signal <i_OPCODE>.
    Found 10-bit register for signal <p_ADDRA<0>>.
    Summary:
	inferred 548 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <MEMARRAY_V3> synthesized.

Synthesizing Unit <CONTROL_UNIT>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\CONTROL_UNIT.vhd".
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
        OPCODE_WIDTH = 3
        COLUMN_TOTAL = 50
    Found 12-bit register for signal <v_cnt_delay_ready>.
    Found 1-bit register for signal <READY>.
    Found 1-bit register for signal <LOADING_DONE>.
    Found 1-bit register for signal <UN_LOADING_DONE>.
    Found 1-bit register for signal <OP_DONE>.
    Found 1-bit register for signal <s_fsm_generate_address>.
    Found 6-bit register for signal <i_row_cnt>.
    Found 6-bit register for signal <i_col_cnt>.
    Found 6-bit register for signal <i_addr_cnt>.
    Found 1-bit register for signal <G_EN>.
    Found 1-bit register for signal <v_OP_DONE>.
    Found 1-bit register for signal <v_LOADING_DONE>.
    Found 1-bit register for signal <v_UNLOAD_DONE>.
    Found 4-bit register for signal <next_state>.
    Found 1-bit register for signal <CONTROL_A_INPUT_OF_DSP>.
    Found 6-bit register for signal <i>.
    Found 6-bit register for signal <j>.
    Found 1-bit register for signal <P_SHFT>.
    Found 1-bit register for signal <WE>.
    Found 3-bit register for signal <OPCODE>.
    Found 10-bit register for signal <s_P_ADDR>.
    Found 50-bit register for signal <s_CSEL>.
    Found 1-bit register for signal <v_WE>.
    Found 50-bit register for signal <v_CSEL>.
    Found 3-bit register for signal <v_OPCODE>.
    Found 4-bit register for signal <current_state>.
    Found 7-bit subtractor for signal <GND_8_o_GND_8_o_sub_30_OUT> created at line 199.
    Found 8-bit subtractor for signal <GND_8_o_GND_8_o_sub_31_OUT> created at line 199.
    Found 7-bit subtractor for signal <GND_8_o_GND_8_o_sub_231_OUT> created at line 547.
    Found 7-bit subtractor for signal <GND_8_o_GND_8_o_sub_268_OUT> created at line 598.
    Found 8-bit subtractor for signal <n0403> created at line 199.
    Found 12-bit adder for signal <v_cnt_delay_ready[11]_GND_8_o_add_5_OUT> created at line 112.
    Found 7-bit adder for signal <n0385> created at line 347.
    Found 6-bit adder for signal <GND_8_o_j[5]_add_146_OUT> created at line 398.
    Found 7-bit adder for signal <n0383> created at line 448.
    Found 6-bit adder for signal <i_addr_cnt[5]_GND_8_o_add_188_OUT> created at line 457.
    Found 6-bit adder for signal <n0411> created at line 461.
    Found 6-bit adder for signal <i[5]_GND_8_o_add_197_OUT> created at line 475.
    Found 6-bit subtractor for signal <GND_8_o_GND_8_o_sub_105_OUT<5:0>> created at line 342.
    Found 6-bit subtractor for signal <GND_8_o_GND_8_o_sub_112_OUT<5:0>> created at line 349.
    Found 6-bit subtractor for signal <GND_8_o_GND_8_o_sub_117_OUT<5:0>> created at line 354.
    Found 6-bit subtractor for signal <GND_8_o_GND_8_o_sub_196_OUT<5:0>> created at line 467.
    Found 50-bit shifter logical right for signal <n0405> created at line 199
    Found 50-bit shifter logical left for signal <n0404> created at line 199
    Found 12-bit comparator lessequal for signal <n0001> created at line 103
    Found 12-bit comparator lessequal for signal <n0008> created at line 113
    Found 12-bit comparator lessequal for signal <n0018> created at line 122
    Found 6-bit comparator greater for signal <j[5]_PWR_8_o_LessThan_29_o> created at line 198
    Found 7-bit comparator lessequal for signal <n0107> created at line 351
    Found 7-bit comparator lessequal for signal <n0122> created at line 402
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred 179 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred 117 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <CONTROL_UNIT> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_1>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 0
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit subtractor for signal <GND_9_o_GND_9_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_9_o_GND_9_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_9_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_9_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_1> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_2>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 1
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_11_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_11_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_11_o_GND_11_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_11_o_GND_11_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_11_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_11_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_2> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_3>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 2
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_12_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_12_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_12_o_GND_12_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_12_o_GND_12_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_12_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_12_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_3> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_4>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 3
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_13_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_13_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_13_o_GND_13_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_13_o_GND_13_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_13_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_13_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_4> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_5>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 4
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_14_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_14_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_14_o_GND_14_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_14_o_GND_14_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_14_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_14_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_5> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_6>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 5
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_15_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_15_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_15_o_GND_15_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_15_o_GND_15_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_15_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_15_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_6> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_7>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 6
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_16_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_16_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_16_o_GND_16_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_16_o_GND_16_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_16_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_16_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_7> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_8>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 7
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_17_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_17_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_17_o_GND_17_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_17_o_GND_17_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_17_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_17_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_8> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_9>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 8
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_18_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_18_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_18_o_GND_18_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_18_o_GND_18_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_18_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_18_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_9> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_10>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 9
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_19_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_19_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_19_o_GND_19_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_19_o_GND_19_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_19_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_19_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_10> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_11>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 10
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_20_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_20_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_20_o_GND_20_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_20_o_GND_20_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_20_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_20_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_11> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_12>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 11
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_21_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_21_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_21_o_GND_21_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_21_o_GND_21_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_21_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_21_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_12> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_13>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 12
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_22_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_22_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_22_o_GND_22_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_22_o_GND_22_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_22_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_22_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_13> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_14>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 13
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_23_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_23_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_23_o_GND_23_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_23_o_GND_23_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_23_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_23_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_14> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_15>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 14
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_24_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_24_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_24_o_GND_24_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_24_o_GND_24_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_24_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_24_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_15> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_16>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 15
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_25_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_25_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_25_o_GND_25_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_25_o_GND_25_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_25_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_25_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_16> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_17>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 16
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_26_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_26_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_26_o_GND_26_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_26_o_GND_26_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_26_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_26_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_17> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_18>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 17
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_27_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_27_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_27_o_GND_27_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_27_o_GND_27_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_27_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_27_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_18> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_19>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 18
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_28_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_28_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_28_o_GND_28_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_28_o_GND_28_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_28_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_28_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_19> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_20>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 19
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_29_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_29_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_29_o_GND_29_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_29_o_GND_29_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_29_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_29_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_20> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_21>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 20
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_30_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_30_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_30_o_GND_30_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_30_o_GND_30_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_30_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_30_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_21> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_22>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 21
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_31_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_31_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_31_o_GND_31_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_31_o_GND_31_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_31_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_31_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_22> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_23>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 22
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_32_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_32_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_32_o_GND_32_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_32_o_GND_32_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_32_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_32_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_23> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_24>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 23
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_33_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_33_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_33_o_GND_33_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_33_o_GND_33_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_33_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_33_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_24> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_25>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 24
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_34_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_34_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_34_o_GND_34_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_34_o_GND_34_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_34_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_34_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_25> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_26>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 25
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_35_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_35_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_35_o_GND_35_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_35_o_GND_35_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_35_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_35_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_26> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_27>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 26
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_36_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_36_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_36_o_GND_36_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_36_o_GND_36_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_36_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_36_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_27> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_28>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 27
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_37_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_37_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_37_o_GND_37_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_37_o_GND_37_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_37_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_37_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_28> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_29>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 28
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_38_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_38_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_38_o_GND_38_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_38_o_GND_38_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_38_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_38_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_29> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_30>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 29
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_39_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_39_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_39_o_GND_39_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_39_o_GND_39_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_39_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_39_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_30> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_31>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 30
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_40_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_40_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_40_o_GND_40_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_40_o_GND_40_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_40_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_40_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_31> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_32>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 31
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_41_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_41_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_41_o_GND_41_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_41_o_GND_41_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_41_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_41_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_32> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_33>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 32
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_42_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_42_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_42_o_GND_42_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_42_o_GND_42_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_42_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_42_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_33> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_34>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 33
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_43_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_43_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_43_o_GND_43_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_43_o_GND_43_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_43_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_43_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_34> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_35>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 34
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_44_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_44_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_44_o_GND_44_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_44_o_GND_44_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_44_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_44_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_35> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_36>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 35
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_45_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_45_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_45_o_GND_45_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_45_o_GND_45_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_45_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_45_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_36> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_37>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 36
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_46_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_46_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_46_o_GND_46_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_46_o_GND_46_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_46_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_46_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_37> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_38>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 37
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_47_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_47_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_47_o_GND_47_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_47_o_GND_47_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_47_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_47_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_38> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_39>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 38
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_48_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_48_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_48_o_GND_48_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_48_o_GND_48_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_48_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_48_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_39> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_40>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 39
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_49_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_49_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_49_o_GND_49_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_49_o_GND_49_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_49_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_49_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_40> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_41>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 40
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_50_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_50_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_50_o_GND_50_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_50_o_GND_50_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_50_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_50_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_41> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_42>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 41
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_51_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_51_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_51_o_GND_51_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_51_o_GND_51_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_51_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_51_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_42> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_43>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 42
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_52_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_52_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_52_o_GND_52_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_52_o_GND_52_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_52_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_52_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_43> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_44>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 43
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_53_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_53_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_53_o_GND_53_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_53_o_GND_53_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_53_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_53_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_44> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_45>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 44
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_54_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_54_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_54_o_GND_54_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_54_o_GND_54_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_54_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_54_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_45> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_46>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 45
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_55_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_55_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_55_o_GND_55_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_55_o_GND_55_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_55_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_55_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_46> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_47>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 46
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_56_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_56_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_56_o_GND_56_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_56_o_GND_56_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_56_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_56_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_47> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_48>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 47
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_57_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_57_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_57_o_GND_57_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_57_o_GND_57_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_57_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_57_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_48> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_49>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 48
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_58_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_58_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_58_o_GND_58_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_58_o_GND_58_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_58_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_58_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_49> synthesized.

Synthesizing Unit <BRAM_WRAPPER_V2_50>.
    Related source file is "C:\FPGA\Internship Jobs\Codes\ETSE_GDSP\Matrix_for_RBM\BRAM_WRAPPER_V2.vhd".
        COLUMN_NUMBER = 49
        NUM_COLUMNS = 50
        ADDR_WIDTH = 10
        DATA_WIDTH = 18
    Found 1-bit register for signal <i_rst>.
    Found 18-bit register for signal <i_dina>.
    Found 10-bit register for signal <i_addra>.
    Found 10-bit register for signal <i_addrb>.
    Found 1-bit register for signal <i_wea>.
    Found 9-bit adder for signal <ADDRA[8]_GND_59_o_add_10_OUT> created at line 1241.
    Found 9-bit adder for signal <ADDRB[8]_GND_59_o_add_18_OUT> created at line 1241.
    Found 9-bit subtractor for signal <GND_59_o_GND_59_o_sub_10_OUT<8:0>> created at line 1308.
    Found 9-bit subtractor for signal <GND_59_o_GND_59_o_sub_18_OUT<8:0>> created at line 1308.
    Found 9-bit comparator greater for signal <GND_59_o_ADDRA[8]_LessThan_8_o> created at line 67
    Found 9-bit comparator greater for signal <GND_59_o_ADDRB[8]_LessThan_16_o> created at line 78
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <BRAM_WRAPPER_V2_50> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 214
 12-bit adder                                          : 1
 6-bit adder                                           : 4
 6-bit subtractor                                      : 4
 7-bit adder                                           : 2
 7-bit subtractor                                      : 3
 8-bit subtractor                                      : 2
 9-bit adder                                           : 98
 9-bit subtractor                                      : 100
# Registers                                            : 297
 1-bit register                                        : 113
 10-bit register                                       : 109
 12-bit register                                       : 1
 18-bit register                                       : 50
 3-bit register                                        : 5
 4-bit register                                        : 2
 50-bit register                                       : 11
 6-bit register                                        : 5
 9-bit register                                        : 1
# Comparators                                          : 106
 12-bit comparator lessequal                           : 3
 6-bit comparator greater                              : 1
 7-bit comparator lessequal                            : 2
 9-bit comparator greater                              : 100
# Multiplexers                                         : 369
 1-bit 2-to-1 multiplexer                              : 22
 10-bit 2-to-1 multiplexer                             : 8
 12-bit 2-to-1 multiplexer                             : 3
 18-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 9
 4-bit 2-to-1 multiplexer                              : 8
 50-bit 2-to-1 multiplexer                             : 10
 6-bit 2-to-1 multiplexer                              : 58
 9-bit 2-to-1 multiplexer                              : 250
# Logic shifters                                       : 2
 50-bit shifter logical left                           : 1
 50-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/DSP_INPUT_C.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/BRAM18x1k.ngc>.
Loading core <DSP_INPUT_C> for timing and area information for instance <FIRST_DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[1].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[2].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[3].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[4].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[5].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[6].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[7].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[8].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[9].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[10].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[11].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[12].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[13].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[14].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[15].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[16].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[17].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[18].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[19].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[20].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[21].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[22].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[23].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[24].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[25].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[26].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[27].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[28].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[29].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[30].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[31].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[32].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[33].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[34].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[35].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[36].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[37].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[38].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[39].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[40].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[41].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[42].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[43].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[44].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[45].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[46].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[47].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[48].DSP>.
Loading core <DSP_INPUT_C> for timing and area information for instance <BLOCK_A_DSP_GEN[49].DSP>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
Loading core <BRAM18x1k> for timing and area information for instance <BMG_PORT>.
WARNING:Xst:1293 - FF/Latch <v_UNLOAD_DONE> has a constant value of 0 in block <FSM_UNIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <p_ADDRA_0_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_1_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_2_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_3_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_4_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_5_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_6_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_7_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_0_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_1_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_2_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_3_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_4_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_5_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_6_9> of sequential type is unconnected in block <MEMARRAY_V3>.
WARNING:Xst:2677 - Node <p_ADDRA_7_9> of sequential type is unconnected in block <MEMARRAY_V3>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 214
 12-bit adder                                          : 1
 6-bit adder                                           : 4
 6-bit subtractor                                      : 4
 7-bit adder                                           : 2
 7-bit subtractor                                      : 3
 8-bit subtractor                                      : 2
 9-bit adder                                           : 98
 9-bit subtractor                                      : 100
# Registers                                            : 2719
 Flip-Flops                                            : 2719
# Comparators                                          : 106
 12-bit comparator lessequal                           : 3
 6-bit comparator greater                              : 1
 7-bit comparator lessequal                            : 2
 9-bit comparator greater                              : 100
# Multiplexers                                         : 427
 1-bit 2-to-1 multiplexer                              : 82
 10-bit 2-to-1 multiplexer                             : 7
 12-bit 2-to-1 multiplexer                             : 3
 18-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 9
 4-bit 2-to-1 multiplexer                              : 8
 50-bit 2-to-1 multiplexer                             : 9
 6-bit 2-to-1 multiplexer                              : 58
 9-bit 2-to-1 multiplexer                              : 250
# Logic shifters                                       : 2
 50-bit shifter logical left                           : 1
 50-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <v_UNLOAD_DONE> has a constant value of 0 in block <CONTROL_UNIT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <v_OPCODE_0> of sequential type is unconnected in block <CONTROL_UNIT>.
WARNING:Xst:2677 - Node <v_OPCODE_1> of sequential type is unconnected in block <CONTROL_UNIT>.
WARNING:Xst:2677 - Node <v_OPCODE_2> of sequential type is unconnected in block <CONTROL_UNIT>.
INFO:Xst:2261 - The FF/Latch <s_P_ADDR_6> in Unit <CONTROL_UNIT> is equivalent to the following 3 FFs/Latches, which will be removed : <s_P_ADDR_7> <s_P_ADDR_8> <s_P_ADDR_9> 

Optimizing unit <MEMARRAY_V3> ...

Optimizing unit <CONTROL_UNIT> ...

Optimizing unit <BRAM_WRAPPER_V2_1> ...

Optimizing unit <BRAM_WRAPPER_V2_2> ...

Optimizing unit <BRAM_WRAPPER_V2_3> ...

Optimizing unit <BRAM_WRAPPER_V2_4> ...

Optimizing unit <BRAM_WRAPPER_V2_5> ...

Optimizing unit <BRAM_WRAPPER_V2_6> ...

Optimizing unit <BRAM_WRAPPER_V2_7> ...

Optimizing unit <BRAM_WRAPPER_V2_8> ...

Optimizing unit <BRAM_WRAPPER_V2_9> ...

Optimizing unit <BRAM_WRAPPER_V2_10> ...

Optimizing unit <BRAM_WRAPPER_V2_11> ...

Optimizing unit <BRAM_WRAPPER_V2_12> ...

Optimizing unit <BRAM_WRAPPER_V2_13> ...

Optimizing unit <BRAM_WRAPPER_V2_14> ...

Optimizing unit <BRAM_WRAPPER_V2_15> ...

Optimizing unit <BRAM_WRAPPER_V2_16> ...

Optimizing unit <BRAM_WRAPPER_V2_17> ...

Optimizing unit <BRAM_WRAPPER_V2_18> ...

Optimizing unit <BRAM_WRAPPER_V2_19> ...

Optimizing unit <BRAM_WRAPPER_V2_20> ...

Optimizing unit <BRAM_WRAPPER_V2_21> ...

Optimizing unit <BRAM_WRAPPER_V2_22> ...

Optimizing unit <BRAM_WRAPPER_V2_23> ...

Optimizing unit <BRAM_WRAPPER_V2_24> ...

Optimizing unit <BRAM_WRAPPER_V2_25> ...

Optimizing unit <BRAM_WRAPPER_V2_26> ...

Optimizing unit <BRAM_WRAPPER_V2_27> ...

Optimizing unit <BRAM_WRAPPER_V2_28> ...

Optimizing unit <BRAM_WRAPPER_V2_29> ...

Optimizing unit <BRAM_WRAPPER_V2_30> ...

Optimizing unit <BRAM_WRAPPER_V2_31> ...

Optimizing unit <BRAM_WRAPPER_V2_32> ...

Optimizing unit <BRAM_WRAPPER_V2_33> ...

Optimizing unit <BRAM_WRAPPER_V2_34> ...

Optimizing unit <BRAM_WRAPPER_V2_35> ...

Optimizing unit <BRAM_WRAPPER_V2_36> ...

Optimizing unit <BRAM_WRAPPER_V2_37> ...

Optimizing unit <BRAM_WRAPPER_V2_38> ...

Optimizing unit <BRAM_WRAPPER_V2_39> ...

Optimizing unit <BRAM_WRAPPER_V2_40> ...

Optimizing unit <BRAM_WRAPPER_V2_41> ...

Optimizing unit <BRAM_WRAPPER_V2_42> ...

Optimizing unit <BRAM_WRAPPER_V2_43> ...

Optimizing unit <BRAM_WRAPPER_V2_44> ...

Optimizing unit <BRAM_WRAPPER_V2_45> ...

Optimizing unit <BRAM_WRAPPER_V2_46> ...

Optimizing unit <BRAM_WRAPPER_V2_47> ...

Optimizing unit <BRAM_WRAPPER_V2_48> ...

Optimizing unit <BRAM_WRAPPER_V2_49> ...

Optimizing unit <BRAM_WRAPPER_V2_50> ...
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[4].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[4].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[0].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[0].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[0].MEMA/i_addrb_9> in Unit <MEMARRAY_V3> is equivalent to the following 49 FFs/Latches, which will be removed : <BLOCK_A_MEM_GEN[1].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[2].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[3].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[4].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[5].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[6].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[7].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[8].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[9].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[10].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[11].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[12].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[13].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[14].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[15].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[16].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[17].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[18].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[19].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[20].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[21].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[22].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[23].MEMA/i_addrb_9>
   <BLOCK_A_MEM_GEN[24].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[25].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[26].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[27].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[28].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[29].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[30].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[31].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[32].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[33].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[34].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[35].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[36].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[37].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[38].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[39].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[40].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[41].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[42].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[43].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[44].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[45].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[46].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[47].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[48].MEMA/i_addrb_9> <BLOCK_A_MEM_GEN[49].MEMA/i_addrb_9> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[48].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[48].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[15].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[15].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[32].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[32].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[27].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[27].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[20].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[20].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[11].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[11].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[35].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[35].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[47].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[47].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[40].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[40].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <p_ADDRA_3_6> in Unit <MEMARRAY_V3> is equivalent to the following 2 FFs/Latches, which will be removed : <p_ADDRA_3_7> <p_ADDRA_3_8> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[14].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[14].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[1].MEMA/i_addrb_0> in Unit <MEMARRAY_V3> is equivalent to the following 24 FFs/Latches, which will be removed : <BLOCK_A_MEM_GEN[3].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[5].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[7].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[9].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[11].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[13].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[15].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[17].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[19].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[21].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[23].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[25].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[27].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[29].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[31].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[33].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[35].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[37].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[39].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[41].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[43].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[45].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[47].MEMA/i_addrb_0>
   <BLOCK_A_MEM_GEN[49].MEMA/i_addrb_0> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[9].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[9].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[1].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[1].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[49].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[49].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[28].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[28].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[45].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[45].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[33].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[33].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[12].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[12].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[48].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[48].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[15].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[15].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[32].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[32].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[27].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[27].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[20].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[20].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[11].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[11].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <p_ADDRA_4_6> in Unit <MEMARRAY_V3> is equivalent to the following 2 FFs/Latches, which will be removed : <p_ADDRA_4_7> <p_ADDRA_4_8> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[9].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[9].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[46].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[46].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[25].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[25].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[30].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[30].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[49].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[49].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[28].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[28].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[45].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[45].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[33].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[33].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[12].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[12].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <p_ADDRA_5_6> in Unit <MEMARRAY_V3> is equivalent to the following 2 FFs/Latches, which will be removed : <p_ADDRA_5_7> <p_ADDRA_5_8> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[7].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[7].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[26].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[26].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[43].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[43].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[38].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[38].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[31].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[31].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[10].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[10].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[46].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[46].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[25].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[25].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[30].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[30].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[8].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[8].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <p_ADDRA_6_6> in Unit <MEMARRAY_V3> is equivalent to the following 2 FFs/Latches, which will be removed : <p_ADDRA_6_7> <p_ADDRA_6_8> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[7].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[7].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[39].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[39].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[44].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[44].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[18].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[18].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[23].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[23].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <i_ADDRA_6> in Unit <MEMARRAY_V3> is equivalent to the following 2 FFs/Latches, which will be removed : <i_ADDRA_7> <i_ADDRA_8> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[26].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[26].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[43].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[43].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[38].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[38].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[31].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[31].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[10].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[10].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[5].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[5].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[8].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[8].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <p_ADDRA_7_6> in Unit <MEMARRAY_V3> is equivalent to the following 2 FFs/Latches, which will be removed : <p_ADDRA_7_7> <p_ADDRA_7_8> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[19].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[19].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[41].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[41].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[36].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[36].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[24].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[24].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[39].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[39].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[44].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[44].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[18].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[18].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[23].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[23].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <p_ADDRA_0_0> in Unit <MEMARRAY_V3> is equivalent to the following 25 FFs/Latches, which will be removed : <BLOCK_A_MEM_GEN[0].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[2].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[4].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[6].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[8].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[10].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[12].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[14].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[16].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[18].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[20].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[22].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[24].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[26].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[28].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[30].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[32].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[34].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[36].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[38].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[40].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[42].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[44].MEMA/i_addrb_0> <BLOCK_A_MEM_GEN[46].MEMA/i_addrb_0>
   <BLOCK_A_MEM_GEN[48].MEMA/i_addrb_0> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[6].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[6].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[2].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[2].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <p_ADDRA_0_6> in Unit <MEMARRAY_V3> is equivalent to the following 2 FFs/Latches, which will be removed : <p_ADDRA_0_7> <p_ADDRA_0_8> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[5].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[5].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[37].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[37].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[42].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[42].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[16].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[16].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[21].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[21].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[19].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[19].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[41].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[41].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[36].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[36].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[24].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[24].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[3].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[3].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[6].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[6].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[2].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[2].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <p_ADDRA_1_6> in Unit <MEMARRAY_V3> is equivalent to the following 2 FFs/Latches, which will be removed : <p_ADDRA_1_7> <p_ADDRA_1_8> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[17].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[17].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[34].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[34].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[29].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[29].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[22].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[22].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[13].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[13].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[37].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[37].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[42].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[42].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[16].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[16].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[21].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[21].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[0].MEMA/i_addra_0> in Unit <MEMARRAY_V3> is equivalent to the following 24 FFs/Latches, which will be removed : <BLOCK_A_MEM_GEN[2].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[4].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[6].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[8].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[10].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[12].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[14].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[16].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[18].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[20].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[22].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[24].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[26].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[28].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[30].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[32].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[34].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[36].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[38].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[40].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[42].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[44].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[46].MEMA/i_addra_0>
   <BLOCK_A_MEM_GEN[48].MEMA/i_addra_0> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[4].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[4].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[0].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[0].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[0].MEMA/i_addra_9> in Unit <MEMARRAY_V3> is equivalent to the following 49 FFs/Latches, which will be removed : <BLOCK_A_MEM_GEN[1].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[2].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[3].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[4].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[5].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[6].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[7].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[8].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[9].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[10].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[11].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[12].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[13].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[14].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[15].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[16].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[17].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[18].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[19].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[20].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[21].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[22].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[23].MEMA/i_addra_9>
   <BLOCK_A_MEM_GEN[24].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[25].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[26].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[27].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[28].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[29].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[30].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[31].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[32].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[33].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[34].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[35].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[36].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[37].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[38].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[39].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[40].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[41].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[42].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[43].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[44].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[45].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[46].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[47].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[48].MEMA/i_addra_9> <BLOCK_A_MEM_GEN[49].MEMA/i_addra_9> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[3].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[3].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[35].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[35].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[47].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[47].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[40].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[40].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <p_ADDRA_2_6> in Unit <MEMARRAY_V3> is equivalent to the following 2 FFs/Latches, which will be removed : <p_ADDRA_2_7> <p_ADDRA_2_8> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[14].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[14].MEMA/i_addra_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[17].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[17].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[34].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[34].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[29].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[29].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[22].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[22].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[13].MEMA/i_addrb_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[13].MEMA/i_addrb_7> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[1].MEMA/i_addra_0> in Unit <MEMARRAY_V3> is equivalent to the following 24 FFs/Latches, which will be removed : <BLOCK_A_MEM_GEN[3].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[5].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[7].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[9].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[11].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[13].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[15].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[17].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[19].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[21].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[23].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[25].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[27].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[29].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[31].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[33].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[35].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[37].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[39].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[41].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[43].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[45].MEMA/i_addra_0> <BLOCK_A_MEM_GEN[47].MEMA/i_addra_0>
   <BLOCK_A_MEM_GEN[49].MEMA/i_addra_0> 
INFO:Xst:2261 - The FF/Latch <BLOCK_A_MEM_GEN[1].MEMA/i_addra_8> in Unit <MEMARRAY_V3> is equivalent to the following FF/Latch, which will be removed : <BLOCK_A_MEM_GEN[1].MEMA/i_addra_7> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MEMARRAY_V3, actual ratio is 2.
FlipFlop FSM_UNIT/i_addr_cnt_0 has been replicated 1 time(s)
FlipFlop FSM_UNIT/i_addr_cnt_1 has been replicated 1 time(s)
FlipFlop FSM_UNIT/i_addr_cnt_2 has been replicated 1 time(s)
FlipFlop FSM_UNIT/i_addr_cnt_5 has been replicated 1 time(s)
FlipFlop FSM_UNIT/s_P_ADDR_1 has been replicated 1 time(s)
FlipFlop FSM_UNIT/s_P_ADDR_2 has been replicated 1 time(s)
FlipFlop FSM_UNIT/s_P_ADDR_3 has been replicated 1 time(s)
FlipFlop FSM_UNIT/s_P_ADDR_5 has been replicated 1 time(s)
FlipFlop FSM_UNIT/s_P_ADDR_6 has been replicated 1 time(s)
FlipFlop FSM_UNIT/s_fsm_generate_address has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <MEMARRAY_V3> :
	Found 3-bit shift register for signal <i_OPCODE_0>.
	Found 3-bit shift register for signal <i_OPCODE_1>.
	Found 3-bit shift register for signal <i_OPCODE_2>.
	Found 8-bit shift register for signal <i_ADDRA_0>.
	Found 8-bit shift register for signal <i_ADDRA_1>.
	Found 8-bit shift register for signal <i_ADDRA_2>.
	Found 8-bit shift register for signal <i_ADDRA_3>.
	Found 8-bit shift register for signal <i_ADDRA_4>.
	Found 8-bit shift register for signal <i_ADDRA_5>.
	Found 8-bit shift register for signal <i_ADDRA_6>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[0].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[1].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[2].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[3].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[4].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[5].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[6].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[7].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[8].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[9].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[10].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[11].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[12].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[13].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[14].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[15].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[16].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[17].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[18].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[19].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[20].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[21].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[22].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[23].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[24].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[25].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[26].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[27].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[28].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[29].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[30].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[31].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[32].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[33].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[34].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[35].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[36].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[37].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[38].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[39].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[40].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[41].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[42].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[43].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[44].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[45].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[46].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[47].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[48].MEMA/i_wea_0>.
	Found 9-bit shift register for signal <BLOCK_A_MEM_GEN[49].MEMA/i_wea_0>.
Unit <MEMARRAY_V3> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1894
 Flip-Flops                                            : 1894
# Shift Registers                                      : 60
 3-bit shift register                                  : 3
 8-bit shift register                                  : 7
 9-bit shift register                                  : 50

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MEMARRAY_V3.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5911
#      GND                         : 101
#      INV                         : 54
#      LUT1                        : 11
#      LUT2                        : 3412
#      LUT3                        : 428
#      LUT4                        : 132
#      LUT5                        : 424
#      LUT6                        : 1175
#      MUXCY                       : 11
#      MUXF7                       : 50
#      VCC                         : 101
#      XORCY                       : 12
# FlipFlops/Latches                : 8754
#      FD                          : 8482
#      FDE                         : 202
#      FDR                         : 70
# RAMS                             : 50
#      RAMB18E1                    : 50
# Shift Registers                  : 60
#      SRLC16E                     : 60
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 109
#      IBUF                        : 26
#      OBUF                        : 83
# DSPs                             : 50
#      DSP48E1                     : 50

Device utilization summary:
---------------------------

Selected Device : 7vx485tffg1157-2 


Slice Logic Utilization: 
 Number of Slice Registers:            8754  out of  607200     1%  
 Number of Slice LUTs:                 5696  out of  303600     1%  
    Number used as Logic:              5636  out of  303600     1%  
    Number used as Memory:               60  out of  130800     0%  
       Number used as SRL:               60

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  13448
   Number with an unused Flip Flop:    4694  out of  13448    34%  
   Number with an unused LUT:          7752  out of  13448    57%  
   Number of fully used LUT-FF pairs:  1002  out of  13448     7%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                         122
 Number of bonded IOBs:                 110  out of    600    18%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               25  out of   1030     2%  
    Number using Block RAM only:         25
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                     50  out of   2800     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 8914  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.821ns (Maximum Frequency: 354.441MHz)
   Minimum input arrival time before clock: 2.415ns
   Maximum output required time after clock: 0.699ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 2.821ns (frequency: 354.441MHz)
  Total number of paths / destination ports: 47892 / 16004
-------------------------------------------------------------------------
Delay:               2.821ns (Levels of Logic = 5)
  Source:            FSM_UNIT/s_P_ADDR_2_1 (FF)
  Destination:       BLOCK_A_MEM_GEN[17].MEMA/i_addrb_8 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: FSM_UNIT/s_P_ADDR_2_1 to BLOCK_A_MEM_GEN[17].MEMA/i_addrb_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.236   0.495  FSM_UNIT/s_P_ADDR_2_1 (FSM_UNIT/s_P_ADDR_2_1)
     LUT3:I0->O          252   0.043   0.774  FSM_UNIT/Mmux_fsm_ADDRB31 (s_fsm_ADDRB<2>)
     LUT6:I1->O            5   0.043   0.373  BLOCK_A_MEM_GEN[17].MEMA/GND_27_o_ADDRB[8]_LessThan_16_o11 (BLOCK_A_MEM_GEN[17].MEMA/GND_27_o_ADDRB[8]_LessThan_16_o1)
     LUT6:I5->O            6   0.043   0.378  BLOCK_A_MEM_GEN[17].MEMA/GND_27_o_ADDRB[8]_LessThan_16_o12 (BLOCK_A_MEM_GEN[17].MEMA/GND_27_o_ADDRB[8]_LessThan_16_o)
     LUT6:I5->O            1   0.043   0.350  BLOCK_A_MEM_GEN[17].MEMA/Mmux_ADDRB[8]_ADDRB[8]_mux_20_OUT9613 (BLOCK_A_MEM_GEN[17].MEMA/Mmux_ADDRB[8]_ADDRB[8]_mux_20_OUT961)
     LUT6:I5->O            1   0.043   0.000  BLOCK_A_MEM_GEN[17].MEMA/Mmux_ADDRB[8]_ADDRB[8]_mux_20_OUT9 (BLOCK_A_MEM_GEN[17].MEMA/ADDRB[8]_ADDRB[8]_mux_20_OUT<8>)
     FD:D                     -0.000          BLOCK_A_MEM_GEN[17].MEMA/i_addrb_8
    ----------------------------------------
    Total                      2.821ns (0.451ns logic, 2.370ns route)
                                       (16.0% logic, 84.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 4261 / 1668
-------------------------------------------------------------------------
Offset:              2.415ns (Levels of Logic = 5)
  Source:            P_SHFT_IN (PAD)
  Destination:       BLOCK_A_MEM_GEN[31].MEMA/i_addrb_6 (FF)
  Destination Clock: CLK rising

  Data Path: P_SHFT_IN to BLOCK_A_MEM_GEN[31].MEMA/i_addrb_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            42   0.000   0.627  P_SHFT_IN_IBUF (P_SHFT_IN_IBUF)
     LUT3:I0->O          502   0.043   0.739  Mmux_s_MUL_P_SHFT11 (s_MUL_P_SHFT)
     LUT6:I2->O            2   0.043   0.527  BLOCK_A_MEM_GEN[31].MEMA/Mmux_ADDRB[8]_ADDRB[8]_mux_20_OUT72_SW1 (N1063)
     LUT6:I2->O            1   0.043   0.350  BLOCK_A_MEM_GEN[31].MEMA/Mmux_ADDRB[8]_ADDRB[8]_mux_20_OUT72 (BLOCK_A_MEM_GEN[31].MEMA/Mmux_ADDRB[8]_ADDRB[8]_mux_20_OUT71)
     LUT5:I4->O            1   0.043   0.000  BLOCK_A_MEM_GEN[31].MEMA/Mmux_ADDRB[8]_ADDRB[8]_mux_20_OUT73 (BLOCK_A_MEM_GEN[31].MEMA/ADDRB[8]_ADDRB[8]_mux_20_OUT<6>)
     FD:D                     -0.000          BLOCK_A_MEM_GEN[31].MEMA/i_addrb_6
    ----------------------------------------
    Total                      2.415ns (0.172ns logic, 2.243ns route)
                                       (7.1% logic, 92.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 35 / 35
-------------------------------------------------------------------------
Offset:              0.699ns (Levels of Logic = 2)
  Source:            sec_inst (DSP)
  Destination:       DOUT<17> (PAD)
  Source Clock:      CLK rising

  Data Path: sec_inst to DOUT<17>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:CLK->out          3   0.348   0.351  sec_inst (sec_net)
     end scope: 'BLOCK_A_DSP_GEN[49].DSP/blk00000001:P<17>'
     end scope: 'BLOCK_A_DSP_GEN[49].DSP:p<17>'
     OBUF:I->O                 0.000          DOUT_17_OBUF (DOUT<17>)
    ----------------------------------------
    Total                      0.699ns (0.348ns logic, 0.351ns route)
                                       (49.8% logic, 50.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.821|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 97.00 secs
Total CPU time to Xst completion: 97.14 secs
 
--> 

Total memory usage is 519824 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   29 (   0 filtered)
Number of infos    :  116 (   0 filtered)

