<!DOCTYPE html>
<html lang="en">
<head>
	<meta char set="UTF-8">
	<title>
	EXP7
	</title>
</head>	
<body>
<h1>Narasimhan - EDM18B040</h1>
<h2>Synthesis report - Random Sequence Generator - 3 bits</h2>
 <p>#-----------------------------------------------------------<br>
# Vivado v2015.4 (64-bit)<br>
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015<br>
# IP Build 1412968 on Wed Nov 18 10:19:19 MST 2015<br>
# Start of session at: Mon Apr 05 09:11:31 2021<br>
# Process ID: 1900<br>
# Current directory: E:/Studies/Sem 6/VLSI lab/project_9/project_9.runs/synth_1<br>
# Command line: vivado.exe -log rseq3.vds -mode batch -messageDb vivado.pb -notrace -source rseq3.tcl<br>
# Log file: E:/Studies/Sem 6/VLSI lab/project_9/project_9.runs/synth_1/rseq3.vds<br>
# Journal file: E:/Studies/Sem 6/VLSI lab/project_9/project_9.runs/synth_1\vivado.jou<br>
#-----------------------------------------------------------<br>
source rseq3.tcl -notrace<br>
Command: synth_design -top rseq3 -part xc7z010iclg225-1L<br>
Starting synth_design<br>
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010i'<br>
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010i'<br>
---------------------------------------------------------------------------------<br>
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 270.645 ; gain = 99.070<br>
---------------------------------------------------------------------------------<br>
INFO: [Synth 8-638] synthesizing module 'rseq3' [E:/Studies/Sem 6/VLSI lab/project_9/project_9.srcs/sources_1/new/seq3.v:1]<br>
INFO: [Synth 8-638] synthesizing module 'DFF' [E:/Studies/Sem 6/VLSI lab/project_9/project_9.srcs/sources_1/new/Dff.v:1]<br>
INFO: [Synth 8-256] done synthesizing module 'DFF' (1#1) [E:/Studies/Sem 6/VLSI lab/project_9/project_9.srcs/sources_1/new/Dff.v:1]<br>
INFO: [Synth 8-256] done synthesizing module 'rseq3' (2#1) [E:/Studies/Sem 6/VLSI lab/project_9/project_9.srcs/sources_1/new/seq3.v:1]<br>
WARNING: [Synth 8-3331] design rseq3 has unconnected port q[3]<br>
---------------------------------------------------------------------------------<br>
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 304.816 ; gain = 133.242<br>
---------------------------------------------------------------------------------<br>
---------------------------------------------------------------------------------<br>
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 304.816 ; gain = 133.242<br>
---------------------------------------------------------------------------------<br>
---------------------------------------------------------------------------------<br>
Start Loading Part and Timing Information<br>
---------------------------------------------------------------------------------<br>
Loading part: xc7z010iclg225-1L<br>
INFO: [Device 21-403] Loading part xc7z010iclg225-1L<br>
---------------------------------------------------------------------------------<br>
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 304.816 ; gain = 133.242<br>
---------------------------------------------------------------------------------<br>
---------------------------------------------------------------------------------<br>
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 312.105 ; gain = 140.531<br>
---------------------------------------------------------------------------------</p>

<p>Report RTL Partitions: <br>
+-+--------------+------------+----------+<br>
| |RTL Partition |Replication |Instances |<br>
+-+--------------+------------+----------+<br>
+-+--------------+------------+----------+<br>
No constraint files found.<br>
---------------------------------------------------------------------------------<br>
Start RTL Component Statistics <br>
---------------------------------------------------------------------------------<br>
Detailed RTL Component Info : <br>
+---XORs : <br>
 2 Input 1 Bit XORs := 1 <br>
+---Registers : <br>
 1 Bit Registers := 3 <br>
---------------------------------------------------------------------------------<br>
Finished RTL Component Statistics <br>
---------------------------------------------------------------------------------<br>
---------------------------------------------------------------------------------<br>
Start RTL Hierarchical Component Statistics <br>
---------------------------------------------------------------------------------<br>
Hierarchical RTL Component report <br>
Module rseq3 <br>
Detailed RTL Component Info : <br>
+---XORs : <br>
 2 Input 1 Bit XORs := 1 <br>
Module DFF <br>
Detailed RTL Component Info : <br>
+---Registers : <br>
 1 Bit Registers := 1 <br>
---------------------------------------------------------------------------------<br>
Finished RTL Hierarchical Component Statistics<br>
---------------------------------------------------------------------------------<br>
---------------------------------------------------------------------------------<br>
Start Part Resource Summary<br>
---------------------------------------------------------------------------------<br>
Part Resources:<br>
DSPs: 80 (col length:40)<br>
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)<br>
---------------------------------------------------------------------------------<br>
Finished Part Resource Summary<br>
---------------------------------------------------------------------------------<br>
Start Parallel Synthesis Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 435.230 ; gain = 263.656<br>
---------------------------------------------------------------------------------<br>
Start Cross Boundary Optimization<br>
---------------------------------------------------------------------------------<br>
WARNING: [Synth 8-3331] design rseq3 has unconnected port q[3]<br>
---------------------------------------------------------------------------------<br>
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 436.500 ; gain = 264.926<br>
---------------------------------------------------------------------------------<br>
Finished Parallel Reinference : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 436.500 ; gain = 264.926</p>

<p>Report RTL Partitions: <br>
+-+--------------+------------+----------+<br>
| |RTL Partition |Replication |Instances |<br>
+-+--------------+------------+----------+<br>
+-+--------------+------------+----------+<br>
No constraint files found.<br>
---------------------------------------------------------------------------------<br>
Start Area Optimization<br>
---------------------------------------------------------------------------------<br>
---------------------------------------------------------------------------------<br>
Finished Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 444.547 ; gain = 272.973<br>
---------------------------------------------------------------------------------<br>
Finished Parallel Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 444.547 ; gain = 272.973</p>

<p>Report RTL Partitions: <br>
+-+--------------+------------+----------+<br>
| |RTL Partition |Replication |Instances |<br>
+-+--------------+------------+----------+<br>
+-+--------------+------------+----------+<br>
---------------------------------------------------------------------------------<br>
Start Timing Optimization<br>
---------------------------------------------------------------------------------<br>
No constraint files found.<br>
---------------------------------------------------------------------------------<br>
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 444.547 ; gain = 272.973<br>
---------------------------------------------------------------------------------</p>

<p>Report RTL Partitions: <br>
+-+--------------+------------+----------+<br>
| |RTL Partition |Replication |Instances |<br>
+-+--------------+------------+----------+<br>
+-+--------------+------------+----------+<br>
---------------------------------------------------------------------------------<br>
Start Technology Mapping<br>
---------------------------------------------------------------------------------<br>
---------------------------------------------------------------------------------<br>
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 454.254 ; gain = 282.680<br>
---------------------------------------------------------------------------------<br>
Finished Parallel Technology Mapping Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 454.254 ; gain = 282.680</p>

<p>Report RTL Partitions: <br>
+-+--------------+------------+----------+<br>
| |RTL Partition |Replication |Instances |<br>
+-+--------------+------------+----------+<br>
+-+--------------+------------+----------+<br>
Finished Parallel Synthesis Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 454.254 ; gain = 282.680<br>
---------------------------------------------------------------------------------<br>
Start IO Insertion<br>
---------------------------------------------------------------------------------<br>
---------------------------------------------------------------------------------<br>
Start Flattening Before IO Insertion<br>
---------------------------------------------------------------------------------<br>
---------------------------------------------------------------------------------<br>
Finished Flattening Before IO Insertion<br>
---------------------------------------------------------------------------------<br>
---------------------------------------------------------------------------------<br>
Start Final Netlist Cleanup<br>
---------------------------------------------------------------------------------<br>
---------------------------------------------------------------------------------<br>
Finished Final Netlist Cleanup<br>
---------------------------------------------------------------------------------<br>
---------------------------------------------------------------------------------<br>
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 454.254 ; gain = 282.680<br>
---------------------------------------------------------------------------------</p>

<p>Report Check Netlist: <br>
+------+------------------+-------+---------+-------+------------------+<br>
| |Item |Errors |Warnings |Status |Description |<br>
+------+------------------+-------+---------+-------+------------------+<br>
|1 |multi_driven_nets | 0| 0|Passed |Multi driven nets |<br>
+------+------------------+-------+---------+-------+------------------+<br>
---------------------------------------------------------------------------------<br>
Start Renaming Generated Instances<br>
---------------------------------------------------------------------------------<br>
---------------------------------------------------------------------------------<br>
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 454.254 ; gain = 282.680<br>
---------------------------------------------------------------------------------</p>

<p>Report RTL Partitions: <br>
+-+--------------+------------+----------+<br>
| |RTL Partition |Replication |Instances |<br>
+-+--------------+------------+----------+<br>
+-+--------------+------------+----------+<br>
---------------------------------------------------------------------------------<br>
Start Rebuilding User Hierarchy<br>
---------------------------------------------------------------------------------<br>
---------------------------------------------------------------------------------<br>
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 454.254 ; gain = 282.680<br>
---------------------------------------------------------------------------------<br>
---------------------------------------------------------------------------------<br>
Start Renaming Generated Ports<br>
---------------------------------------------------------------------------------<br>
---------------------------------------------------------------------------------<br>
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 454.254 ; gain = 282.680<br>
---------------------------------------------------------------------------------<br>
---------------------------------------------------------------------------------<br>
Start Handling Custom Attributes<br>
---------------------------------------------------------------------------------<br>
---------------------------------------------------------------------------------<br>
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 454.254 ; gain = 282.680<br>
---------------------------------------------------------------------------------<br>
---------------------------------------------------------------------------------<br>
Start Renaming Generated Nets<br>
---------------------------------------------------------------------------------<br>
---------------------------------------------------------------------------------<br>
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 454.254 ; gain = 282.680<br>
---------------------------------------------------------------------------------<br>
---------------------------------------------------------------------------------<br>
Start Writing Synthesis Report<br>
---------------------------------------------------------------------------------</p>

<p>Report BlackBoxes: <br>
+-+--------------+----------+<br>
| |BlackBox name |Instances |<br>
+-+--------------+----------+<br>
+-+--------------+----------+</p>

<p>Report Cell Usage: <br>
+------+------+------+<br>
| |Cell |Count |<br>
+------+------+------+<br>
|1 |BUFG | 1|<br>
|2 |LUT2 | 2|<br>
|3 |LUT3 | 1|<br>
|4 |FDRE | 3|<br>
|5 |IBUF | 2|<br>
|6 |OBUF | 3|<br>
|7 |OBUFT | 1|<br>
+------+------+------+</p>

<p>Report Instance Areas: <br>
+------+---------+-------+------+<br>
| |Instance |Module |Cells |<br>
+------+---------+-------+------+<br>
|1 |top | | 13|<br>
|2 | D1 |DFF | 2|<br>
|3 | D3 |DFF_0 | 3|<br>
|4 | D4 |DFF_1 | 1|<br>
+------+---------+-------+------+<br>
---------------------------------------------------------------------------------<br>
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 454.254 ; gain = 282.680<br>
---------------------------------------------------------------------------------<br>
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.<br>
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 454.254 ; gain = 239.230<br>
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 454.254 ; gain = 282.680<br>
INFO: [Project 1-571] Translating synthesized netlist<br>
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement<br>
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds<br>
INFO: [Project 1-570] Preparing netlist for logic optimization<br>
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).<br>
INFO: [Project 1-111] Unisim Transformation Summary:<br>
No Unisim elements were transformed.</p>

<p>INFO: [Common 17-83] Releasing license: Synthesis<br>
13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.<br>
synth_design completed successfully<br>
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 514.199 ; gain = 326.762<br>
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 514.199 ; gain = 0.000<br>
INFO: [Common 17-206] Exiting Vivado at Mon Apr 05 09:11:50 2021...<br>
</p>
</body>
</html>
