$date
	Thu Apr 14 14:22:38 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module teste $end
$var wire 1 ! clock $end
$upscope $end
$scope module teste $end
$var wire 1 " saida1 $end
$upscope $end
$scope module teste $end
$var wire 1 # saida2 $end
$upscope $end
$scope module teste $end
$var wire 1 $ saida3 $end
$upscope $end
$scope module teste $end
$var wire 1 % saida4 $end
$upscope $end
$scope module teste $end
$var wire 1 & saida5 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
x%
x$
0#
0"
0!
$end
#6
1"
#12
1$
1&
0"
1!
#15
0&
#18
0$
1"
#24
1$
1%
0"
0!
#30
0$
1"
#36
1&
1$
0"
1!
#39
0&
#42
0$
1"
#48
1$
0"
0!
1#
#54
0$
1"
#60
1&
1$
0"
1!
#63
0&
#66
0$
1"
#72
1$
0"
0!
1%
#78
0$
1"
#84
1&
1$
0"
1!
#87
0&
#90
0$
1"
#96
1$
0"
0!
0#
#102
0$
1"
#108
1&
1$
0"
1!
#111
0&
#114
0$
1"
#120
1$
0"
0!
1%
