(S (PP (IN In) (NP (DT this) (NN work))) (, ,) (NP (PRP we)) (VP (VBP present) (NP (NP (DT a) (NN class)) (PP (IN of) (NP (JJ new) (NNS designs)))) (PP (IN for) (NP (NP (JJ reversible) (NN binary)) (CC and) (NP (NN BCD) (NN adder) (NNS circuits))))) (. .))
(S (NP (DT The) (VBN proposed) (NNS designs)) (VP (VP (VBP are) (ADVP (RB primarily)) (VP (VBN optimized) (PP (IN for) (NP (NP (NP (DT the) (NN number)) (PP (IN of) (NP (NN ancilla) (NNS inputs)))) (CC and) (NP (NP (DT the) (NN number)) (PP (IN of) (NP (NN garbage) (NNS outputs)))))))) (CC and) (VP (VBP are) (VP (VBN designed) (PP (IN for) (NP (ADJP (JJ possible) (JJS best)) (NNS values))) (PP (IN for) (NP (DT the) (NN quantum) (NN cost) (CC and) (NN delay)))))) (. .))
(S (ADVP (RB First)) (, ,) (NP (PRP we)) (VP (VBP propose) (SBAR (S (NP (NP (CD two) (JJ new) (NNS designs)) (PP (IN for) (NP (DT the) (JJ reversible) (NN ripple)))) (VP (VBP carry) (NP (NP (NN adder)) (: :) (S (LST (-LRB- -LRB-) (LS i) (-RRB- -RRB-)) (S (NP (NP (CD one)) (PP (IN with) (NP (DT no) (NN input)))) (VP (VB carry) (NP ($ $) (CD c_0)) (S (NP (NML (NML ($ $)) (CC and) (NML (DT no) (NN ancilla) (NN input))) (NNS bits))))) (, ,) (CC and) (S (LST (-LRB- -LRB-) (LS ii) (-RRB- -RRB-)) (NP (NP (CD one)) (PP (IN with) (NP (NN input)))) (VP (VBP carry) (NP (NP (NP ($ $) (CD c_0)) (NP ($ $))) (CC and) (NP (NP (DT no) (NN ancilla)) (NP (NN input) (NNS bits)))))))))))) (. .))
(S (NP (DT The) (VBN proposed) (JJ reversible) (NN ripple)) (VP (VBP carry) (SBAR (S (NP (NP (NN adder) (NNS designs)) (PP (IN with) (NP (DT no) (NML (NN ancilla) (NN input)) (NNS bits)))) (VP (VBP have) (NP (NP (JJR less) (NN quantum) (NN cost)) (CC and) (NP (NN logic) (NN depth) (PRN (-LRB- -LRB-) (NP (NN delay)) (-RRB- -RRB-)))) (PP (VBN compared) (PP (IN to) (NP (NP (PRP$ their) (VBG existing) (NNS counterparts)) (PP (IN in) (NP (DT the) (NN literature)))))))))) (. .))
(S (PP (IN In) (NP (DT these) (NNS designs))) (, ,) (NP (NP (DT the) (NN quantum) (NN cost)) (CC and) (NP (NN delay))) (VP (VBP are) (VP (VBN reduced) (PP (IN by) (S (VP (VBG deriving) (NP (NNS designs)) (PP (VBN based) (PP (IN on) (NP (NP (DT the) (JJ reversible) (NNP Peres) (NN gate)) (CC and) (NP (DT the) (NN TR) (NN gate)))))))))) (. .))
(S (S (ADVP (RB Next)) (, ,) (NP (NP (CD four) (JJ new) (NNS designs)) (PP (IN for) (NP (DT the) (JJ reversible) (NN BCD) (NN adder)))) (VP (VBP are) (VP (VBN presented) (PP (VBN based) (PP (IN on) (NP (DT the) (VBG following) (CD two) (NNS approaches))))))) (: :) (S (LST (-LRB- -LRB-) (LS i) (-RRB- -RRB-)) (S (NP (DT the) (NN addition)) (VP (VBZ is) (VP (VBN performed) (PP (IN in) (NP (JJ binary) (NN mode)))))) (CC and) (S (S (NP (NN correction)) (VP (VBZ is) (VP (VBN applied) (S (VP (TO to) (VP (VB convert) (PP (IN to) (NP (NNP BCD))) (SBAR (WHADVP (WRB when)) (S (VP (VBN required) (PP (IN through) (NP (NN detection) (CC and) (NN correction)))))))))))) (, ,) (CC and) (S (LST (-LRB- -LRB-) (LS ii) (-RRB- -RRB-)) (NP (DT the) (NN addition)) (VP (VBZ is) (VP (VBN performed) (PP (IN in) (NP (JJ binary) (NN mode))))))) (CC and) (S (NP (DT the) (NN result)) (VP (VBZ is) (ADVP (RB always)) (VP (VBN converted) (S (VP (VBG using) (NP (DT a) (NN binary)) (PP (IN to) (NP (NN BCD) (NN converter))))))))) (. .))
(S (NP (NP (DT The) (VBN proposed) (JJ reversible) (NN binary)) (CC and) (NP (NN BCD) (NNS adders))) (VP (MD can) (VP (VP (VB be) (VP (VBN applied) (PP (IN in) (NP (NP (DT a) (JJ wide) (NN variety)) (PP (IN of) (NP (JJ digital) (NML (NN signal) (NN processing)) (NNS applications))))))) (CC and) (VP (VB constitute) (NP (NP (JJ important) (NN design) (NNS components)) (PP (IN of) (NP (JJ reversible) (NN computing))))))) (. .))
