<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Piranha Protocol: /home/erik/proj/piranha/code/piranha-ptc/src/receiver/mbed/TARGET_K64F/TARGET_Freescale/TARGET_KPSDK_MCUS/TARGET_MCU_K64F/device/device/MK64F12/MK64F12_cmt.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Piranha Protocol
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_4dd06f84ff0c2c0d8227dfb3af2820d4.html">receiver</a></li><li class="navelem"><a class="el" href="dir_04e8307d56e31a10e3a5239c0561fcb9.html">mbed</a></li><li class="navelem"><a class="el" href="dir_0d1596fee71cb5f74f2325fe2d14ae7d.html">TARGET_K64F</a></li><li class="navelem"><a class="el" href="dir_191413702d43edbcf8b8249aa91c2c16.html">TARGET_Freescale</a></li><li class="navelem"><a class="el" href="dir_562e66b3a2121a794d2fd0ba34abfb22.html">TARGET_KPSDK_MCUS</a></li><li class="navelem"><a class="el" href="dir_8a2319748e5baef7f0bc26c84460fd80.html">TARGET_MCU_K64F</a></li><li class="navelem"><a class="el" href="dir_65c54f4b9c9f4933d4f74128245c8ebd.html">device</a></li><li class="navelem"><a class="el" href="dir_55b6c6873faa054c648791131de6b239.html">device</a></li><li class="navelem"><a class="el" href="dir_383a78fc9734a67b45415e04393c23e4.html">MK64F12</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MK64F12_cmt.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">**     Compilers:           Keil ARM C/C++ Compiler</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">**                          Freescale C/C++ for Embedded ARM</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">**                          GNU C Compiler</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">**                          IAR ANSI C/C++ Compiler for ARM</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">**     Reference manual:    K64P144M120SF5RM, Rev.2, January 2014</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">**     Version:             rev. 2.5, 2014-02-10</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">**     Build:               b140604</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">**     Abstract:</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">**         Extension to the CMSIS register access layer header.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">**     Copyright (c) 2014 Freescale Semiconductor, Inc.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">**     All rights reserved.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">**     Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">**     are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">**     o Redistributions of source code must retain the above copyright notice, this list</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">**       of conditions and the following disclaimer.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">**     o Redistributions in binary form must reproduce the above copyright notice, this</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">**       list of conditions and the following disclaimer in the documentation and/or</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">**       other materials provided with the distribution.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">**     o Neither the name of Freescale Semiconductor, Inc. nor the names of its</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">**       contributors may be used to endorse or promote products derived from this</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">**       software without specific prior written permission.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">**     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot; AND</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">**     ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">**     WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">**     DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">**     ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">**     (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">**     LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">**     ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">**     (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">**     SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">**     http:                 www.freescale.com</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">**     mail:                 support@freescale.com</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">**     Revisions:</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">**     - rev. 1.0 (2013-08-12)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">**         Initial version.</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">**     - rev. 2.0 (2013-10-29)</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">**         Register accessor macros added to the memory map.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">**         Symbols for Processor Expert memory map compatibility added to the memory map.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">**         Startup file for gcc has been updated according to CMSIS 3.2.</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">**         System initialization updated.</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">**         MCG - registers updated.</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">**         PORTA, PORTB, PORTC, PORTE - registers for digital filter removed.</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">**     - rev. 2.1 (2013-10-30)</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">**         Definition of BITBAND macros updated to support peripherals with 32-bit acces disabled.</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">**     - rev. 2.2 (2013-12-09)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">**         DMA - EARS register removed.</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">**         AIPS0, AIPS1 - MPRA register updated.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">**     - rev. 2.3 (2014-01-24)</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">**         Update according to reference manual rev. 2</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">**         ENET, MCG, MCM, SIM, USB - registers updated</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">**     - rev. 2.4 (2014-02-10)</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">**     - rev. 2.5 (2014-02-10)</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">**         The declaration of clock configurations has been moved to separate header file system_MK64F12.h</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">**         Update of SystemInit() and SystemCoreClockUpdate() functions.</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">**         Module access macro module_BASES replaced by module_BASE_PTRS.</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">**</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">** ###################################################################</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * WARNING! DO NOT EDIT THIS FILE DIRECTLY!</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> * This file was generated automatically and any changes may be lost.</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#ifndef __HW_CMT_REGISTERS_H__</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define __HW_CMT_REGISTERS_H__</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#include &quot;MK64F12.h&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#include &quot;fsl_bitaccess.h&quot;</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * MK64F12 CMT</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"> * Carrier Modulator Transmitter</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"> * Registers defined in this header file:</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> * - HW_CMT_CGH1 - CMT Carrier Generator High Data Register 1</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment"> * - HW_CMT_CGL1 - CMT Carrier Generator Low Data Register 1</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> * - HW_CMT_CGH2 - CMT Carrier Generator High Data Register 2</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * - HW_CMT_CGL2 - CMT Carrier Generator Low Data Register 2</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> * - HW_CMT_OC - CMT Output Control Register</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * - HW_CMT_MSC - CMT Modulator Status and Control Register</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> * - HW_CMT_CMD1 - CMT Modulator Data Register Mark High</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment"> * - HW_CMT_CMD2 - CMT Modulator Data Register Mark Low</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment"> * - HW_CMT_CMD3 - CMT Modulator Data Register Space High</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> * - HW_CMT_CMD4 - CMT Modulator Data Register Space Low</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> * - HW_CMT_PPS - CMT Primary Prescaler Register</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> * - HW_CMT_DMA - CMT Direct Memory Access Register</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> * - hw_cmt_t - Struct containing all module registers.</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define HW_CMT_INSTANCE_COUNT (1U) </span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> * HW_CMT_CGH1 - CMT Carrier Generator High Data Register 1</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="union__hw__cmt__cgh1.html">  122</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cmt__cgh1.html">_hw_cmt_cgh1</a></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;{</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    uint8_t U;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="struct__hw__cmt__cgh1_1_1__hw__cmt__cgh1__bitfields.html">  125</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cmt__cgh1_1_1__hw__cmt__cgh1__bitfields.html">_hw_cmt_cgh1_bitfields</a></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    {</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="struct__hw__cmt__cgh1_1_1__hw__cmt__cgh1__bitfields.html#a1654e7ff0d3df453ebc981184addbb72">  127</a></span>&#160;        uint8_t <a class="code" href="struct__hw__cmt__cgh1_1_1__hw__cmt__cgh1__bitfields.html#a1654e7ff0d3df453ebc981184addbb72">PH</a> : 8;                </div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    } B;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;} <a class="code" href="union__hw__cmt__cgh1.html">hw_cmt_cgh1_t</a>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define HW_CMT_CGH1_ADDR(x)      ((x) + 0x0U)</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define HW_CMT_CGH1(x)           (*(__IO hw_cmt_cgh1_t *) HW_CMT_CGH1_ADDR(x))</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define HW_CMT_CGH1_RD(x)        (HW_CMT_CGH1(x).U)</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define HW_CMT_CGH1_WR(x, v)     (HW_CMT_CGH1(x).U = (v))</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define HW_CMT_CGH1_SET(x, v)    (HW_CMT_CGH1_WR(x, HW_CMT_CGH1_RD(x) |  (v)))</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define HW_CMT_CGH1_CLR(x, v)    (HW_CMT_CGH1_WR(x, HW_CMT_CGH1_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define HW_CMT_CGH1_TOG(x, v)    (HW_CMT_CGH1_WR(x, HW_CMT_CGH1_RD(x) ^  (v)))</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"> * Constants &amp; macros for individual CMT_CGH1 bitfields</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define BP_CMT_CGH1_PH       (0U)          </span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define BM_CMT_CGH1_PH       (0xFFU)       </span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define BS_CMT_CGH1_PH       (8U)          </span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define BR_CMT_CGH1_PH(x)    (HW_CMT_CGH1(x).U)</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define BF_CMT_CGH1_PH(v)    ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMT_CGH1_PH) &amp; BM_CMT_CGH1_PH)</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define BW_CMT_CGH1_PH(x, v) (HW_CMT_CGH1_WR(x, v))</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> * HW_CMT_CGL1 - CMT Carrier Generator Low Data Register 1</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="union__hw__cmt__cgl1.html">  186</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cmt__cgl1.html">_hw_cmt_cgl1</a></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;{</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    uint8_t U;</div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="struct__hw__cmt__cgl1_1_1__hw__cmt__cgl1__bitfields.html">  189</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cmt__cgl1_1_1__hw__cmt__cgl1__bitfields.html">_hw_cmt_cgl1_bitfields</a></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    {</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="struct__hw__cmt__cgl1_1_1__hw__cmt__cgl1__bitfields.html#ab2c15530450b6370cd89f0a4988a7c60">  191</a></span>&#160;        uint8_t PL : 8;                </div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    } B;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;} <a class="code" href="union__hw__cmt__cgl1.html">hw_cmt_cgl1_t</a>;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define HW_CMT_CGL1_ADDR(x)      ((x) + 0x1U)</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define HW_CMT_CGL1(x)           (*(__IO hw_cmt_cgl1_t *) HW_CMT_CGL1_ADDR(x))</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define HW_CMT_CGL1_RD(x)        (HW_CMT_CGL1(x).U)</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define HW_CMT_CGL1_WR(x, v)     (HW_CMT_CGL1(x).U = (v))</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define HW_CMT_CGL1_SET(x, v)    (HW_CMT_CGL1_WR(x, HW_CMT_CGL1_RD(x) |  (v)))</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define HW_CMT_CGL1_CLR(x, v)    (HW_CMT_CGL1_WR(x, HW_CMT_CGL1_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define HW_CMT_CGL1_TOG(x, v)    (HW_CMT_CGL1_WR(x, HW_CMT_CGL1_RD(x) ^  (v)))</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"> * Constants &amp; macros for individual CMT_CGL1 bitfields</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define BP_CMT_CGL1_PL       (0U)          </span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define BM_CMT_CGL1_PL       (0xFFU)       </span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define BS_CMT_CGL1_PL       (8U)          </span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define BR_CMT_CGL1_PL(x)    (HW_CMT_CGL1(x).U)</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define BF_CMT_CGL1_PL(v)    ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMT_CGL1_PL) &amp; BM_CMT_CGL1_PL)</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define BW_CMT_CGL1_PL(x, v) (HW_CMT_CGL1_WR(x, v))</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"> * HW_CMT_CGH2 - CMT Carrier Generator High Data Register 2</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="union__hw__cmt__cgh2.html">  250</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cmt__cgh2.html">_hw_cmt_cgh2</a></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;{</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    uint8_t U;</div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="struct__hw__cmt__cgh2_1_1__hw__cmt__cgh2__bitfields.html">  253</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cmt__cgh2_1_1__hw__cmt__cgh2__bitfields.html">_hw_cmt_cgh2_bitfields</a></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    {</div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="struct__hw__cmt__cgh2_1_1__hw__cmt__cgh2__bitfields.html#aa2a207763abc4350f2e6deac03d07dbf">  255</a></span>&#160;        uint8_t SH : 8;                </div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    } B;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;} <a class="code" href="union__hw__cmt__cgh2.html">hw_cmt_cgh2_t</a>;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define HW_CMT_CGH2_ADDR(x)      ((x) + 0x2U)</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define HW_CMT_CGH2(x)           (*(__IO hw_cmt_cgh2_t *) HW_CMT_CGH2_ADDR(x))</span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define HW_CMT_CGH2_RD(x)        (HW_CMT_CGH2(x).U)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define HW_CMT_CGH2_WR(x, v)     (HW_CMT_CGH2(x).U = (v))</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define HW_CMT_CGH2_SET(x, v)    (HW_CMT_CGH2_WR(x, HW_CMT_CGH2_RD(x) |  (v)))</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define HW_CMT_CGH2_CLR(x, v)    (HW_CMT_CGH2_WR(x, HW_CMT_CGH2_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define HW_CMT_CGH2_TOG(x, v)    (HW_CMT_CGH2_WR(x, HW_CMT_CGH2_RD(x) ^  (v)))</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment"> * Constants &amp; macros for individual CMT_CGH2 bitfields</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define BP_CMT_CGH2_SH       (0U)          </span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define BM_CMT_CGH2_SH       (0xFFU)       </span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define BS_CMT_CGH2_SH       (8U)          </span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define BR_CMT_CGH2_SH(x)    (HW_CMT_CGH2(x).U)</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define BF_CMT_CGH2_SH(v)    ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMT_CGH2_SH) &amp; BM_CMT_CGH2_SH)</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define BW_CMT_CGH2_SH(x, v) (HW_CMT_CGH2_WR(x, v))</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"> * HW_CMT_CGL2 - CMT Carrier Generator Low Data Register 2</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="union__hw__cmt__cgl2.html">  314</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cmt__cgl2.html">_hw_cmt_cgl2</a></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;{</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    uint8_t U;</div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="struct__hw__cmt__cgl2_1_1__hw__cmt__cgl2__bitfields.html">  317</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cmt__cgl2_1_1__hw__cmt__cgl2__bitfields.html">_hw_cmt_cgl2_bitfields</a></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    {</div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="struct__hw__cmt__cgl2_1_1__hw__cmt__cgl2__bitfields.html#a63a0fea44005cd7949328fd662bbda94">  319</a></span>&#160;        uint8_t SL : 8;                </div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    } B;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;} <a class="code" href="union__hw__cmt__cgl2.html">hw_cmt_cgl2_t</a>;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define HW_CMT_CGL2_ADDR(x)      ((x) + 0x3U)</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define HW_CMT_CGL2(x)           (*(__IO hw_cmt_cgl2_t *) HW_CMT_CGL2_ADDR(x))</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define HW_CMT_CGL2_RD(x)        (HW_CMT_CGL2(x).U)</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define HW_CMT_CGL2_WR(x, v)     (HW_CMT_CGL2(x).U = (v))</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define HW_CMT_CGL2_SET(x, v)    (HW_CMT_CGL2_WR(x, HW_CMT_CGL2_RD(x) |  (v)))</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define HW_CMT_CGL2_CLR(x, v)    (HW_CMT_CGL2_WR(x, HW_CMT_CGL2_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define HW_CMT_CGL2_TOG(x, v)    (HW_CMT_CGL2_WR(x, HW_CMT_CGL2_RD(x) ^  (v)))</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment"> * Constants &amp; macros for individual CMT_CGL2 bitfields</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define BP_CMT_CGL2_SL       (0U)          </span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define BM_CMT_CGL2_SL       (0xFFU)       </span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define BS_CMT_CGL2_SL       (8U)          </span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define BR_CMT_CGL2_SL(x)    (HW_CMT_CGL2(x).U)</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define BF_CMT_CGL2_SL(v)    ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMT_CGL2_SL) &amp; BM_CMT_CGL2_SL)</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor">#define BW_CMT_CGL2_SL(x, v) (HW_CMT_CGL2_WR(x, v))</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment"> * HW_CMT_OC - CMT Output Control Register</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="union__hw__cmt__oc.html">  377</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cmt__oc.html">_hw_cmt_oc</a></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;{</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    uint8_t U;</div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="struct__hw__cmt__oc_1_1__hw__cmt__oc__bitfields.html">  380</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cmt__oc_1_1__hw__cmt__oc__bitfields.html">_hw_cmt_oc_bitfields</a></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    {</div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="struct__hw__cmt__oc_1_1__hw__cmt__oc__bitfields.html#af44f921c9cf80708fe73a6dda8bc950e">  382</a></span>&#160;        uint8_t RESERVED0 : 5;         </div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="struct__hw__cmt__oc_1_1__hw__cmt__oc__bitfields.html#a77f6c985c653dad5faba1b75527c1d01">  383</a></span>&#160;        uint8_t IROPEN : 1;            </div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="struct__hw__cmt__oc_1_1__hw__cmt__oc__bitfields.html#a462021c86227a2ad60a08d75f2b25efa">  384</a></span>&#160;        uint8_t CMTPOL : 1;            </div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="struct__hw__cmt__oc_1_1__hw__cmt__oc__bitfields.html#a7c8f9edca6a8700dbb4d48b572400939">  385</a></span>&#160;        uint8_t IROL : 1;              </div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    } B;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;} <a class="code" href="union__hw__cmt__oc.html">hw_cmt_oc_t</a>;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define HW_CMT_OC_ADDR(x)        ((x) + 0x4U)</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define HW_CMT_OC(x)             (*(__IO hw_cmt_oc_t *) HW_CMT_OC_ADDR(x))</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define HW_CMT_OC_RD(x)          (HW_CMT_OC(x).U)</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define HW_CMT_OC_WR(x, v)       (HW_CMT_OC(x).U = (v))</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define HW_CMT_OC_SET(x, v)      (HW_CMT_OC_WR(x, HW_CMT_OC_RD(x) |  (v)))</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define HW_CMT_OC_CLR(x, v)      (HW_CMT_OC_WR(x, HW_CMT_OC_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define HW_CMT_OC_TOG(x, v)      (HW_CMT_OC_WR(x, HW_CMT_OC_RD(x) ^  (v)))</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment"> * Constants &amp; macros for individual CMT_OC bitfields</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define BP_CMT_OC_IROPEN     (5U)          </span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define BM_CMT_OC_IROPEN     (0x20U)       </span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define BS_CMT_OC_IROPEN     (1U)          </span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define BR_CMT_OC_IROPEN(x)  (BITBAND_ACCESS8(HW_CMT_OC_ADDR(x), BP_CMT_OC_IROPEN))</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define BF_CMT_OC_IROPEN(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMT_OC_IROPEN) &amp; BM_CMT_OC_IROPEN)</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define BW_CMT_OC_IROPEN(x, v) (BITBAND_ACCESS8(HW_CMT_OC_ADDR(x), BP_CMT_OC_IROPEN) = (v))</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor">#define BP_CMT_OC_CMTPOL     (6U)          </span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="preprocessor">#define BM_CMT_OC_CMTPOL     (0x40U)       </span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="preprocessor">#define BS_CMT_OC_CMTPOL     (1U)          </span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor">#define BR_CMT_OC_CMTPOL(x)  (BITBAND_ACCESS8(HW_CMT_OC_ADDR(x), BP_CMT_OC_CMTPOL))</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor">#define BF_CMT_OC_CMTPOL(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMT_OC_CMTPOL) &amp; BM_CMT_OC_CMTPOL)</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor">#define BW_CMT_OC_CMTPOL(x, v) (BITBAND_ACCESS8(HW_CMT_OC_ADDR(x), BP_CMT_OC_CMTPOL) = (v))</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#define BP_CMT_OC_IROL       (7U)          </span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor">#define BM_CMT_OC_IROL       (0x80U)       </span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor">#define BS_CMT_OC_IROL       (1U)          </span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="preprocessor">#define BR_CMT_OC_IROL(x)    (BITBAND_ACCESS8(HW_CMT_OC_ADDR(x), BP_CMT_OC_IROL))</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define BF_CMT_OC_IROL(v)    ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMT_OC_IROL) &amp; BM_CMT_OC_IROL)</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="preprocessor">#define BW_CMT_OC_IROL(x, v) (BITBAND_ACCESS8(HW_CMT_OC_ADDR(x), BP_CMT_OC_IROL) = (v))</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment"> * HW_CMT_MSC - CMT Modulator Status and Control Register</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="union__hw__cmt__msc.html">  495</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cmt__msc.html">_hw_cmt_msc</a></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;{</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    uint8_t U;</div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="struct__hw__cmt__msc_1_1__hw__cmt__msc__bitfields.html">  498</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cmt__msc_1_1__hw__cmt__msc__bitfields.html">_hw_cmt_msc_bitfields</a></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    {</div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="struct__hw__cmt__msc_1_1__hw__cmt__msc__bitfields.html#a210e1d713c948666eae5496a4e37d613">  500</a></span>&#160;        uint8_t MCGEN : 1;             </div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="struct__hw__cmt__msc_1_1__hw__cmt__msc__bitfields.html#a981da42c6c3826de721e55657ea819d1">  501</a></span>&#160;        uint8_t EOCIE : 1;             </div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="struct__hw__cmt__msc_1_1__hw__cmt__msc__bitfields.html#a1490cbe72b198d21eecc488b41eee44c">  502</a></span>&#160;        uint8_t FSK : 1;               </div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="struct__hw__cmt__msc_1_1__hw__cmt__msc__bitfields.html#a6bb2e1b1ed3e8cde9d8cbfacce89d892">  503</a></span>&#160;        uint8_t BASE : 1;              </div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="struct__hw__cmt__msc_1_1__hw__cmt__msc__bitfields.html#ac4e8faf7a8109033ffba1dfc6bab3dca">  504</a></span>&#160;        uint8_t EXSPC : 1;             </div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="struct__hw__cmt__msc_1_1__hw__cmt__msc__bitfields.html#a49a369c8d637b6c122f5791fc8c2420b">  505</a></span>&#160;        uint8_t CMTDIV : 2;            </div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="struct__hw__cmt__msc_1_1__hw__cmt__msc__bitfields.html#a1da3cd8c4fa96778690c4dadff76dbad">  506</a></span>&#160;        uint8_t EOCF : 1;              </div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    } B;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;} <a class="code" href="union__hw__cmt__msc.html">hw_cmt_msc_t</a>;</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define HW_CMT_MSC_ADDR(x)       ((x) + 0x5U)</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define HW_CMT_MSC(x)            (*(__IO hw_cmt_msc_t *) HW_CMT_MSC_ADDR(x))</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define HW_CMT_MSC_RD(x)         (HW_CMT_MSC(x).U)</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define HW_CMT_MSC_WR(x, v)      (HW_CMT_MSC(x).U = (v))</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define HW_CMT_MSC_SET(x, v)     (HW_CMT_MSC_WR(x, HW_CMT_MSC_RD(x) |  (v)))</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define HW_CMT_MSC_CLR(x, v)     (HW_CMT_MSC_WR(x, HW_CMT_MSC_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define HW_CMT_MSC_TOG(x, v)     (HW_CMT_MSC_WR(x, HW_CMT_MSC_RD(x) ^  (v)))</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment"> * Constants &amp; macros for individual CMT_MSC bitfields</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define BP_CMT_MSC_MCGEN     (0U)          </span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define BM_CMT_MSC_MCGEN     (0x01U)       </span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define BS_CMT_MSC_MCGEN     (1U)          </span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor">#define BR_CMT_MSC_MCGEN(x)  (BITBAND_ACCESS8(HW_CMT_MSC_ADDR(x), BP_CMT_MSC_MCGEN))</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="preprocessor">#define BF_CMT_MSC_MCGEN(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMT_MSC_MCGEN) &amp; BM_CMT_MSC_MCGEN)</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define BW_CMT_MSC_MCGEN(x, v) (BITBAND_ACCESS8(HW_CMT_MSC_ADDR(x), BP_CMT_MSC_MCGEN) = (v))</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define BP_CMT_MSC_EOCIE     (1U)          </span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define BM_CMT_MSC_EOCIE     (0x02U)       </span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define BS_CMT_MSC_EOCIE     (1U)          </span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor">#define BR_CMT_MSC_EOCIE(x)  (BITBAND_ACCESS8(HW_CMT_MSC_ADDR(x), BP_CMT_MSC_EOCIE))</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor">#define BF_CMT_MSC_EOCIE(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMT_MSC_EOCIE) &amp; BM_CMT_MSC_EOCIE)</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define BW_CMT_MSC_EOCIE(x, v) (BITBAND_ACCESS8(HW_CMT_MSC_ADDR(x), BP_CMT_MSC_EOCIE) = (v))</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define BP_CMT_MSC_FSK       (2U)          </span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define BM_CMT_MSC_FSK       (0x04U)       </span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor">#define BS_CMT_MSC_FSK       (1U)          </span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define BR_CMT_MSC_FSK(x)    (BITBAND_ACCESS8(HW_CMT_MSC_ADDR(x), BP_CMT_MSC_FSK))</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define BF_CMT_MSC_FSK(v)    ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMT_MSC_FSK) &amp; BM_CMT_MSC_FSK)</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor">#define BW_CMT_MSC_FSK(x, v) (BITBAND_ACCESS8(HW_CMT_MSC_ADDR(x), BP_CMT_MSC_FSK) = (v))</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define BP_CMT_MSC_BASE      (3U)          </span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define BM_CMT_MSC_BASE      (0x08U)       </span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define BS_CMT_MSC_BASE      (1U)          </span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">#define BR_CMT_MSC_BASE(x)   (BITBAND_ACCESS8(HW_CMT_MSC_ADDR(x), BP_CMT_MSC_BASE))</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">#define BF_CMT_MSC_BASE(v)   ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMT_MSC_BASE) &amp; BM_CMT_MSC_BASE)</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define BW_CMT_MSC_BASE(x, v) (BITBAND_ACCESS8(HW_CMT_MSC_ADDR(x), BP_CMT_MSC_BASE) = (v))</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define BP_CMT_MSC_EXSPC     (4U)          </span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define BM_CMT_MSC_EXSPC     (0x10U)       </span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define BS_CMT_MSC_EXSPC     (1U)          </span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define BR_CMT_MSC_EXSPC(x)  (BITBAND_ACCESS8(HW_CMT_MSC_ADDR(x), BP_CMT_MSC_EXSPC))</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define BF_CMT_MSC_EXSPC(v)  ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMT_MSC_EXSPC) &amp; BM_CMT_MSC_EXSPC)</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define BW_CMT_MSC_EXSPC(x, v) (BITBAND_ACCESS8(HW_CMT_MSC_ADDR(x), BP_CMT_MSC_EXSPC) = (v))</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">#define BP_CMT_MSC_CMTDIV    (5U)          </span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">#define BM_CMT_MSC_CMTDIV    (0x60U)       </span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define BS_CMT_MSC_CMTDIV    (2U)          </span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor">#define BR_CMT_MSC_CMTDIV(x) (HW_CMT_MSC(x).B.CMTDIV)</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor">#define BF_CMT_MSC_CMTDIV(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMT_MSC_CMTDIV) &amp; BM_CMT_MSC_CMTDIV)</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor">#define BW_CMT_MSC_CMTDIV(x, v) (HW_CMT_MSC_WR(x, (HW_CMT_MSC_RD(x) &amp; ~BM_CMT_MSC_CMTDIV) | BF_CMT_MSC_CMTDIV(v)))</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define BP_CMT_MSC_EOCF      (7U)          </span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define BM_CMT_MSC_EOCF      (0x80U)       </span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#define BS_CMT_MSC_EOCF      (1U)          </span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#define BR_CMT_MSC_EOCF(x)   (BITBAND_ACCESS8(HW_CMT_MSC_ADDR(x), BP_CMT_MSC_EOCF))</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment"> * HW_CMT_CMD1 - CMT Modulator Data Register Mark High</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="union__hw__cmt__cmd1.html">  724</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cmt__cmd1.html">_hw_cmt_cmd1</a></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;{</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    uint8_t U;</div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="struct__hw__cmt__cmd1_1_1__hw__cmt__cmd1__bitfields.html">  727</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cmt__cmd1_1_1__hw__cmt__cmd1__bitfields.html">_hw_cmt_cmd1_bitfields</a></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    {</div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="struct__hw__cmt__cmd1_1_1__hw__cmt__cmd1__bitfields.html#ae332510ca1ae865a90db10ad02caf4df">  729</a></span>&#160;        uint8_t MB : 8;                </div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    } B;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;} <a class="code" href="union__hw__cmt__cmd1.html">hw_cmt_cmd1_t</a>;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define HW_CMT_CMD1_ADDR(x)      ((x) + 0x6U)</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define HW_CMT_CMD1(x)           (*(__IO hw_cmt_cmd1_t *) HW_CMT_CMD1_ADDR(x))</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define HW_CMT_CMD1_RD(x)        (HW_CMT_CMD1(x).U)</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define HW_CMT_CMD1_WR(x, v)     (HW_CMT_CMD1(x).U = (v))</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define HW_CMT_CMD1_SET(x, v)    (HW_CMT_CMD1_WR(x, HW_CMT_CMD1_RD(x) |  (v)))</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define HW_CMT_CMD1_CLR(x, v)    (HW_CMT_CMD1_WR(x, HW_CMT_CMD1_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define HW_CMT_CMD1_TOG(x, v)    (HW_CMT_CMD1_WR(x, HW_CMT_CMD1_RD(x) ^  (v)))</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment"> * Constants &amp; macros for individual CMT_CMD1 bitfields</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="preprocessor">#define BP_CMT_CMD1_MB       (0U)          </span></div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor">#define BM_CMT_CMD1_MB       (0xFFU)       </span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="preprocessor">#define BS_CMT_CMD1_MB       (8U)          </span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define BR_CMT_CMD1_MB(x)    (HW_CMT_CMD1(x).U)</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="preprocessor">#define BF_CMT_CMD1_MB(v)    ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMT_CMD1_MB) &amp; BM_CMT_CMD1_MB)</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="preprocessor">#define BW_CMT_CMD1_MB(x, v) (HW_CMT_CMD1_WR(x, v))</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment"> * HW_CMT_CMD2 - CMT Modulator Data Register Mark Low</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="union__hw__cmt__cmd2.html">  783</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cmt__cmd2.html">_hw_cmt_cmd2</a></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;{</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    uint8_t U;</div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="struct__hw__cmt__cmd2_1_1__hw__cmt__cmd2__bitfields.html">  786</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cmt__cmd2_1_1__hw__cmt__cmd2__bitfields.html">_hw_cmt_cmd2_bitfields</a></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    {</div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="struct__hw__cmt__cmd2_1_1__hw__cmt__cmd2__bitfields.html#a198529b8fa757acf92772a0ee54cf449">  788</a></span>&#160;        uint8_t MB : 8;                </div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    } B;</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;} <a class="code" href="union__hw__cmt__cmd2.html">hw_cmt_cmd2_t</a>;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define HW_CMT_CMD2_ADDR(x)      ((x) + 0x7U)</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="preprocessor">#define HW_CMT_CMD2(x)           (*(__IO hw_cmt_cmd2_t *) HW_CMT_CMD2_ADDR(x))</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="preprocessor">#define HW_CMT_CMD2_RD(x)        (HW_CMT_CMD2(x).U)</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="preprocessor">#define HW_CMT_CMD2_WR(x, v)     (HW_CMT_CMD2(x).U = (v))</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define HW_CMT_CMD2_SET(x, v)    (HW_CMT_CMD2_WR(x, HW_CMT_CMD2_RD(x) |  (v)))</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define HW_CMT_CMD2_CLR(x, v)    (HW_CMT_CMD2_WR(x, HW_CMT_CMD2_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define HW_CMT_CMD2_TOG(x, v)    (HW_CMT_CMD2_WR(x, HW_CMT_CMD2_RD(x) ^  (v)))</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment"> * Constants &amp; macros for individual CMT_CMD2 bitfields</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define BP_CMT_CMD2_MB       (0U)          </span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define BM_CMT_CMD2_MB       (0xFFU)       </span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define BS_CMT_CMD2_MB       (8U)          </span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define BR_CMT_CMD2_MB(x)    (HW_CMT_CMD2(x).U)</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define BF_CMT_CMD2_MB(v)    ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMT_CMD2_MB) &amp; BM_CMT_CMD2_MB)</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define BW_CMT_CMD2_MB(x, v) (HW_CMT_CMD2_WR(x, v))</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment"> * HW_CMT_CMD3 - CMT Modulator Data Register Space High</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="union__hw__cmt__cmd3.html">  842</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cmt__cmd3.html">_hw_cmt_cmd3</a></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;{</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;    uint8_t U;</div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="struct__hw__cmt__cmd3_1_1__hw__cmt__cmd3__bitfields.html">  845</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cmt__cmd3_1_1__hw__cmt__cmd3__bitfields.html">_hw_cmt_cmd3_bitfields</a></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;    {</div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="struct__hw__cmt__cmd3_1_1__hw__cmt__cmd3__bitfields.html#a1c453150dcf700bf1545e59881e0031d">  847</a></span>&#160;        uint8_t SB : 8;                </div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;    } B;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;} <a class="code" href="union__hw__cmt__cmd3.html">hw_cmt_cmd3_t</a>;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define HW_CMT_CMD3_ADDR(x)      ((x) + 0x8U)</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define HW_CMT_CMD3(x)           (*(__IO hw_cmt_cmd3_t *) HW_CMT_CMD3_ADDR(x))</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define HW_CMT_CMD3_RD(x)        (HW_CMT_CMD3(x).U)</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#define HW_CMT_CMD3_WR(x, v)     (HW_CMT_CMD3(x).U = (v))</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define HW_CMT_CMD3_SET(x, v)    (HW_CMT_CMD3_WR(x, HW_CMT_CMD3_RD(x) |  (v)))</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define HW_CMT_CMD3_CLR(x, v)    (HW_CMT_CMD3_WR(x, HW_CMT_CMD3_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define HW_CMT_CMD3_TOG(x, v)    (HW_CMT_CMD3_WR(x, HW_CMT_CMD3_RD(x) ^  (v)))</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment"> * Constants &amp; macros for individual CMT_CMD3 bitfields</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define BP_CMT_CMD3_SB       (0U)          </span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define BM_CMT_CMD3_SB       (0xFFU)       </span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define BS_CMT_CMD3_SB       (8U)          </span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define BR_CMT_CMD3_SB(x)    (HW_CMT_CMD3(x).U)</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define BF_CMT_CMD3_SB(v)    ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMT_CMD3_SB) &amp; BM_CMT_CMD3_SB)</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define BW_CMT_CMD3_SB(x, v) (HW_CMT_CMD3_WR(x, v))</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment"> * HW_CMT_CMD4 - CMT Modulator Data Register Space Low</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;</div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="union__hw__cmt__cmd4.html">  901</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cmt__cmd4.html">_hw_cmt_cmd4</a></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;{</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    uint8_t U;</div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="struct__hw__cmt__cmd4_1_1__hw__cmt__cmd4__bitfields.html">  904</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cmt__cmd4_1_1__hw__cmt__cmd4__bitfields.html">_hw_cmt_cmd4_bitfields</a></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    {</div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="struct__hw__cmt__cmd4_1_1__hw__cmt__cmd4__bitfields.html#a12ab6e76665680f12546077467b6c0b9">  906</a></span>&#160;        uint8_t SB : 8;                </div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    } B;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;} <a class="code" href="union__hw__cmt__cmd4.html">hw_cmt_cmd4_t</a>;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define HW_CMT_CMD4_ADDR(x)      ((x) + 0x9U)</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define HW_CMT_CMD4(x)           (*(__IO hw_cmt_cmd4_t *) HW_CMT_CMD4_ADDR(x))</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define HW_CMT_CMD4_RD(x)        (HW_CMT_CMD4(x).U)</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define HW_CMT_CMD4_WR(x, v)     (HW_CMT_CMD4(x).U = (v))</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define HW_CMT_CMD4_SET(x, v)    (HW_CMT_CMD4_WR(x, HW_CMT_CMD4_RD(x) |  (v)))</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define HW_CMT_CMD4_CLR(x, v)    (HW_CMT_CMD4_WR(x, HW_CMT_CMD4_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define HW_CMT_CMD4_TOG(x, v)    (HW_CMT_CMD4_WR(x, HW_CMT_CMD4_RD(x) ^  (v)))</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment"> * Constants &amp; macros for individual CMT_CMD4 bitfields</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define BP_CMT_CMD4_SB       (0U)          </span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define BM_CMT_CMD4_SB       (0xFFU)       </span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define BS_CMT_CMD4_SB       (8U)          </span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define BR_CMT_CMD4_SB(x)    (HW_CMT_CMD4(x).U)</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define BF_CMT_CMD4_SB(v)    ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMT_CMD4_SB) &amp; BM_CMT_CMD4_SB)</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define BW_CMT_CMD4_SB(x, v) (HW_CMT_CMD4_WR(x, v))</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment"> * HW_CMT_PPS - CMT Primary Prescaler Register</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;</div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="union__hw__cmt__pps.html">  959</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cmt__pps.html">_hw_cmt_pps</a></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;{</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;    uint8_t U;</div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="struct__hw__cmt__pps_1_1__hw__cmt__pps__bitfields.html">  962</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cmt__pps_1_1__hw__cmt__pps__bitfields.html">_hw_cmt_pps_bitfields</a></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;    {</div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="struct__hw__cmt__pps_1_1__hw__cmt__pps__bitfields.html#a2ff6dbc2c0fc65367bc4f0485ddb5e90">  964</a></span>&#160;        uint8_t PPSDIV : 4;            </div><div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="struct__hw__cmt__pps_1_1__hw__cmt__pps__bitfields.html#a86009a4b4d39ea9eff64f8061c4dfc6f">  965</a></span>&#160;        uint8_t RESERVED0 : 4;         </div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;    } B;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;} <a class="code" href="union__hw__cmt__pps.html">hw_cmt_pps_t</a>;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define HW_CMT_PPS_ADDR(x)       ((x) + 0xAU)</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#define HW_CMT_PPS(x)            (*(__IO hw_cmt_pps_t *) HW_CMT_PPS_ADDR(x))</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#define HW_CMT_PPS_RD(x)         (HW_CMT_PPS(x).U)</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define HW_CMT_PPS_WR(x, v)      (HW_CMT_PPS(x).U = (v))</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define HW_CMT_PPS_SET(x, v)     (HW_CMT_PPS_WR(x, HW_CMT_PPS_RD(x) |  (v)))</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#define HW_CMT_PPS_CLR(x, v)     (HW_CMT_PPS_WR(x, HW_CMT_PPS_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define HW_CMT_PPS_TOG(x, v)     (HW_CMT_PPS_WR(x, HW_CMT_PPS_RD(x) ^  (v)))</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment"> * Constants &amp; macros for individual CMT_PPS bitfields</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define BP_CMT_PPS_PPSDIV    (0U)          </span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="preprocessor">#define BM_CMT_PPS_PPSDIV    (0x0FU)       </span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define BS_CMT_PPS_PPSDIV    (4U)          </span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define BR_CMT_PPS_PPSDIV(x) (HW_CMT_PPS(x).B.PPSDIV)</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define BF_CMT_PPS_PPSDIV(v) ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMT_PPS_PPSDIV) &amp; BM_CMT_PPS_PPSDIV)</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">#define BW_CMT_PPS_PPSDIV(x, v) (HW_CMT_PPS_WR(x, (HW_CMT_PPS_RD(x) &amp; ~BM_CMT_PPS_PPSDIV) | BF_CMT_PPS_PPSDIV(v)))</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment"> * HW_CMT_DMA - CMT Direct Memory Access Register</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;</div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="union__hw__cmt__dma.html"> 1037</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union__hw__cmt__dma.html">_hw_cmt_dma</a></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;{</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    uint8_t U;</div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="struct__hw__cmt__dma_1_1__hw__cmt__dma__bitfields.html"> 1040</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="struct__hw__cmt__dma_1_1__hw__cmt__dma__bitfields.html">_hw_cmt_dma_bitfields</a></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    {</div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="struct__hw__cmt__dma_1_1__hw__cmt__dma__bitfields.html#a75e21c699209a3e545037f226fa76524"> 1042</a></span>&#160;        uint8_t DMA : 1;               </div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="struct__hw__cmt__dma_1_1__hw__cmt__dma__bitfields.html#aefecd63097f1547c59ba6845a97083ba"> 1043</a></span>&#160;        uint8_t RESERVED0 : 7;         </div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;    } B;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;} <a class="code" href="union__hw__cmt__dma.html">hw_cmt_dma_t</a>;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define HW_CMT_DMA_ADDR(x)       ((x) + 0xBU)</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">#define HW_CMT_DMA(x)            (*(__IO hw_cmt_dma_t *) HW_CMT_DMA_ADDR(x))</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define HW_CMT_DMA_RD(x)         (HW_CMT_DMA(x).U)</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="preprocessor">#define HW_CMT_DMA_WR(x, v)      (HW_CMT_DMA(x).U = (v))</span></div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define HW_CMT_DMA_SET(x, v)     (HW_CMT_DMA_WR(x, HW_CMT_DMA_RD(x) |  (v)))</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define HW_CMT_DMA_CLR(x, v)     (HW_CMT_DMA_WR(x, HW_CMT_DMA_RD(x) &amp; ~(v)))</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define HW_CMT_DMA_TOG(x, v)     (HW_CMT_DMA_WR(x, HW_CMT_DMA_RD(x) ^  (v)))</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="comment"> * Constants &amp; macros for individual CMT_DMA bitfields</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define BP_CMT_DMA_DMA       (0U)          </span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define BM_CMT_DMA_DMA       (0x01U)       </span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define BS_CMT_DMA_DMA       (1U)          </span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define BR_CMT_DMA_DMA(x)    (BITBAND_ACCESS8(HW_CMT_DMA_ADDR(x), BP_CMT_DMA_DMA))</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define BF_CMT_DMA_DMA(v)    ((uint8_t)((uint8_t)(v) &lt;&lt; BP_CMT_DMA_DMA) &amp; BM_CMT_DMA_DMA)</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define BW_CMT_DMA_DMA(x, v) (BITBAND_ACCESS8(HW_CMT_DMA_ADDR(x), BP_CMT_DMA_DMA) = (v))</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="comment"> * hw_cmt_t - module struct</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#pragma pack(1)</span></div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="struct__hw__cmt.html"> 1096</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="struct__hw__cmt.html">_hw_cmt</a></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;{</div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="struct__hw__cmt.html#ac905251f8487858c65f30e24becb98d2"> 1098</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__cmt__cgh1.html">hw_cmt_cgh1_t</a> <a class="code" href="struct__hw__cmt.html#ac905251f8487858c65f30e24becb98d2">CGH1</a>;               </div><div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="struct__hw__cmt.html#ae95814a0fc234636cf9730648e6e3d96"> 1099</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__cmt__cgl1.html">hw_cmt_cgl1_t</a> <a class="code" href="struct__hw__cmt.html#ae95814a0fc234636cf9730648e6e3d96">CGL1</a>;               </div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="struct__hw__cmt.html#abcc1e9617a66a0a4bbc7bfc4105250fd"> 1100</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__cmt__cgh2.html">hw_cmt_cgh2_t</a> <a class="code" href="struct__hw__cmt.html#abcc1e9617a66a0a4bbc7bfc4105250fd">CGH2</a>;               </div><div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="struct__hw__cmt.html#af2e14c5f848ccb0f424d64a14a68c4c8"> 1101</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__cmt__cgl2.html">hw_cmt_cgl2_t</a> <a class="code" href="struct__hw__cmt.html#af2e14c5f848ccb0f424d64a14a68c4c8">CGL2</a>;               </div><div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="struct__hw__cmt.html#a2e733906f9aa3d944a7a7e431f25fd93"> 1102</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__cmt__oc.html">hw_cmt_oc_t</a> <a class="code" href="struct__hw__cmt.html#a2e733906f9aa3d944a7a7e431f25fd93">OC</a>;                   </div><div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="struct__hw__cmt.html#ada00f667a324781250373a8fce1f4c85"> 1103</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__cmt__msc.html">hw_cmt_msc_t</a> <a class="code" href="struct__hw__cmt.html#ada00f667a324781250373a8fce1f4c85">MSC</a>;                 </div><div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="struct__hw__cmt.html#a579702b8e9eb5f4a1b57652f296267f4"> 1104</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__cmt__cmd1.html">hw_cmt_cmd1_t</a> <a class="code" href="struct__hw__cmt.html#a579702b8e9eb5f4a1b57652f296267f4">CMD1</a>;               </div><div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="struct__hw__cmt.html#a62189149c37f1deebfa7ad2a13a26481"> 1105</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__cmt__cmd2.html">hw_cmt_cmd2_t</a> <a class="code" href="struct__hw__cmt.html#a62189149c37f1deebfa7ad2a13a26481">CMD2</a>;               </div><div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="struct__hw__cmt.html#a4324a010f7ffa26fe66ba466ee0d5f37"> 1106</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__cmt__cmd3.html">hw_cmt_cmd3_t</a> <a class="code" href="struct__hw__cmt.html#a4324a010f7ffa26fe66ba466ee0d5f37">CMD3</a>;               </div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="struct__hw__cmt.html#a6c23c669eb5c92baf42d5563c3c5f5c0"> 1107</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__cmt__cmd4.html">hw_cmt_cmd4_t</a> <a class="code" href="struct__hw__cmt.html#a6c23c669eb5c92baf42d5563c3c5f5c0">CMD4</a>;               </div><div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="struct__hw__cmt.html#ad4236f7458e8f2e5637e3fb35d41fdb5"> 1108</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__cmt__pps.html">hw_cmt_pps_t</a> <a class="code" href="struct__hw__cmt.html#ad4236f7458e8f2e5637e3fb35d41fdb5">PPS</a>;                 </div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="struct__hw__cmt.html#a81329518ec161cac7fa25849729403f5"> 1109</a></span>&#160;    <a class="code" href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="union__hw__cmt__dma.html">hw_cmt_dma_t</a> <a class="code" href="struct__hw__cmt.html#a81329518ec161cac7fa25849729403f5">DMA</a>;                 </div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;} <a class="code" href="struct__hw__cmt.html">hw_cmt_t</a>;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#pragma pack()</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#define HW_CMT(x)      (*(hw_cmt_t *)(x))</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __HW_CMT_REGISTERS_H__ */</span><span class="preprocessor"></span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="comment">/* EOF */</span></div><div class="ttc" id="struct__hw__cmt_html_a6c23c669eb5c92baf42d5563c3c5f5c0"><div class="ttname"><a href="struct__hw__cmt.html#a6c23c669eb5c92baf42d5563c3c5f5c0">_hw_cmt::CMD4</a></div><div class="ttdeci">__IO hw_cmt_cmd4_t CMD4</div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:1107</div></div>
<div class="ttc" id="struct__hw__cmt__cgh1_1_1__hw__cmt__cgh1__bitfields_html_a1654e7ff0d3df453ebc981184addbb72"><div class="ttname"><a href="struct__hw__cmt__cgh1_1_1__hw__cmt__cgh1__bitfields.html#a1654e7ff0d3df453ebc981184addbb72">_hw_cmt_cgh1::_hw_cmt_cgh1_bitfields::PH</a></div><div class="ttdeci">uint8_t PH</div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:127</div></div>
<div class="ttc" id="struct__hw__cmt_html_af2e14c5f848ccb0f424d64a14a68c4c8"><div class="ttname"><a href="struct__hw__cmt.html#af2e14c5f848ccb0f424d64a14a68c4c8">_hw_cmt::CGL2</a></div><div class="ttdeci">__IO hw_cmt_cgl2_t CGL2</div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:1101</div></div>
<div class="ttc" id="struct__hw__cmt__cmd3_1_1__hw__cmt__cmd3__bitfields_html"><div class="ttname"><a href="struct__hw__cmt__cmd3_1_1__hw__cmt__cmd3__bitfields.html">_hw_cmt_cmd3::_hw_cmt_cmd3_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:845</div></div>
<div class="ttc" id="struct__hw__cmt_html"><div class="ttname"><a href="struct__hw__cmt.html">_hw_cmt</a></div><div class="ttdoc">All CMT module registers. </div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:1096</div></div>
<div class="ttc" id="union__hw__cmt__cgl2_html"><div class="ttname"><a href="union__hw__cmt__cgl2.html">_hw_cmt_cgl2</a></div><div class="ttdoc">HW_CMT_CGL2 - CMT Carrier Generator Low Data Register 2 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:314</div></div>
<div class="ttc" id="struct__hw__cmt_html_a2e733906f9aa3d944a7a7e431f25fd93"><div class="ttname"><a href="struct__hw__cmt.html#a2e733906f9aa3d944a7a7e431f25fd93">_hw_cmt::OC</a></div><div class="ttdeci">__IO hw_cmt_oc_t OC</div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:1102</div></div>
<div class="ttc" id="struct__hw__cmt__dma_1_1__hw__cmt__dma__bitfields_html"><div class="ttname"><a href="struct__hw__cmt__dma_1_1__hw__cmt__dma__bitfields.html">_hw_cmt_dma::_hw_cmt_dma_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:1040</div></div>
<div class="ttc" id="struct__hw__cmt_html_a62189149c37f1deebfa7ad2a13a26481"><div class="ttname"><a href="struct__hw__cmt.html#a62189149c37f1deebfa7ad2a13a26481">_hw_cmt::CMD2</a></div><div class="ttdeci">__IO hw_cmt_cmd2_t CMD2</div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:1105</div></div>
<div class="ttc" id="union__hw__cmt__cgh2_html"><div class="ttname"><a href="union__hw__cmt__cgh2.html">_hw_cmt_cgh2</a></div><div class="ttdoc">HW_CMT_CGH2 - CMT Carrier Generator High Data Register 2 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:250</div></div>
<div class="ttc" id="struct__hw__cmt__cgh2_1_1__hw__cmt__cgh2__bitfields_html"><div class="ttname"><a href="struct__hw__cmt__cgh2_1_1__hw__cmt__cgh2__bitfields.html">_hw_cmt_cgh2::_hw_cmt_cgh2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:253</div></div>
<div class="ttc" id="union__hw__cmt__cgl1_html"><div class="ttname"><a href="union__hw__cmt__cgl1.html">_hw_cmt_cgl1</a></div><div class="ttdoc">HW_CMT_CGL1 - CMT Carrier Generator Low Data Register 1 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:186</div></div>
<div class="ttc" id="struct__hw__cmt_html_ae95814a0fc234636cf9730648e6e3d96"><div class="ttname"><a href="struct__hw__cmt.html#ae95814a0fc234636cf9730648e6e3d96">_hw_cmt::CGL1</a></div><div class="ttdeci">__IO hw_cmt_cgl1_t CGL1</div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:1099</div></div>
<div class="ttc" id="struct__hw__cmt__msc_1_1__hw__cmt__msc__bitfields_html"><div class="ttname"><a href="struct__hw__cmt__msc_1_1__hw__cmt__msc__bitfields.html">_hw_cmt_msc::_hw_cmt_msc_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:498</div></div>
<div class="ttc" id="union__hw__cmt__dma_html"><div class="ttname"><a href="union__hw__cmt__dma.html">_hw_cmt_dma</a></div><div class="ttdoc">HW_CMT_DMA - CMT Direct Memory Access Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:1037</div></div>
<div class="ttc" id="union__hw__cmt__cmd4_html"><div class="ttname"><a href="union__hw__cmt__cmd4.html">_hw_cmt_cmd4</a></div><div class="ttdoc">HW_CMT_CMD4 - CMT Modulator Data Register Space Low (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:901</div></div>
<div class="ttc" id="union__hw__cmt__msc_html"><div class="ttname"><a href="union__hw__cmt__msc.html">_hw_cmt_msc</a></div><div class="ttdoc">HW_CMT_MSC - CMT Modulator Status and Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:495</div></div>
<div class="ttc" id="core__ca9_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__ca9_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_ca9.h:226</div></div>
<div class="ttc" id="struct__hw__cmt_html_a81329518ec161cac7fa25849729403f5"><div class="ttname"><a href="struct__hw__cmt.html#a81329518ec161cac7fa25849729403f5">_hw_cmt::DMA</a></div><div class="ttdeci">__IO hw_cmt_dma_t DMA</div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:1109</div></div>
<div class="ttc" id="struct__hw__cmt__pps_1_1__hw__cmt__pps__bitfields_html"><div class="ttname"><a href="struct__hw__cmt__pps_1_1__hw__cmt__pps__bitfields.html">_hw_cmt_pps::_hw_cmt_pps_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:962</div></div>
<div class="ttc" id="struct__hw__cmt__cmd4_1_1__hw__cmt__cmd4__bitfields_html"><div class="ttname"><a href="struct__hw__cmt__cmd4_1_1__hw__cmt__cmd4__bitfields.html">_hw_cmt_cmd4::_hw_cmt_cmd4_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:904</div></div>
<div class="ttc" id="struct__hw__cmt__cgh1_1_1__hw__cmt__cgh1__bitfields_html"><div class="ttname"><a href="struct__hw__cmt__cgh1_1_1__hw__cmt__cgh1__bitfields.html">_hw_cmt_cgh1::_hw_cmt_cgh1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:125</div></div>
<div class="ttc" id="struct__hw__cmt_html_a579702b8e9eb5f4a1b57652f296267f4"><div class="ttname"><a href="struct__hw__cmt.html#a579702b8e9eb5f4a1b57652f296267f4">_hw_cmt::CMD1</a></div><div class="ttdeci">__IO hw_cmt_cmd1_t CMD1</div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:1104</div></div>
<div class="ttc" id="union__hw__cmt__oc_html"><div class="ttname"><a href="union__hw__cmt__oc.html">_hw_cmt_oc</a></div><div class="ttdoc">HW_CMT_OC - CMT Output Control Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:377</div></div>
<div class="ttc" id="struct__hw__cmt__cgl1_1_1__hw__cmt__cgl1__bitfields_html"><div class="ttname"><a href="struct__hw__cmt__cgl1_1_1__hw__cmt__cgl1__bitfields.html">_hw_cmt_cgl1::_hw_cmt_cgl1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:189</div></div>
<div class="ttc" id="union__hw__cmt__cgh1_html"><div class="ttname"><a href="union__hw__cmt__cgh1.html">_hw_cmt_cgh1</a></div><div class="ttdoc">HW_CMT_CGH1 - CMT Carrier Generator High Data Register 1 (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:122</div></div>
<div class="ttc" id="struct__hw__cmt__cmd2_1_1__hw__cmt__cmd2__bitfields_html"><div class="ttname"><a href="struct__hw__cmt__cmd2_1_1__hw__cmt__cmd2__bitfields.html">_hw_cmt_cmd2::_hw_cmt_cmd2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:786</div></div>
<div class="ttc" id="struct__hw__cmt__oc_1_1__hw__cmt__oc__bitfields_html"><div class="ttname"><a href="struct__hw__cmt__oc_1_1__hw__cmt__oc__bitfields.html">_hw_cmt_oc::_hw_cmt_oc_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:380</div></div>
<div class="ttc" id="union__hw__cmt__pps_html"><div class="ttname"><a href="union__hw__cmt__pps.html">_hw_cmt_pps</a></div><div class="ttdoc">HW_CMT_PPS - CMT Primary Prescaler Register (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:959</div></div>
<div class="ttc" id="union__hw__cmt__cmd2_html"><div class="ttname"><a href="union__hw__cmt__cmd2.html">_hw_cmt_cmd2</a></div><div class="ttdoc">HW_CMT_CMD2 - CMT Modulator Data Register Mark Low (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:783</div></div>
<div class="ttc" id="union__hw__cmt__cmd3_html"><div class="ttname"><a href="union__hw__cmt__cmd3.html">_hw_cmt_cmd3</a></div><div class="ttdoc">HW_CMT_CMD3 - CMT Modulator Data Register Space High (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:842</div></div>
<div class="ttc" id="struct__hw__cmt__cgl2_1_1__hw__cmt__cgl2__bitfields_html"><div class="ttname"><a href="struct__hw__cmt__cgl2_1_1__hw__cmt__cgl2__bitfields.html">_hw_cmt_cgl2::_hw_cmt_cgl2_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:317</div></div>
<div class="ttc" id="struct__hw__cmt_html_a4324a010f7ffa26fe66ba466ee0d5f37"><div class="ttname"><a href="struct__hw__cmt.html#a4324a010f7ffa26fe66ba466ee0d5f37">_hw_cmt::CMD3</a></div><div class="ttdeci">__IO hw_cmt_cmd3_t CMD3</div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:1106</div></div>
<div class="ttc" id="struct__hw__cmt_html_ad4236f7458e8f2e5637e3fb35d41fdb5"><div class="ttname"><a href="struct__hw__cmt.html#ad4236f7458e8f2e5637e3fb35d41fdb5">_hw_cmt::PPS</a></div><div class="ttdeci">__IO hw_cmt_pps_t PPS</div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:1108</div></div>
<div class="ttc" id="struct__hw__cmt_html_ada00f667a324781250373a8fce1f4c85"><div class="ttname"><a href="struct__hw__cmt.html#ada00f667a324781250373a8fce1f4c85">_hw_cmt::MSC</a></div><div class="ttdeci">__IO hw_cmt_msc_t MSC</div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:1103</div></div>
<div class="ttc" id="union__hw__cmt__cmd1_html"><div class="ttname"><a href="union__hw__cmt__cmd1.html">_hw_cmt_cmd1</a></div><div class="ttdoc">HW_CMT_CMD1 - CMT Modulator Data Register Mark High (RW) </div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:724</div></div>
<div class="ttc" id="struct__hw__cmt_html_ac905251f8487858c65f30e24becb98d2"><div class="ttname"><a href="struct__hw__cmt.html#ac905251f8487858c65f30e24becb98d2">_hw_cmt::CGH1</a></div><div class="ttdeci">__IO hw_cmt_cgh1_t CGH1</div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:1098</div></div>
<div class="ttc" id="struct__hw__cmt__cmd1_1_1__hw__cmt__cmd1__bitfields_html"><div class="ttname"><a href="struct__hw__cmt__cmd1_1_1__hw__cmt__cmd1__bitfields.html">_hw_cmt_cmd1::_hw_cmt_cmd1_bitfields</a></div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:727</div></div>
<div class="ttc" id="struct__hw__cmt_html_abcc1e9617a66a0a4bbc7bfc4105250fd"><div class="ttname"><a href="struct__hw__cmt.html#abcc1e9617a66a0a4bbc7bfc4105250fd">_hw_cmt::CGH2</a></div><div class="ttdeci">__IO hw_cmt_cgh2_t CGH2</div><div class="ttdef"><b>Definition:</b> MK64F12_cmt.h:1100</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
