

================================================================
== Vivado HLS Report for 'mem_write'
================================================================
* Date:           Thu May 17 12:38:32 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mem_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  800.00|      7.90|      100.00|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  262147|  262147|  262147|  262147|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                       |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |       Loop Name       |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- main_loop_data_loop  |  262145|  262145|         3|          1|          1|  262144|    yes   |
        +-----------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    282|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    234|
|Register         |        -|      -|     216|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     216|    516|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |i_s_fu_200_p2                         |     +    |      0|  0|  17|           1|          10|
    |indvar_flatten_next_fu_180_p2         |     +    |      0|  0|  26|          19|           1|
    |j_1_fu_247_p2                         |     +    |      0|  0|  17|           1|          10|
    |tmp_2_fu_230_p2                       |     +    |      0|  0|  25|          18|          18|
    |ap_block_state3_io                    |    and   |      0|  0|   8|           1|           1|
    |ap_block_state4_io                    |    and   |      0|  0|   8|           1|           1|
    |out_stream_V_data_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |out_stream_V_data_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |out_stream_V_last_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |out_stream_V_last_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |out_stream_V_user_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |out_stream_V_user_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |exitcond6_fu_186_p2                   |   icmp   |      0|  0|  13|          10|          11|
    |exitcond_flatten_fu_174_p2            |   icmp   |      0|  0|  18|          19|          20|
    |out_stream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |out_stream_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |out_stream_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_last_V_fu_236_p2                  |   icmp   |      0|  0|  18|          18|           2|
    |ap_block_pp0_stage0_11001             |    or    |      0|  0|   8|           1|           1|
    |ap_block_state1                       |    or    |      0|  0|   8|           1|           1|
    |ap_block_state5                       |    or    |      0|  0|   8|           1|           1|
    |j_mid2_fu_192_p3                      |  select  |      0|  0|  10|           1|           1|
    |tmp_mid2_v_v_fu_206_p3                |  select  |      0|  0|  10|           1|          10|
    |ap_enable_pp0                         |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1               |    xor   |      0|  0|   8|           2|           1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      0|  0| 282|         108|         100|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  21|          4|    1|          4|
    |ap_done                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2              |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_141_p4           |   9|          2|   10|         20|
    |ap_phi_mux_tmp_user_V_phi_fu_154_p4  |   9|          2|    1|          2|
    |i_reg_137                            |   9|          2|   10|         20|
    |indvar_flatten_reg_126               |   9|          2|   19|         38|
    |j_reg_163                            |   9|          2|   10|         20|
    |out_r_TDATA_blk_n                    |   9|          2|    1|          2|
    |out_stream_V_data_V_1_data_out       |   9|          2|   64|        128|
    |out_stream_V_data_V_1_state          |  15|          3|    2|          6|
    |out_stream_V_dest_V_1_state          |  15|          3|    2|          6|
    |out_stream_V_id_V_1_state            |  15|          3|    2|          6|
    |out_stream_V_keep_V_1_state          |  15|          3|    2|          6|
    |out_stream_V_last_V_1_data_out       |   9|          2|    1|          2|
    |out_stream_V_last_V_1_state          |  15|          3|    2|          6|
    |out_stream_V_strb_V_1_state          |  15|          3|    2|          6|
    |out_stream_V_user_V_1_data_out       |   9|          2|    1|          2|
    |out_stream_V_user_V_1_state          |  15|          3|    2|          6|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 234|         49|  135|        286|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_flatten_reg_253  |   1|   0|    1|          0|
    |exitcond_flatten_reg_253                   |   1|   0|    1|          0|
    |i_reg_137                                  |  10|   0|   10|          0|
    |indvar_flatten_reg_126                     |  19|   0|   19|          0|
    |j_reg_163                                  |  10|   0|   10|          0|
    |out_stream_V_data_V_1_payload_A            |  64|   0|   64|          0|
    |out_stream_V_data_V_1_payload_B            |  64|   0|   64|          0|
    |out_stream_V_data_V_1_sel_rd               |   1|   0|    1|          0|
    |out_stream_V_data_V_1_sel_wr               |   1|   0|    1|          0|
    |out_stream_V_data_V_1_state                |   2|   0|    2|          0|
    |out_stream_V_dest_V_1_sel_rd               |   1|   0|    1|          0|
    |out_stream_V_dest_V_1_state                |   2|   0|    2|          0|
    |out_stream_V_id_V_1_sel_rd                 |   1|   0|    1|          0|
    |out_stream_V_id_V_1_state                  |   2|   0|    2|          0|
    |out_stream_V_keep_V_1_sel_rd               |   1|   0|    1|          0|
    |out_stream_V_keep_V_1_state                |   2|   0|    2|          0|
    |out_stream_V_last_V_1_payload_A            |   1|   0|    1|          0|
    |out_stream_V_last_V_1_payload_B            |   1|   0|    1|          0|
    |out_stream_V_last_V_1_sel_rd               |   1|   0|    1|          0|
    |out_stream_V_last_V_1_sel_wr               |   1|   0|    1|          0|
    |out_stream_V_last_V_1_state                |   2|   0|    2|          0|
    |out_stream_V_strb_V_1_sel_rd               |   1|   0|    1|          0|
    |out_stream_V_strb_V_1_state                |   2|   0|    2|          0|
    |out_stream_V_user_V_1_payload_A            |   1|   0|    1|          0|
    |out_stream_V_user_V_1_payload_B            |   1|   0|    1|          0|
    |out_stream_V_user_V_1_sel_rd               |   1|   0|    1|          0|
    |out_stream_V_user_V_1_sel_wr               |   1|   0|    1|          0|
    |out_stream_V_user_V_1_state                |   2|   0|    2|          0|
    |tmp_last_V_reg_267                         |   1|   0|    1|          0|
    |tmp_mid2_v_v_reg_262                       |  10|   0|   10|          0|
    |tmp_user_V_reg_148                         |   1|   0|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 216|   0|  216|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+--------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |      mem_write      | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |      mem_write      | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |      mem_write      | return value |
|ap_done                   | out |    1| ap_ctrl_hs |      mem_write      | return value |
|ap_continue               |  in |    1| ap_ctrl_hs |      mem_write      | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |      mem_write      | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |      mem_write      | return value |
|out_r_TDATA               | out |   64|    axis    | out_stream_V_data_V |    pointer   |
|out_r_TVALID              | out |    1|    axis    | out_stream_V_dest_V |    pointer   |
|out_r_TREADY              |  in |    1|    axis    | out_stream_V_dest_V |    pointer   |
|out_r_TDEST               | out |    1|    axis    | out_stream_V_dest_V |    pointer   |
|out_r_TKEEP               | out |    8|    axis    | out_stream_V_keep_V |    pointer   |
|out_r_TSTRB               | out |    8|    axis    | out_stream_V_strb_V |    pointer   |
|out_r_TUSER               | out |    1|    axis    | out_stream_V_user_V |    pointer   |
|out_r_TLAST               | out |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_r_TID                 | out |    1|    axis    |  out_stream_V_id_V  |    pointer   |
|test_init_arr_V_address0  | out |    9|  ap_memory |   test_init_arr_V   |     array    |
|test_init_arr_V_ce0       | out |    1|  ap_memory |   test_init_arr_V   |     array    |
|test_init_arr_V_q0        |  in |   64|  ap_memory |   test_init_arr_V   |     array    |
+--------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([512 x i64]* %test_init_arr_V, [1 x i8]* @p_str3, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str3, i32 -1, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_stream_V_data_V, i8* %out_stream_V_keep_V, i8* %out_stream_V_strb_V, i1* %out_stream_V_user_V, i1* %out_stream_V_last_V, i1* %out_stream_V_id_V, i1* %out_stream_V_dest_V, [5 x i8]* @p_str7, i32 1, i32 1, [5 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind"
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %1" [mem.cpp:24]

 <State 2> : 7.90ns
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i19 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]"
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %tmp_mid2_v_v, %.reset ]" [mem.cpp:37]
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_user_V = phi i1 [ true, %0 ], [ false, %.reset ]"
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%j = phi i10 [ 0, %0 ], [ %j_1, %.reset ]"
ST_2 : Operation 13 [1/1] (2.43ns)   --->   "%exitcond_flatten = icmp eq i19 %indvar_flatten, -262144"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (2.16ns)   --->   "%indvar_flatten_next = add i19 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"
ST_2 : Operation 16 [1/1] (1.77ns)   --->   "%exitcond6 = icmp eq i10 %j, -512" [mem.cpp:26]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.37ns)   --->   "%j_mid2 = select i1 %exitcond6, i10 0, i10 %j" [mem.cpp:26]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.95ns)   --->   "%i_s = add i10 1, %i" [mem.cpp:24]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.37ns)   --->   "%tmp_mid2_v_v = select i1 %exitcond6, i10 %i_s, i10 %i" [mem.cpp:37]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = trunc i10 %tmp_mid2_v_v to i9" [mem.cpp:37]
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_mid2 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %tmp, i9 0)" [mem.cpp:37]
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%j_cast3 = zext i10 %j_mid2 to i18" [mem.cpp:26]
ST_2 : Operation 23 [1/1] (2.13ns)   --->   "%tmp_2 = add i18 %j_cast3, %tmp_mid2" [mem.cpp:37]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (2.43ns)   --->   "%tmp_last_V = icmp eq i18 %tmp_2, -1" [mem.cpp:37]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_4 = zext i10 %j_mid2 to i64" [mem.cpp:43]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%test_init_arr_V_addr = getelementptr [512 x i64]* %test_init_arr_V, i64 0, i64 %tmp_4" [mem.cpp:43]
ST_2 : Operation 27 [2/2] (2.56ns)   --->   "%axi_data_V = load i64* %test_init_arr_V_addr, align 8" [mem.cpp:43]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 28 [1/1] (1.95ns)   --->   "%j_1 = add i10 1, %j_mid2" [mem.cpp:26]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 2.57ns
ST_3 : Operation 29 [1/2] (2.56ns)   --->   "%axi_data_V = load i64* %test_init_arr_V_addr, align 8" [mem.cpp:43]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 30 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i1P.i1P.i1P.i1P(i64* %out_stream_V_data_V, i8* %out_stream_V_keep_V, i8* %out_stream_V_strb_V, i1* %out_stream_V_user_V, i1* %out_stream_V_last_V, i1* %out_stream_V_id_V, i1* %out_stream_V_dest_V, i64 %axi_data_V, i8 -1, i8 undef, i1 %tmp_user_V, i1 %tmp_last_V, i1 undef, i1 undef)" [mem.cpp:45]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br label %1"

 <State 4> : 0.00ns
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @main_loop_data_loop_s)"
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 262144, i64 262144, i64 262144)"
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str4) nounwind" [mem.cpp:27]
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str4)" [mem.cpp:27]
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [mem.cpp:29]
ST_4 : Operation 37 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i1P.i1P.i1P.i1P(i64* %out_stream_V_data_V, i8* %out_stream_V_keep_V, i8* %out_stream_V_strb_V, i1* %out_stream_V_user_V, i1* %out_stream_V_last_V, i1* %out_stream_V_id_V, i1* %out_stream_V_dest_V, i64 %axi_data_V, i8 -1, i8 undef, i1 %tmp_user_V, i1 %tmp_last_V, i1 undef, i1 undef)" [mem.cpp:45]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str4, i32 %tmp_5)" [mem.cpp:46]

 <State 5> : 0.00ns
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [mem.cpp:48]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ test_init_arr_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                (specmemcore      ) [ 000000]
StgValue_7           (specinterface    ) [ 000000]
StgValue_8           (br               ) [ 011110]
indvar_flatten       (phi              ) [ 001010]
i                    (phi              ) [ 001010]
tmp_user_V           (phi              ) [ 001110]
j                    (phi              ) [ 001010]
exitcond_flatten     (icmp             ) [ 001110]
indvar_flatten_next  (add              ) [ 011110]
StgValue_15          (br               ) [ 000000]
exitcond6            (icmp             ) [ 000000]
j_mid2               (select           ) [ 000000]
i_s                  (add              ) [ 000000]
tmp_mid2_v_v         (select           ) [ 011110]
tmp                  (trunc            ) [ 000000]
tmp_mid2             (bitconcatenate   ) [ 000000]
j_cast3              (zext             ) [ 000000]
tmp_2                (add              ) [ 000000]
tmp_last_V           (icmp             ) [ 001110]
tmp_4                (zext             ) [ 000000]
test_init_arr_V_addr (getelementptr    ) [ 001100]
j_1                  (add              ) [ 011110]
axi_data_V           (load             ) [ 001010]
StgValue_31          (br               ) [ 011110]
StgValue_32          (specloopname     ) [ 000000]
StgValue_33          (speclooptripcount) [ 000000]
StgValue_34          (specloopname     ) [ 000000]
tmp_5                (specregionbegin  ) [ 000000]
StgValue_36          (specpipeline     ) [ 000000]
StgValue_37          (write            ) [ 000000]
empty_2              (specregionend    ) [ 000000]
StgValue_39          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="test_init_arr_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_init_arr_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i9.i9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="main_loop_data_loop_s"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="grp_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="0" index="2" bw="8" slack="0"/>
<pin id="88" dir="0" index="3" bw="8" slack="0"/>
<pin id="89" dir="0" index="4" bw="1" slack="0"/>
<pin id="90" dir="0" index="5" bw="1" slack="0"/>
<pin id="91" dir="0" index="6" bw="1" slack="0"/>
<pin id="92" dir="0" index="7" bw="1" slack="0"/>
<pin id="93" dir="0" index="8" bw="64" slack="0"/>
<pin id="94" dir="0" index="9" bw="1" slack="0"/>
<pin id="95" dir="0" index="10" bw="1" slack="0"/>
<pin id="96" dir="0" index="11" bw="1" slack="1"/>
<pin id="97" dir="0" index="12" bw="1" slack="1"/>
<pin id="98" dir="0" index="13" bw="1" slack="0"/>
<pin id="99" dir="0" index="14" bw="1" slack="0"/>
<pin id="100" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_30/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="test_init_arr_V_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="64" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="10" slack="0"/>
<pin id="117" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="test_init_arr_V_addr/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="9" slack="0"/>
<pin id="122" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="123" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_data_V/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="indvar_flatten_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="19" slack="1"/>
<pin id="128" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvar_flatten_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="19" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="137" class="1005" name="i_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="10" slack="1"/>
<pin id="139" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="i_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="10" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="tmp_user_V_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_user_V_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="1" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="j_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="1"/>
<pin id="165" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="j_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="10" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="exitcond_flatten_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="19" slack="0"/>
<pin id="176" dir="0" index="1" bw="19" slack="0"/>
<pin id="177" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="indvar_flatten_next_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="19" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="exitcond6_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="0"/>
<pin id="188" dir="0" index="1" bw="10" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="j_mid2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="10" slack="0"/>
<pin id="195" dir="0" index="2" bw="10" slack="0"/>
<pin id="196" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="i_s_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="10" slack="0"/>
<pin id="203" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_mid2_v_v_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="10" slack="0"/>
<pin id="209" dir="0" index="2" bw="10" slack="0"/>
<pin id="210" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v_v/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="0"/>
<pin id="216" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_mid2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="18" slack="0"/>
<pin id="220" dir="0" index="1" bw="9" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_mid2/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="j_cast3_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="10" slack="0"/>
<pin id="228" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast3/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="0" index="1" bw="18" slack="0"/>
<pin id="233" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_last_V_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="18" slack="0"/>
<pin id="238" dir="0" index="1" bw="18" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_4_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="j_1_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="10" slack="0"/>
<pin id="250" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="253" class="1005" name="exitcond_flatten_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="257" class="1005" name="indvar_flatten_next_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="19" slack="0"/>
<pin id="259" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="262" class="1005" name="tmp_mid2_v_v_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="0"/>
<pin id="264" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v_v "/>
</bind>
</comp>

<comp id="267" class="1005" name="tmp_last_V_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="272" class="1005" name="test_init_arr_V_addr_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="9" slack="1"/>
<pin id="274" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="test_init_arr_V_addr "/>
</bind>
</comp>

<comp id="277" class="1005" name="j_1_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="0"/>
<pin id="279" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="282" class="1005" name="axi_data_V_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="1"/>
<pin id="284" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="60" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="84" pin=4"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="84" pin=5"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="84" pin=6"/></net>

<net id="108"><net_src comp="12" pin="0"/><net_sink comp="84" pin=7"/></net>

<net id="109"><net_src comp="62" pin="0"/><net_sink comp="84" pin=9"/></net>

<net id="110"><net_src comp="64" pin="0"/><net_sink comp="84" pin=10"/></net>

<net id="111"><net_src comp="66" pin="0"/><net_sink comp="84" pin=13"/></net>

<net id="112"><net_src comp="66" pin="0"/><net_sink comp="84" pin=14"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="58" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="124"><net_src comp="120" pin="2"/><net_sink comp="84" pin=8"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="38" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="40" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="148" pin="1"/><net_sink comp="84" pin=11"/></net>

<net id="160"><net_src comp="148" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="148" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="162"><net_src comp="154" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="130" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="44" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="130" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="46" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="167" pin="4"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="48" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="197"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="38" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="167" pin="4"/><net_sink comp="192" pin=2"/></net>

<net id="204"><net_src comp="50" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="141" pin="4"/><net_sink comp="200" pin=1"/></net>

<net id="211"><net_src comp="186" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="200" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="141" pin="4"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="206" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="223"><net_src comp="52" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="54" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="192" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="218" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="56" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="192" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="251"><net_src comp="50" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="192" pin="3"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="174" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="180" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="265"><net_src comp="206" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="270"><net_src comp="236" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="84" pin=12"/></net>

<net id="275"><net_src comp="113" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="280"><net_src comp="247" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="285"><net_src comp="120" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="84" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {4 }
	Port: out_stream_V_keep_V | {4 }
	Port: out_stream_V_strb_V | {4 }
	Port: out_stream_V_user_V | {4 }
	Port: out_stream_V_last_V | {4 }
	Port: out_stream_V_id_V | {4 }
	Port: out_stream_V_dest_V | {4 }
	Port: test_init_arr_V | {}
 - Input state : 
	Port: mem_write : out_stream_V_data_V | {}
	Port: mem_write : out_stream_V_keep_V | {}
	Port: mem_write : out_stream_V_strb_V | {}
	Port: mem_write : out_stream_V_user_V | {}
	Port: mem_write : out_stream_V_last_V | {}
	Port: mem_write : out_stream_V_id_V | {}
	Port: mem_write : out_stream_V_dest_V | {}
	Port: mem_write : test_init_arr_V | {2 3 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_15 : 2
		exitcond6 : 1
		j_mid2 : 2
		i_s : 1
		tmp_mid2_v_v : 2
		tmp : 3
		tmp_mid2 : 4
		j_cast3 : 3
		tmp_2 : 5
		tmp_last_V : 6
		tmp_4 : 3
		test_init_arr_V_addr : 4
		axi_data_V : 5
		j_1 : 3
	State 3
		StgValue_30 : 1
	State 4
		empty_2 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          | indvar_flatten_next_fu_180 |    0    |    26   |
|    add   |         i_s_fu_200         |    0    |    17   |
|          |        tmp_2_fu_230        |    0    |    25   |
|          |         j_1_fu_247         |    0    |    17   |
|----------|----------------------------|---------|---------|
|          |   exitcond_flatten_fu_174  |    0    |    18   |
|   icmp   |      exitcond6_fu_186      |    0    |    13   |
|          |      tmp_last_V_fu_236     |    0    |    18   |
|----------|----------------------------|---------|---------|
|  select  |        j_mid2_fu_192       |    0    |    10   |
|          |     tmp_mid2_v_v_fu_206    |    0    |    10   |
|----------|----------------------------|---------|---------|
|   write  |       grp_write_fu_84      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |         tmp_fu_214         |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|       tmp_mid2_fu_218      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |       j_cast3_fu_226       |    0    |    0    |
|          |        tmp_4_fu_242        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   154   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     axi_data_V_reg_282     |   64   |
|  exitcond_flatten_reg_253  |    1   |
|          i_reg_137         |   10   |
| indvar_flatten_next_reg_257|   19   |
|   indvar_flatten_reg_126   |   19   |
|         j_1_reg_277        |   10   |
|          j_reg_163         |   10   |
|test_init_arr_V_addr_reg_272|    9   |
|     tmp_last_V_reg_267     |    1   |
|    tmp_mid2_v_v_reg_262    |   10   |
|     tmp_user_V_reg_148     |    1   |
+----------------------------+--------+
|            Total           |   154  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_84  |  p8  |   2  |  64  |   128  ||    9    |
|  grp_access_fu_120 |  p0  |   2  |   9  |   18   ||    9    |
| tmp_user_V_reg_148 |  p0  |   3  |   1  |    3   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   149  || 5.35275 ||    27   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   154  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   27   |
|  Register |    -   |   154  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   154  |   181  |
+-----------+--------+--------+--------+
