	component Project2 is
		port (
			clk_clk  : in  std_logic := 'X'; -- clk
			uart_RXD : in  std_logic := 'X'; -- RXD
			uart_TXD : out std_logic         -- TXD
		);
	end component Project2;

