tst r0, r1 
mvnne r0, r2 
bic r0, r0, r2 
mvn r3, r0 
add r3, r3, #5 
