// Seed: 405824774
module module_0 (
    output wand id_0,
    input  wor  id_1,
    output wire id_2
    , id_9,
    input  wor  id_3,
    input  tri  id_4,
    output tri0 id_5,
    input  wire id_6,
    input  wire id_7#(.id_10(1), .id_11(1), .id_12(1), .id_13(-1'b0))
);
endmodule
module module_1 (
    output tri0 id_0,
    input  tri  id_1
);
  wire [-1 : -1] id_3;
  not primCall (id_0, id_1);
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
