Warning (10268): Verilog HDL information at de10_standard.v(2017): always construct contains both blocking and non-blocking assignments File: C:/Users/rkarn/Desktop/Quartus Project/Accdel/RF_Lock/de10_standard.v Line: 2017
