# compile vhdl design source files
vhdl xil_defaultlib  "../../../lab2_1_1.srcs/sources_1/new/fulladder_dataflow.vhd"
vhdl xil_defaultlib  "../../../lab2_1_1.srcs/sim_1/imports/DSED_G1/fulladder_dataflow_tb.vhd"

# Do not sort compile order
nosort
