//
// Generated by Bluespec Compiler, version 2025.07 (build 282e82e9)
//
// On Fri Nov 14 08:22:26 IST 2025
//
//
// Ports:
// Name                         I/O  size props
// RDY_requestA                   O     1 reg
// RDY_requestB                   O     1 reg
// responseA                      O    16
// RDY_responseA                  O     1 reg
// responseB                      O    16
// RDY_responseB                  O     1 reg
// ready                          O     1 reg
// RDY_ready                      O     1 const
// CLK                            I     1 clock
// RST_N                          I     1 reset
// requestA_addr                  I    12 reg
// requestB_addr                  I    12 reg
// EN_requestA                    I     1
// EN_requestB                    I     1
// EN_responseA                   I     1 unused
// EN_responseB                   I     1 unused
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkBRAMLoaderConcrete(CLK,
			    RST_N,

			    requestA_addr,
			    EN_requestA,
			    RDY_requestA,

			    requestB_addr,
			    EN_requestB,
			    RDY_requestB,

			    EN_responseA,
			    responseA,
			    RDY_responseA,

			    EN_responseB,
			    responseB,
			    RDY_responseB,

			    ready,
			    RDY_ready);
  input  CLK;
  input  RST_N;

  // action method requestA
  input  [11 : 0] requestA_addr;
  input  EN_requestA;
  output RDY_requestA;

  // action method requestB
  input  [11 : 0] requestB_addr;
  input  EN_requestB;
  output RDY_requestB;

  // actionvalue method responseA
  input  EN_responseA;
  output [15 : 0] responseA;
  output RDY_responseA;

  // actionvalue method responseB
  input  EN_responseB;
  output [15 : 0] responseB;
  output RDY_responseB;

  // value method ready
  output ready;
  output RDY_ready;

  // signals for module outputs
  wire [15 : 0] responseA, responseB;
  wire RDY_ready,
       RDY_requestA,
       RDY_requestB,
       RDY_responseA,
       RDY_responseB,
       ready;

  // register loader_initDelay
  reg [9 : 0] loader_initDelay;
  wire [9 : 0] loader_initDelay$D_IN;
  wire loader_initDelay$EN;

  // register loader_isReady
  reg loader_isReady;
  wire loader_isReady$D_IN, loader_isReady$EN;

  // ports of submodule loader_bram
  wire [15 : 0] loader_bram$DIA,
		loader_bram$DIB,
		loader_bram$DOA,
		loader_bram$DOB;
  wire [11 : 0] loader_bram$ADDRA, loader_bram$ADDRB;
  wire [1 : 0] loader_bram$WEA, loader_bram$WEB;
  wire loader_bram$ENA, loader_bram$ENB;

  // action method requestA
  assign RDY_requestA = loader_isReady ;

  // action method requestB
  assign RDY_requestB = loader_isReady ;

  // actionvalue method responseA
  assign responseA = loader_bram$DOA ;
  assign RDY_responseA = loader_isReady ;

  // actionvalue method responseB
  assign responseB = loader_bram$DOB ;
  assign RDY_responseB = loader_isReady ;

  // value method ready
  assign ready = loader_isReady ;
  assign RDY_ready = 1'd1 ;

  // submodule loader_bram
  BRAM2BELoad #(.FILENAME("data.hex"),
		.PIPELINED(1'd0),
		.ADDR_WIDTH(32'd12),
		.DATA_WIDTH(32'd16),
		.CHUNKSIZE(32'd8),
		.WE_WIDTH(32'd2),
		.MEMSIZE(13'd2240),
		.BINARY(1'd0)) loader_bram(.CLKA(CLK),
					   .CLKB(CLK),
					   .ADDRA(loader_bram$ADDRA),
					   .ADDRB(loader_bram$ADDRB),
					   .DIA(loader_bram$DIA),
					   .DIB(loader_bram$DIB),
					   .WEA(loader_bram$WEA),
					   .WEB(loader_bram$WEB),
					   .ENA(loader_bram$ENA),
					   .ENB(loader_bram$ENB),
					   .DOA(loader_bram$DOA),
					   .DOB(loader_bram$DOB));

  // register loader_initDelay
  assign loader_initDelay$D_IN = loader_initDelay + 10'd1 ;
  assign loader_initDelay$EN = !loader_isReady && loader_initDelay < 10'd2 ;

  // register loader_isReady
  assign loader_isReady$D_IN = 1'd1 ;
  assign loader_isReady$EN =
	     !loader_isReady && loader_initDelay < 10'd2 &&
	     loader_initDelay == 10'd1 ;

  // submodule loader_bram
  assign loader_bram$ADDRA = requestA_addr ;
  assign loader_bram$ADDRB = requestB_addr ;
  assign loader_bram$DIA = 16'b1010101010101010 /* unspecified value */  ;
  assign loader_bram$DIB = 16'b1010101010101010 /* unspecified value */  ;
  assign loader_bram$WEA = 2'd0 ;
  assign loader_bram$WEB = 2'd0 ;
  assign loader_bram$ENA = EN_requestA ;
  assign loader_bram$ENB = EN_requestB ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        loader_initDelay <= `BSV_ASSIGNMENT_DELAY 10'd0;
	loader_isReady <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (loader_initDelay$EN)
	  loader_initDelay <= `BSV_ASSIGNMENT_DELAY loader_initDelay$D_IN;
	if (loader_isReady$EN)
	  loader_isReady <= `BSV_ASSIGNMENT_DELAY loader_isReady$D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    loader_initDelay = 10'h2AA;
    loader_isReady = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mkBRAMLoaderConcrete

