Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: calc_4.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "calc_4.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "calc_4"
Output Format                      : NGC
Target Device                      : xc3s250e-4-tq144

---- Source Options
Top Module Name                    : calc_4
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "MUX_2_1.v" in library work
Compiling verilog file "FSM.v" in library work
Module <div_mux> compiled
Compiling verilog file "d_flip_flop.v" in library work
Module <FSM> compiled
Compiling verilog file "CNTR.v" in library work
Module <d_flip_flop> compiled
Compiling verilog file "CMP.v" in library work
Module <CNTR> compiled
Compiling verilog file "a_sub_b.v" in library work
Module <CMP> compiled
Compiling verilog file "shr.v" in library work
Module <a_sub_b> compiled
Compiling verilog file "prediv.v" in library work
Module <shr> compiled
Compiling verilog file "MPX_6_4_1.v" in library work
Module <prediv> compiled
Compiling verilog file "hox_to_7seg.v" in library work
Module <MPX6_4_1> compiled
Compiling verilog file "divider.v" in library work
Module <hex_to_7seg> compiled
Compiling verilog file "multiply.v" in library work
Module <div_N> compiled
Compiling verilog file "MPX.v" in library work
Module <multiply> compiled
Compiling verilog file "disp_controll.v" in library work
Module <MPX> compiled
Compiling verilog file "bin2BCD.v" in library work
Module <disp_controll> compiled
Compiling verilog file "add.v" in library work
Module <bin2BCD> compiled
Compiling verilog file "calc_3_4_top.v" in library work
Module <add> compiled
Module <calc_4> compiled
No errors in compilation
Analysis of file <"calc_4.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <calc_4> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <add> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <a_sub_b> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <multiply> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <CNTR> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <div_N> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <MPX> in library <work>.

Analyzing hierarchy for module <bin2BCD> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <disp_controll> in library <work>.

Analyzing hierarchy for module <div_mux> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <a_sub_b> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <d_flip_flop> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <CMP> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <CNTR> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <d_flip_flop> in library <work> with parameters.
	bits = "00000000000000000000000000000001"

Analyzing hierarchy for module <FSM> in library <work> with parameters.
	IDLE = "0"
	WORK = "1"

Analyzing hierarchy for module <div_N> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <prediv> in library <work>.

Analyzing hierarchy for module <shr> in library <work>.

Analyzing hierarchy for module <MPX6_4_1> in library <work>.

Analyzing hierarchy for module <hex_to_7seg> in library <work>.

Analyzing hierarchy for module <div_mux> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <a_sub_b> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <d_flip_flop> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <CMP> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <CNTR> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <d_flip_flop> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <d_flip_flop> in library <work> with parameters.
	bits = "00000000000000000000000000001000"

Analyzing hierarchy for module <d_flip_flop> in library <work> with parameters.
	bits = "00000000000000000000000000000001"

Analyzing hierarchy for module <d_flip_flop> in library <work> with parameters.
	bits = "00000000000000000000000000000001"

Analyzing hierarchy for module <FSM> in library <work> with parameters.
	IDLE = "0"
	WORK = "1"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <calc_4>.
	bits = 32'sb00000000000000000000000000001000
Module <calc_4> is correct for synthesis.
 
Analyzing module <add> in library <work>.
	bits = 32'sb00000000000000000000000000001000
Module <add> is correct for synthesis.
 
Analyzing module <a_sub_b> in library <work>.
	bits = 32'sb00000000000000000000000000001000
Module <a_sub_b> is correct for synthesis.
 
Analyzing module <multiply> in library <work>.
	bits = 32'sb00000000000000000000000000001000
Module <multiply> is correct for synthesis.
 
Analyzing module <CNTR> in library <work>.
	bits = 32'sb00000000000000000000000000001000
Module <CNTR> is correct for synthesis.
 
Analyzing module <div_N> in library <work>.
	bits = 32'sb00000000000000000000000000001000
Module <div_N> is correct for synthesis.
 
Analyzing module <div_mux> in library <work>.
	bits = 32'sb00000000000000000000000000001000
Module <div_mux> is correct for synthesis.
 
Analyzing module <d_flip_flop.1> in library <work>.
	bits = 32'sb00000000000000000000000000001000
Module <d_flip_flop.1> is correct for synthesis.
 
Analyzing module <CMP> in library <work>.
	bits = 32'sb00000000000000000000000000001000
Module <CMP> is correct for synthesis.
 
Analyzing module <d_flip_flop.2> in library <work>.
	bits = 32'sb00000000000000000000000000000001
Module <d_flip_flop.2> is correct for synthesis.
 
Analyzing module <FSM> in library <work>.
	IDLE = 1'b0
	WORK = 1'b1
Module <FSM> is correct for synthesis.
 
Analyzing module <MPX> in library <work>.
Module <MPX> is correct for synthesis.
 
Analyzing module <bin2BCD> in library <work>.
	bits = 32'sb00000000000000000000000000001000
Module <bin2BCD> is correct for synthesis.
 
Analyzing module <disp_controll> in library <work>.
Module <disp_controll> is correct for synthesis.
 
Analyzing module <prediv> in library <work>.
Module <prediv> is correct for synthesis.
 
Analyzing module <shr> in library <work>.
Module <shr> is correct for synthesis.
 
Analyzing module <MPX6_4_1> in library <work>.
Module <MPX6_4_1> is correct for synthesis.
 
Analyzing module <hex_to_7seg> in library <work>.
Module <hex_to_7seg> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <add>.
    Related source file is "add.v".
    Found 8-bit adder for signal <out>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <add> synthesized.


Synthesizing Unit <a_sub_b>.
    Related source file is "a_sub_b.v".
    Found 8-bit comparator less for signal <sub_err>.
    Found 8-bit subtractor for signal <out>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <a_sub_b> synthesized.


Synthesizing Unit <multiply>.
    Related source file is "multiply.v".
WARNING:Xst:643 - "multiply.v" line 27: The result of a 8x8-bit multiplication is partially used. Only the 8 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 8x8-bit multiplier for signal <out$mult0001> created at line 27.
    Summary:
	inferred   1 Multiplier(s).
Unit <multiply> synthesized.


Synthesizing Unit <CNTR>.
    Related source file is "CNTR.v".
    Found 8-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
Unit <CNTR> synthesized.


Synthesizing Unit <MPX>.
    Related source file is "MPX.v".
Unit <MPX> synthesized.


Synthesizing Unit <div_mux>.
    Related source file is "MUX_2_1.v".
    Found 8-bit register for signal <out>.
    Found 8-bit 4-to-1 multiplexer for signal <out$mux0000> created at line 36.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
Unit <div_mux> synthesized.


Synthesizing Unit <d_flip_flop_1>.
    Related source file is "d_flip_flop.v".
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <d_flip_flop_1> synthesized.


Synthesizing Unit <CMP>.
    Related source file is "CMP.v".
    Found 8-bit comparator less for signal <a_lower_than_b$cmp_lt0000> created at line 26.
    Summary:
	inferred   1 Comparator(s).
Unit <CMP> synthesized.


Synthesizing Unit <d_flip_flop_2>.
    Related source file is "d_flip_flop.v".
    Found 1-bit register for signal <q<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <d_flip_flop_2> synthesized.


Synthesizing Unit <FSM>.
    Related source file is "FSM.v".
    Found 1-bit register for signal <curr_state>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <FSM> synthesized.


Synthesizing Unit <prediv>.
    Related source file is "prediv.v".
    Found 16-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
Unit <prediv> synthesized.


Synthesizing Unit <shr>.
    Related source file is "shr.v".
    Found 4-bit register for signal <out>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <shr> synthesized.


Synthesizing Unit <MPX6_4_1>.
    Related source file is "MPX_6_4_1.v".
Unit <MPX6_4_1> synthesized.


Synthesizing Unit <hex_to_7seg>.
    Related source file is "hox_to_7seg.v".
WARNING:Xst:646 - Signal <seg_n<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <hex_to_7seg> synthesized.


Synthesizing Unit <div_N>.
    Related source file is "divider.v".
Unit <div_N> synthesized.


Synthesizing Unit <disp_controll>.
    Related source file is "disp_controll.v".
Unit <disp_controll> synthesized.


Synthesizing Unit <bin2BCD>.
    Related source file is "bin2BCD.v".
Unit <bin2BCD> synthesized.


Synthesizing Unit <calc_4>.
    Related source file is "calc_3_4_top.v".
    Found 4x4-bit multiplier for signal <$mult0000> created at line 60.
    Found 4-bit register for signal <a>.
    Found 4-bit register for signal <b>.
    Found 4-bit comparator greater for signal <error_logic$cmp_gt0000> created at line 75.
    Found 4-bit comparator greater for signal <error_logic$cmp_gt0001> created at line 75.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   1 Multiplier(s).
	inferred   2 Comparator(s).
Unit <calc_4> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 4x4-bit multiplier                                    : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 4
 8-bit adder                                           : 1
 8-bit subtractor                                      : 3
# Counters                                             : 4
 16-bit up counter                                     : 1
 8-bit up counter                                      : 3
# Registers                                            : 17
 1-bit register                                        : 6
 4-bit register                                        : 3
 8-bit register                                        : 8
# Comparators                                          : 7
 4-bit comparator greater                              : 2
 8-bit comparator less                                 : 5
# Multiplexers                                         : 2
 8-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <reg6> is unconnected in block <div>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <reg8> is unconnected in block <div>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <reg7> is unconnected in block <div>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <reg8> is unconnected in block <div>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <q_4> (without init value) has a constant value of 0 in block <reg4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_5> (without init value) has a constant value of 0 in block <reg4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_6> (without init value) has a constant value of 0 in block <reg4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_7> (without init value) has a constant value of 0 in block <reg4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_0> (without init value) has a constant value of 0 in block <reg4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_2> (without init value) has a constant value of 0 in block <reg4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_4> (without init value) has a constant value of 0 in block <reg4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_5> (without init value) has a constant value of 0 in block <reg4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_6> (without init value) has a constant value of 0 in block <reg4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_7> (without init value) has a constant value of 0 in block <reg4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <q_4> of sequential type is unconnected in block <reg5>.
WARNING:Xst:2677 - Node <q_5> of sequential type is unconnected in block <reg5>.
WARNING:Xst:2677 - Node <q_6> of sequential type is unconnected in block <reg5>.
WARNING:Xst:2677 - Node <q_7> of sequential type is unconnected in block <reg5>.
WARNING:Xst:2677 - Node <q_4> of sequential type is unconnected in block <reg6>.
WARNING:Xst:2677 - Node <q_5> of sequential type is unconnected in block <reg6>.
WARNING:Xst:2677 - Node <q_6> of sequential type is unconnected in block <reg6>.
WARNING:Xst:2677 - Node <q_7> of sequential type is unconnected in block <reg6>.

Synthesizing (advanced) Unit <calc_4>.
	Found pipelined multiplier on signal <_mult0000>:
		- 1 pipeline level(s) found in a register on signal <a>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__mult0000 by adding 1 register level(s).
Unit <calc_4> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 4x4-bit registered multiplier                         : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 4
 8-bit adder                                           : 1
 8-bit subtractor                                      : 3
# Counters                                             : 4
 16-bit up counter                                     : 1
 8-bit up counter                                      : 3
# Registers                                            : 82
 Flip-Flops                                            : 82
# Comparators                                          : 7
 4-bit comparator greater                              : 2
 8-bit comparator less                                 : 5
# Multiplexers                                         : 2
 8-bit 4-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <a_0> in Unit <calc_4> is equivalent to the following FF/Latch, which will be removed : <Mmult__mult0000_3> 
INFO:Xst:2261 - The FF/Latch <a_1> in Unit <calc_4> is equivalent to the following FF/Latch, which will be removed : <Mmult__mult0000_2> 
INFO:Xst:2261 - The FF/Latch <a_2> in Unit <calc_4> is equivalent to the following FF/Latch, which will be removed : <Mmult__mult0000_1> 
INFO:Xst:2261 - The FF/Latch <a_3> in Unit <calc_4> is equivalent to the following FF/Latch, which will be removed : <Mmult__mult0000_0> 

Optimizing unit <calc_4> ...

Optimizing unit <div_mux> ...

Optimizing unit <d_flip_flop_1> ...

Optimizing unit <div_N> ...

Optimizing unit <disp_controll> ...
WARNING:Xst:1710 - FF/Latch <bcd/div/reg4/q_0> (without init value) has a constant value of 0 in block <calc_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bcd/div/reg4/q_2> (without init value) has a constant value of 0 in block <calc_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bcd/div/reg4/q_4> (without init value) has a constant value of 0 in block <calc_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bcd/div/reg4/q_5> (without init value) has a constant value of 0 in block <calc_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bcd/div/reg4/q_6> (without init value) has a constant value of 0 in block <calc_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bcd/div/reg4/q_7> (without init value) has a constant value of 0 in block <calc_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <div/reg4/q_4> (without init value) has a constant value of 0 in block <calc_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <div/reg4/q_5> (without init value) has a constant value of 0 in block <calc_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <div/reg4/q_6> (without init value) has a constant value of 0 in block <calc_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <div/reg4/q_7> (without init value) has a constant value of 0 in block <calc_4>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <bcd/div/reg5/q_4> of sequential type is unconnected in block <calc_4>.
WARNING:Xst:2677 - Node <bcd/div/reg5/q_5> of sequential type is unconnected in block <calc_4>.
WARNING:Xst:2677 - Node <bcd/div/reg5/q_6> of sequential type is unconnected in block <calc_4>.
WARNING:Xst:2677 - Node <bcd/div/reg5/q_7> of sequential type is unconnected in block <calc_4>.
WARNING:Xst:2677 - Node <bcd/div/reg6/q_4> of sequential type is unconnected in block <calc_4>.
WARNING:Xst:2677 - Node <bcd/div/reg6/q_5> of sequential type is unconnected in block <calc_4>.
WARNING:Xst:2677 - Node <bcd/div/reg6/q_6> of sequential type is unconnected in block <calc_4>.
WARNING:Xst:2677 - Node <bcd/div/reg6/q_7> of sequential type is unconnected in block <calc_4>.
WARNING:Xst:2677 - Node <bcd/div/CNT/counter_7> of sequential type is unconnected in block <calc_4>.
WARNING:Xst:2677 - Node <bcd/div/CNT/counter_6> of sequential type is unconnected in block <calc_4>.
WARNING:Xst:2677 - Node <bcd/div/CNT/counter_5> of sequential type is unconnected in block <calc_4>.
WARNING:Xst:2677 - Node <bcd/div/CNT/counter_4> of sequential type is unconnected in block <calc_4>.
WARNING:Xst:2677 - Node <bcd/div/reg7/q_0> of sequential type is unconnected in block <calc_4>.
WARNING:Xst:2677 - Node <bcd/div/reg8/q_0> of sequential type is unconnected in block <calc_4>.
WARNING:Xst:2677 - Node <div/reg6/q_0> of sequential type is unconnected in block <calc_4>.
WARNING:Xst:2677 - Node <div/reg6/q_1> of sequential type is unconnected in block <calc_4>.
WARNING:Xst:2677 - Node <div/reg6/q_2> of sequential type is unconnected in block <calc_4>.
WARNING:Xst:2677 - Node <div/reg6/q_3> of sequential type is unconnected in block <calc_4>.
WARNING:Xst:2677 - Node <div/reg6/q_4> of sequential type is unconnected in block <calc_4>.
WARNING:Xst:2677 - Node <div/reg6/q_5> of sequential type is unconnected in block <calc_4>.
WARNING:Xst:2677 - Node <div/reg6/q_6> of sequential type is unconnected in block <calc_4>.
WARNING:Xst:2677 - Node <div/reg6/q_7> of sequential type is unconnected in block <calc_4>.
WARNING:Xst:2677 - Node <div/reg8/q_0> of sequential type is unconnected in block <calc_4>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <bcd/div/reg4/q_1> in Unit <calc_4> is equivalent to the following FF/Latch, which will be removed : <bcd/div/reg4/q_3> 
Found area constraint ratio of 100 (+ 5) on block calc_4, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 88
 Flip-Flops                                            : 88

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : calc_4.ngr
Top Level Output File Name         : calc_4
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 31

Cell Usage :
# BELS                             : 319
#      GND                         : 1
#      INV                         : 26
#      LUT1                        : 32
#      LUT2                        : 33
#      LUT2_L                      : 2
#      LUT3                        : 24
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 69
#      LUT4_D                      : 4
#      LUT4_L                      : 10
#      MUXCY                       : 62
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 52
# FlipFlops/Latches                : 88
#      FD                          : 8
#      FDR                         : 27
#      FDRE                        : 43
#      FDRS                        : 5
#      FDRSE                       : 2
#      FDSE                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 13
#      OBUF                        : 17
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250etq144-4 

 Number of Slices:                      106  out of   2448     4%  
 Number of Slice Flip Flops:             88  out of   4896     1%  
 Number of 4 input LUTs:                202  out of   4896     4%  
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of    108    28%  
 Number of MULT18X18SIOs:                 1  out of     12     8%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk16M                             | BUFGP                  | 88    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.660ns (Maximum Frequency: 130.548MHz)
   Minimum input arrival time before clock: 8.797ns
   Maximum output required time after clock: 12.018ns
   Maximum combinational path delay: 9.417ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk16M'
  Clock period: 7.660ns (frequency: 130.548MHz)
  Total number of paths / destination ports: 2506 / 152
-------------------------------------------------------------------------
Delay:               7.660ns (Levels of Logic = 4)
  Source:            cnt_256/counter_7 (FF)
  Destination:       div/CNT/counter_7 (FF)
  Source Clock:      clk16M rising
  Destination Clock: clk16M rising

  Data Path: cnt_256/counter_7 to div/CNT/counter_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.591   0.622  cnt_256/counter_7 (cnt_256/counter_7)
     LUT4_D:I0->O          1   0.704   0.499  cnt_256/full9 (cnt_256/full9)
     LUT2:I1->O            1   0.704   0.424  cnt_256/full10 (start)
     LUT4:I3->O           12   0.704   1.040  div/FSM/next_state2 (div/first_cycle)
     LUT2:I1->O            8   0.704   0.757  div/_or00001 (div/_or0000)
     FDRE:R                    0.911          div/CNT/counter_0
    ----------------------------------------
    Total                      7.660ns (4.318ns logic, 3.342ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk16M'
  Total number of paths / destination ports: 218 / 96
-------------------------------------------------------------------------
Offset:              8.797ns (Levels of Logic = 7)
  Source:            bt<1> (PAD)
  Destination:       bcd/div/reg3/out_2 (FF)
  Destination Clock: clk16M rising

  Data Path: bt<1> to bcd/div/reg3/out_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.218   1.108  bt_1_IBUF (bt_1_IBUF)
     LUT4:I0->O            5   0.704   0.808  MPX/out_cmp_eq00031 (MPX/out_cmp_eq0003)
     LUT2:I0->O            1   0.704   0.499  bcd/div/reg3/Mmux_out_mux000069 (bcd/div/reg3/Mmux_out_mux000069)
     LUT4_L:I1->LO         1   0.704   0.104  bcd/div/reg3/Mmux_out_mux0000633 (bcd/div/reg3/Mmux_out_mux0000633)
     LUT4:I3->O            1   0.704   0.424  bcd/div/reg3/Mmux_out_mux0000670_SW0_SW0 (N66)
     LUT4_L:I3->LO         1   0.704   0.104  bcd/div/reg3/Mmux_out_mux0000670_SW0 (N59)
     LUT4:I3->O            1   0.704   0.000  bcd/div/reg3/Mmux_out_mux0000699 (bcd/div/reg3/out_mux0000<2>)
     FDR:D                     0.308          bcd/div/reg3/out_2
    ----------------------------------------
    Total                      8.797ns (5.750ns logic, 3.047ns route)
                                       (65.4% logic, 34.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk16M'
  Total number of paths / destination ports: 813 / 12
-------------------------------------------------------------------------
Offset:              12.018ns (Levels of Logic = 7)
  Source:            b_0 (FF)
  Destination:       seg_n<2> (PAD)
  Source Clock:      clk16M rising

  Data Path: b_0 to seg_n<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.591   1.057  b_0 (b_0)
     LUT4_D:I0->LO         1   0.704   0.135  err41 (N88)
     LUT3:I2->O            2   0.704   0.526  err31 (err_bdd2)
     LUT3:I1->O            1   0.704   0.455  err21 (err_bdd0)
     LUT4:I2->O            1   0.704   0.455  disp_controll/MPX6_4_1/selected_error52 (disp_controll/MPX6_4_1/selected_error52)
     LUT4:I2->O            7   0.704   0.883  disp_controll/MPX6_4_1/selected_error66 (disp_controll/selected_error)
     LUT3:I0->O            1   0.704   0.420  disp_controll/hex_to_7seg/seg_n<2> (seg_n_2_OBUF)
     OBUF:I->O                 3.272          seg_n_2_OBUF (seg_n<2>)
    ----------------------------------------
    Total                     12.018ns (8.087ns logic, 3.931ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 43 / 8
-------------------------------------------------------------------------
Delay:               9.417ns (Levels of Logic = 5)
  Source:            bt<2> (PAD)
  Destination:       seg_n<6> (PAD)

  Data Path: bt<2> to seg_n<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.218   1.057  bt_2_IBUF (bt_2_IBUF)
     LUT3:I0->O            1   0.704   0.455  disp_controll/MPX6_4_1/selected_blank_SW0 (N01)
     LUT4:I2->O            7   0.704   0.883  disp_controll/MPX6_4_1/selected_blank (disp_controll/selected_blank)
     LUT3:I0->O            1   0.704   0.420  disp_controll/hex_to_7seg/seg_n<4> (seg_n_4_OBUF)
     OBUF:I->O                 3.272          seg_n_4_OBUF (seg_n<4>)
    ----------------------------------------
    Total                      9.417ns (6.602ns logic, 2.815ns route)
                                       (70.1% logic, 29.9% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.13 secs
 
--> 

Total memory usage is 4513388 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   65 (   0 filtered)
Number of infos    :    6 (   0 filtered)

