{
  "sha": "8b8b22a426d6b2473731176c83b47042bd8184b8",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6OGI4YjIyYTQyNmQ2YjI0NzM3MzExNzZjODNiNDcwNDJiZDgxODRiOA==",
  "commit": {
    "author": {
      "name": "Andre Vieira",
      "email": "andre.simoesdiasvieira@arm.com",
      "date": "2019-05-16T10:59:36Z"
    },
    "committer": {
      "name": "Andre Vieira",
      "email": "andre.simoesdiasvieira@arm.com",
      "date": "2019-05-16T15:36:38Z"
    },
    "message": "[PATCH 27/57][Arm][GAS] Add support for MVE instructions: vqdmladh, vqrdmladh, vqdmlsdh and vqrdmlsdh\n\ngas/ChangeLog:\n2019-05-16  Andre Vieira  <andre.simoesdiasvieira@arm.com>\n\n\t* config/tc-arm.c (do_mve_vqdmladh): New encoding function.\n\t(insns): Add entries for MVE mnemonics.\n\t* testsuite/gas/arm/mve-vqdmladh-bad.d: New test.\n\t* testsuite/gas/arm/mve-vqdmladh-bad.l: New test.\n\t* testsuite/gas/arm/mve-vqdmladh-bad.s: New test.\n\t* testsuite/gas/arm/mve-vqdmlsdh-bad.d: New test.\n\t* testsuite/gas/arm/mve-vqdmlsdh-bad.l: New test.\n\t* testsuite/gas/arm/mve-vqdmlsdh-bad.s: New test.",
    "tree": {
      "sha": "40c6e00654dc4f90b0546f8dedb2b6f520040c93",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/40c6e00654dc4f90b0546f8dedb2b6f520040c93"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/8b8b22a426d6b2473731176c83b47042bd8184b8",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/8b8b22a426d6b2473731176c83b47042bd8184b8",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/8b8b22a426d6b2473731176c83b47042bd8184b8",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/8b8b22a426d6b2473731176c83b47042bd8184b8/comments",
  "author": {
    "login": "avieira-arm",
    "id": 68072104,
    "node_id": "MDQ6VXNlcjY4MDcyMTA0",
    "avatar_url": "https://avatars.githubusercontent.com/u/68072104?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/avieira-arm",
    "html_url": "https://github.com/avieira-arm",
    "followers_url": "https://api.github.com/users/avieira-arm/followers",
    "following_url": "https://api.github.com/users/avieira-arm/following{/other_user}",
    "gists_url": "https://api.github.com/users/avieira-arm/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/avieira-arm/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/avieira-arm/subscriptions",
    "organizations_url": "https://api.github.com/users/avieira-arm/orgs",
    "repos_url": "https://api.github.com/users/avieira-arm/repos",
    "events_url": "https://api.github.com/users/avieira-arm/events{/privacy}",
    "received_events_url": "https://api.github.com/users/avieira-arm/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "avieira-arm",
    "id": 68072104,
    "node_id": "MDQ6VXNlcjY4MDcyMTA0",
    "avatar_url": "https://avatars.githubusercontent.com/u/68072104?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/avieira-arm",
    "html_url": "https://github.com/avieira-arm",
    "followers_url": "https://api.github.com/users/avieira-arm/followers",
    "following_url": "https://api.github.com/users/avieira-arm/following{/other_user}",
    "gists_url": "https://api.github.com/users/avieira-arm/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/avieira-arm/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/avieira-arm/subscriptions",
    "organizations_url": "https://api.github.com/users/avieira-arm/orgs",
    "repos_url": "https://api.github.com/users/avieira-arm/repos",
    "events_url": "https://api.github.com/users/avieira-arm/events{/privacy}",
    "received_events_url": "https://api.github.com/users/avieira-arm/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "3063888ecfd248ebb4a9b9c61819c9b6eb07bef2",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/3063888ecfd248ebb4a9b9c61819c9b6eb07bef2",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/3063888ecfd248ebb4a9b9c61819c9b6eb07bef2"
    }
  ],
  "stats": {
    "total": 296,
    "additions": 296,
    "deletions": 0
  },
  "files": [
    {
      "sha": "cd951aa22de4b70e5e011b5619e308f47f1dc39c",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 11,
      "deletions": 0,
      "changes": 11,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8b8b22a426d6b2473731176c83b47042bd8184b8/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8b8b22a426d6b2473731176c83b47042bd8184b8/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=8b8b22a426d6b2473731176c83b47042bd8184b8",
      "patch": "@@ -1,3 +1,14 @@\n+2019-05-16  Andre Vieira  <andre.simoesdiasvieira@arm.com>\n+\n+\t* config/tc-arm.c (do_mve_vqdmladh): New encoding function.\n+\t(insns): Add entries for MVE mnemonics.\n+\t* testsuite/gas/arm/mve-vqdmladh-bad.d: New test.\n+\t* testsuite/gas/arm/mve-vqdmladh-bad.l: New test.\n+\t* testsuite/gas/arm/mve-vqdmladh-bad.s: New test.\n+\t* testsuite/gas/arm/mve-vqdmlsdh-bad.d: New test.\n+\t* testsuite/gas/arm/mve-vqdmlsdh-bad.l: New test.\n+\t* testsuite/gas/arm/mve-vqdmlsdh-bad.s: New test.\n+\n 2019-05-16  Andre Vieira  <andre.simoesdiasvieira@arm.com>\n \n \t* config/tc-arm.c (do_mve_vpsel): New encoding function."
    },
    {
      "sha": "b32f31b0d1c91b2c6b1a2aed09982c359d2ae137",
      "filename": "gas/config/tc-arm.c",
      "status": "modified",
      "additions": 31,
      "deletions": 0,
      "changes": 31,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8b8b22a426d6b2473731176c83b47042bd8184b8/gas/config/tc-arm.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8b8b22a426d6b2473731176c83b47042bd8184b8/gas/config/tc-arm.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/config/tc-arm.c?ref=8b8b22a426d6b2473731176c83b47042bd8184b8",
      "patch": "@@ -17305,6 +17305,28 @@ do_mve_vmulh (void)\n   mve_encode_qqq (et.type == NT_unsigned, et.size);\n }\n \n+\n+static void\n+do_mve_vqdmladh (void)\n+{\n+  enum neon_shape rs = neon_select_shape (NS_QQQ, NS_NULL);\n+  struct neon_type_el et\n+    = neon_check_type (3, rs, N_EQK, N_EQK, N_S8 | N_S16 | N_S32 | N_KEY);\n+\n+  if (inst.cond > COND_ALWAYS)\n+    inst.pred_insn_type = INSIDE_VPT_INSN;\n+  else\n+    inst.pred_insn_type = MVE_OUTSIDE_PRED_INSN;\n+\n+  if (et.size == 32\n+      && (inst.operands[0].reg == inst.operands[1].reg\n+\t  || inst.operands[0].reg == inst.operands[2].reg))\n+    as_tsktsk (BAD_MVE_SRCDEST);\n+\n+  mve_encode_qqq (0, et.size);\n+}\n+\n+\n static void\n do_mve_vmull (void)\n {\n@@ -24743,6 +24765,15 @@ static const struct asm_opcode insns[] =\n  mToC(\"vpnot\",\t  fe310f4d,\t0, (),\t\t\t\tmve_vpnot),\n  mToC(\"vpsel\",\t  fe310f01,\t3, (RMQ, RMQ, RMQ),\t\tmve_vpsel),\n \n+ mToC(\"vqdmladh\",  ee000e00,\t3, (RMQ, RMQ, RMQ),\t\tmve_vqdmladh),\n+ mToC(\"vqdmladhx\", ee001e00,\t3, (RMQ, RMQ, RMQ),\t\tmve_vqdmladh),\n+ mToC(\"vqrdmladh\", ee000e01,\t3, (RMQ, RMQ, RMQ),\t\tmve_vqdmladh),\n+ mToC(\"vqrdmladhx\",ee001e01,\t3, (RMQ, RMQ, RMQ),\t\tmve_vqdmladh),\n+ mToC(\"vqdmlsdh\",  fe000e00,\t3, (RMQ, RMQ, RMQ),\t\tmve_vqdmladh),\n+ mToC(\"vqdmlsdhx\", fe001e00,\t3, (RMQ, RMQ, RMQ),\t\tmve_vqdmladh),\n+ mToC(\"vqrdmlsdh\", fe000e01,\t3, (RMQ, RMQ, RMQ),\t\tmve_vqdmladh),\n+ mToC(\"vqrdmlsdhx\",fe001e01,\t3, (RMQ, RMQ, RMQ),\t\tmve_vqdmladh),\n+\n #undef THUMB_VARIANT\n #define THUMB_VARIANT & mve_fp_ext\n  mToC(\"vcmul\", ee300e00,   4, (RMQ, RMQ, RMQ, EXPi),\t\t  mve_vcmul),"
    },
    {
      "sha": "5d37855f075011e8c19deab4e42007cb9e15ad3f",
      "filename": "gas/testsuite/gas/arm/mve-vqdmladh-bad.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8b8b22a426d6b2473731176c83b47042bd8184b8/gas/testsuite/gas/arm/mve-vqdmladh-bad.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8b8b22a426d6b2473731176c83b47042bd8184b8/gas/testsuite/gas/arm/mve-vqdmladh-bad.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/mve-vqdmladh-bad.d?ref=8b8b22a426d6b2473731176c83b47042bd8184b8",
      "patch": "@@ -0,0 +1,5 @@\n+#name: bad MVE VQDMLADH and VQRDMLADH instructions\n+#as: -march=armv8.1-m.main+mve.fp\n+#error_output: mve-vqdmladh-bad.l\n+\n+.*: +file format .*arm.*"
    },
    {
      "sha": "96057b8daf64b113188c4b1411372d71d4606f97",
      "filename": "gas/testsuite/gas/arm/mve-vqdmladh-bad.l",
      "status": "added",
      "additions": 61,
      "deletions": 0,
      "changes": 61,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8b8b22a426d6b2473731176c83b47042bd8184b8/gas/testsuite/gas/arm/mve-vqdmladh-bad.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8b8b22a426d6b2473731176c83b47042bd8184b8/gas/testsuite/gas/arm/mve-vqdmladh-bad.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/mve-vqdmladh-bad.l?ref=8b8b22a426d6b2473731176c83b47042bd8184b8",
      "patch": "@@ -0,0 +1,61 @@\n+[^:]*: Assembler messages:\n+[^:]*:10: Error: bad type in SIMD instruction -- `vqdmladh.u32 q0,q1,q2'\n+[^:]*:11: Error: bad type in SIMD instruction -- `vqdmladh.s64 q0,q1,q2'\n+[^:]*:12: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n+[^:]*:13: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n+[^:]*:14: Error: bad type in SIMD instruction -- `vqdmladhx.u32 q0,q1,q2'\n+[^:]*:15: Error: bad type in SIMD instruction -- `vqdmladhx.s64 q0,q1,q2'\n+[^:]*:16: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n+[^:]*:17: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n+[^:]*:18: Error: bad type in SIMD instruction -- `vqrdmladh.u32 q0,q1,q2'\n+[^:]*:19: Error: bad type in SIMD instruction -- `vqrdmladh.s64 q0,q1,q2'\n+[^:]*:20: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n+[^:]*:21: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n+[^:]*:22: Error: bad type in SIMD instruction -- `vqrdmladhx.u32 q0,q1,q2'\n+[^:]*:23: Error: bad type in SIMD instruction -- `vqrdmladhx.s64 q0,q1,q2'\n+[^:]*:24: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n+[^:]*:25: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n+[^:]*:26: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:26: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:26: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:26: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:26: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:26: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:27: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:27: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:27: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:27: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:27: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:27: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:28: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:28: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:28: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:28: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:28: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:28: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:29: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:29: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:29: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:29: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:29: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:29: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:31: Error: syntax error -- `vqdmladheq.s32 q0,q1,q2'\n+[^:]*:32: Error: syntax error -- `vqdmladheq.s32 q0,q1,q2'\n+[^:]*:34: Error: syntax error -- `vqdmladheq.s32 q0,q1,q2'\n+[^:]*:35: Error: vector predicated instruction should be in VPT/VPST block -- `vqdmladht.s32 q0,q1,q2'\n+[^:]*:37: Error: instruction missing MVE vector predication code -- `vqdmladh.s32 q0,q1,q2'\n+[^:]*:39: Error: syntax error -- `vqdmladhxeq.s32 q0,q1,q2'\n+[^:]*:40: Error: syntax error -- `vqdmladhxeq.s32 q0,q1,q2'\n+[^:]*:42: Error: syntax error -- `vqdmladhxeq.s32 q0,q1,q2'\n+[^:]*:43: Error: vector predicated instruction should be in VPT/VPST block -- `vqdmladhxt.s32 q0,q1,q2'\n+[^:]*:45: Error: instruction missing MVE vector predication code -- `vqdmladhx.s32 q0,q1,q2'\n+[^:]*:47: Error: syntax error -- `vqrdmladheq.s32 q0,q1,q2'\n+[^:]*:48: Error: syntax error -- `vqrdmladheq.s32 q0,q1,q2'\n+[^:]*:50: Error: syntax error -- `vqrdmladheq.s32 q0,q1,q2'\n+[^:]*:51: Error: vector predicated instruction should be in VPT/VPST block -- `vqrdmladht.s32 q0,q1,q2'\n+[^:]*:53: Error: instruction missing MVE vector predication code -- `vqrdmladh.s32 q0,q1,q2'\n+[^:]*:55: Error: syntax error -- `vqrdmladhxeq.s32 q0,q1,q2'\n+[^:]*:56: Error: syntax error -- `vqrdmladhxeq.s32 q0,q1,q2'\n+[^:]*:58: Error: syntax error -- `vqrdmladhxeq.s32 q0,q1,q2'\n+[^:]*:59: Error: vector predicated instruction should be in VPT/VPST block -- `vqrdmladhxt.s32 q0,q1,q2'\n+[^:]*:61: Error: instruction missing MVE vector predication code -- `vqrdmladhx.s32 q0,q1,q2'"
    },
    {
      "sha": "7cedb3934b7247e336695caddd792509099073fd",
      "filename": "gas/testsuite/gas/arm/mve-vqdmladh-bad.s",
      "status": "added",
      "additions": 61,
      "deletions": 0,
      "changes": 61,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8b8b22a426d6b2473731176c83b47042bd8184b8/gas/testsuite/gas/arm/mve-vqdmladh-bad.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8b8b22a426d6b2473731176c83b47042bd8184b8/gas/testsuite/gas/arm/mve-vqdmladh-bad.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/mve-vqdmladh-bad.s?ref=8b8b22a426d6b2473731176c83b47042bd8184b8",
      "patch": "@@ -0,0 +1,61 @@\n+.macro cond op\n+.irp cond, eq, ne, gt, ge, lt, le\n+it \\cond\n+\\op\\().s16 q0, q1, q2\n+.endr\n+.endm\n+\n+.syntax unified\n+.thumb\n+vqdmladh.u32 q0, q1, q2\n+vqdmladh.s64 q0, q1, q2\n+vqdmladh.s32 q0, q0, q2\n+vqdmladh.s32 q0, q1, q0\n+vqdmladhx.u32 q0, q1, q2\n+vqdmladhx.s64 q0, q1, q2\n+vqdmladhx.s32 q0, q0, q2\n+vqdmladhx.s32 q0, q1, q0\n+vqrdmladh.u32 q0, q1, q2\n+vqrdmladh.s64 q0, q1, q2\n+vqrdmladh.s32 q0, q0, q2\n+vqrdmladh.s32 q0, q1, q0\n+vqrdmladhx.u32 q0, q1, q2\n+vqrdmladhx.s64 q0, q1, q2\n+vqrdmladhx.s32 q0, q0, q2\n+vqrdmladhx.s32 q0, q1, q0\n+cond vqdmladh\n+cond vqdmladhx\n+cond vqrdmladh\n+cond vqrdmladhx\n+it eq\n+vqdmladheq.s32 q0, q1, q2\n+vqdmladheq.s32 q0, q1, q2\n+vpst\n+vqdmladheq.s32 q0, q1, q2\n+vqdmladht.s32 q0, q1, q2\n+vpst\n+vqdmladh.s32 q0, q1, q2\n+it eq\n+vqdmladhxeq.s32 q0, q1, q2\n+vqdmladhxeq.s32 q0, q1, q2\n+vpst\n+vqdmladhxeq.s32 q0, q1, q2\n+vqdmladhxt.s32 q0, q1, q2\n+vpst\n+vqdmladhx.s32 q0, q1, q2\n+it eq\n+vqrdmladheq.s32 q0, q1, q2\n+vqrdmladheq.s32 q0, q1, q2\n+vpst\n+vqrdmladheq.s32 q0, q1, q2\n+vqrdmladht.s32 q0, q1, q2\n+vpst\n+vqrdmladh.s32 q0, q1, q2\n+it eq\n+vqrdmladhxeq.s32 q0, q1, q2\n+vqrdmladhxeq.s32 q0, q1, q2\n+vpst\n+vqrdmladhxeq.s32 q0, q1, q2\n+vqrdmladhxt.s32 q0, q1, q2\n+vpst\n+vqrdmladhx.s32 q0, q1, q2"
    },
    {
      "sha": "6da0050fa526bf150830e1f70ee41b6df1413dd0",
      "filename": "gas/testsuite/gas/arm/mve-vqdmlsdh-bad.d",
      "status": "added",
      "additions": 5,
      "deletions": 0,
      "changes": 5,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8b8b22a426d6b2473731176c83b47042bd8184b8/gas/testsuite/gas/arm/mve-vqdmlsdh-bad.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8b8b22a426d6b2473731176c83b47042bd8184b8/gas/testsuite/gas/arm/mve-vqdmlsdh-bad.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/mve-vqdmlsdh-bad.d?ref=8b8b22a426d6b2473731176c83b47042bd8184b8",
      "patch": "@@ -0,0 +1,5 @@\n+#name: bad MVE VQDMLSDH and VQRDMLSDH instructions\n+#as: -march=armv8.1-m.main+mve.fp\n+#error_output: mve-vqdmlsdh-bad.l\n+\n+.*: +file format .*arm.*"
    },
    {
      "sha": "465476ccc1377d71aea25e42154cb87c6ac9e863",
      "filename": "gas/testsuite/gas/arm/mve-vqdmlsdh-bad.l",
      "status": "added",
      "additions": 61,
      "deletions": 0,
      "changes": 61,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8b8b22a426d6b2473731176c83b47042bd8184b8/gas/testsuite/gas/arm/mve-vqdmlsdh-bad.l",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8b8b22a426d6b2473731176c83b47042bd8184b8/gas/testsuite/gas/arm/mve-vqdmlsdh-bad.l",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/mve-vqdmlsdh-bad.l?ref=8b8b22a426d6b2473731176c83b47042bd8184b8",
      "patch": "@@ -0,0 +1,61 @@\n+[^:]*: Assembler messages:\n+[^:]*:10: Error: bad type in SIMD instruction -- `vqdmlsdh.u32 q0,q1,q2'\n+[^:]*:11: Error: bad type in SIMD instruction -- `vqdmlsdh.s64 q0,q1,q2'\n+[^:]*:12: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n+[^:]*:13: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n+[^:]*:14: Error: bad type in SIMD instruction -- `vqdmlsdhx.u32 q0,q1,q2'\n+[^:]*:15: Error: bad type in SIMD instruction -- `vqdmlsdhx.s64 q0,q1,q2'\n+[^:]*:16: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n+[^:]*:17: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n+[^:]*:18: Error: bad type in SIMD instruction -- `vqrdmlsdh.u32 q0,q1,q2'\n+[^:]*:19: Error: bad type in SIMD instruction -- `vqrdmlsdh.s64 q0,q1,q2'\n+[^:]*:20: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n+[^:]*:21: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n+[^:]*:22: Error: bad type in SIMD instruction -- `vqrdmlsdhx.u32 q0,q1,q2'\n+[^:]*:23: Error: bad type in SIMD instruction -- `vqrdmlsdhx.s64 q0,q1,q2'\n+[^:]*:24: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n+[^:]*:25: Warning: 32-bit element size and same destination and source operands makes instruction UNPREDICTABLE\n+[^:]*:26: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:26: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:26: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:26: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:26: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:26: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:27: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:27: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:27: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:27: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:27: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:27: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:28: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:28: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:28: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:28: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:28: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:28: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:29: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:29: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:29: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:29: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:29: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:29: Warning: instruction is UNPREDICTABLE in an IT block\n+[^:]*:31: Error: syntax error -- `vqdmlsdheq.s32 q0,q1,q2'\n+[^:]*:32: Error: syntax error -- `vqdmlsdheq.s32 q0,q1,q2'\n+[^:]*:34: Error: syntax error -- `vqdmlsdheq.s32 q0,q1,q2'\n+[^:]*:35: Error: vector predicated instruction should be in VPT/VPST block -- `vqdmlsdht.s32 q0,q1,q2'\n+[^:]*:37: Error: instruction missing MVE vector predication code -- `vqdmlsdh.s32 q0,q1,q2'\n+[^:]*:39: Error: syntax error -- `vqdmlsdhxeq.s32 q0,q1,q2'\n+[^:]*:40: Error: syntax error -- `vqdmlsdhxeq.s32 q0,q1,q2'\n+[^:]*:42: Error: syntax error -- `vqdmlsdhxeq.s32 q0,q1,q2'\n+[^:]*:43: Error: vector predicated instruction should be in VPT/VPST block -- `vqdmlsdhxt.s32 q0,q1,q2'\n+[^:]*:45: Error: instruction missing MVE vector predication code -- `vqdmlsdhx.s32 q0,q1,q2'\n+[^:]*:47: Error: syntax error -- `vqrdmlsdheq.s32 q0,q1,q2'\n+[^:]*:48: Error: syntax error -- `vqrdmlsdheq.s32 q0,q1,q2'\n+[^:]*:50: Error: syntax error -- `vqrdmlsdheq.s32 q0,q1,q2'\n+[^:]*:51: Error: vector predicated instruction should be in VPT/VPST block -- `vqrdmlsdht.s32 q0,q1,q2'\n+[^:]*:53: Error: instruction missing MVE vector predication code -- `vqrdmlsdh.s32 q0,q1,q2'\n+[^:]*:55: Error: syntax error -- `vqrdmlsdhxeq.s32 q0,q1,q2'\n+[^:]*:56: Error: syntax error -- `vqrdmlsdhxeq.s32 q0,q1,q2'\n+[^:]*:58: Error: syntax error -- `vqrdmlsdhxeq.s32 q0,q1,q2'\n+[^:]*:59: Error: vector predicated instruction should be in VPT/VPST block -- `vqrdmlsdhxt.s32 q0,q1,q2'\n+[^:]*:61: Error: instruction missing MVE vector predication code -- `vqrdmlsdhx.s32 q0,q1,q2'"
    },
    {
      "sha": "4c047a9373aa4b2e6195f0de932117becefde092",
      "filename": "gas/testsuite/gas/arm/mve-vqdmlsdh-bad.s",
      "status": "added",
      "additions": 61,
      "deletions": 0,
      "changes": 61,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/8b8b22a426d6b2473731176c83b47042bd8184b8/gas/testsuite/gas/arm/mve-vqdmlsdh-bad.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/8b8b22a426d6b2473731176c83b47042bd8184b8/gas/testsuite/gas/arm/mve-vqdmlsdh-bad.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/mve-vqdmlsdh-bad.s?ref=8b8b22a426d6b2473731176c83b47042bd8184b8",
      "patch": "@@ -0,0 +1,61 @@\n+.macro cond op\n+.irp cond, eq, ne, gt, ge, lt, le\n+it \\cond\n+\\op\\().s16 q0, q1, q2\n+.endr\n+.endm\n+\n+.syntax unified\n+.thumb\n+vqdmlsdh.u32 q0, q1, q2\n+vqdmlsdh.s64 q0, q1, q2\n+vqdmlsdh.s32 q0, q0, q2\n+vqdmlsdh.s32 q0, q1, q0\n+vqdmlsdhx.u32 q0, q1, q2\n+vqdmlsdhx.s64 q0, q1, q2\n+vqdmlsdhx.s32 q0, q0, q2\n+vqdmlsdhx.s32 q0, q1, q0\n+vqrdmlsdh.u32 q0, q1, q2\n+vqrdmlsdh.s64 q0, q1, q2\n+vqrdmlsdh.s32 q0, q0, q2\n+vqrdmlsdh.s32 q0, q1, q0\n+vqrdmlsdhx.u32 q0, q1, q2\n+vqrdmlsdhx.s64 q0, q1, q2\n+vqrdmlsdhx.s32 q0, q0, q2\n+vqrdmlsdhx.s32 q0, q1, q0\n+cond vqdmlsdh\n+cond vqdmlsdhx\n+cond vqrdmlsdh\n+cond vqrdmlsdhx\n+it eq\n+vqdmlsdheq.s32 q0, q1, q2\n+vqdmlsdheq.s32 q0, q1, q2\n+vpst\n+vqdmlsdheq.s32 q0, q1, q2\n+vqdmlsdht.s32 q0, q1, q2\n+vpst\n+vqdmlsdh.s32 q0, q1, q2\n+it eq\n+vqdmlsdhxeq.s32 q0, q1, q2\n+vqdmlsdhxeq.s32 q0, q1, q2\n+vpst\n+vqdmlsdhxeq.s32 q0, q1, q2\n+vqdmlsdhxt.s32 q0, q1, q2\n+vpst\n+vqdmlsdhx.s32 q0, q1, q2\n+it eq\n+vqrdmlsdheq.s32 q0, q1, q2\n+vqrdmlsdheq.s32 q0, q1, q2\n+vpst\n+vqrdmlsdheq.s32 q0, q1, q2\n+vqrdmlsdht.s32 q0, q1, q2\n+vpst\n+vqrdmlsdh.s32 q0, q1, q2\n+it eq\n+vqrdmlsdhxeq.s32 q0, q1, q2\n+vqrdmlsdhxeq.s32 q0, q1, q2\n+vpst\n+vqrdmlsdhxeq.s32 q0, q1, q2\n+vqrdmlsdhxt.s32 q0, q1, q2\n+vpst\n+vqrdmlsdhx.s32 q0, q1, q2"
    }
  ]
}