// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pwm_HH_
#define _pwm_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "pwm_mul_mul_17s_1bkb.h"
#include "pwm_ctrl_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CTRL_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CTRL_DATA_WIDTH = 32>
struct pwm : public sc_module {
    // Port declarations 21
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_lv<6> > out_V;
    sc_in< sc_logic > s_axi_ctrl_AWVALID;
    sc_out< sc_logic > s_axi_ctrl_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_AWADDR;
    sc_in< sc_logic > s_axi_ctrl_WVALID;
    sc_out< sc_logic > s_axi_ctrl_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH/8> > s_axi_ctrl_WSTRB;
    sc_in< sc_logic > s_axi_ctrl_ARVALID;
    sc_out< sc_logic > s_axi_ctrl_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_ARADDR;
    sc_out< sc_logic > s_axi_ctrl_RVALID;
    sc_in< sc_logic > s_axi_ctrl_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_RDATA;
    sc_out< sc_lv<2> > s_axi_ctrl_RRESP;
    sc_out< sc_logic > s_axi_ctrl_BVALID;
    sc_in< sc_logic > s_axi_ctrl_BREADY;
    sc_out< sc_lv<2> > s_axi_ctrl_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    pwm(sc_module_name name);
    SC_HAS_PROCESS(pwm);

    ~pwm();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    pwm_ctrl_s_axi<C_S_AXI_CTRL_ADDR_WIDTH,C_S_AXI_CTRL_DATA_WIDTH>* pwm_ctrl_s_axi_U;
    pwm_mul_mul_17s_1bkb<1,1,17,16,33>* pwm_mul_mul_17s_1bkb_U1;
    pwm_mul_mul_17s_1bkb<1,1,17,16,33>* pwm_mul_mul_17s_1bkb_U2;
    pwm_mul_mul_17s_1bkb<1,1,17,16,33>* pwm_mul_mul_17s_1bkb_U3;
    pwm_mul_mul_17s_1bkb<1,1,17,16,33>* pwm_mul_mul_17s_1bkb_U4;
    pwm_mul_mul_17s_1bkb<1,1,17,16,33>* pwm_mul_mul_17s_1bkb_U5;
    pwm_mul_mul_17s_1bkb<1,1,17,16,33>* pwm_mul_mul_17s_1bkb_U6;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_state7_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_lv<16> > min_duty;
    sc_signal< sc_lv<16> > max_duty;
    sc_signal< sc_lv<16> > period;
    sc_signal< sc_lv<3> > m_V_address0;
    sc_signal< sc_logic > m_V_ce0;
    sc_signal< sc_lv<16> > m_V_q0;
    sc_signal< sc_lv<16> > acc;
    sc_signal< sc_lv<6> > out_p_V;
    sc_signal< sc_lv<16> > period_read_reg_853;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<16> > max_duty_read_reg_858;
    sc_signal< sc_lv<16> > min_duty_read_reg_864;
    sc_signal< sc_lv<33> > OP1_V_1_cast_fu_205_p1;
    sc_signal< sc_lv<33> > OP1_V_1_cast_reg_876;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<33> > p_Val2_s_fu_816_p2;
    sc_signal< sc_lv<33> > p_Val2_s_reg_885;
    sc_signal< sc_lv<15> > tmp_39_fu_213_p1;
    sc_signal< sc_lv<15> > tmp_39_reg_890;
    sc_signal< sc_lv<16> > acc_load_reg_900;
    sc_signal< sc_lv<1> > tmp_9_fu_220_p2;
    sc_signal< sc_lv<1> > tmp_9_reg_911;
    sc_signal< sc_lv<33> > tmp_6_cast_fu_257_p1;
    sc_signal< sc_lv<33> > tmp_6_cast_reg_921;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<33> > p_Val2_1_fu_823_p2;
    sc_signal< sc_lv<33> > p_Val2_1_reg_930;
    sc_signal< sc_lv<15> > tmp_41_fu_315_p1;
    sc_signal< sc_lv<15> > tmp_41_reg_935;
    sc_signal< sc_lv<1> > tmp_7_fu_318_p2;
    sc_signal< sc_lv<1> > tmp_7_reg_945;
    sc_signal< sc_lv<1> > tmp_17_fu_322_p2;
    sc_signal< sc_lv<1> > tmp_17_reg_955;
    sc_signal< sc_lv<33> > p_Val2_s_4_fu_829_p2;
    sc_signal< sc_lv<33> > p_Val2_s_4_reg_960;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<15> > tmp_43_fu_380_p1;
    sc_signal< sc_lv<15> > tmp_43_reg_965;
    sc_signal< sc_lv<1> > tmp_17_1_fu_383_p2;
    sc_signal< sc_lv<1> > tmp_17_1_reg_975;
    sc_signal< sc_lv<33> > p_Val2_3_fu_835_p2;
    sc_signal< sc_lv<33> > p_Val2_3_reg_980;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<15> > tmp_45_fu_441_p1;
    sc_signal< sc_lv<15> > tmp_45_reg_985;
    sc_signal< sc_lv<1> > tmp_17_2_fu_444_p2;
    sc_signal< sc_lv<1> > tmp_17_2_reg_995;
    sc_signal< sc_lv<33> > p_Val2_4_fu_841_p2;
    sc_signal< sc_lv<33> > p_Val2_4_reg_1000;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state6_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<15> > tmp_47_fu_502_p1;
    sc_signal< sc_lv<15> > tmp_47_reg_1005;
    sc_signal< sc_lv<1> > tmp_17_3_fu_505_p2;
    sc_signal< sc_lv<1> > tmp_17_3_reg_1015;
    sc_signal< sc_lv<33> > p_Val2_5_fu_847_p2;
    sc_signal< sc_lv<33> > p_Val2_5_reg_1025;
    sc_signal< sc_lv<15> > tmp_49_fu_563_p1;
    sc_signal< sc_lv<15> > tmp_49_reg_1030;
    sc_signal< sc_lv<1> > tmp_17_4_fu_566_p2;
    sc_signal< sc_lv<1> > tmp_17_4_reg_1035;
    sc_signal< sc_lv<1> > tmp_5_fu_593_p2;
    sc_signal< sc_lv<1> > tmp_5_reg_1040;
    sc_signal< sc_lv<1> > p_Repl2_0_trunc_fu_666_p2;
    sc_signal< sc_lv<1> > p_Repl2_0_trunc_reg_1045;
    sc_signal< sc_lv<1> > p_Repl2_1_trunc_fu_689_p2;
    sc_signal< sc_lv<1> > p_Repl2_1_trunc_reg_1050;
    sc_signal< sc_lv<1> > p_Repl2_2_trunc_fu_712_p2;
    sc_signal< sc_lv<1> > p_Repl2_2_trunc_reg_1055;
    sc_signal< sc_lv<1> > p_Repl2_3_trunc_fu_735_p2;
    sc_signal< sc_lv<1> > p_Repl2_3_trunc_reg_1060;
    sc_signal< sc_lv<1> > p_Repl2_4_trunc_fu_758_p2;
    sc_signal< sc_lv<1> > p_Repl2_4_trunc_reg_1065;
    sc_signal< sc_lv<1> > p_Repl2_5_trunc_fu_787_p2;
    sc_signal< sc_lv<1> > p_Repl2_5_trunc_reg_1070;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< sc_lv<16> > tmp_14_fu_236_p3;
    sc_signal< sc_lv<6> > p_Result_4_5_fu_792_p7;
    sc_signal< bool > ap_block_pp0_stage1_01001;
    sc_signal< sc_lv<17> > tmp_1_cast_fu_196_p1;
    sc_signal< sc_lv<17> > tmp_cast_fu_193_p1;
    sc_signal< sc_lv<17> > i_op_assign_fu_199_p2;
    sc_signal< sc_lv<1> > tmp_s_fu_225_p2;
    sc_signal< sc_lv<16> > tmp_13_fu_230_p2;
    sc_signal< sc_lv<31> > tmp_6_fu_250_p3;
    sc_signal< sc_lv<33> > r_V_2_fu_261_p2;
    sc_signal< sc_lv<16> > tmp_3_fu_279_p4;
    sc_signal< sc_lv<1> > tmp_1_fu_274_p2;
    sc_signal< sc_lv<16> > tmp_4_fu_289_p2;
    sc_signal< sc_lv<1> > tmp_fu_266_p3;
    sc_signal< sc_lv<16> > tmp_12_fu_295_p3;
    sc_signal< sc_lv<16> > tmp_15_fu_303_p3;
    sc_signal< sc_lv<33> > r_V_2_1_fu_327_p2;
    sc_signal< sc_lv<16> > tmp_19_fu_344_p4;
    sc_signal< sc_lv<1> > tmp_12_1_fu_339_p2;
    sc_signal< sc_lv<16> > tmp_20_fu_354_p2;
    sc_signal< sc_lv<1> > tmp_40_fu_331_p3;
    sc_signal< sc_lv<16> > tmp_21_fu_360_p3;
    sc_signal< sc_lv<16> > tmp_22_fu_368_p3;
    sc_signal< sc_lv<33> > r_V_2_2_fu_388_p2;
    sc_signal< sc_lv<16> > tmp_23_fu_405_p4;
    sc_signal< sc_lv<1> > tmp_12_2_fu_400_p2;
    sc_signal< sc_lv<16> > tmp_24_fu_415_p2;
    sc_signal< sc_lv<1> > tmp_42_fu_392_p3;
    sc_signal< sc_lv<16> > tmp_25_fu_421_p3;
    sc_signal< sc_lv<16> > tmp_26_fu_429_p3;
    sc_signal< sc_lv<33> > r_V_2_3_fu_449_p2;
    sc_signal< sc_lv<16> > tmp_27_fu_466_p4;
    sc_signal< sc_lv<1> > tmp_12_3_fu_461_p2;
    sc_signal< sc_lv<16> > tmp_28_fu_476_p2;
    sc_signal< sc_lv<1> > tmp_44_fu_453_p3;
    sc_signal< sc_lv<16> > tmp_29_fu_482_p3;
    sc_signal< sc_lv<16> > tmp_30_fu_490_p3;
    sc_signal< sc_lv<33> > r_V_2_4_fu_510_p2;
    sc_signal< sc_lv<16> > tmp_31_fu_527_p4;
    sc_signal< sc_lv<1> > tmp_12_4_fu_522_p2;
    sc_signal< sc_lv<16> > tmp_32_fu_537_p2;
    sc_signal< sc_lv<1> > tmp_46_fu_514_p3;
    sc_signal< sc_lv<16> > tmp_33_fu_543_p3;
    sc_signal< sc_lv<16> > tmp_34_fu_551_p3;
    sc_signal< sc_lv<16> > OP1_V_cast1_fu_571_p0;
    sc_signal< sc_lv<16> > p_shl_fu_575_p1;
    sc_signal< sc_lv<18> > p_shl_fu_575_p3;
    sc_signal< sc_lv<19> > p_shl_cast_fu_583_p1;
    sc_signal< sc_lv<19> > OP1_V_cast1_fu_571_p1;
    sc_signal< sc_lv<19> > r_V_fu_587_p2;
    sc_signal< sc_lv<33> > r_V_2_5_fu_599_p2;
    sc_signal< sc_lv<16> > tmp_35_fu_616_p4;
    sc_signal< sc_lv<1> > tmp_12_5_fu_611_p2;
    sc_signal< sc_lv<16> > tmp_36_fu_626_p2;
    sc_signal< sc_lv<1> > tmp_48_fu_603_p3;
    sc_signal< sc_lv<16> > tmp_37_fu_632_p3;
    sc_signal< sc_lv<1> > tmp_50_fu_652_p1;
    sc_signal< sc_lv<1> > tmp_20_s_fu_656_p2;
    sc_signal< sc_lv<1> > tmp_2_fu_661_p2;
    sc_signal< sc_lv<1> > tmp_51_fu_671_p3;
    sc_signal< sc_lv<1> > tmp_20_1_fu_679_p2;
    sc_signal< sc_lv<1> > tmp_8_fu_684_p2;
    sc_signal< sc_lv<1> > tmp_52_fu_694_p3;
    sc_signal< sc_lv<1> > tmp_20_2_fu_702_p2;
    sc_signal< sc_lv<1> > tmp_10_fu_707_p2;
    sc_signal< sc_lv<1> > tmp_53_fu_717_p3;
    sc_signal< sc_lv<1> > tmp_20_3_fu_725_p2;
    sc_signal< sc_lv<1> > tmp_11_fu_730_p2;
    sc_signal< sc_lv<1> > tmp_54_fu_740_p3;
    sc_signal< sc_lv<1> > tmp_20_4_fu_748_p2;
    sc_signal< sc_lv<1> > tmp_16_fu_753_p2;
    sc_signal< sc_lv<16> > tmp_38_fu_640_p3;
    sc_signal< sc_lv<1> > tmp_55_fu_768_p3;
    sc_signal< sc_lv<1> > tmp_17_5_fu_763_p2;
    sc_signal< sc_lv<1> > tmp_20_5_fu_776_p2;
    sc_signal< sc_lv<1> > tmp_18_fu_782_p2;
    sc_signal< sc_lv<17> > p_Val2_1_fu_823_p0;
    sc_signal< sc_lv<17> > p_Val2_s_4_fu_829_p0;
    sc_signal< sc_lv<17> > p_Val2_3_fu_835_p0;
    sc_signal< sc_lv<17> > p_Val2_4_fu_841_p0;
    sc_signal< sc_lv<17> > p_Val2_5_fu_847_p0;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_idle_pp0_1to1;
    sc_signal< sc_logic > ap_idle_pp0_0to0;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_pp0_stage1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage2;
    static const sc_lv<7> ap_ST_fsm_pp0_stage3;
    static const sc_lv<7> ap_ST_fsm_pp0_stage4;
    static const sc_lv<7> ap_ST_fsm_pp0_stage5;
    static const sc_lv<7> ap_ST_fsm_pp0_stage6;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const bool ap_const_boolean_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<19> ap_const_lv19_8000;
    static const sc_lv<6> ap_const_lv6_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_OP1_V_1_cast_fu_205_p1();
    void thread_OP1_V_cast1_fu_571_p0();
    void thread_OP1_V_cast1_fu_571_p1();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_01001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state3_pp0_stage2_iter0();
    void thread_ap_block_state4_pp0_stage3_iter0();
    void thread_ap_block_state5_pp0_stage4_iter0();
    void thread_ap_block_state6_pp0_stage5_iter0();
    void thread_ap_block_state7_pp0_stage6_iter0();
    void thread_ap_block_state8_pp0_stage0_iter1();
    void thread_ap_block_state9_pp0_stage1_iter1();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to0();
    void thread_ap_idle_pp0_1to1();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_rst_n_inv();
    void thread_i_op_assign_fu_199_p2();
    void thread_m_V_address0();
    void thread_m_V_ce0();
    void thread_out_V();
    void thread_p_Repl2_0_trunc_fu_666_p2();
    void thread_p_Repl2_1_trunc_fu_689_p2();
    void thread_p_Repl2_2_trunc_fu_712_p2();
    void thread_p_Repl2_3_trunc_fu_735_p2();
    void thread_p_Repl2_4_trunc_fu_758_p2();
    void thread_p_Repl2_5_trunc_fu_787_p2();
    void thread_p_Result_4_5_fu_792_p7();
    void thread_p_Val2_1_fu_823_p0();
    void thread_p_Val2_3_fu_835_p0();
    void thread_p_Val2_4_fu_841_p0();
    void thread_p_Val2_5_fu_847_p0();
    void thread_p_Val2_s_4_fu_829_p0();
    void thread_p_shl_cast_fu_583_p1();
    void thread_p_shl_fu_575_p1();
    void thread_p_shl_fu_575_p3();
    void thread_r_V_2_1_fu_327_p2();
    void thread_r_V_2_2_fu_388_p2();
    void thread_r_V_2_3_fu_449_p2();
    void thread_r_V_2_4_fu_510_p2();
    void thread_r_V_2_5_fu_599_p2();
    void thread_r_V_2_fu_261_p2();
    void thread_r_V_fu_587_p2();
    void thread_tmp_10_fu_707_p2();
    void thread_tmp_11_fu_730_p2();
    void thread_tmp_12_1_fu_339_p2();
    void thread_tmp_12_2_fu_400_p2();
    void thread_tmp_12_3_fu_461_p2();
    void thread_tmp_12_4_fu_522_p2();
    void thread_tmp_12_5_fu_611_p2();
    void thread_tmp_12_fu_295_p3();
    void thread_tmp_13_fu_230_p2();
    void thread_tmp_14_fu_236_p3();
    void thread_tmp_15_fu_303_p3();
    void thread_tmp_16_fu_753_p2();
    void thread_tmp_17_1_fu_383_p2();
    void thread_tmp_17_2_fu_444_p2();
    void thread_tmp_17_3_fu_505_p2();
    void thread_tmp_17_4_fu_566_p2();
    void thread_tmp_17_5_fu_763_p2();
    void thread_tmp_17_fu_322_p2();
    void thread_tmp_18_fu_782_p2();
    void thread_tmp_19_fu_344_p4();
    void thread_tmp_1_cast_fu_196_p1();
    void thread_tmp_1_fu_274_p2();
    void thread_tmp_20_1_fu_679_p2();
    void thread_tmp_20_2_fu_702_p2();
    void thread_tmp_20_3_fu_725_p2();
    void thread_tmp_20_4_fu_748_p2();
    void thread_tmp_20_5_fu_776_p2();
    void thread_tmp_20_fu_354_p2();
    void thread_tmp_20_s_fu_656_p2();
    void thread_tmp_21_fu_360_p3();
    void thread_tmp_22_fu_368_p3();
    void thread_tmp_23_fu_405_p4();
    void thread_tmp_24_fu_415_p2();
    void thread_tmp_25_fu_421_p3();
    void thread_tmp_26_fu_429_p3();
    void thread_tmp_27_fu_466_p4();
    void thread_tmp_28_fu_476_p2();
    void thread_tmp_29_fu_482_p3();
    void thread_tmp_2_fu_661_p2();
    void thread_tmp_30_fu_490_p3();
    void thread_tmp_31_fu_527_p4();
    void thread_tmp_32_fu_537_p2();
    void thread_tmp_33_fu_543_p3();
    void thread_tmp_34_fu_551_p3();
    void thread_tmp_35_fu_616_p4();
    void thread_tmp_36_fu_626_p2();
    void thread_tmp_37_fu_632_p3();
    void thread_tmp_38_fu_640_p3();
    void thread_tmp_39_fu_213_p1();
    void thread_tmp_3_fu_279_p4();
    void thread_tmp_40_fu_331_p3();
    void thread_tmp_41_fu_315_p1();
    void thread_tmp_42_fu_392_p3();
    void thread_tmp_43_fu_380_p1();
    void thread_tmp_44_fu_453_p3();
    void thread_tmp_45_fu_441_p1();
    void thread_tmp_46_fu_514_p3();
    void thread_tmp_47_fu_502_p1();
    void thread_tmp_48_fu_603_p3();
    void thread_tmp_49_fu_563_p1();
    void thread_tmp_4_fu_289_p2();
    void thread_tmp_50_fu_652_p1();
    void thread_tmp_51_fu_671_p3();
    void thread_tmp_52_fu_694_p3();
    void thread_tmp_53_fu_717_p3();
    void thread_tmp_54_fu_740_p3();
    void thread_tmp_55_fu_768_p3();
    void thread_tmp_5_fu_593_p2();
    void thread_tmp_6_cast_fu_257_p1();
    void thread_tmp_6_fu_250_p3();
    void thread_tmp_7_fu_318_p2();
    void thread_tmp_8_fu_684_p2();
    void thread_tmp_9_fu_220_p2();
    void thread_tmp_cast_fu_193_p1();
    void thread_tmp_fu_266_p3();
    void thread_tmp_s_fu_225_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
