<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Udiff src/hotspot/share/c1/c1_LinearScan.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="c1_LIRAssembler.cpp.udiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_Runtime1.cpp.udiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/share/c1/c1_LinearScan.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<hr />
<pre>
<span class="line-new-header">@@ -1,7 +1,7 @@</span>
  /*
<span class="udiff-line-modified-removed">-  * Copyright (c) 2005, 2019, Oracle and/or its affiliates. All rights reserved.</span>
<span class="udiff-line-modified-added">+  * Copyright (c) 2005, 2020, Oracle and/or its affiliates. All rights reserved.</span>
   * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   *
   * This code is free software; you can redistribute it and/or modify it
   * under the terms of the GNU General Public License version 2 only, as
   * published by the Free Software Foundation.
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -2127,15 +2127,15 @@</span>
          }
  
  #ifdef _LP64
          return LIR_OprFact::double_cpu(assigned_reg, assigned_reg);
  #else
<span class="udiff-line-modified-removed">- #if defined(SPARC) || defined(PPC32)</span>
<span class="udiff-line-modified-added">+ #if defined(PPC32)</span>
          return LIR_OprFact::double_cpu(assigned_regHi, assigned_reg);
  #else
          return LIR_OprFact::double_cpu(assigned_reg, assigned_regHi);
<span class="udiff-line-modified-removed">- #endif // SPARC</span>
<span class="udiff-line-modified-added">+ #endif // PPC32</span>
  #endif // LP64
        }
  
  #ifndef __SOFTFP__
        case T_FLOAT: {
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -2171,16 +2171,11 @@</span>
            assert(interval-&gt;assigned_regHi() == any_reg, &quot;must not have hi register (double xmm values are stored in one register)&quot;);
            return LIR_OprFact::double_xmm(assigned_reg - pd_first_xmm_reg);
          }
  #endif // X86
  
<span class="udiff-line-modified-removed">- #ifdef SPARC</span>
<span class="udiff-line-removed">-         assert(assigned_reg &gt;= pd_first_fpu_reg &amp;&amp; assigned_reg &lt;= pd_last_fpu_reg, &quot;no fpu register&quot;);</span>
<span class="udiff-line-removed">-         assert(interval-&gt;assigned_regHi() &gt;= pd_first_fpu_reg &amp;&amp; interval-&gt;assigned_regHi() &lt;= pd_last_fpu_reg, &quot;no fpu register&quot;);</span>
<span class="udiff-line-removed">-         assert(assigned_reg % 2 == 0 &amp;&amp; assigned_reg + 1 == interval-&gt;assigned_regHi(), &quot;must be sequential and even&quot;);</span>
<span class="udiff-line-removed">-         LIR_Opr result = LIR_OprFact::double_fpu(interval-&gt;assigned_regHi() - pd_first_fpu_reg, assigned_reg - pd_first_fpu_reg);</span>
<span class="udiff-line-removed">- #elif defined(ARM32)</span>
<span class="udiff-line-modified-added">+ #if defined(ARM32)</span>
          assert(assigned_reg &gt;= pd_first_fpu_reg &amp;&amp; assigned_reg &lt;= pd_last_fpu_reg, &quot;no fpu register&quot;);
          assert(interval-&gt;assigned_regHi() &gt;= pd_first_fpu_reg &amp;&amp; interval-&gt;assigned_regHi() &lt;= pd_last_fpu_reg, &quot;no fpu register&quot;);
          assert(assigned_reg % 2 == 0 &amp;&amp; assigned_reg + 1 == interval-&gt;assigned_regHi(), &quot;must be sequential and even&quot;);
          LIR_Opr result = LIR_OprFact::double_fpu(assigned_reg - pd_first_fpu_reg, interval-&gt;assigned_regHi() - pd_first_fpu_reg);
  #else
</pre>
<hr />
<pre>
<span class="line-new-header">@@ -2776,13 +2771,10 @@</span>
        assert(opr-&gt;fpu_regnrLo() == opr-&gt;fpu_regnrHi(), &quot;assumed in calculation (only fpu_regnrLo is used)&quot;);
  #endif
  #ifdef AMD64
        assert(false, &quot;FPU not used on x86-64&quot;);
  #endif
<span class="udiff-line-removed">- #ifdef SPARC</span>
<span class="udiff-line-removed">-       assert(opr-&gt;fpu_regnrLo() == opr-&gt;fpu_regnrHi() + 1, &quot;assumed in calculation (only fpu_regnrHi is used)&quot;);</span>
<span class="udiff-line-removed">- #endif</span>
  #ifdef ARM32
        assert(opr-&gt;fpu_regnrHi() == opr-&gt;fpu_regnrLo() + 1, &quot;assumed in calculation (only fpu_regnrLo is used)&quot;);
  #endif
  #ifdef PPC32
        assert(opr-&gt;fpu_regnrLo() == opr-&gt;fpu_regnrHi(), &quot;assumed in calculation (only fpu_regnrHi is used)&quot;);
</pre>
<center><a href="c1_LIRAssembler.cpp.udiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="c1_Runtime1.cpp.udiff.html" target="_top">next &gt;</a></center>  </body>
</html>