###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       457729   # Number of WRITE/WRITEP commands
num_reads_done                 =      1077039   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       781672   # Number of read row buffer hits
num_read_cmds                  =      1077027   # Number of READ/READP commands
num_writes_done                =       457736   # Number of read requests issued
num_write_row_hits             =       346002   # Number of write row buffer hits
num_act_cmds                   =       409786   # Number of ACT commands
num_pre_cmds                   =       409755   # Number of PRE commands
num_ondemand_pres              =       383115   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9564092   # Cyles of rank active rank.0
rank_active_cycles.1           =      9390806   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       435908   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       609194   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1461618   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        20502   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7810   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        10322   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3362   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3332   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1391   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          689   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          786   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          657   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        24306   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           95   # Write cmd latency (cycles)
write_latency[20-39]           =          788   # Write cmd latency (cycles)
write_latency[40-59]           =         1328   # Write cmd latency (cycles)
write_latency[60-79]           =         2272   # Write cmd latency (cycles)
write_latency[80-99]           =         3497   # Write cmd latency (cycles)
write_latency[100-119]         =         5177   # Write cmd latency (cycles)
write_latency[120-139]         =         7677   # Write cmd latency (cycles)
write_latency[140-159]         =        10312   # Write cmd latency (cycles)
write_latency[160-179]         =        13069   # Write cmd latency (cycles)
write_latency[180-199]         =        15409   # Write cmd latency (cycles)
write_latency[200-]            =       398105   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           12   # Read request latency (cycles)
read_latency[20-39]            =       275013   # Read request latency (cycles)
read_latency[40-59]            =       108050   # Read request latency (cycles)
read_latency[60-79]            =       136465   # Read request latency (cycles)
read_latency[80-99]            =        72139   # Read request latency (cycles)
read_latency[100-119]          =        57856   # Read request latency (cycles)
read_latency[120-139]          =        49297   # Read request latency (cycles)
read_latency[140-159]          =        36591   # Read request latency (cycles)
read_latency[160-179]          =        29581   # Read request latency (cycles)
read_latency[180-199]          =        24800   # Read request latency (cycles)
read_latency[200-]             =       287235   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.28498e+09   # Write energy
read_energy                    =  4.34257e+09   # Read energy
act_energy                     =  1.12117e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.09236e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.92413e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.96799e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.85986e+09   # Active standby energy rank.1
average_read_latency           =      192.446   # Average read request latency (cycles)
average_interarrival           =      6.51551   # Average request interarrival latency (cycles)
total_energy                   =  2.07829e+10   # Total energy (pJ)
average_power                  =      2078.29   # Average power (mW)
average_bandwidth              =      13.0967   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       486819   # Number of WRITE/WRITEP commands
num_reads_done                 =      1107845   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       794140   # Number of read row buffer hits
num_read_cmds                  =      1107841   # Number of READ/READP commands
num_writes_done                =       486858   # Number of read requests issued
num_write_row_hits             =       367861   # Number of write row buffer hits
num_act_cmds                   =       435848   # Number of ACT commands
num_pre_cmds                   =       435818   # Number of PRE commands
num_ondemand_pres              =       409629   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9523153   # Cyles of rank active rank.0
rank_active_cycles.1           =      9465457   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       476847   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       534543   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1523526   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18967   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7505   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        10492   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3281   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3323   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1360   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          656   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          762   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          608   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        24264   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           94   # Write cmd latency (cycles)
write_latency[20-39]           =          893   # Write cmd latency (cycles)
write_latency[40-59]           =         1385   # Write cmd latency (cycles)
write_latency[60-79]           =         2470   # Write cmd latency (cycles)
write_latency[80-99]           =         3560   # Write cmd latency (cycles)
write_latency[100-119]         =         5148   # Write cmd latency (cycles)
write_latency[120-139]         =         7275   # Write cmd latency (cycles)
write_latency[140-159]         =         9981   # Write cmd latency (cycles)
write_latency[160-179]         =        12650   # Write cmd latency (cycles)
write_latency[180-199]         =        15577   # Write cmd latency (cycles)
write_latency[200-]            =       427786   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       252178   # Read request latency (cycles)
read_latency[40-59]            =       103360   # Read request latency (cycles)
read_latency[60-79]            =       135153   # Read request latency (cycles)
read_latency[80-99]            =        73524   # Read request latency (cycles)
read_latency[100-119]          =        59436   # Read request latency (cycles)
read_latency[120-139]          =        51678   # Read request latency (cycles)
read_latency[140-159]          =        38914   # Read request latency (cycles)
read_latency[160-179]          =        31554   # Read request latency (cycles)
read_latency[180-199]          =        26728   # Read request latency (cycles)
read_latency[200-]             =       335314   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   2.4302e+09   # Write energy
read_energy                    =  4.46681e+09   # Read energy
act_energy                     =  1.19248e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.28887e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.56581e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.94245e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.90645e+09   # Active standby energy rank.1
average_read_latency           =      219.324   # Average read request latency (cycles)
average_interarrival           =       6.2705   # Average request interarrival latency (cycles)
total_energy                   =  2.11285e+10   # Total energy (pJ)
average_power                  =      2112.85   # Average power (mW)
average_bandwidth              =      13.6081   # Average bandwidth
