Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Dec  1 14:37:29 2023
| Host         : ARM144-10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopLevelInterface_timing_summary_routed.rpt -pb TopLevelInterface_timing_summary_routed.pb -rpx TopLevelInterface_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevelInterface
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  48          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (38)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (38)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.604        0.000                      0                  373        0.189        0.000                      0                  373        4.020        0.000                       0                   197  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.604        0.000                      0                  373        0.189        0.000                      0                  373        4.020        0.000                       0                   197  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 CMDQ/writeptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/REG_ADDR_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 0.918ns (18.908%)  route 3.937ns (81.092%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.830     5.515    CMDQ/CLK
    SLICE_X158Y103       FDRE                                         r  CMDQ/writeptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y103       FDRE (Prop_fdre_C_Q)         0.518     6.033 r  CMDQ/writeptr_reg[0]/Q
                         net (fo=23, routed)          1.053     7.086    CMDQ/writeptr_reg[0]
    SLICE_X158Y102       LUT6 (Prop_lut6_I0_O)        0.124     7.210 r  CMDQ/readptr[3]_i_3/O
                         net (fo=1, routed)           0.667     7.877    CMDQ/readptr[3]_i_3_n_0
    SLICE_X158Y102       LUT4 (Prop_lut4_I0_O)        0.124     8.001 r  CMDQ/readptr[3]_i_1/O
                         net (fo=12, routed)          1.579     9.580    CMDP/p_10_in
    SLICE_X152Y99        LUT4 (Prop_lut4_I3_O)        0.152     9.732 r  CMDP/REG_ADDR[3]_i_1/O
                         net (fo=4, routed)           0.638    10.370    CMDP/state111_out
    SLICE_X148Y100       FDRE                                         r  CMDP/REG_ADDR_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.637    15.137    CMDP/CLK
    SLICE_X148Y100       FDRE                                         r  CMDP/REG_ADDR_reg[2]/C
                         clock pessimism              0.265    15.402    
                         clock uncertainty           -0.035    15.367    
    SLICE_X148Y100       FDRE (Setup_fdre_C_CE)      -0.393    14.974    CMDP/REG_ADDR_reg[2]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 CMDQ/writeptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/REG_ADDR_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 0.918ns (18.908%)  route 3.937ns (81.092%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.137ns = ( 15.137 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.265ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.830     5.515    CMDQ/CLK
    SLICE_X158Y103       FDRE                                         r  CMDQ/writeptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y103       FDRE (Prop_fdre_C_Q)         0.518     6.033 r  CMDQ/writeptr_reg[0]/Q
                         net (fo=23, routed)          1.053     7.086    CMDQ/writeptr_reg[0]
    SLICE_X158Y102       LUT6 (Prop_lut6_I0_O)        0.124     7.210 r  CMDQ/readptr[3]_i_3/O
                         net (fo=1, routed)           0.667     7.877    CMDQ/readptr[3]_i_3_n_0
    SLICE_X158Y102       LUT4 (Prop_lut4_I0_O)        0.124     8.001 r  CMDQ/readptr[3]_i_1/O
                         net (fo=12, routed)          1.579     9.580    CMDP/p_10_in
    SLICE_X152Y99        LUT4 (Prop_lut4_I3_O)        0.152     9.732 r  CMDP/REG_ADDR[3]_i_1/O
                         net (fo=4, routed)           0.638    10.370    CMDP/state111_out
    SLICE_X148Y100       FDRE                                         r  CMDP/REG_ADDR_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.637    15.137    CMDP/CLK
    SLICE_X148Y100       FDRE                                         r  CMDP/REG_ADDR_reg[3]/C
                         clock pessimism              0.265    15.402    
                         clock uncertainty           -0.035    15.367    
    SLICE_X148Y100       FDRE (Setup_fdre_C_CE)      -0.393    14.974    CMDP/REG_ADDR_reg[3]
  -------------------------------------------------------------------
                         required time                         14.974    
                         arrival time                         -10.370    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.680ns  (required time - arrival time)
  Source:                 CMDQ/writeptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/REG_ADDR_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 0.918ns (18.845%)  route 3.953ns (81.155%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.302ns = ( 15.302 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.830     5.515    CMDQ/CLK
    SLICE_X158Y103       FDRE                                         r  CMDQ/writeptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y103       FDRE (Prop_fdre_C_Q)         0.518     6.033 r  CMDQ/writeptr_reg[0]/Q
                         net (fo=23, routed)          1.053     7.086    CMDQ/writeptr_reg[0]
    SLICE_X158Y102       LUT6 (Prop_lut6_I0_O)        0.124     7.210 r  CMDQ/readptr[3]_i_3/O
                         net (fo=1, routed)           0.667     7.877    CMDQ/readptr[3]_i_3_n_0
    SLICE_X158Y102       LUT4 (Prop_lut4_I0_O)        0.124     8.001 r  CMDQ/readptr[3]_i_1/O
                         net (fo=12, routed)          1.579     9.580    CMDP/p_10_in
    SLICE_X152Y99        LUT4 (Prop_lut4_I3_O)        0.152     9.732 r  CMDP/REG_ADDR[3]_i_1/O
                         net (fo=4, routed)           0.654    10.386    CMDP/state111_out
    SLICE_X148Y99        FDRE                                         r  CMDP/REG_ADDR_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.802    15.302    CMDP/CLK
    SLICE_X148Y99        FDRE                                         r  CMDP/REG_ADDR_reg[0]/C
                         clock pessimism              0.193    15.495    
                         clock uncertainty           -0.035    15.459    
    SLICE_X148Y99        FDRE (Setup_fdre_C_CE)      -0.393    15.066    CMDP/REG_ADDR_reg[0]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -10.386    
  -------------------------------------------------------------------
                         slack                                  4.680    

Slack (MET) :             4.680ns  (required time - arrival time)
  Source:                 CMDQ/writeptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/REG_ADDR_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 0.918ns (18.845%)  route 3.953ns (81.155%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.302ns = ( 15.302 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.830     5.515    CMDQ/CLK
    SLICE_X158Y103       FDRE                                         r  CMDQ/writeptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y103       FDRE (Prop_fdre_C_Q)         0.518     6.033 r  CMDQ/writeptr_reg[0]/Q
                         net (fo=23, routed)          1.053     7.086    CMDQ/writeptr_reg[0]
    SLICE_X158Y102       LUT6 (Prop_lut6_I0_O)        0.124     7.210 r  CMDQ/readptr[3]_i_3/O
                         net (fo=1, routed)           0.667     7.877    CMDQ/readptr[3]_i_3_n_0
    SLICE_X158Y102       LUT4 (Prop_lut4_I0_O)        0.124     8.001 r  CMDQ/readptr[3]_i_1/O
                         net (fo=12, routed)          1.579     9.580    CMDP/p_10_in
    SLICE_X152Y99        LUT4 (Prop_lut4_I3_O)        0.152     9.732 r  CMDP/REG_ADDR[3]_i_1/O
                         net (fo=4, routed)           0.654    10.386    CMDP/state111_out
    SLICE_X148Y99        FDRE                                         r  CMDP/REG_ADDR_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.802    15.302    CMDP/CLK
    SLICE_X148Y99        FDRE                                         r  CMDP/REG_ADDR_reg[1]/C
                         clock pessimism              0.193    15.495    
                         clock uncertainty           -0.035    15.459    
    SLICE_X148Y99        FDRE (Setup_fdre_C_CE)      -0.393    15.066    CMDP/REG_ADDR_reg[1]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -10.386    
  -------------------------------------------------------------------
                         slack                                  4.680    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 CMDQ/writeptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 0.919ns (20.155%)  route 3.641ns (79.845%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 15.301 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.830     5.515    CMDQ/CLK
    SLICE_X158Y103       FDRE                                         r  CMDQ/writeptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y103       FDRE (Prop_fdre_C_Q)         0.518     6.033 r  CMDQ/writeptr_reg[0]/Q
                         net (fo=23, routed)          1.053     7.086    CMDQ/writeptr_reg[0]
    SLICE_X158Y102       LUT6 (Prop_lut6_I0_O)        0.124     7.210 r  CMDQ/readptr[3]_i_3/O
                         net (fo=1, routed)           0.667     7.877    CMDQ/readptr[3]_i_3_n_0
    SLICE_X158Y102       LUT4 (Prop_lut4_I0_O)        0.124     8.001 r  CMDQ/readptr[3]_i_1/O
                         net (fo=12, routed)          1.223     9.225    CMDP/p_10_in
    SLICE_X152Y99        LUT4 (Prop_lut4_I0_O)        0.153     9.378 r  CMDP/tempData[31]_i_1/O
                         net (fo=8, routed)           0.697    10.075    CMDP/tempData[31]_i_1_n_0
    SLICE_X149Y95        FDRE                                         r  CMDP/tempData_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.801    15.301    CMDP/CLK
    SLICE_X149Y95        FDRE                                         r  CMDP/tempData_reg[24]/C
                         clock pessimism              0.193    15.494    
                         clock uncertainty           -0.035    15.458    
    SLICE_X149Y95        FDRE (Setup_fdre_C_CE)      -0.412    15.046    CMDP/tempData_reg[24]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 CMDQ/writeptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 0.919ns (20.155%)  route 3.641ns (79.845%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 15.301 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.830     5.515    CMDQ/CLK
    SLICE_X158Y103       FDRE                                         r  CMDQ/writeptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y103       FDRE (Prop_fdre_C_Q)         0.518     6.033 r  CMDQ/writeptr_reg[0]/Q
                         net (fo=23, routed)          1.053     7.086    CMDQ/writeptr_reg[0]
    SLICE_X158Y102       LUT6 (Prop_lut6_I0_O)        0.124     7.210 r  CMDQ/readptr[3]_i_3/O
                         net (fo=1, routed)           0.667     7.877    CMDQ/readptr[3]_i_3_n_0
    SLICE_X158Y102       LUT4 (Prop_lut4_I0_O)        0.124     8.001 r  CMDQ/readptr[3]_i_1/O
                         net (fo=12, routed)          1.223     9.225    CMDP/p_10_in
    SLICE_X152Y99        LUT4 (Prop_lut4_I0_O)        0.153     9.378 r  CMDP/tempData[31]_i_1/O
                         net (fo=8, routed)           0.697    10.075    CMDP/tempData[31]_i_1_n_0
    SLICE_X149Y95        FDRE                                         r  CMDP/tempData_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.801    15.301    CMDP/CLK
    SLICE_X149Y95        FDRE                                         r  CMDP/tempData_reg[25]/C
                         clock pessimism              0.193    15.494    
                         clock uncertainty           -0.035    15.458    
    SLICE_X149Y95        FDRE (Setup_fdre_C_CE)      -0.412    15.046    CMDP/tempData_reg[25]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 CMDQ/writeptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 0.919ns (20.155%)  route 3.641ns (79.845%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 15.301 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.830     5.515    CMDQ/CLK
    SLICE_X158Y103       FDRE                                         r  CMDQ/writeptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y103       FDRE (Prop_fdre_C_Q)         0.518     6.033 r  CMDQ/writeptr_reg[0]/Q
                         net (fo=23, routed)          1.053     7.086    CMDQ/writeptr_reg[0]
    SLICE_X158Y102       LUT6 (Prop_lut6_I0_O)        0.124     7.210 r  CMDQ/readptr[3]_i_3/O
                         net (fo=1, routed)           0.667     7.877    CMDQ/readptr[3]_i_3_n_0
    SLICE_X158Y102       LUT4 (Prop_lut4_I0_O)        0.124     8.001 r  CMDQ/readptr[3]_i_1/O
                         net (fo=12, routed)          1.223     9.225    CMDP/p_10_in
    SLICE_X152Y99        LUT4 (Prop_lut4_I0_O)        0.153     9.378 r  CMDP/tempData[31]_i_1/O
                         net (fo=8, routed)           0.697    10.075    CMDP/tempData[31]_i_1_n_0
    SLICE_X149Y95        FDRE                                         r  CMDP/tempData_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.801    15.301    CMDP/CLK
    SLICE_X149Y95        FDRE                                         r  CMDP/tempData_reg[26]/C
                         clock pessimism              0.193    15.494    
                         clock uncertainty           -0.035    15.458    
    SLICE_X149Y95        FDRE (Setup_fdre_C_CE)      -0.412    15.046    CMDP/tempData_reg[26]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 CMDQ/writeptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 0.919ns (20.155%)  route 3.641ns (79.845%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 15.301 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.830     5.515    CMDQ/CLK
    SLICE_X158Y103       FDRE                                         r  CMDQ/writeptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y103       FDRE (Prop_fdre_C_Q)         0.518     6.033 r  CMDQ/writeptr_reg[0]/Q
                         net (fo=23, routed)          1.053     7.086    CMDQ/writeptr_reg[0]
    SLICE_X158Y102       LUT6 (Prop_lut6_I0_O)        0.124     7.210 r  CMDQ/readptr[3]_i_3/O
                         net (fo=1, routed)           0.667     7.877    CMDQ/readptr[3]_i_3_n_0
    SLICE_X158Y102       LUT4 (Prop_lut4_I0_O)        0.124     8.001 r  CMDQ/readptr[3]_i_1/O
                         net (fo=12, routed)          1.223     9.225    CMDP/p_10_in
    SLICE_X152Y99        LUT4 (Prop_lut4_I0_O)        0.153     9.378 r  CMDP/tempData[31]_i_1/O
                         net (fo=8, routed)           0.697    10.075    CMDP/tempData[31]_i_1_n_0
    SLICE_X149Y95        FDRE                                         r  CMDP/tempData_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.801    15.301    CMDP/CLK
    SLICE_X149Y95        FDRE                                         r  CMDP/tempData_reg[27]/C
                         clock pessimism              0.193    15.494    
                         clock uncertainty           -0.035    15.458    
    SLICE_X149Y95        FDRE (Setup_fdre_C_CE)      -0.412    15.046    CMDP/tempData_reg[27]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 CMDQ/writeptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 0.919ns (20.155%)  route 3.641ns (79.845%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 15.301 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.830     5.515    CMDQ/CLK
    SLICE_X158Y103       FDRE                                         r  CMDQ/writeptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y103       FDRE (Prop_fdre_C_Q)         0.518     6.033 r  CMDQ/writeptr_reg[0]/Q
                         net (fo=23, routed)          1.053     7.086    CMDQ/writeptr_reg[0]
    SLICE_X158Y102       LUT6 (Prop_lut6_I0_O)        0.124     7.210 r  CMDQ/readptr[3]_i_3/O
                         net (fo=1, routed)           0.667     7.877    CMDQ/readptr[3]_i_3_n_0
    SLICE_X158Y102       LUT4 (Prop_lut4_I0_O)        0.124     8.001 r  CMDQ/readptr[3]_i_1/O
                         net (fo=12, routed)          1.223     9.225    CMDP/p_10_in
    SLICE_X152Y99        LUT4 (Prop_lut4_I0_O)        0.153     9.378 r  CMDP/tempData[31]_i_1/O
                         net (fo=8, routed)           0.697    10.075    CMDP/tempData[31]_i_1_n_0
    SLICE_X149Y95        FDRE                                         r  CMDP/tempData_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.801    15.301    CMDP/CLK
    SLICE_X149Y95        FDRE                                         r  CMDP/tempData_reg[28]/C
                         clock pessimism              0.193    15.494    
                         clock uncertainty           -0.035    15.458    
    SLICE_X149Y95        FDRE (Setup_fdre_C_CE)      -0.412    15.046    CMDP/tempData_reg[28]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 CMDQ/writeptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/tempData_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 0.919ns (20.155%)  route 3.641ns (79.845%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 15.301 - 10.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.830     5.515    CMDQ/CLK
    SLICE_X158Y103       FDRE                                         r  CMDQ/writeptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y103       FDRE (Prop_fdre_C_Q)         0.518     6.033 r  CMDQ/writeptr_reg[0]/Q
                         net (fo=23, routed)          1.053     7.086    CMDQ/writeptr_reg[0]
    SLICE_X158Y102       LUT6 (Prop_lut6_I0_O)        0.124     7.210 r  CMDQ/readptr[3]_i_3/O
                         net (fo=1, routed)           0.667     7.877    CMDQ/readptr[3]_i_3_n_0
    SLICE_X158Y102       LUT4 (Prop_lut4_I0_O)        0.124     8.001 r  CMDQ/readptr[3]_i_1/O
                         net (fo=12, routed)          1.223     9.225    CMDP/p_10_in
    SLICE_X152Y99        LUT4 (Prop_lut4_I0_O)        0.153     9.378 r  CMDP/tempData[31]_i_1/O
                         net (fo=8, routed)           0.697    10.075    CMDP/tempData[31]_i_1_n_0
    SLICE_X149Y95        FDRE                                         r  CMDP/tempData_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004    13.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.801    15.301    CMDP/CLK
    SLICE_X149Y95        FDRE                                         r  CMDP/tempData_reg[29]/C
                         clock pessimism              0.193    15.494    
                         clock uncertainty           -0.035    15.458    
    SLICE_X149Y95        FDRE (Setup_fdre_C_CE)      -0.412    15.046    CMDP/tempData_reg[29]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  4.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 CMDP/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/prevState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.506%)  route 0.123ns (46.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.688     1.633    CMDP/CLK
    SLICE_X153Y99        FDRE                                         r  CMDP/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y99        FDRE (Prop_fdre_C_Q)         0.141     1.774 r  CMDP/state_reg[0]/Q
                         net (fo=10, routed)          0.123     1.897    CMDP/state_reg_n_0_[0]
    SLICE_X153Y99        FDRE                                         r  CMDP/prevState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.964     2.157    CMDP/CLK
    SLICE_X153Y99        FDRE                                         r  CMDP/prevState_reg[0]/C
                         clock pessimism             -0.524     1.633    
    SLICE_X153Y99        FDRE (Hold_fdre_C_D)         0.075     1.708    CMDP/prevState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 CMDP/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.189ns (55.179%)  route 0.154ns (44.821%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.688     1.633    CMDP/CLK
    SLICE_X153Y99        FDRE                                         r  CMDP/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y99        FDRE (Prop_fdre_C_Q)         0.141     1.774 r  CMDP/state_reg[0]/Q
                         net (fo=10, routed)          0.154     1.928    CMDP/state_reg_n_0_[0]
    SLICE_X152Y99        LUT5 (Prop_lut5_I3_O)        0.048     1.976 r  CMDP/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.976    CMDP/state[2]_i_1_n_0
    SLICE_X152Y99        FDRE                                         r  CMDP/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.964     2.157    CMDP/CLK
    SLICE_X152Y99        FDRE                                         r  CMDP/state_reg[2]/C
                         clock pessimism             -0.511     1.646    
    SLICE_X152Y99        FDRE (Hold_fdre_C_D)         0.131     1.777    CMDP/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 CMDP/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/prevState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.148ns (62.844%)  route 0.088ns (37.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.688     1.633    CMDP/CLK
    SLICE_X152Y99        FDRE                                         r  CMDP/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y99        FDRE (Prop_fdre_C_Q)         0.148     1.781 r  CMDP/state_reg[2]/Q
                         net (fo=10, routed)          0.088     1.869    CMDP/state_reg_n_0_[2]
    SLICE_X153Y99        FDRE                                         r  CMDP/prevState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.964     2.157    CMDP/CLK
    SLICE_X153Y99        FDRE                                         r  CMDP/prevState_reg[2]/C
                         clock pessimism             -0.511     1.646    
    SLICE_X153Y99        FDRE (Hold_fdre_C_D)         0.017     1.663    CMDP/prevState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 CMDP/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDP/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.783%)  route 0.154ns (45.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.688     1.633    CMDP/CLK
    SLICE_X153Y99        FDRE                                         r  CMDP/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y99        FDRE (Prop_fdre_C_Q)         0.141     1.774 r  CMDP/state_reg[0]/Q
                         net (fo=10, routed)          0.154     1.928    CMDP/state_reg_n_0_[0]
    SLICE_X152Y99        LUT5 (Prop_lut5_I2_O)        0.045     1.973 r  CMDP/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.973    CMDP/state[1]_i_1_n_0
    SLICE_X152Y99        FDRE                                         r  CMDP/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.964     2.157    CMDP/CLK
    SLICE_X152Y99        FDRE                                         r  CMDP/state_reg[1]/C
                         clock pessimism             -0.511     1.646    
    SLICE_X152Y99        FDRE (Hold_fdre_C_D)         0.120     1.766    CMDP/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[8][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.164ns (26.032%)  route 0.466ns (73.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.646     1.591    HOST_IF/CLK
    SLICE_X158Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y108       FDRE (Prop_fdre_C_Q)         0.164     1.755 r  HOST_IF/hostif_queue_DATA_reg[5]/Q
                         net (fo=16, routed)          0.466     2.221    CMDQ/Q[5]
    SLICE_X163Y99        FDRE                                         r  CMDQ/array_reg[8][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.992     2.185    CMDQ/CLK
    SLICE_X163Y99        FDRE                                         r  CMDQ/array_reg[8][5]/C
                         clock pessimism             -0.253     1.932    
    SLICE_X163Y99        FDRE (Hold_fdre_C_D)         0.070     2.002    CMDQ/array_reg[8][5]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 HOST_IF/host_hostif_host_xfc_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HOST_IF/state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.646     1.591    HOST_IF/CLK
    SLICE_X159Y108       FDRE                                         r  HOST_IF/host_hostif_host_xfc_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y108       FDRE (Prop_fdre_C_Q)         0.141     1.732 r  HOST_IF/host_hostif_host_xfc_prev_reg/Q
                         net (fo=2, routed)           0.156     1.888    HOST_IF/host_hostif_host_xfc_prev
    SLICE_X159Y108       LUT4 (Prop_lut4_I0_O)        0.042     1.930 r  HOST_IF/state_i_1/O
                         net (fo=1, routed)           0.000     1.930    HOST_IF/state_i_1_n_0
    SLICE_X159Y108       FDRE                                         r  HOST_IF/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.919     2.112    HOST_IF/CLK
    SLICE_X159Y108       FDRE                                         r  HOST_IF/state_reg/C
                         clock pessimism             -0.521     1.591    
    SLICE_X159Y108       FDRE (Hold_fdre_C_D)         0.107     1.698    HOST_IF/state_reg
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[11][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.164ns (25.290%)  route 0.484ns (74.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.646     1.591    HOST_IF/CLK
    SLICE_X158Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y108       FDRE (Prop_fdre_C_Q)         0.164     1.755 r  HOST_IF/hostif_queue_DATA_reg[5]/Q
                         net (fo=16, routed)          0.484     2.239    CMDQ/Q[5]
    SLICE_X161Y99        FDRE                                         r  CMDQ/array_reg[11][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.992     2.185    CMDQ/CLK
    SLICE_X161Y99        FDRE                                         r  CMDQ/array_reg[11][5]/C
                         clock pessimism             -0.253     1.932    
    SLICE_X161Y99        FDRE (Hold_fdre_C_D)         0.072     2.004    CMDQ/array_reg[11][5]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 HOST_IF/host_hostif_host_xfc2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HOST_IF/host_hostif_host_xfc_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.647     1.592    HOST_IF/CLK
    SLICE_X160Y108       FDRE                                         r  HOST_IF/host_hostif_host_xfc2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y108       FDRE (Prop_fdre_C_Q)         0.141     1.733 r  HOST_IF/host_hostif_host_xfc2_reg/Q
                         net (fo=1, routed)           0.172     1.905    HOST_IF/host_hostif_host_xfc2
    SLICE_X160Y108       FDRE                                         r  HOST_IF/host_hostif_host_xfc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.920     2.113    HOST_IF/CLK
    SLICE_X160Y108       FDRE                                         r  HOST_IF/host_hostif_host_xfc_reg/C
                         clock pessimism             -0.521     1.592    
    SLICE_X160Y108       FDRE (Hold_fdre_C_D)         0.070     1.662    HOST_IF/host_hostif_host_xfc_reg
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[14][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.164ns (25.327%)  route 0.484ns (74.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.646     1.591    HOST_IF/CLK
    SLICE_X158Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y108       FDRE (Prop_fdre_C_Q)         0.164     1.755 r  HOST_IF/hostif_queue_DATA_reg[5]/Q
                         net (fo=16, routed)          0.484     2.238    CMDQ/Q[5]
    SLICE_X158Y99        FDRE                                         r  CMDQ/array_reg[14][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.991     2.184    CMDQ/CLK
    SLICE_X158Y99        FDRE                                         r  CMDQ/array_reg[14][5]/C
                         clock pessimism             -0.253     1.931    
    SLICE_X158Y99        FDRE (Hold_fdre_C_D)         0.063     1.994    CMDQ/array_reg[14][5]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 HOST_IF/hostif_queue_DATA_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CMDQ/array_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.164ns (24.998%)  route 0.492ns (75.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.185ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.646     1.591    HOST_IF/CLK
    SLICE_X158Y107       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y107       FDRE (Prop_fdre_C_Q)         0.164     1.755 r  HOST_IF/hostif_queue_DATA_reg[2]/Q
                         net (fo=16, routed)          0.492     2.247    CMDQ/Q[2]
    SLICE_X160Y98        FDRE                                         r  CMDQ/array_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.992     2.185    CMDQ/CLK
    SLICE_X160Y98        FDRE                                         r  CMDQ/array_reg[0][2]/C
                         clock pessimism             -0.253     1.932    
    SLICE_X160Y98        FDRE (Hold_fdre_C_D)         0.070     2.002    CMDQ/array_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X158Y104  CMDP/HOST_RTR_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X148Y99   CMDP/REG_ADDR_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X148Y99   CMDP/REG_ADDR_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X148Y100  CMDP/REG_ADDR_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X148Y100  CMDP/REG_ADDR_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X153Y99   CMDP/prevState_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X153Y99   CMDP/prevState_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X153Y99   CMDP/prevState_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X153Y99   CMDP/state_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X158Y105  HOST_IF/reset2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X158Y105  HOST_IF/reset2_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X158Y104  CMDP/HOST_RTR_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X158Y104  CMDP/HOST_RTR_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X148Y99   CMDP/REG_ADDR_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X148Y99   CMDP/REG_ADDR_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X148Y99   CMDP/REG_ADDR_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X148Y99   CMDP/REG_ADDR_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X148Y100  CMDP/REG_ADDR_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X148Y100  CMDP/REG_ADDR_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X158Y105  HOST_IF/reset2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X158Y105  HOST_IF/reset2_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X158Y104  CMDP/HOST_RTR_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X158Y104  CMDP/HOST_RTR_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X148Y99   CMDP/REG_ADDR_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X148Y99   CMDP/REG_ADDR_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X148Y99   CMDP/REG_ADDR_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X148Y99   CMDP/REG_ADDR_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X148Y100  CMDP/REG_ADDR_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X148Y100  CMDP/REG_ADDR_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMDP/tempData_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.724ns  (logic 3.185ns (27.169%)  route 8.539ns (72.831%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.929     5.614    CMDP/CLK
    SLICE_X148Y95        FDRE                                         r  CMDP/tempData_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y95        FDRE (Prop_fdre_C_Q)         0.518     6.132 r  CMDP/tempData_reg[17]/Q
                         net (fo=1, routed)           8.539    14.671    REG_DATA_OBUF[17]
    AA10                 OBUF (Prop_obuf_I_O)         2.667    17.338 r  REG_DATA_OBUF[17]_inst/O
                         net (fo=0)                   0.000    17.338    REG_DATA[17]
    AA10                                                              r  REG_DATA[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.685ns  (logic 3.263ns (27.925%)  route 8.422ns (72.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.929     5.614    CMDP/CLK
    SLICE_X149Y95        FDRE                                         r  CMDP/tempData_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y95        FDRE (Prop_fdre_C_Q)         0.419     6.033 r  CMDP/tempData_reg[28]/Q
                         net (fo=1, routed)           8.422    14.455    REG_DATA_OBUF[28]
    AB13                 OBUF (Prop_obuf_I_O)         2.844    17.299 r  REG_DATA_OBUF[28]_inst/O
                         net (fo=0)                   0.000    17.299    REG_DATA[28]
    AB13                                                              r  REG_DATA[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.631ns  (logic 3.175ns (27.295%)  route 8.456ns (72.705%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.929     5.614    CMDP/CLK
    SLICE_X150Y94        FDRE                                         r  CMDP/tempData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y94        FDRE (Prop_fdre_C_Q)         0.518     6.132 r  CMDP/tempData_reg[5]/Q
                         net (fo=1, routed)           8.456    14.588    REG_DATA_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         2.657    17.245 r  REG_DATA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.245    REG_DATA[5]
    T14                                                               r  REG_DATA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.596ns  (logic 3.152ns (27.184%)  route 8.444ns (72.816%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.929     5.614    CMDP/CLK
    SLICE_X150Y94        FDRE                                         r  CMDP/tempData_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y94        FDRE (Prop_fdre_C_Q)         0.518     6.132 r  CMDP/tempData_reg[6]/Q
                         net (fo=1, routed)           8.444    14.576    REG_DATA_OBUF[6]
    V15                  OBUF (Prop_obuf_I_O)         2.634    17.210 r  REG_DATA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.210    REG_DATA[6]
    V15                                                               r  REG_DATA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.435ns  (logic 3.074ns (26.885%)  route 8.361ns (73.115%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.929     5.614    CMDP/CLK
    SLICE_X151Y94        FDRE                                         r  CMDP/tempData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y94        FDRE (Prop_fdre_C_Q)         0.456     6.070 r  CMDP/tempData_reg[1]/Q
                         net (fo=1, routed)           8.361    14.431    REG_DATA_OBUF[1]
    T16                  OBUF (Prop_obuf_I_O)         2.618    17.049 r  REG_DATA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.049    REG_DATA[1]
    T16                                                               r  REG_DATA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.308ns  (logic 3.202ns (28.313%)  route 8.107ns (71.687%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.929     5.614    CMDP/CLK
    SLICE_X148Y94        FDRE                                         r  CMDP/tempData_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y94        FDRE (Prop_fdre_C_Q)         0.518     6.132 r  CMDP/tempData_reg[15]/Q
                         net (fo=1, routed)           8.107    14.239    REG_DATA_OBUF[15]
    V10                  OBUF (Prop_obuf_I_O)         2.684    16.922 r  REG_DATA_OBUF[15]_inst/O
                         net (fo=0)                   0.000    16.922    REG_DATA[15]
    V10                                                               r  REG_DATA[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.239ns  (logic 3.128ns (27.829%)  route 8.111ns (72.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.929     5.614    CMDP/CLK
    SLICE_X149Y95        FDRE                                         r  CMDP/tempData_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y95        FDRE (Prop_fdre_C_Q)         0.456     6.070 r  CMDP/tempData_reg[25]/Q
                         net (fo=1, routed)           8.111    14.181    REG_DATA_OBUF[25]
    Y13                  OBUF (Prop_obuf_I_O)         2.672    16.853 r  REG_DATA_OBUF[25]_inst/O
                         net (fo=0)                   0.000    16.853    REG_DATA[25]
    Y13                                                               r  REG_DATA[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/REG_ADDR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_ADDR[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.042ns  (logic 3.118ns (28.239%)  route 7.924ns (71.761%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.757     5.442    CMDP/CLK
    SLICE_X148Y100       FDRE                                         r  CMDP/REG_ADDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y100       FDRE (Prop_fdre_C_Q)         0.518     5.960 r  CMDP/REG_ADDR_reg[3]/Q
                         net (fo=1, routed)           7.924    13.884    REG_ADDR_OBUF[3]
    M16                  OBUF (Prop_obuf_I_O)         2.600    16.484 r  REG_ADDR_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.484    REG_ADDR[3]
    M16                                                               r  REG_ADDR[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_WE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.873ns  (logic 3.434ns (34.778%)  route 6.439ns (65.222%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.930     5.615    CMDP/CLK
    SLICE_X152Y99        FDRE                                         r  CMDP/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y99        FDRE (Prop_fdre_C_Q)         0.478     6.093 f  CMDP/state_reg[2]/Q
                         net (fo=10, routed)          0.912     7.005    CMDP/state_reg_n_0_[2]
    SLICE_X153Y99        LUT6 (Prop_lut6_I2_O)        0.295     7.300 r  CMDP/REG_WE_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.527    12.827    REG_WE_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         2.661    15.488 r  REG_WE_OBUF_inst/O
                         net (fo=0)                   0.000    15.488    REG_WE
    Y17                                                               r  REG_WE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.657ns  (logic 3.080ns (31.890%)  route 6.578ns (68.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.929     5.614    CMDP/CLK
    SLICE_X151Y94        FDRE                                         r  CMDP/tempData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y94        FDRE (Prop_fdre_C_Q)         0.456     6.070 r  CMDP/tempData_reg[2]/Q
                         net (fo=1, routed)           6.578    12.648    REG_DATA_OBUF[2]
    W16                  OBUF (Prop_obuf_I_O)         2.624    15.271 r  REG_DATA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.271    REG_DATA[2]
    W16                                                               r  REG_DATA[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HOST_IF/host_hostif_fpga_xfc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            host_hostif_fpga_xfc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.414ns (80.508%)  route 0.342ns (19.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.646     1.591    HOST_IF/CLK
    SLICE_X159Y107       FDRE                                         r  HOST_IF/host_hostif_fpga_xfc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y107       FDRE (Prop_fdre_C_Q)         0.141     1.732 r  HOST_IF/host_hostif_fpga_xfc_reg/Q
                         net (fo=2, routed)           0.342     2.074    host_hostif_fpga_xfc_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.273     3.347 r  host_hostif_fpga_xfc_OBUF_inst/O
                         net (fo=0)                   0.000     3.347    host_hostif_fpga_xfc
    V8                                                                r  host_hostif_fpga_xfc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/REG_ADDR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_ADDR[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.979ns  (logic 1.328ns (44.576%)  route 1.651ns (55.424%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.687     1.632    CMDP/CLK
    SLICE_X148Y99        FDRE                                         r  CMDP/REG_ADDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y99        FDRE (Prop_fdre_C_Q)         0.164     1.796 r  CMDP/REG_ADDR_reg[0]/Q
                         net (fo=1, routed)           1.651     3.448    REG_ADDR_OBUF[0]
    AA16                 OBUF (Prop_obuf_I_O)         1.164     4.612 r  REG_ADDR_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.612    REG_ADDR[0]
    AA16                                                              r  REG_ADDR[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.089ns  (logic 1.318ns (42.673%)  route 1.771ns (57.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.686     1.631    CMDP/CLK
    SLICE_X149Y95        FDRE                                         r  CMDP/tempData_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y95        FDRE (Prop_fdre_C_Q)         0.141     1.772 r  CMDP/tempData_reg[27]/Q
                         net (fo=1, routed)           1.771     3.543    REG_DATA_OBUF[27]
    AA15                 OBUF (Prop_obuf_I_O)         1.177     4.721 r  REG_DATA_OBUF[27]_inst/O
                         net (fo=0)                   0.000     4.721    REG_DATA[27]
    AA15                                                              r  REG_DATA[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.098ns  (logic 1.318ns (42.554%)  route 1.779ns (57.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.686     1.631    CMDP/CLK
    SLICE_X149Y94        FDRE                                         r  CMDP/tempData_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y94        FDRE (Prop_fdre_C_Q)         0.141     1.772 r  CMDP/tempData_reg[11]/Q
                         net (fo=1, routed)           1.779     3.552    REG_DATA_OBUF[11]
    W11                  OBUF (Prop_obuf_I_O)         1.177     4.729 r  REG_DATA_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.729    REG_DATA[11]
    W11                                                               r  REG_DATA[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.112ns  (logic 1.278ns (41.067%)  route 1.834ns (58.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.686     1.631    CMDP/CLK
    SLICE_X151Y94        FDRE                                         r  CMDP/tempData_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y94        FDRE (Prop_fdre_C_Q)         0.141     1.772 r  CMDP/tempData_reg[0]/Q
                         net (fo=1, routed)           1.834     3.607    REG_DATA_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.137     4.744 r  REG_DATA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.744    REG_DATA[0]
    U16                                                               r  REG_DATA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.117ns  (logic 1.378ns (44.220%)  route 1.739ns (55.780%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.686     1.631    CMDP/CLK
    SLICE_X148Y95        FDRE                                         r  CMDP/tempData_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y95        FDRE (Prop_fdre_C_Q)         0.148     1.779 r  CMDP/tempData_reg[22]/Q
                         net (fo=1, routed)           1.739     3.518    REG_DATA_OBUF[22]
    Y14                  OBUF (Prop_obuf_I_O)         1.230     4.748 r  REG_DATA_OBUF[22]_inst/O
                         net (fo=0)                   0.000     4.748    REG_DATA[22]
    Y14                                                               r  REG_DATA[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.156ns  (logic 1.357ns (42.991%)  route 1.799ns (57.009%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.686     1.631    CMDP/CLK
    SLICE_X148Y94        FDRE                                         r  CMDP/tempData_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y94        FDRE (Prop_fdre_C_Q)         0.164     1.795 r  CMDP/tempData_reg[14]/Q
                         net (fo=1, routed)           1.799     3.595    REG_DATA_OBUF[14]
    W10                  OBUF (Prop_obuf_I_O)         1.193     4.787 r  REG_DATA_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.787    REG_DATA[14]
    W10                                                               r  REG_DATA[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.177ns  (logic 1.315ns (41.395%)  route 1.862ns (58.605%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.686     1.631    CMDP/CLK
    SLICE_X150Y94        FDRE                                         r  CMDP/tempData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y94        FDRE (Prop_fdre_C_Q)         0.164     1.795 r  CMDP/tempData_reg[7]/Q
                         net (fo=1, routed)           1.862     3.657    REG_DATA_OBUF[7]
    U15                  OBUF (Prop_obuf_I_O)         1.151     4.808 r  REG_DATA_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.808    REG_DATA[7]
    U15                                                               r  REG_DATA[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.183ns  (logic 1.346ns (42.281%)  route 1.837ns (57.719%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.686     1.631    CMDP/CLK
    SLICE_X148Y95        FDRE                                         r  CMDP/tempData_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y95        FDRE (Prop_fdre_C_Q)         0.164     1.795 r  CMDP/tempData_reg[16]/Q
                         net (fo=1, routed)           1.837     3.632    REG_DATA_OBUF[16]
    AA11                 OBUF (Prop_obuf_I_O)         1.182     4.814 r  REG_DATA_OBUF[16]_inst/O
                         net (fo=0)                   0.000     4.814    REG_DATA[16]
    AA11                                                              r  REG_DATA[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CMDP/tempData_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            REG_DATA[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.194ns  (logic 1.364ns (42.706%)  route 1.830ns (57.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.686     1.631    CMDP/CLK
    SLICE_X149Y95        FDRE                                         r  CMDP/tempData_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y95        FDRE (Prop_fdre_C_Q)         0.128     1.759 r  CMDP/tempData_reg[29]/Q
                         net (fo=1, routed)           1.830     3.589    REG_DATA_OBUF[29]
    AA13                 OBUF (Prop_obuf_I_O)         1.236     4.825 r  REG_DATA_OBUF[29]_inst/O
                         net (fo=0)                   0.000     4.825    REG_DATA[29]
    AA13                                                              r  REG_DATA[29] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           189 Endpoints
Min Delay           189 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 host_hostif_d[4]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.568ns  (logic 1.509ns (15.768%)  route 8.059ns (84.232%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y21                                               0.000     0.000 r  host_hostif_d[4] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[4]
    Y21                  IBUF (Prop_ibuf_I_O)         1.509     1.509 r  host_hostif_d_IBUF[4]_inst/O
                         net (fo=1, routed)           8.059     9.568    HOST_IF/D[4]
    SLICE_X158Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.710     5.210    HOST_IF/CLK
    SLICE_X158Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[4]/C

Slack:                    inf
  Source:                 host_hostif_d[2]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.552ns  (logic 1.511ns (15.814%)  route 8.042ns (84.186%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 r  host_hostif_d[2] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[2]
    AB20                 IBUF (Prop_ibuf_I_O)         1.511     1.511 r  host_hostif_d_IBUF[2]_inst/O
                         net (fo=1, routed)           8.042     9.552    HOST_IF/D[2]
    SLICE_X158Y107       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.710     5.210    HOST_IF/CLK
    SLICE_X158Y107       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[2]/C

Slack:                    inf
  Source:                 host_hostif_d[1]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.527ns  (logic 1.517ns (15.920%)  route 8.010ns (84.080%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB21                                              0.000     0.000 r  host_hostif_d[1] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[1]
    AB21                 IBUF (Prop_ibuf_I_O)         1.517     1.517 r  host_hostif_d_IBUF[1]_inst/O
                         net (fo=1, routed)           8.010     9.527    HOST_IF/D[1]
    SLICE_X158Y107       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.710     5.210    HOST_IF/CLK
    SLICE_X158Y107       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[1]/C

Slack:                    inf
  Source:                 host_hostif_d[0]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.459ns  (logic 1.523ns (16.098%)  route 7.936ns (83.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB22                                              0.000     0.000 r  host_hostif_d[0] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[0]
    AB22                 IBUF (Prop_ibuf_I_O)         1.523     1.523 r  host_hostif_d_IBUF[0]_inst/O
                         net (fo=1, routed)           7.936     9.459    HOST_IF/D[0]
    SLICE_X158Y107       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.710     5.210    HOST_IF/CLK
    SLICE_X158Y107       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[0]/C

Slack:                    inf
  Source:                 host_hostif_d[3]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.402ns  (logic 1.514ns (16.106%)  route 7.888ns (83.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB18                                              0.000     0.000 r  host_hostif_d[3] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[3]
    AB18                 IBUF (Prop_ibuf_I_O)         1.514     1.514 r  host_hostif_d_IBUF[3]_inst/O
                         net (fo=1, routed)           7.888     9.402    HOST_IF/D[3]
    SLICE_X158Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.710     5.210    HOST_IF/CLK
    SLICE_X158Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[3]/C

Slack:                    inf
  Source:                 host_hostif_d[7]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.393ns  (logic 1.516ns (16.139%)  route 7.877ns (83.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA18                                              0.000     0.000 r  host_hostif_d[7] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[7]
    AA18                 IBUF (Prop_ibuf_I_O)         1.516     1.516 r  host_hostif_d_IBUF[7]_inst/O
                         net (fo=1, routed)           7.877     9.393    HOST_IF/D[7]
    SLICE_X158Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.710     5.210    HOST_IF/CLK
    SLICE_X158Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[7]/C

Slack:                    inf
  Source:                 host_hostif_d[5]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.265ns  (logic 1.515ns (16.356%)  route 7.749ns (83.644%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA21                                              0.000     0.000 r  host_hostif_d[5] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[5]
    AA21                 IBUF (Prop_ibuf_I_O)         1.515     1.515 r  host_hostif_d_IBUF[5]_inst/O
                         net (fo=1, routed)           7.749     9.265    HOST_IF/D[5]
    SLICE_X158Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.710     5.210    HOST_IF/CLK
    SLICE_X158Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[5]/C

Slack:                    inf
  Source:                 host_hostif_d[6]
                            (input port)
  Destination:            HOST_IF/hostif_queue_DATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.116ns  (logic 1.518ns (16.654%)  route 7.598ns (83.346%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  host_hostif_d[6] (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_d[6]
    AA20                 IBUF (Prop_ibuf_I_O)         1.518     1.518 r  host_hostif_d_IBUF[6]_inst/O
                         net (fo=1, routed)           7.598     9.116    HOST_IF/D[6]
    SLICE_X158Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.710     5.210    HOST_IF/CLK
    SLICE_X158Y108       FDRE                                         r  HOST_IF/hostif_queue_DATA_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDQ/array_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.658ns  (logic 1.093ns (19.313%)  route 4.565ns (80.687%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.589     3.558    CMDQ/reset_n_IBUF
    SLICE_X159Y104       LUT1 (Prop_lut1_I0_O)        0.124     3.682 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=178, routed)         1.976     5.658    CMDQ/SR[0]
    SLICE_X160Y98        FDRE                                         r  CMDQ/array_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.879     5.379    CMDQ/CLK
    SLICE_X160Y98        FDRE                                         r  CMDQ/array_reg[0][2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDQ/array_reg[0][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.658ns  (logic 1.093ns (19.313%)  route 4.565ns (80.687%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.379ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.379ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.969     0.969 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           2.589     3.558    CMDQ/reset_n_IBUF
    SLICE_X159Y104       LUT1 (Prop_lut1_I0_O)        0.124     3.682 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=178, routed)         1.976     5.658    CMDQ/SR[0]
    SLICE_X160Y98        FDRE                                         r  CMDQ/array_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.004     3.409    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.500 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.879     5.379    CMDQ/CLK
    SLICE_X160Y98        FDRE                                         r  CMDQ/array_reg[0][4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 host_hostif_host_xfc_raw
                            (input port)
  Destination:            HOST_IF/host_hostif_host_xfc1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.286ns (45.223%)  route 0.346ns (54.777%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 r  host_hostif_host_xfc_raw (IN)
                         net (fo=0)                   0.000     0.000    host_hostif_host_xfc_raw
    V9                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  host_hostif_host_xfc_raw_IBUF_inst/O
                         net (fo=1, routed)           0.346     0.632    HOST_IF/host_hostif_host_xfc_raw_IBUF
    SLICE_X160Y108       FDRE                                         r  HOST_IF/host_hostif_host_xfc1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.920     2.113    HOST_IF/CLK
    SLICE_X160Y108       FDRE                                         r  HOST_IF/host_hostif_host_xfc1_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            HOST_IF/reset2_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.357ns  (logic 0.171ns (12.594%)  route 1.186ns (87.406%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.031     1.157    CMDQ/reset_n_IBUF
    SLICE_X159Y104       LUT1 (Prop_lut1_I0_O)        0.045     1.202 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=178, routed)         0.155     1.357    HOST_IF/SR[0]
    SLICE_X158Y105       SRL16E                                       r  HOST_IF/reset2_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.920     2.113    HOST_IF/CLK
    SLICE_X158Y105       SRL16E                                       r  HOST_IF/reset2_reg_srl2/CLK

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDP/HOST_RTR_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.428ns  (logic 0.171ns (11.970%)  route 1.257ns (88.030%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.031     1.157    CMDQ/reset_n_IBUF
    SLICE_X159Y104       LUT1 (Prop_lut1_I0_O)        0.045     1.202 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=178, routed)         0.226     1.428    CMDP/SR[0]
    SLICE_X158Y104       FDRE                                         r  CMDP/HOST_RTR_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.920     2.113    CMDP/CLK
    SLICE_X158Y104       FDRE                                         r  CMDP/HOST_RTR_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDQ/array_reg[10][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.428ns  (logic 0.171ns (11.970%)  route 1.257ns (88.030%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.031     1.157    CMDQ/reset_n_IBUF
    SLICE_X159Y104       LUT1 (Prop_lut1_I0_O)        0.045     1.202 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=178, routed)         0.226     1.428    CMDQ/SR[0]
    SLICE_X159Y104       FDRE                                         r  CMDQ/array_reg[10][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.920     2.113    CMDQ/CLK
    SLICE_X159Y104       FDRE                                         r  CMDQ/array_reg[10][1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDQ/array_reg[10][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.428ns  (logic 0.171ns (11.970%)  route 1.257ns (88.030%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.031     1.157    CMDQ/reset_n_IBUF
    SLICE_X159Y104       LUT1 (Prop_lut1_I0_O)        0.045     1.202 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=178, routed)         0.226     1.428    CMDQ/SR[0]
    SLICE_X159Y104       FDRE                                         r  CMDQ/array_reg[10][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.920     2.113    CMDQ/CLK
    SLICE_X159Y104       FDRE                                         r  CMDQ/array_reg[10][7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDQ/array_reg[14][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.435ns  (logic 0.171ns (11.908%)  route 1.264ns (88.092%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.031     1.157    CMDQ/reset_n_IBUF
    SLICE_X159Y104       LUT1 (Prop_lut1_I0_O)        0.045     1.202 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=178, routed)         0.233     1.435    CMDQ/SR[0]
    SLICE_X159Y103       FDRE                                         r  CMDQ/array_reg[14][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.920     2.113    CMDQ/CLK
    SLICE_X159Y103       FDRE                                         r  CMDQ/array_reg[14][1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDQ/array_reg[14][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.435ns  (logic 0.171ns (11.908%)  route 1.264ns (88.092%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.031     1.157    CMDQ/reset_n_IBUF
    SLICE_X159Y104       LUT1 (Prop_lut1_I0_O)        0.045     1.202 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=178, routed)         0.233     1.435    CMDQ/SR[0]
    SLICE_X159Y103       FDRE                                         r  CMDQ/array_reg[14][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.920     2.113    CMDQ/CLK
    SLICE_X159Y103       FDRE                                         r  CMDQ/array_reg[14][6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDQ/array_reg[14][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.435ns  (logic 0.171ns (11.908%)  route 1.264ns (88.092%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.031     1.157    CMDQ/reset_n_IBUF
    SLICE_X159Y104       LUT1 (Prop_lut1_I0_O)        0.045     1.202 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=178, routed)         0.233     1.435    CMDQ/SR[0]
    SLICE_X159Y103       FDRE                                         r  CMDQ/array_reg[14][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.920     2.113    CMDQ/CLK
    SLICE_X159Y103       FDRE                                         r  CMDQ/array_reg[14][7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDQ/writeptr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.435ns  (logic 0.171ns (11.908%)  route 1.264ns (88.092%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.031     1.157    CMDQ/reset_n_IBUF
    SLICE_X159Y104       LUT1 (Prop_lut1_I0_O)        0.045     1.202 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=178, routed)         0.233     1.435    CMDQ/SR[0]
    SLICE_X158Y103       FDRE                                         r  CMDQ/writeptr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.920     2.113    CMDQ/CLK
    SLICE_X158Y103       FDRE                                         r  CMDQ/writeptr_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            CMDQ/writeptr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.435ns  (logic 0.171ns (11.908%)  route 1.264ns (88.092%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 f  reset_n_IBUF_inst/O
                         net (fo=3, routed)           1.031     1.157    CMDQ/reset_n_IBUF
    SLICE_X159Y104       LUT1 (Prop_lut1_I0_O)        0.045     1.202 r  CMDQ/HOST_RTR_i_1/O
                         net (fo=178, routed)         0.233     1.435    CMDQ/SR[0]
    SLICE_X158Y103       FDRE                                         r  CMDQ/writeptr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.920     2.113    CMDQ/CLK
    SLICE_X158Y103       FDRE                                         r  CMDQ/writeptr_reg[1]/C





