Vivado Simulator 2018.1
Time resolution is 1 ps
MODE:  0 | OPERAND1:  8 | OPERAND2:  9 | RESULT: 00010001 (17) | FLAG = {S:1, C:1, O:1, SGN:0}
MODE:  1 | OPERAND1:  3 | OPERAND2:  7 | RESULT: 00011100 (28) | FLAG = {S:1, C:1, O:1, SGN:0}
MODE:  2 | OPERAND1:  5 | OPERAND2:  0 | RESULT: 00000101 (5) | FLAG = {S:1, C:0, O:0, SGN:0}
MODE:  3 | OPERAND1:  0 | OPERAND2:  6 | RESULT: 00000110 (6) | FLAG = {S:1, C:0, O:0, SGN:0}
MODE:  4 | OPERAND1: 12 | OPERAND2: 10 | RESULT: 00001000 (8) | FLAG = {S:1, C:0, O:0, SGN:0}
MODE:  5 | OPERAND1:  5 | OPERAND2:  3 | RESULT: 00000111 (7) | FLAG = {S:1, C:0, O:0, SGN:0}
MODE:  6 | OPERAND1: 10 | OPERAND2:  6 | RESULT: 00001100 (12) | FLAG = {S:1, C:0, O:0, SGN:0}
MODE:  7 | OPERAND1:  5 | OPERAND2:  4 | RESULT: 00010100 (20) | FLAG = {S:1, C:0, O:0, SGN:0}
MODE:  8 | OPERAND1:  5 | OPERAND2:  5 | RESULT: 00000001 (1) | FLAG = {S:1, C:0, O:0, SGN:0}
MODE:  8 | OPERAND1:  5 | OPERAND2:  6 | RESULT: 00000000 (0) | FLAG = {S:0, C:0, O:0, SGN:0}
MODE:  9 | OPERAND1: 10 | OPERAND2:  3 | RESULT: 00111010 (58) | FLAG = {S:1, C:0, O:0, SGN:0}
MODE: 10 | OPERAND1:  3 | OPERAND2:  0 | RESULT: 00001100 (12) | FLAG = {S:1, C:0, O:0, SGN:0}
MODE: 11 | OPERAND1: 10 | OPERAND2: 12 | RESULT: 00000100 (4) | FLAG = {S:1, C:0, O:0, SGN:0}
MODE: 12 | OPERAND1:  8 | OPERAND2:  0 | RESULT: 00000100 (4) | FLAG = {S:1, C:0, O:0, SGN:0}
MODE: 13 | OPERAND1: 15 | OPERAND2: 12 | RESULT: 00000011 (3) | FLAG = {S:1, C:0, O:0, SGN:0}
MODE: 14 | OPERAND1:  9 | OPERAND2:  6 | RESULT: 00000000 (0) | FLAG = {S:0, C:0, O:0, SGN:0}
MODE: 15 | OPERAND1:  0 | OPERAND2:  0 | RESULT: 00000000 (0) | FLAG = {S:0, C:0, O:0, SGN:0}
$finish called at time : 85 ns : File "C:/Users/prath/Documents/Verilog projects/ALU/ALU.srcs/sim_1/new/alu4bit_tb.v" Line 53
