AArch64 R+dmb.ldlp+dmb.stpa
"DMB.LDdWWLP Wse DMB.STdWRPA FreAL"
Cycle=FreAL DMB.LDdWWLP Wse DMB.STdWRPA
Relax=
Safe=Wse DMB.LDdWW DMB.STdWR FreAL
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Ws Fr
Orig=DMB.LDdWWLP Wse DMB.STdWRPA FreAL
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=x;
}
 P0           | P1           ;
 MOV W0,#1    | MOV W0,#2    ;
 STLR W0,[X1] | STR W0,[X1]  ;
 DMB LD       | DMB ST       ;
 MOV W2,#1    | LDAR W2,[X3] ;
 STR W2,[X3]  |              ;
exists
(y=2 /\ 1:X2=0)
