[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/HierPathPackedVar/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<259> s<258> l<1:1> el<1:0>
n<> u<2> t<Package> p<133> s<3> l<1:1> el<1:8>
n<std_cache_pkg> u<3> t<StringConst> p<133> s<131> l<1:9> el<1:22>
n<> u<4> t<Struct_keyword> p<5> l<2:12> el<2:18>
n<> u<5> t<Struct_union> p<126> c<4> s<6> l<2:12> el<2:18>
n<> u<6> t<Packed_keyword> p<126> s<13> l<2:19> el<2:25>
n<> u<7> t<IntVec_TypeLogic> p<8> l<3:5> el<3:10>
n<> u<8> t<Data_type> p<9> c<7> l<3:5> el<3:10>
n<> u<9> t<Data_type_or_void> p<13> c<8> s<12> l<3:5> el<3:10>
n<req> u<10> t<StringConst> p<11> l<3:26> el<3:29>
n<> u<11> t<Variable_decl_assignment> p<12> c<10> l<3:26> el<3:29>
n<> u<12> t<List_of_variable_decl_assignments> p<13> c<11> l<3:26> el<3:29>
n<> u<13> t<Struct_union_member> p<126> c<9> s<23> l<3:5> el<3:30>
n<ariane_axi> u<14> t<StringConst> p<15> l<4:5> el<4:15>
n<> u<15> t<Class_type> p<16> c<14> l<4:5> el<4:15>
n<> u<16> t<Class_scope> p<18> c<15> s<17> l<4:5> el<4:17>
n<ad_req_t> u<17> t<StringConst> p<18> l<4:17> el<4:25>
n<> u<18> t<Data_type> p<19> c<16> l<4:5> el<4:25>
n<> u<19> t<Data_type_or_void> p<23> c<18> s<22> l<4:5> el<4:25>
n<reqtype> u<20> t<StringConst> p<21> l<4:26> el<4:33>
n<> u<21> t<Variable_decl_assignment> p<22> c<20> l<4:26> el<4:33>
n<> u<22> t<List_of_variable_decl_assignments> p<23> c<21> l<4:26> el<4:33>
n<> u<23> t<Struct_union_member> p<126> c<19> s<33> l<4:5> el<4:34>
n<ariane_pkg> u<24> t<StringConst> p<25> l<5:5> el<5:15>
n<> u<25> t<Class_type> p<26> c<24> l<5:5> el<5:15>
n<> u<26> t<Class_scope> p<28> c<25> s<27> l<5:5> el<5:17>
n<amo_t> u<27> t<StringConst> p<28> l<5:17> el<5:22>
n<> u<28> t<Data_type> p<29> c<26> l<5:5> el<5:22>
n<> u<29> t<Data_type_or_void> p<33> c<28> s<32> l<5:5> el<5:22>
n<amo> u<30> t<StringConst> p<31> l<5:26> el<5:29>
n<> u<31> t<Variable_decl_assignment> p<32> c<30> l<5:26> el<5:29>
n<> u<32> t<List_of_variable_decl_assignments> p<33> c<31> l<5:26> el<5:29>
n<> u<33> t<Struct_union_member> p<126> c<29> s<50> l<5:5> el<5:30>
n<> u<34> t<IntVec_TypeLogic> p<45> s<44> l<6:5> el<6:10>
n<3> u<35> t<IntConst> p<36> l<6:12> el<6:13>
n<> u<36> t<Primary_literal> p<37> c<35> l<6:12> el<6:13>
n<> u<37> t<Constant_primary> p<38> c<36> l<6:12> el<6:13>
n<> u<38> t<Constant_expression> p<43> c<37> s<42> l<6:12> el<6:13>
n<0> u<39> t<IntConst> p<40> l<6:14> el<6:15>
n<> u<40> t<Primary_literal> p<41> c<39> l<6:14> el<6:15>
n<> u<41> t<Constant_primary> p<42> c<40> l<6:14> el<6:15>
n<> u<42> t<Constant_expression> p<43> c<41> l<6:14> el<6:15>
n<> u<43> t<Constant_range> p<44> c<38> l<6:12> el<6:15>
n<> u<44> t<Packed_dimension> p<45> c<43> l<6:11> el<6:16>
n<> u<45> t<Data_type> p<46> c<34> l<6:5> el<6:16>
n<> u<46> t<Data_type_or_void> p<50> c<45> s<49> l<6:5> el<6:16>
n<id> u<47> t<StringConst> p<48> l<6:26> el<6:28>
n<> u<48> t<Variable_decl_assignment> p<49> c<47> l<6:26> el<6:28>
n<> u<49> t<List_of_variable_decl_assignments> p<50> c<48> l<6:26> el<6:28>
n<> u<50> t<Struct_union_member> p<126> c<46> s<67> l<6:5> el<6:29>
n<> u<51> t<IntVec_TypeLogic> p<62> s<61> l<7:5> el<7:10>
n<63> u<52> t<IntConst> p<53> l<7:12> el<7:14>
n<> u<53> t<Primary_literal> p<54> c<52> l<7:12> el<7:14>
n<> u<54> t<Constant_primary> p<55> c<53> l<7:12> el<7:14>
n<> u<55> t<Constant_expression> p<60> c<54> s<59> l<7:12> el<7:14>
n<0> u<56> t<IntConst> p<57> l<7:15> el<7:16>
n<> u<57> t<Primary_literal> p<58> c<56> l<7:15> el<7:16>
n<> u<58> t<Constant_primary> p<59> c<57> l<7:15> el<7:16>
n<> u<59> t<Constant_expression> p<60> c<58> l<7:15> el<7:16>
n<> u<60> t<Constant_range> p<61> c<55> l<7:12> el<7:16>
n<> u<61> t<Packed_dimension> p<62> c<60> l<7:11> el<7:17>
n<> u<62> t<Data_type> p<63> c<51> l<7:5> el<7:17>
n<> u<63> t<Data_type_or_void> p<67> c<62> s<66> l<7:5> el<7:17>
n<addr> u<64> t<StringConst> p<65> l<7:26> el<7:30>
n<> u<65> t<Variable_decl_assignment> p<66> c<64> l<7:26> el<7:30>
n<> u<66> t<List_of_variable_decl_assignments> p<67> c<65> l<7:26> el<7:30>
n<> u<67> t<Struct_union_member> p<126> c<63> s<84> l<7:5> el<7:31>
n<> u<68> t<IntVec_TypeLogic> p<79> s<78> l<8:5> el<8:10>
n<63> u<69> t<IntConst> p<70> l<8:12> el<8:14>
n<> u<70> t<Primary_literal> p<71> c<69> l<8:12> el<8:14>
n<> u<71> t<Constant_primary> p<72> c<70> l<8:12> el<8:14>
n<> u<72> t<Constant_expression> p<77> c<71> s<76> l<8:12> el<8:14>
n<0> u<73> t<IntConst> p<74> l<8:15> el<8:16>
n<> u<74> t<Primary_literal> p<75> c<73> l<8:15> el<8:16>
n<> u<75> t<Constant_primary> p<76> c<74> l<8:15> el<8:16>
n<> u<76> t<Constant_expression> p<77> c<75> l<8:15> el<8:16>
n<> u<77> t<Constant_range> p<78> c<72> l<8:12> el<8:16>
n<> u<78> t<Packed_dimension> p<79> c<77> l<8:11> el<8:17>
n<> u<79> t<Data_type> p<80> c<68> l<8:5> el<8:17>
n<> u<80> t<Data_type_or_void> p<84> c<79> s<83> l<8:5> el<8:17>
n<wdata> u<81> t<StringConst> p<82> l<8:26> el<8:31>
n<> u<82> t<Variable_decl_assignment> p<83> c<81> l<8:26> el<8:31>
n<> u<83> t<List_of_variable_decl_assignments> p<84> c<82> l<8:26> el<8:31>
n<> u<84> t<Struct_union_member> p<126> c<80> s<91> l<8:5> el<8:32>
n<> u<85> t<IntVec_TypeLogic> p<86> l<9:5> el<9:10>
n<> u<86> t<Data_type> p<87> c<85> l<9:5> el<9:10>
n<> u<87> t<Data_type_or_void> p<91> c<86> s<90> l<9:5> el<9:10>
n<we> u<88> t<StringConst> p<89> l<9:26> el<9:28>
n<> u<89> t<Variable_decl_assignment> p<90> c<88> l<9:26> el<9:28>
n<> u<90> t<List_of_variable_decl_assignments> p<91> c<89> l<9:26> el<9:28>
n<> u<91> t<Struct_union_member> p<126> c<87> s<108> l<9:5> el<9:29>
n<> u<92> t<IntVec_TypeLogic> p<103> s<102> l<10:5> el<10:10>
n<7> u<93> t<IntConst> p<94> l<10:12> el<10:13>
n<> u<94> t<Primary_literal> p<95> c<93> l<10:12> el<10:13>
n<> u<95> t<Constant_primary> p<96> c<94> l<10:12> el<10:13>
n<> u<96> t<Constant_expression> p<101> c<95> s<100> l<10:12> el<10:13>
n<0> u<97> t<IntConst> p<98> l<10:14> el<10:15>
n<> u<98> t<Primary_literal> p<99> c<97> l<10:14> el<10:15>
n<> u<99> t<Constant_primary> p<100> c<98> l<10:14> el<10:15>
n<> u<100> t<Constant_expression> p<101> c<99> l<10:14> el<10:15>
n<> u<101> t<Constant_range> p<102> c<96> l<10:12> el<10:15>
n<> u<102> t<Packed_dimension> p<103> c<101> l<10:11> el<10:16>
n<> u<103> t<Data_type> p<104> c<92> l<10:5> el<10:16>
n<> u<104> t<Data_type_or_void> p<108> c<103> s<107> l<10:5> el<10:16>
n<be> u<105> t<StringConst> p<106> l<10:26> el<10:28>
n<> u<106> t<Variable_decl_assignment> p<107> c<105> l<10:26> el<10:28>
n<> u<107> t<List_of_variable_decl_assignments> p<108> c<106> l<10:26> el<10:28>
n<> u<108> t<Struct_union_member> p<126> c<104> s<125> l<10:5> el<10:29>
n<> u<109> t<IntVec_TypeLogic> p<120> s<119> l<11:5> el<11:10>
n<1> u<110> t<IntConst> p<111> l<11:12> el<11:13>
n<> u<111> t<Primary_literal> p<112> c<110> l<11:12> el<11:13>
n<> u<112> t<Constant_primary> p<113> c<111> l<11:12> el<11:13>
n<> u<113> t<Constant_expression> p<118> c<112> s<117> l<11:12> el<11:13>
n<0> u<114> t<IntConst> p<115> l<11:14> el<11:15>
n<> u<115> t<Primary_literal> p<116> c<114> l<11:14> el<11:15>
n<> u<116> t<Constant_primary> p<117> c<115> l<11:14> el<11:15>
n<> u<117> t<Constant_expression> p<118> c<116> l<11:14> el<11:15>
n<> u<118> t<Constant_range> p<119> c<113> l<11:12> el<11:15>
n<> u<119> t<Packed_dimension> p<120> c<118> l<11:11> el<11:16>
n<> u<120> t<Data_type> p<121> c<109> l<11:5> el<11:16>
n<> u<121> t<Data_type_or_void> p<125> c<120> s<124> l<11:5> el<11:16>
n<size> u<122> t<StringConst> p<123> l<11:26> el<11:30>
n<> u<123> t<Variable_decl_assignment> p<124> c<122> l<11:26> el<11:30>
n<> u<124> t<List_of_variable_decl_assignments> p<125> c<123> l<11:26> el<11:30>
n<> u<125> t<Struct_union_member> p<126> c<121> l<11:5> el<11:31>
n<> u<126> t<Data_type> p<128> c<5> s<127> l<2:12> el<12:2>
n<bypass_req_t> u<127> t<StringConst> p<128> l<12:3> el<12:15>
n<> u<128> t<Type_declaration> p<129> c<126> l<2:4> el<12:16>
n<> u<129> t<Data_declaration> p<130> c<128> l<2:4> el<12:16>
n<> u<130> t<Package_or_generate_item_declaration> p<131> c<129> l<2:4> el<12:16>
n<> u<131> t<Package_item> p<133> c<130> s<132> l<2:4> el<12:16>
n<> u<132> t<Endpackage> p<133> l<14:1> el<14:11>
n<> u<133> t<Package_declaration> p<134> c<2> l<1:1> el<14:11>
n<> u<134> t<Description> p<258> c<133> s<257> l<1:1> el<14:11>
n<module> u<135> t<Module_keyword> p<190> s<136> l<16:1> el<16:7>
n<axi_adapter_arbiter> u<136> t<StringConst> p<190> s<164> l<16:8> el<16:27>
n<> u<137> t<Data_type_or_implicit> p<147> s<146> l<17:15> el<17:15>
n<NR_PORTS> u<138> t<StringConst> p<145> s<144> l<17:15> el<17:23>
n<4> u<139> t<IntConst> p<140> l<17:26> el<17:27>
n<> u<140> t<Primary_literal> p<141> c<139> l<17:26> el<17:27>
n<> u<141> t<Constant_primary> p<142> c<140> l<17:26> el<17:27>
n<> u<142> t<Constant_expression> p<143> c<141> l<17:26> el<17:27>
n<> u<143> t<Constant_mintypmax_expression> p<144> c<142> l<17:26> el<17:27>
n<> u<144> t<Constant_param_expression> p<145> c<143> l<17:26> el<17:27>
n<> u<145> t<Param_assignment> p<146> c<138> l<17:15> el<17:27>
n<> u<146> t<List_of_param_assignments> p<147> c<145> l<17:15> el<17:27>
n<> u<147> t<Parameter_declaration> p<148> c<137> l<17:5> el<17:27>
n<> u<148> t<Parameter_port_declaration> p<164> c<147> s<163> l<17:5> el<17:27>
n<req_t> u<149> t<StringConst> p<159> s<158> l<18:20> el<18:25>
n<std_cache_pkg> u<150> t<StringConst> p<151> l<18:28> el<18:41>
n<> u<151> t<Package_scope> p<155> c<150> s<152> l<18:28> el<18:43>
n<bypass_req_t> u<152> t<StringConst> p<155> s<154> l<18:43> el<18:55>
n<> u<153> t<Constant_bit_select> p<154> l<18:55> el<18:55>
n<> u<154> t<Constant_select> p<155> c<153> l<18:55> el<18:55>
n<> u<155> t<Constant_primary> p<156> c<151> l<18:28> el<18:55>
n<> u<156> t<Constant_expression> p<157> c<155> l<18:28> el<18:55>
n<> u<157> t<Constant_mintypmax_expression> p<158> c<156> l<18:28> el<18:55>
n<> u<158> t<Constant_param_expression> p<159> c<157> l<18:28> el<18:55>
n<> u<159> t<Param_assignment> p<160> c<149> l<18:20> el<18:55>
n<> u<160> t<List_of_param_assignments> p<162> c<159> l<18:20> el<18:55>
n<> u<161> t<Type> p<162> s<160> l<18:15> el<18:19>
n<> u<162> t<Parameter_declaration> p<163> c<161> l<18:5> el<18:55>
n<> u<163> t<Parameter_port_declaration> p<164> c<162> l<18:5> el<18:55>
n<> u<164> t<Parameter_port_list> p<190> c<148> s<189> l<16:28> el<18:56>
n<> u<165> t<PortDir_Inp> p<186> s<185> l<19:6> el<19:11>
n<req_t> u<166> t<StringConst> p<183> s<182> l<19:13> el<19:18>
n<NR_PORTS> u<167> t<StringConst> p<168> l<19:20> el<19:28>
n<> u<168> t<Primary_literal> p<169> c<167> l<19:20> el<19:28>
n<> u<169> t<Constant_primary> p<170> c<168> l<19:20> el<19:28>
n<> u<170> t<Constant_expression> p<176> c<169> s<175> l<19:20> el<19:28>
n<1> u<171> t<IntConst> p<172> l<19:29> el<19:30>
n<> u<172> t<Primary_literal> p<173> c<171> l<19:29> el<19:30>
n<> u<173> t<Constant_primary> p<174> c<172> l<19:29> el<19:30>
n<> u<174> t<Constant_expression> p<176> c<173> l<19:29> el<19:30>
n<> u<175> t<BinOp_Minus> p<176> s<174> l<19:28> el<19:29>
n<> u<176> t<Constant_expression> p<181> c<170> s<180> l<19:20> el<19:30>
n<0> u<177> t<IntConst> p<178> l<19:31> el<19:32>
n<> u<178> t<Primary_literal> p<179> c<177> l<19:31> el<19:32>
n<> u<179> t<Constant_primary> p<180> c<178> l<19:31> el<19:32>
n<> u<180> t<Constant_expression> p<181> c<179> l<19:31> el<19:32>
n<> u<181> t<Constant_range> p<182> c<176> l<19:20> el<19:32>
n<> u<182> t<Packed_dimension> p<183> c<181> l<19:19> el<19:33>
n<> u<183> t<Data_type> p<184> c<166> l<19:13> el<19:33>
n<> u<184> t<Data_type_or_implicit> p<185> c<183> l<19:13> el<19:33>
n<> u<185> t<Net_port_type> p<186> c<184> l<19:13> el<19:33>
n<> u<186> t<Net_port_header> p<188> c<165> s<187> l<19:6> el<19:33>
n<req_i> u<187> t<StringConst> p<188> l<19:34> el<19:39>
n<> u<188> t<Ansi_port_declaration> p<189> c<186> l<19:6> el<19:39>
n<> u<189> t<List_of_port_declarations> p<190> c<188> l<19:5> el<19:40>
n<> u<190> t<Module_ansi_header> p<256> c<135> s<202> l<16:1> el<19:41>
n<> u<191> t<IntVec_TypeReg> p<192> l<20:5> el<20:8>
n<> u<192> t<Data_type> p<196> c<191> s<195> l<20:5> el<20:8>
n<state_d> u<193> t<StringConst> p<194> l<20:9> el<20:16>
n<> u<194> t<Variable_decl_assignment> p<195> c<193> l<20:9> el<20:16>
n<> u<195> t<List_of_variable_decl_assignments> p<196> c<194> l<20:9> el<20:16>
n<> u<196> t<Variable_declaration> p<197> c<192> l<20:5> el<20:17>
n<> u<197> t<Data_declaration> p<198> c<196> l<20:5> el<20:17>
n<> u<198> t<Package_or_generate_item_declaration> p<199> c<197> l<20:5> el<20:17>
n<> u<199> t<Module_or_generate_item_declaration> p<200> c<198> l<20:5> el<20:17>
n<> u<200> t<Module_common_item> p<201> c<199> l<20:5> el<20:17>
n<> u<201> t<Module_or_generate_item> p<202> c<200> l<20:5> el<20:17>
n<> u<202> t<Non_port_module_item> p<256> c<201> s<254> l<20:5> el<20:17>
n<> u<203> t<AlwaysKeywd_Comb> p<251> s<250> l<21:5> el<21:16>
n<req_i> u<204> t<StringConst> p<212> s<208> l<22:12> el<22:17>
n<i> u<205> t<StringConst> p<206> l<22:18> el<22:19>
n<> u<206> t<Primary_literal> p<207> c<205> l<22:18> el<22:19>
n<> u<207> t<Constant_primary> p<208> c<206> l<22:18> el<22:19>
n<> u<208> t<Constant_expression> p<212> c<207> s<209> l<22:18> el<22:19>
n<req> u<209> t<StringConst> p<212> s<211> l<22:21> el<22:24>
n<> u<210> t<Bit_select> p<211> l<22:25> el<22:25>
n<> u<211> t<Select> p<212> c<210> l<22:25> el<22:25>
n<> u<212> t<Complex_func_call> p<213> c<204> l<22:12> el<22:24>
n<> u<213> t<Primary> p<214> c<212> l<22:12> el<22:24>
n<> u<214> t<Expression> p<220> c<213> s<219> l<22:12> el<22:24>
n<> u<215> t<Number_1Tickb1> p<216> l<22:28> el<22:32>
n<> u<216> t<Primary_literal> p<217> c<215> l<22:28> el<22:32>
n<> u<217> t<Primary> p<218> c<216> l<22:28> el<22:32>
n<> u<218> t<Expression> p<220> c<217> l<22:28> el<22:32>
n<> u<219> t<BinOp_Equiv> p<220> s<218> l<22:25> el<22:27>
n<> u<220> t<Expression> p<221> c<214> l<22:12> el<22:32>
n<> u<221> t<Expression_or_cond_pattern> p<222> c<220> l<22:12> el<22:32>
n<> u<222> t<Cond_predicate> p<243> c<221> s<242> l<22:12> el<22:32>
n<state_d> u<223> t<StringConst> p<224> l<23:11> el<23:18>
n<> u<224> t<Ps_or_hierarchical_identifier> p<227> c<223> s<226> l<23:11> el<23:18>
n<> u<225> t<Bit_select> p<226> l<23:19> el<23:19>
n<> u<226> t<Select> p<227> c<225> l<23:19> el<23:19>
n<> u<227> t<Variable_lvalue> p<233> c<224> s<228> l<23:11> el<23:18>
n<> u<228> t<AssignOp_Assign> p<233> s<232> l<23:19> el<23:20>
n<SERVING> u<229> t<StringConst> p<230> l<23:21> el<23:28>
n<> u<230> t<Primary_literal> p<231> c<229> l<23:21> el<23:28>
n<> u<231> t<Primary> p<232> c<230> l<23:21> el<23:28>
n<> u<232> t<Expression> p<233> c<231> l<23:21> el<23:28>
n<> u<233> t<Operator_assignment> p<234> c<227> l<23:11> el<23:28>
n<> u<234> t<Blocking_assignment> p<235> c<233> l<23:11> el<23:28>
n<> u<235> t<Statement_item> p<236> c<234> l<23:11> el<23:29>
n<> u<236> t<Statement> p<237> c<235> l<23:11> el<23:29>
n<> u<237> t<Statement_or_null> p<239> c<236> s<238> l<23:11> el<23:29>
n<> u<238> t<End> p<239> l<24:7> el<24:10>
n<> u<239> t<Seq_block> p<240> c<237> l<22:34> el<24:10>
n<> u<240> t<Statement_item> p<241> c<239> l<22:34> el<24:10>
n<> u<241> t<Statement> p<242> c<240> l<22:34> el<24:10>
n<> u<242> t<Statement_or_null> p<243> c<241> l<22:34> el<24:10>
n<> u<243> t<Conditional_statement> p<244> c<222> l<22:8> el<24:10>
n<> u<244> t<Statement_item> p<245> c<243> l<22:8> el<24:10>
n<> u<245> t<Statement> p<246> c<244> l<22:8> el<24:10>
n<> u<246> t<Statement_or_null> p<248> c<245> s<247> l<22:8> el<24:10>
n<> u<247> t<End> p<248> l<25:5> el<25:8>
n<> u<248> t<Seq_block> p<249> c<246> l<21:17> el<25:8>
n<> u<249> t<Statement_item> p<250> c<248> l<21:17> el<25:8>
n<> u<250> t<Statement> p<251> c<249> l<21:17> el<25:8>
n<> u<251> t<Always_construct> p<252> c<203> l<21:5> el<25:8>
n<> u<252> t<Module_common_item> p<253> c<251> l<21:5> el<25:8>
n<> u<253> t<Module_or_generate_item> p<254> c<252> l<21:5> el<25:8>
n<> u<254> t<Non_port_module_item> p<256> c<253> s<255> l<21:5> el<25:8>
n<> u<255> t<Endmodule> p<256> l<26:1> el<26:10>
n<> u<256> t<Module_declaration> p<257> c<190> l<16:1> el<26:10>
n<> u<257> t<Description> p<258> c<256> l<16:1> el<26:10>
n<> u<258> t<Source_text> p<259> c<134> l<1:1> el<26:10>
n<> u<259> t<Top_level_rule> c<1> l<1:1> el<27:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv:1:1: No timescale set for "std_cache_pkg".

[WRN:PA0205] ${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv:16:1: No timescale set for "axi_adapter_arbiter".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv:1:1: Compile package "std_cache_pkg".

[INF:CP0303] ${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv:16:1: Compile module "work@axi_adapter_arbiter".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv:16:1: Top level module "work@axi_adapter_arbiter".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 1
assignment                                             1
begin                                                  2
bit_select                                             1
constant                                              38
design                                                 1
hier_path                                              1
if_stmt                                                1
int_typespec                                           2
logic_net                                              5
logic_typespec                                        16
module_inst                                            6
operation                                              5
package                                                2
packed_array_var                                       1
param_assign                                           2
parameter                                              2
port                                                   2
range                                                 14
ref_obj                                                9
struct_typespec                                        2
struct_var                                             1
type_parameter                                         1
typespec_member                                       18
unsupported_typespec                                   4
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
always                                                 2
assignment                                             2
begin                                                  4
bit_select                                             2
constant                                              38
design                                                 1
hier_path                                              2
if_stmt                                                2
int_typespec                                           2
logic_net                                              5
logic_typespec                                        16
module_inst                                            6
operation                                              6
package                                                2
packed_array_var                                       1
param_assign                                           2
parameter                                              2
port                                                   3
range                                                 14
ref_obj                                               14
struct_typespec                                        2
struct_var                                             1
type_parameter                                         1
typespec_member                                       18
unsupported_typespec                                   4
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/HierPathPackedVar/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/HierPathPackedVar/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/HierPathPackedVar/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@axi_adapter_arbiter)
|vpiElaborated:1
|vpiName:work@axi_adapter_arbiter
|uhdmallPackages:
\_package: std_cache_pkg (std_cache_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
  |vpiParent:
  \_design: (work@axi_adapter_arbiter)
  |vpiName:std_cache_pkg
  |vpiFullName:std_cache_pkg::
  |vpiTypedef:
  \_struct_typespec: (std_cache_pkg::bypass_req_t), line:2:12, endln:12:2
    |vpiParent:
    \_package: std_cache_pkg (std_cache_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
    |vpiName:std_cache_pkg::bypass_req_t
    |vpiInstance:
    \_package: std_cache_pkg (std_cache_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (req), line:3:26, endln:3:29
      |vpiParent:
      \_struct_typespec: (std_cache_pkg::bypass_req_t), line:2:12, endln:12:2
      |vpiName:req
      |vpiTypespec:
      \_logic_typespec: , line:3:5, endln:3:10
        |vpiParent:
        \_typespec_member: (req), line:3:26, endln:3:29
        |vpiInstance:
        \_package: std_cache_pkg (std_cache_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
      |vpiRefFile:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:10
    |vpiTypespecMember:
    \_typespec_member: (reqtype), line:4:26, endln:4:33
      |vpiParent:
      \_struct_typespec: (std_cache_pkg::bypass_req_t), line:2:12, endln:12:2
      |vpiName:reqtype
      |vpiTypespec:
      \_unsupported_typespec: (ariane_axi::ad_req_t), line:4:5, endln:4:17
        |vpiParent:
        \_typespec_member: (reqtype), line:4:26, endln:4:33
        |vpiName:ariane_axi::ad_req_t
        |vpiInstance:
        \_package: std_cache_pkg (std_cache_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
      |vpiRefFile:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:25
    |vpiTypespecMember:
    \_typespec_member: (amo), line:5:26, endln:5:29
      |vpiParent:
      \_struct_typespec: (std_cache_pkg::bypass_req_t), line:2:12, endln:12:2
      |vpiName:amo
      |vpiTypespec:
      \_unsupported_typespec: (ariane_pkg::amo_t), line:5:5, endln:5:17
        |vpiParent:
        \_typespec_member: (amo), line:5:26, endln:5:29
        |vpiName:ariane_pkg::amo_t
        |vpiInstance:
        \_package: std_cache_pkg (std_cache_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
      |vpiRefFile:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:22
    |vpiTypespecMember:
    \_typespec_member: (id), line:6:26, endln:6:28
      |vpiParent:
      \_struct_typespec: (std_cache_pkg::bypass_req_t), line:2:12, endln:12:2
      |vpiName:id
      |vpiTypespec:
      \_logic_typespec: , line:6:5, endln:6:16
        |vpiParent:
        \_typespec_member: (id), line:6:26, endln:6:28
        |vpiInstance:
        \_package: std_cache_pkg (std_cache_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
        |vpiRange:
        \_range: , line:6:11, endln:6:16
          |vpiParent:
          \_logic_typespec: , line:6:5, endln:6:16
          |vpiLeftRange:
          \_constant: , line:6:12, endln:6:13
            |vpiParent:
            \_range: , line:6:11, endln:6:16
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:6:14, endln:6:15
            |vpiParent:
            \_range: , line:6:11, endln:6:16
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv
      |vpiRefLineNo:6
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:6
      |vpiRefEndColumnNo:16
    |vpiTypespecMember:
    \_typespec_member: (addr), line:7:26, endln:7:30
      |vpiParent:
      \_struct_typespec: (std_cache_pkg::bypass_req_t), line:2:12, endln:12:2
      |vpiName:addr
      |vpiTypespec:
      \_logic_typespec: , line:7:5, endln:7:17
        |vpiParent:
        \_typespec_member: (addr), line:7:26, endln:7:30
        |vpiInstance:
        \_package: std_cache_pkg (std_cache_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
        |vpiRange:
        \_range: , line:7:11, endln:7:17
          |vpiParent:
          \_logic_typespec: , line:7:5, endln:7:17
          |vpiLeftRange:
          \_constant: , line:7:12, endln:7:14
            |vpiParent:
            \_range: , line:7:11, endln:7:17
            |vpiDecompile:63
            |vpiSize:64
            |UINT:63
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:7:15, endln:7:16
            |vpiParent:
            \_range: , line:7:11, endln:7:17
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv
      |vpiRefLineNo:7
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:7
      |vpiRefEndColumnNo:17
    |vpiTypespecMember:
    \_typespec_member: (wdata), line:8:26, endln:8:31
      |vpiParent:
      \_struct_typespec: (std_cache_pkg::bypass_req_t), line:2:12, endln:12:2
      |vpiName:wdata
      |vpiTypespec:
      \_logic_typespec: , line:8:5, endln:8:17
        |vpiParent:
        \_typespec_member: (wdata), line:8:26, endln:8:31
        |vpiInstance:
        \_package: std_cache_pkg (std_cache_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
        |vpiRange:
        \_range: , line:8:11, endln:8:17
          |vpiParent:
          \_logic_typespec: , line:8:5, endln:8:17
          |vpiLeftRange:
          \_constant: , line:8:12, endln:8:14
            |vpiParent:
            \_range: , line:8:11, endln:8:17
            |vpiDecompile:63
            |vpiSize:64
            |UINT:63
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:8:15, endln:8:16
            |vpiParent:
            \_range: , line:8:11, endln:8:17
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv
      |vpiRefLineNo:8
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:8
      |vpiRefEndColumnNo:17
    |vpiTypespecMember:
    \_typespec_member: (we), line:9:26, endln:9:28
      |vpiParent:
      \_struct_typespec: (std_cache_pkg::bypass_req_t), line:2:12, endln:12:2
      |vpiName:we
      |vpiTypespec:
      \_logic_typespec: , line:9:5, endln:9:10
        |vpiParent:
        \_typespec_member: (we), line:9:26, endln:9:28
        |vpiInstance:
        \_package: std_cache_pkg (std_cache_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
      |vpiRefFile:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv
      |vpiRefLineNo:9
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:9
      |vpiRefEndColumnNo:10
    |vpiTypespecMember:
    \_typespec_member: (be), line:10:26, endln:10:28
      |vpiParent:
      \_struct_typespec: (std_cache_pkg::bypass_req_t), line:2:12, endln:12:2
      |vpiName:be
      |vpiTypespec:
      \_logic_typespec: , line:10:5, endln:10:16
        |vpiParent:
        \_typespec_member: (be), line:10:26, endln:10:28
        |vpiInstance:
        \_package: std_cache_pkg (std_cache_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
        |vpiRange:
        \_range: , line:10:11, endln:10:16
          |vpiParent:
          \_logic_typespec: , line:10:5, endln:10:16
          |vpiLeftRange:
          \_constant: , line:10:12, endln:10:13
            |vpiParent:
            \_range: , line:10:11, endln:10:16
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:10:14, endln:10:15
            |vpiParent:
            \_range: , line:10:11, endln:10:16
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv
      |vpiRefLineNo:10
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:10
      |vpiRefEndColumnNo:16
    |vpiTypespecMember:
    \_typespec_member: (size), line:11:26, endln:11:30
      |vpiParent:
      \_struct_typespec: (std_cache_pkg::bypass_req_t), line:2:12, endln:12:2
      |vpiName:size
      |vpiTypespec:
      \_logic_typespec: , line:11:5, endln:11:16
        |vpiParent:
        \_typespec_member: (size), line:11:26, endln:11:30
        |vpiInstance:
        \_package: std_cache_pkg (std_cache_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
        |vpiRange:
        \_range: , line:11:11, endln:11:16
          |vpiParent:
          \_logic_typespec: , line:11:5, endln:11:16
          |vpiLeftRange:
          \_constant: , line:11:12, endln:11:13
            |vpiParent:
            \_range: , line:11:11, endln:11:16
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:11:14, endln:11:15
            |vpiParent:
            \_range: , line:11:11, endln:11:16
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv
      |vpiRefLineNo:11
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:11
      |vpiRefEndColumnNo:16
  |vpiDefName:std_cache_pkg
|uhdmtopPackages:
\_package: std_cache_pkg (std_cache_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
  |vpiParent:
  \_design: (work@axi_adapter_arbiter)
  |vpiName:std_cache_pkg
  |vpiFullName:std_cache_pkg::
  |vpiTypedef:
  \_struct_typespec: (std_cache_pkg::bypass_req_t), line:2:12, endln:12:2
    |vpiParent:
    \_package: std_cache_pkg (std_cache_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
    |vpiName:std_cache_pkg::bypass_req_t
    |vpiInstance:
    \_package: std_cache_pkg (std_cache_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (req), line:3:26, endln:3:29
      |vpiParent:
      \_struct_typespec: (std_cache_pkg::bypass_req_t), line:2:12, endln:12:2
      |vpiName:req
      |vpiTypespec:
      \_logic_typespec: , line:3:5, endln:3:10
        |vpiParent:
        \_typespec_member: (req), line:3:26, endln:3:29
        |vpiInstance:
        \_package: std_cache_pkg (std_cache_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
      |vpiRefFile:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:10
    |vpiTypespecMember:
    \_typespec_member: (reqtype), line:4:26, endln:4:33
      |vpiParent:
      \_struct_typespec: (std_cache_pkg::bypass_req_t), line:2:12, endln:12:2
      |vpiName:reqtype
      |vpiTypespec:
      \_unsupported_typespec: (ariane_axi::ad_req_t), line:4:5, endln:4:17
        |vpiParent:
        \_typespec_member: (reqtype), line:4:26, endln:4:33
        |vpiName:ariane_axi::ad_req_t
        |vpiInstance:
        \_package: std_cache_pkg (std_cache_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
      |vpiRefFile:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv
      |vpiRefLineNo:4
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:4
      |vpiRefEndColumnNo:25
    |vpiTypespecMember:
    \_typespec_member: (amo), line:5:26, endln:5:29
      |vpiParent:
      \_struct_typespec: (std_cache_pkg::bypass_req_t), line:2:12, endln:12:2
      |vpiName:amo
      |vpiTypespec:
      \_unsupported_typespec: (ariane_pkg::amo_t), line:5:5, endln:5:17
        |vpiParent:
        \_typespec_member: (amo), line:5:26, endln:5:29
        |vpiName:ariane_pkg::amo_t
        |vpiInstance:
        \_package: std_cache_pkg (std_cache_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
      |vpiRefFile:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv
      |vpiRefLineNo:5
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:5
      |vpiRefEndColumnNo:22
    |vpiTypespecMember:
    \_typespec_member: (id), line:6:26, endln:6:28
      |vpiParent:
      \_struct_typespec: (std_cache_pkg::bypass_req_t), line:2:12, endln:12:2
      |vpiName:id
      |vpiTypespec:
      \_logic_typespec: , line:6:5, endln:6:16
        |vpiParent:
        \_typespec_member: (id), line:6:26, endln:6:28
        |vpiInstance:
        \_package: std_cache_pkg (std_cache_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
        |vpiRange:
        \_range: , line:6:11, endln:6:16
          |vpiParent:
          \_logic_typespec: , line:6:5, endln:6:16
          |vpiLeftRange:
          \_constant: , line:6:12, endln:6:13
            |vpiParent:
            \_range: , line:6:11, endln:6:16
            |vpiDecompile:3
            |vpiSize:64
            |UINT:3
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:6:14, endln:6:15
            |vpiParent:
            \_range: , line:6:11, endln:6:16
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv
      |vpiRefLineNo:6
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:6
      |vpiRefEndColumnNo:16
    |vpiTypespecMember:
    \_typespec_member: (addr), line:7:26, endln:7:30
      |vpiParent:
      \_struct_typespec: (std_cache_pkg::bypass_req_t), line:2:12, endln:12:2
      |vpiName:addr
      |vpiTypespec:
      \_logic_typespec: , line:7:5, endln:7:17
        |vpiParent:
        \_typespec_member: (addr), line:7:26, endln:7:30
        |vpiInstance:
        \_package: std_cache_pkg (std_cache_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
        |vpiRange:
        \_range: , line:7:11, endln:7:17
          |vpiParent:
          \_logic_typespec: , line:7:5, endln:7:17
          |vpiLeftRange:
          \_constant: , line:7:12, endln:7:14
            |vpiParent:
            \_range: , line:7:11, endln:7:17
            |vpiDecompile:63
            |vpiSize:64
            |UINT:63
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:7:15, endln:7:16
            |vpiParent:
            \_range: , line:7:11, endln:7:17
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv
      |vpiRefLineNo:7
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:7
      |vpiRefEndColumnNo:17
    |vpiTypespecMember:
    \_typespec_member: (wdata), line:8:26, endln:8:31
      |vpiParent:
      \_struct_typespec: (std_cache_pkg::bypass_req_t), line:2:12, endln:12:2
      |vpiName:wdata
      |vpiTypespec:
      \_logic_typespec: , line:8:5, endln:8:17
        |vpiParent:
        \_typespec_member: (wdata), line:8:26, endln:8:31
        |vpiInstance:
        \_package: std_cache_pkg (std_cache_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
        |vpiRange:
        \_range: , line:8:11, endln:8:17
          |vpiParent:
          \_logic_typespec: , line:8:5, endln:8:17
          |vpiLeftRange:
          \_constant: , line:8:12, endln:8:14
            |vpiParent:
            \_range: , line:8:11, endln:8:17
            |vpiDecompile:63
            |vpiSize:64
            |UINT:63
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:8:15, endln:8:16
            |vpiParent:
            \_range: , line:8:11, endln:8:17
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv
      |vpiRefLineNo:8
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:8
      |vpiRefEndColumnNo:17
    |vpiTypespecMember:
    \_typespec_member: (we), line:9:26, endln:9:28
      |vpiParent:
      \_struct_typespec: (std_cache_pkg::bypass_req_t), line:2:12, endln:12:2
      |vpiName:we
      |vpiTypespec:
      \_logic_typespec: , line:9:5, endln:9:10
        |vpiParent:
        \_typespec_member: (we), line:9:26, endln:9:28
        |vpiInstance:
        \_package: std_cache_pkg (std_cache_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
      |vpiRefFile:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv
      |vpiRefLineNo:9
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:9
      |vpiRefEndColumnNo:10
    |vpiTypespecMember:
    \_typespec_member: (be), line:10:26, endln:10:28
      |vpiParent:
      \_struct_typespec: (std_cache_pkg::bypass_req_t), line:2:12, endln:12:2
      |vpiName:be
      |vpiTypespec:
      \_logic_typespec: , line:10:5, endln:10:16
        |vpiParent:
        \_typespec_member: (be), line:10:26, endln:10:28
        |vpiInstance:
        \_package: std_cache_pkg (std_cache_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
        |vpiRange:
        \_range: , line:10:11, endln:10:16
          |vpiParent:
          \_logic_typespec: , line:10:5, endln:10:16
          |vpiLeftRange:
          \_constant: , line:10:12, endln:10:13
            |vpiParent:
            \_range: , line:10:11, endln:10:16
            |vpiDecompile:7
            |vpiSize:64
            |UINT:7
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:10:14, endln:10:15
            |vpiParent:
            \_range: , line:10:11, endln:10:16
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv
      |vpiRefLineNo:10
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:10
      |vpiRefEndColumnNo:16
    |vpiTypespecMember:
    \_typespec_member: (size), line:11:26, endln:11:30
      |vpiParent:
      \_struct_typespec: (std_cache_pkg::bypass_req_t), line:2:12, endln:12:2
      |vpiName:size
      |vpiTypespec:
      \_logic_typespec: , line:11:5, endln:11:16
        |vpiParent:
        \_typespec_member: (size), line:11:26, endln:11:30
        |vpiInstance:
        \_package: std_cache_pkg (std_cache_pkg::), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:1:1, endln:14:11
        |vpiRange:
        \_range: , line:11:11, endln:11:16
          |vpiParent:
          \_logic_typespec: , line:11:5, endln:11:16
          |vpiLeftRange:
          \_constant: , line:11:12, endln:11:13
            |vpiParent:
            \_range: , line:11:11, endln:11:16
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:11:14, endln:11:15
            |vpiParent:
            \_range: , line:11:11, endln:11:16
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiRefFile:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv
      |vpiRefLineNo:11
      |vpiRefColumnNo:5
      |vpiRefEndLineNo:11
      |vpiRefEndColumnNo:16
  |vpiDefName:std_cache_pkg
  |vpiTop:1
|uhdmallModules:
\_module_inst: work@axi_adapter_arbiter (work@axi_adapter_arbiter), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:16:1, endln:26:10
  |vpiParent:
  \_design: (work@axi_adapter_arbiter)
  |vpiFullName:work@axi_adapter_arbiter
  |vpiParameter:
  \_parameter: (work@axi_adapter_arbiter.NR_PORTS), line:17:15, endln:17:23
    |vpiParent:
    \_module_inst: work@axi_adapter_arbiter (work@axi_adapter_arbiter), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:16:1, endln:26:10
    |UINT:4
    |vpiTypespec:
    \_int_typespec: , line:17:5, endln:17:27
    |vpiName:NR_PORTS
    |vpiFullName:work@axi_adapter_arbiter.NR_PORTS
  |vpiParameter:
  \_type_parameter: (work@axi_adapter_arbiter.req_t), line:18:20, endln:18:25
    |vpiParent:
    \_module_inst: work@axi_adapter_arbiter (work@axi_adapter_arbiter), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:16:1, endln:26:10
    |vpiName:req_t
    |vpiFullName:work@axi_adapter_arbiter.req_t
    |vpiTypespec:
    \_struct_typespec: (std_cache_pkg::bypass_req_t), line:2:12, endln:12:2
  |vpiParamAssign:
  \_param_assign: , line:17:15, endln:17:27
    |vpiParent:
    \_module_inst: work@axi_adapter_arbiter (work@axi_adapter_arbiter), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:16:1, endln:26:10
    |vpiRhs:
    \_constant: , line:17:26, endln:17:27
      |vpiParent:
      \_param_assign: , line:17:15, endln:17:27
      |vpiDecompile:4
      |vpiSize:32
      |UINT:4
      |vpiTypespec:
      \_int_typespec: , line:17:5, endln:17:27
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@axi_adapter_arbiter.NR_PORTS), line:17:15, endln:17:23
  |vpiDefName:work@axi_adapter_arbiter
  |vpiNet:
  \_logic_net: (work@axi_adapter_arbiter.req_i), line:19:34, endln:19:39
    |vpiParent:
    \_module_inst: work@axi_adapter_arbiter (work@axi_adapter_arbiter), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:16:1, endln:26:10
    |vpiName:req_i
    |vpiFullName:work@axi_adapter_arbiter.req_i
  |vpiNet:
  \_logic_net: (work@axi_adapter_arbiter.state_d), line:20:9, endln:20:16
    |vpiParent:
    \_module_inst: work@axi_adapter_arbiter (work@axi_adapter_arbiter), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:16:1, endln:26:10
    |vpiTypespec:
    \_logic_typespec: , line:20:5, endln:20:8
    |vpiName:state_d
    |vpiFullName:work@axi_adapter_arbiter.state_d
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@axi_adapter_arbiter.i), line:22:18, endln:22:19
    |vpiParent:
    \_module_inst: work@axi_adapter_arbiter (work@axi_adapter_arbiter), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:16:1, endln:26:10
    |vpiName:i
    |vpiFullName:work@axi_adapter_arbiter.i
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@axi_adapter_arbiter.SERVING), line:23:21, endln:23:28
    |vpiParent:
    \_module_inst: work@axi_adapter_arbiter (work@axi_adapter_arbiter), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:16:1, endln:26:10
    |vpiName:SERVING
    |vpiFullName:work@axi_adapter_arbiter.SERVING
    |vpiNetType:1
  |vpiPort:
  \_port: (req_i), line:19:34, endln:19:39
    |vpiParent:
    \_module_inst: work@axi_adapter_arbiter (work@axi_adapter_arbiter), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:16:1, endln:26:10
    |vpiName:req_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@axi_adapter_arbiter.req_i.req_i), line:19:34, endln:19:39
      |vpiParent:
      \_port: (req_i), line:19:34, endln:19:39
      |vpiName:req_i
      |vpiFullName:work@axi_adapter_arbiter.req_i.req_i
      |vpiActual:
      \_logic_net: (work@axi_adapter_arbiter.req_i), line:19:34, endln:19:39
    |vpiTypedef:
    \_struct_typespec: (std_cache_pkg::bypass_req_t), line:2:12, endln:12:2
  |vpiProcess:
  \_always: , line:21:5, endln:25:8
    |vpiParent:
    \_module_inst: work@axi_adapter_arbiter (work@axi_adapter_arbiter), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:16:1, endln:26:10
    |vpiStmt:
    \_begin: (work@axi_adapter_arbiter), line:21:17, endln:25:8
      |vpiParent:
      \_always: , line:21:5, endln:25:8
      |vpiFullName:work@axi_adapter_arbiter
      |vpiStmt:
      \_if_stmt: , line:22:8, endln:24:10
        |vpiParent:
        \_begin: (work@axi_adapter_arbiter), line:21:17, endln:25:8
        |vpiCondition:
        \_operation: , line:22:12, endln:22:32
          |vpiParent:
          \_begin: (work@axi_adapter_arbiter), line:21:17, endln:25:8
          |vpiOpType:14
          |vpiOperand:
          \_hier_path: (req_i[i].req), line:22:12, endln:22:24
            |vpiParent:
            \_operation: , line:22:12, endln:22:32
            |vpiName:req_i[i].req
            |vpiActual:
            \_bit_select: (req_i[i]), line:22:12, endln:22:17
              |vpiParent:
              \_hier_path: (req_i[i].req), line:22:12, endln:22:24
              |vpiName:req_i
              |vpiFullName:req_i[i]
              |vpiIndex:
              \_ref_obj: (work@axi_adapter_arbiter.i), line:22:18, endln:22:19
                |vpiParent:
                \_hier_path: (req_i[i].req), line:22:12, endln:22:24
                |vpiName:i
                |vpiFullName:work@axi_adapter_arbiter.i
                |vpiActual:
                \_logic_net: (work@axi_adapter_arbiter.i), line:22:18, endln:22:19
            |vpiActual:
            \_ref_obj: (work@axi_adapter_arbiter.req), line:22:21, endln:22:24
              |vpiParent:
              \_hier_path: (req_i[i].req), line:22:12, endln:22:24
              |vpiName:req
              |vpiFullName:work@axi_adapter_arbiter.req
          |vpiOperand:
          \_constant: , line:22:28, endln:22:32
            |vpiParent:
            \_operation: , line:22:12, endln:22:32
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
            |vpiConstType:3
        |vpiStmt:
        \_begin: (work@axi_adapter_arbiter), line:22:34, endln:24:10
          |vpiParent:
          \_if_stmt: , line:22:8, endln:24:10
          |vpiFullName:work@axi_adapter_arbiter
          |vpiStmt:
          \_assignment: , line:23:11, endln:23:28
            |vpiParent:
            \_begin: (work@axi_adapter_arbiter), line:22:34, endln:24:10
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_ref_obj: (work@axi_adapter_arbiter.SERVING), line:23:21, endln:23:28
              |vpiParent:
              \_assignment: , line:23:11, endln:23:28
              |vpiName:SERVING
              |vpiFullName:work@axi_adapter_arbiter.SERVING
              |vpiActual:
              \_logic_net: (work@axi_adapter_arbiter.SERVING), line:23:21, endln:23:28
            |vpiLhs:
            \_ref_obj: (work@axi_adapter_arbiter.state_d), line:23:11, endln:23:18
              |vpiParent:
              \_assignment: , line:23:11, endln:23:28
              |vpiName:state_d
              |vpiFullName:work@axi_adapter_arbiter.state_d
              |vpiActual:
              \_logic_net: (work@axi_adapter_arbiter.state_d), line:20:9, endln:20:16
    |vpiAlwaysType:2
|uhdmtopModules:
\_module_inst: work@axi_adapter_arbiter (work@axi_adapter_arbiter), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:16:1, endln:26:10
  |vpiName:work@axi_adapter_arbiter
  |vpiVariables:
  \_packed_array_var: (work@axi_adapter_arbiter.req_i), line:19:34, endln:19:39
    |vpiParent:
    \_module_inst: work@axi_adapter_arbiter (work@axi_adapter_arbiter), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:16:1, endln:26:10
    |vpiTypespec:
    \_struct_typespec: (std_cache_pkg::bypass_req_t), line:2:12, endln:12:2
    |vpiName:req_i
    |vpiFullName:work@axi_adapter_arbiter.req_i
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:19:19, endln:19:33
      |vpiParent:
      \_packed_array_var: (work@axi_adapter_arbiter.req_i), line:19:34, endln:19:39
      |vpiLeftRange:
      \_constant: , line:19:20, endln:19:28
        |vpiParent:
        \_range: , line:19:19, endln:19:33
        |vpiDecompile:3
        |vpiSize:64
        |INT:3
        |vpiConstType:7
      |vpiRightRange:
      \_constant: , line:19:31, endln:19:32
        |vpiParent:
        \_range: , line:19:19, endln:19:33
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElement:
    \_struct_var: (work@axi_adapter_arbiter.req_i)
      |vpiParent:
      \_packed_array_var: (work@axi_adapter_arbiter.req_i), line:19:34, endln:19:39
      |vpiTypespec:
      \_struct_typespec: (std_cache_pkg::bypass_req_t), line:2:12, endln:12:2
      |vpiFullName:work@axi_adapter_arbiter.req_i
  |vpiParameter:
  \_parameter: (work@axi_adapter_arbiter.NR_PORTS), line:17:15, endln:17:23
    |vpiParent:
    \_module_inst: work@axi_adapter_arbiter (work@axi_adapter_arbiter), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:16:1, endln:26:10
    |UINT:4
    |vpiTypespec:
    \_int_typespec: , line:17:5, endln:17:27
      |vpiParent:
      \_parameter: (work@axi_adapter_arbiter.NR_PORTS), line:17:15, endln:17:23
    |vpiName:NR_PORTS
    |vpiFullName:work@axi_adapter_arbiter.NR_PORTS
  |vpiParameter:
  \_type_parameter: (work@axi_adapter_arbiter.req_t), line:18:20, endln:18:25
  |vpiParamAssign:
  \_param_assign: , line:17:15, endln:17:27
    |vpiParent:
    \_module_inst: work@axi_adapter_arbiter (work@axi_adapter_arbiter), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:16:1, endln:26:10
    |vpiRhs:
    \_constant: , line:17:26, endln:17:27
      |vpiParent:
      \_param_assign: , line:17:15, endln:17:27
      |vpiDecompile:4
      |vpiSize:32
      |UINT:4
      |vpiTypespec:
      \_int_typespec: , line:17:5, endln:17:27
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@axi_adapter_arbiter.NR_PORTS), line:17:15, endln:17:23
  |vpiDefName:work@axi_adapter_arbiter
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@axi_adapter_arbiter.state_d), line:20:9, endln:20:16
    |vpiParent:
    \_module_inst: work@axi_adapter_arbiter (work@axi_adapter_arbiter), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:16:1, endln:26:10
    |vpiTypespec:
    \_logic_typespec: , line:20:5, endln:20:8
      |vpiParent:
      \_logic_net: (work@axi_adapter_arbiter.state_d), line:20:9, endln:20:16
    |vpiName:state_d
    |vpiFullName:work@axi_adapter_arbiter.state_d
    |vpiNetType:48
  |vpiTopModule:1
  |vpiPort:
  \_port: (req_i), line:19:34, endln:19:39
    |vpiParent:
    \_module_inst: work@axi_adapter_arbiter (work@axi_adapter_arbiter), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:16:1, endln:26:10
    |vpiName:req_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@axi_adapter_arbiter.req_i), line:19:34, endln:19:39
      |vpiParent:
      \_port: (req_i), line:19:34, endln:19:39
      |vpiName:req_i
      |vpiFullName:work@axi_adapter_arbiter.req_i
      |vpiActual:
      \_packed_array_var: (work@axi_adapter_arbiter.req_i), line:19:34, endln:19:39
    |vpiTypedef:
    \_struct_typespec: (std_cache_pkg::bypass_req_t), line:2:12, endln:12:2
    |vpiInstance:
    \_module_inst: work@axi_adapter_arbiter (work@axi_adapter_arbiter), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:16:1, endln:26:10
  |vpiProcess:
  \_always: , line:21:5, endln:25:8
    |vpiParent:
    \_module_inst: work@axi_adapter_arbiter (work@axi_adapter_arbiter), file:${SURELOG_DIR}/tests/HierPathPackedVar/dut.sv, line:16:1, endln:26:10
    |vpiStmt:
    \_begin: (work@axi_adapter_arbiter), line:21:17, endln:25:8
      |vpiParent:
      \_always: , line:21:5, endln:25:8
      |vpiFullName:work@axi_adapter_arbiter
      |vpiStmt:
      \_if_stmt: , line:22:8, endln:24:10
        |vpiParent:
        \_begin: (work@axi_adapter_arbiter), line:21:17, endln:25:8
        |vpiCondition:
        \_operation: , line:22:12, endln:22:32
          |vpiParent:
          \_if_stmt: , line:22:8, endln:24:10
          |vpiOpType:14
          |vpiOperand:
          \_hier_path: (req_i[i].req), line:22:12, endln:22:24
            |vpiParent:
            \_operation: , line:22:12, endln:22:32
            |vpiName:req_i[i].req
            |vpiActual:
            \_bit_select: (req_i[i]), line:22:12, endln:22:17
              |vpiParent:
              \_hier_path: (req_i[i].req), line:22:12, endln:22:24
              |vpiName:req_i
              |vpiFullName:req_i[i]
              |vpiActual:
              \_packed_array_var: (work@axi_adapter_arbiter.req_i), line:19:34, endln:19:39
              |vpiIndex:
              \_ref_obj: (work@axi_adapter_arbiter.req_i[i].req.i), line:22:18, endln:22:19
                |vpiParent:
                \_bit_select: (req_i[i]), line:22:12, endln:22:17
                |vpiName:i
                |vpiFullName:work@axi_adapter_arbiter.req_i[i].req.i
                |vpiActual:
                \_logic_net: (work@axi_adapter_arbiter.i), line:22:18, endln:22:19
            |vpiActual:
            \_ref_obj: (work@axi_adapter_arbiter.req), line:22:21, endln:22:24
              |vpiParent:
              \_hier_path: (req_i[i].req), line:22:12, endln:22:24
              |vpiName:req
              |vpiFullName:work@axi_adapter_arbiter.req
              |vpiActual:
              \_typespec_member: (req), line:3:26, endln:3:29
          |vpiOperand:
          \_constant: , line:22:28, endln:22:32
        |vpiStmt:
        \_begin: (work@axi_adapter_arbiter), line:22:34, endln:24:10
          |vpiParent:
          \_if_stmt: , line:22:8, endln:24:10
          |vpiFullName:work@axi_adapter_arbiter
          |vpiStmt:
          \_assignment: , line:23:11, endln:23:28
            |vpiParent:
            \_begin: (work@axi_adapter_arbiter), line:22:34, endln:24:10
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_ref_obj: (work@axi_adapter_arbiter.SERVING), line:23:21, endln:23:28
              |vpiParent:
              \_assignment: , line:23:11, endln:23:28
              |vpiName:SERVING
              |vpiFullName:work@axi_adapter_arbiter.SERVING
              |vpiActual:
              \_logic_net: (work@axi_adapter_arbiter.SERVING), line:23:21, endln:23:28
            |vpiLhs:
            \_ref_obj: (work@axi_adapter_arbiter.state_d), line:23:11, endln:23:18
              |vpiParent:
              \_assignment: , line:23:11, endln:23:28
              |vpiName:state_d
              |vpiFullName:work@axi_adapter_arbiter.state_d
              |vpiActual:
              \_logic_net: (work@axi_adapter_arbiter.state_d), line:20:9, endln:20:16
    |vpiAlwaysType:2
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
