// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="accelerator_accelerator,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k70t-fbv676-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.816500,HLS_SYN_LAT=20014,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3983,HLS_SYN_LUT=4539,HLS_VERSION=2023_1}" *)

module accelerator (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        w1_address0,
        w1_ce0,
        w1_q0,
        w1_address1,
        w1_ce1,
        w1_q1,
        w2_address0,
        w2_ce0,
        w2_q0,
        w2_address1,
        w2_ce1,
        w2_q1,
        bias_1_address0,
        bias_1_ce0,
        bias_1_q0,
        bias_2_address0,
        bias_2_ce0,
        bias_2_q0,
        training,
        ap_return
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [1:0] w1_address0;
output   w1_ce0;
input  [15:0] w1_q0;
output  [1:0] w1_address1;
output   w1_ce1;
input  [15:0] w1_q1;
output  [1:0] w2_address0;
output   w2_ce0;
input  [15:0] w2_q0;
output  [1:0] w2_address1;
output   w2_ce1;
input  [15:0] w2_q1;
output  [0:0] bias_1_address0;
output   bias_1_ce0;
input  [15:0] bias_1_q0;
output  [0:0] bias_2_address0;
output   bias_2_ce0;
input  [15:0] bias_2_q0;
input  [15:0] training;
output  [255:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire    ap_CS_fsm_state2;
wire   [0:0] cmp_i_i116_fu_597_p2;
reg   [0:0] cmp_i_i116_reg_1442;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln65_fu_670_p2;
reg   [0:0] icmp_ln65_reg_1503;
wire   [8:0] i_2_fu_676_p2;
reg   [8:0] i_2_reg_1507;
wire   [0:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_return;
reg   [0:0] targetBlock_reg_1512;
wire    ap_CS_fsm_state4;
wire   [15:0] select_ln69_12_fu_874_p3;
wire    ap_CS_fsm_state5;
wire   [15:0] select_ln69_13_fu_881_p3;
wire   [15:0] select_ln69_14_fu_888_p3;
wire   [15:0] select_ln69_15_fu_895_p3;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_start;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_done;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_idle;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_ready;
wire   [1:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_address0;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_ce0;
wire   [1:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_address1;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_ce1;
wire   [1:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_address0;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_ce0;
wire   [1:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_address1;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_ce1;
wire   [0:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_address0;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_ce0;
wire   [0:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_address0;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_ce0;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_local_1_0_out_o;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_local_1_0_out_o_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_local_0_0_out_o;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_local_0_0_out_o_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_local_1_0_out_o;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_local_1_0_out_o_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_local_0_0_out_o;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_local_0_0_out_o_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_1_1_0_out_o;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_1_1_0_out_o_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_1_0_0_out_o;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_1_0_0_out_o_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_0_1_0_out_o;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_0_1_0_out_o_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_0_0_0_out_o;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_0_0_0_out_o_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_1_1_0_out_o;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_1_1_0_out_o_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_1_0_0_out_o;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_1_0_0_out_o_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_0_1_0_out_o;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_0_1_0_out_o_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_0_0_0_out_o;
wire    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_0_0_0_out_o_ap_vld;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_start;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_done;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_idle;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_ready;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_2_local_1_3_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_2_local_1_3_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_2_local_0_3_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_2_local_0_3_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_1_local_1_3_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_1_local_1_3_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_1_local_0_3_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_1_local_0_3_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_1_1_3_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_1_1_3_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_1_0_3_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_1_0_3_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_0_1_3_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_0_1_3_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_0_0_3_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_0_0_3_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_1_1_3_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_1_1_3_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_1_0_3_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_1_0_3_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_0_1_3_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_0_1_3_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_0_0_3_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_0_0_3_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_3_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_3_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_2_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_2_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_1_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_1_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_0_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_0_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_3_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_3_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_5_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_5_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_7_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_7_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_0_0_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_0_0_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_0_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_0_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_1_0_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_1_0_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_1_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_1_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_bias_change_0_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_bias_change_0_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_bias_change_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_bias_change_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_0_0_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_0_0_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_0_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_0_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_1_0_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_1_0_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_1_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_1_1_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_bias_change_0_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_bias_change_0_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_bias_change_1_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_bias_change_1_out_ap_vld;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_start;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_done;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_idle;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_ready;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b2_1_0459_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b2_1_0459_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b2_0_0458_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b2_0_0458_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b1_1_0457_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b1_1_0457_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b1_0_0456_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b1_0_0456_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_1_1_0455_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_1_1_0455_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_1_0_0454_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_1_0_0454_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_0_1_0453_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_0_1_0453_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_0_0_0452_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_0_0_0452_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_1_1_0451_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_1_1_0451_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_1_0_0450_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_1_0_0450_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_0_1_0449_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_0_1_0449_out_ap_vld;
wire   [15:0] grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_0_0_0448_out;
wire    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_0_0_0448_out_ap_vld;
reg   [15:0] bias_2_local_1_5_reg_314;
wire   [15:0] select_ln69_fu_778_p3;
reg   [15:0] bias_2_local_0_5_reg_324;
wire   [15:0] select_ln69_1_fu_786_p3;
reg   [15:0] bias_1_local_1_5_reg_334;
wire   [15:0] select_ln69_2_fu_794_p3;
reg   [15:0] bias_1_local_0_5_reg_344;
wire   [15:0] select_ln69_3_fu_802_p3;
reg   [15:0] w2_local_1_1_5_reg_354;
wire   [15:0] select_ln69_4_fu_810_p3;
reg   [15:0] w2_local_1_0_5_reg_364;
wire   [15:0] select_ln69_5_fu_818_p3;
reg   [15:0] w2_local_0_1_5_reg_374;
wire   [15:0] select_ln69_6_fu_826_p3;
reg   [15:0] w2_local_0_0_5_reg_384;
wire   [15:0] select_ln69_7_fu_834_p3;
reg   [15:0] w1_local_1_1_5_reg_394;
wire   [15:0] select_ln69_8_fu_842_p3;
reg   [15:0] w1_local_1_0_5_reg_404;
wire   [15:0] select_ln69_9_fu_850_p3;
reg   [15:0] w1_local_0_1_5_reg_414;
wire   [15:0] select_ln69_10_fu_858_p3;
reg   [15:0] w1_local_0_0_5_reg_424;
wire   [15:0] select_ln69_11_fu_866_p3;
reg   [15:0] output_array_inference_3_7_reg_434;
reg   [15:0] output_array_inference_2_7_reg_444;
reg   [15:0] output_array_inference_1_7_reg_454;
reg   [15:0] output_array_inference_0_7_reg_464;
reg    grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_start_reg;
reg   [15:0] bias_2_local_1_2_fu_128;
reg   [15:0] bias_2_local_0_2_fu_124;
reg   [15:0] bias_1_local_1_2_fu_120;
reg   [15:0] bias_1_local_0_2_fu_116;
reg   [15:0] w2_local_1_1_2_fu_112;
reg   [15:0] w2_local_1_0_2_fu_108;
reg   [15:0] w2_local_0_1_2_fu_104;
reg   [15:0] w2_local_0_0_2_fu_100;
reg   [15:0] w1_local_1_1_2_fu_96;
reg   [15:0] w1_local_1_0_2_fu_92;
reg   [15:0] w1_local_0_1_2_fu_88;
reg   [15:0] w1_local_0_0_2_fu_84;
reg    grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_start_reg;
reg   [15:0] bias_2_local_1_3_loc_fu_304;
reg   [15:0] bias_2_local_0_3_loc_fu_300;
reg   [15:0] bias_1_local_1_3_loc_fu_296;
reg   [15:0] bias_1_local_0_3_loc_fu_292;
reg   [15:0] w2_local_1_1_3_loc_fu_288;
reg   [15:0] w2_local_1_0_3_loc_fu_284;
reg   [15:0] w2_local_0_1_3_loc_fu_280;
reg   [15:0] w2_local_0_0_3_loc_fu_276;
reg   [15:0] w1_local_1_1_3_loc_fu_272;
reg   [15:0] w1_local_1_0_3_loc_fu_268;
reg   [15:0] w1_local_0_1_3_loc_fu_264;
reg   [15:0] w1_local_0_0_3_loc_fu_260;
reg   [15:0] output_array_inference_3_1_loc_fu_256;
reg   [15:0] output_array_inference_2_1_loc_fu_252;
reg   [15:0] output_array_inference_1_1_loc_fu_248;
reg   [15:0] output_array_inference_0_1_loc_fu_244;
reg   [15:0] select_ln96_1_loc_fu_240;
reg   [15:0] select_ln96_3_loc_fu_236;
reg   [15:0] select_ln96_5_loc_fu_232;
reg   [15:0] select_ln96_7_loc_fu_228;
reg   [15:0] array_back2_weight_changes_0_0_loc_fu_224;
reg   [15:0] array_back2_weight_changes_0_1_loc_fu_220;
reg   [15:0] array_back2_weight_changes_1_0_loc_fu_216;
reg   [15:0] array_back2_weight_changes_1_1_loc_fu_212;
reg   [15:0] array_back2_bias_change_0_loc_fu_208;
reg   [15:0] array_back2_bias_change_1_loc_fu_204;
reg   [15:0] array_back1_weight_changes_0_0_loc_fu_200;
reg   [15:0] array_back1_weight_changes_0_1_loc_fu_196;
reg   [15:0] array_back1_weight_changes_1_0_loc_fu_192;
reg   [15:0] array_back1_weight_changes_1_1_loc_fu_188;
reg   [15:0] array_back1_bias_change_0_loc_fu_184;
reg   [15:0] array_back1_bias_change_1_loc_fu_180;
reg    grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_start_reg;
wire    ap_CS_fsm_state6;
reg   [8:0] i_fu_64;
reg   [15:0] output_array_inference_0_0_fu_68;
reg   [15:0] output_array_inference_1_0_fu_72;
reg   [15:0] output_array_inference_2_0_fu_76;
reg   [15:0] output_array_inference_3_0_fu_80;
wire    ap_CS_fsm_state7;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_start_reg = 1'b0;
#0 grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_start_reg = 1'b0;
#0 grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_start_reg = 1'b0;
end

accelerator_accelerator_Pipeline_VITIS_LOOP_47_1 grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_start),
    .ap_done(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_done),
    .ap_idle(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_idle),
    .ap_ready(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_ready),
    .w1_address0(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_address0),
    .w1_ce0(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_ce0),
    .w1_q0(w1_q0),
    .w1_address1(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_address1),
    .w1_ce1(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_ce1),
    .w1_q1(w1_q1),
    .w2_address0(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_address0),
    .w2_ce0(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_ce0),
    .w2_q0(w2_q0),
    .w2_address1(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_address1),
    .w2_ce1(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_ce1),
    .w2_q1(w2_q1),
    .bias_1_address0(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_address0),
    .bias_1_ce0(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_ce0),
    .bias_1_q0(bias_1_q0),
    .bias_2_address0(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_address0),
    .bias_2_ce0(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_ce0),
    .bias_2_q0(bias_2_q0),
    .bias_2_local_1_0_out_i(bias_2_local_1_2_fu_128),
    .bias_2_local_1_0_out_o(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_local_1_0_out_o),
    .bias_2_local_1_0_out_o_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_local_1_0_out_o_ap_vld),
    .bias_2_local_0_0_out_i(bias_2_local_0_2_fu_124),
    .bias_2_local_0_0_out_o(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_local_0_0_out_o),
    .bias_2_local_0_0_out_o_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_local_0_0_out_o_ap_vld),
    .bias_1_local_1_0_out_i(bias_1_local_1_2_fu_120),
    .bias_1_local_1_0_out_o(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_local_1_0_out_o),
    .bias_1_local_1_0_out_o_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_local_1_0_out_o_ap_vld),
    .bias_1_local_0_0_out_i(bias_1_local_0_2_fu_116),
    .bias_1_local_0_0_out_o(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_local_0_0_out_o),
    .bias_1_local_0_0_out_o_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_local_0_0_out_o_ap_vld),
    .w2_local_1_1_0_out_i(w2_local_1_1_2_fu_112),
    .w2_local_1_1_0_out_o(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_1_1_0_out_o),
    .w2_local_1_1_0_out_o_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_1_1_0_out_o_ap_vld),
    .w2_local_1_0_0_out_i(w2_local_1_0_2_fu_108),
    .w2_local_1_0_0_out_o(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_1_0_0_out_o),
    .w2_local_1_0_0_out_o_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_1_0_0_out_o_ap_vld),
    .w2_local_0_1_0_out_i(w2_local_0_1_2_fu_104),
    .w2_local_0_1_0_out_o(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_0_1_0_out_o),
    .w2_local_0_1_0_out_o_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_0_1_0_out_o_ap_vld),
    .w2_local_0_0_0_out_i(w2_local_0_0_2_fu_100),
    .w2_local_0_0_0_out_o(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_0_0_0_out_o),
    .w2_local_0_0_0_out_o_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_0_0_0_out_o_ap_vld),
    .w1_local_1_1_0_out_i(w1_local_1_1_2_fu_96),
    .w1_local_1_1_0_out_o(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_1_1_0_out_o),
    .w1_local_1_1_0_out_o_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_1_1_0_out_o_ap_vld),
    .w1_local_1_0_0_out_i(w1_local_1_0_2_fu_92),
    .w1_local_1_0_0_out_o(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_1_0_0_out_o),
    .w1_local_1_0_0_out_o_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_1_0_0_out_o_ap_vld),
    .w1_local_0_1_0_out_i(w1_local_0_1_2_fu_88),
    .w1_local_0_1_0_out_o(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_0_1_0_out_o),
    .w1_local_0_1_0_out_o_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_0_1_0_out_o_ap_vld),
    .w1_local_0_0_0_out_i(w1_local_0_0_2_fu_84),
    .w1_local_0_0_0_out_o(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_0_0_0_out_o),
    .w1_local_0_0_0_out_o_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_0_0_0_out_o_ap_vld)
);

accelerator_accelerator_Pipeline_VITIS_LOOP_69_4 grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_start),
    .ap_done(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_done),
    .ap_idle(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_idle),
    .ap_ready(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_ready),
    .bias_2_local_1_2(bias_2_local_1_2_fu_128),
    .bias_2_local_0_2(bias_2_local_0_2_fu_124),
    .bias_1_local_1_2(bias_1_local_1_2_fu_120),
    .bias_1_local_0_2(bias_1_local_0_2_fu_116),
    .w2_local_1_1_2(w2_local_1_1_2_fu_112),
    .w2_local_1_0_2(w2_local_1_0_2_fu_108),
    .w2_local_0_1_2(w2_local_0_1_2_fu_104),
    .w2_local_0_0_2(w2_local_0_0_2_fu_100),
    .w1_local_1_1_2(w1_local_1_1_2_fu_96),
    .w1_local_1_0_2(w1_local_1_0_2_fu_92),
    .w1_local_0_1_2(w1_local_0_1_2_fu_88),
    .w1_local_0_0_2(w1_local_0_0_2_fu_84),
    .output_array_inference_3_0(output_array_inference_3_0_fu_80),
    .output_array_inference_2_0(output_array_inference_2_0_fu_76),
    .output_array_inference_1_0(output_array_inference_1_0_fu_72),
    .output_array_inference_0_0(output_array_inference_0_0_fu_68),
    .training(training),
    .cmp_i_i116(cmp_i_i116_reg_1442),
    .bias_2_local_1_3_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_2_local_1_3_out),
    .bias_2_local_1_3_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_2_local_1_3_out_ap_vld),
    .bias_2_local_0_3_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_2_local_0_3_out),
    .bias_2_local_0_3_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_2_local_0_3_out_ap_vld),
    .bias_1_local_1_3_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_1_local_1_3_out),
    .bias_1_local_1_3_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_1_local_1_3_out_ap_vld),
    .bias_1_local_0_3_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_1_local_0_3_out),
    .bias_1_local_0_3_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_1_local_0_3_out_ap_vld),
    .w2_local_1_1_3_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_1_1_3_out),
    .w2_local_1_1_3_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_1_1_3_out_ap_vld),
    .w2_local_1_0_3_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_1_0_3_out),
    .w2_local_1_0_3_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_1_0_3_out_ap_vld),
    .w2_local_0_1_3_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_0_1_3_out),
    .w2_local_0_1_3_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_0_1_3_out_ap_vld),
    .w2_local_0_0_3_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_0_0_3_out),
    .w2_local_0_0_3_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_0_0_3_out_ap_vld),
    .w1_local_1_1_3_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_1_1_3_out),
    .w1_local_1_1_3_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_1_1_3_out_ap_vld),
    .w1_local_1_0_3_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_1_0_3_out),
    .w1_local_1_0_3_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_1_0_3_out_ap_vld),
    .w1_local_0_1_3_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_0_1_3_out),
    .w1_local_0_1_3_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_0_1_3_out_ap_vld),
    .w1_local_0_0_3_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_0_0_3_out),
    .w1_local_0_0_3_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_0_0_3_out_ap_vld),
    .output_array_inference_3_1_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_3_1_out),
    .output_array_inference_3_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_3_1_out_ap_vld),
    .output_array_inference_2_1_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_2_1_out),
    .output_array_inference_2_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_2_1_out_ap_vld),
    .output_array_inference_1_1_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_1_1_out),
    .output_array_inference_1_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_1_1_out_ap_vld),
    .output_array_inference_0_1_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_0_1_out),
    .output_array_inference_0_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_0_1_out_ap_vld),
    .select_ln96_1_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_1_out),
    .select_ln96_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_1_out_ap_vld),
    .select_ln96_3_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_3_out),
    .select_ln96_3_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_3_out_ap_vld),
    .select_ln96_5_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_5_out),
    .select_ln96_5_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_5_out_ap_vld),
    .select_ln96_7_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_7_out),
    .select_ln96_7_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_7_out_ap_vld),
    .array_back2_weight_changes_0_0_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_0_0_out),
    .array_back2_weight_changes_0_0_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_0_0_out_ap_vld),
    .array_back2_weight_changes_0_1_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_0_1_out),
    .array_back2_weight_changes_0_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_0_1_out_ap_vld),
    .array_back2_weight_changes_1_0_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_1_0_out),
    .array_back2_weight_changes_1_0_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_1_0_out_ap_vld),
    .array_back2_weight_changes_1_1_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_1_1_out),
    .array_back2_weight_changes_1_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_1_1_out_ap_vld),
    .array_back2_bias_change_0_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_bias_change_0_out),
    .array_back2_bias_change_0_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_bias_change_0_out_ap_vld),
    .array_back2_bias_change_1_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_bias_change_1_out),
    .array_back2_bias_change_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_bias_change_1_out_ap_vld),
    .array_back1_weight_changes_0_0_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_0_0_out),
    .array_back1_weight_changes_0_0_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_0_0_out_ap_vld),
    .array_back1_weight_changes_0_1_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_0_1_out),
    .array_back1_weight_changes_0_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_0_1_out_ap_vld),
    .array_back1_weight_changes_1_0_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_1_0_out),
    .array_back1_weight_changes_1_0_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_1_0_out_ap_vld),
    .array_back1_weight_changes_1_1_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_1_1_out),
    .array_back1_weight_changes_1_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_1_1_out_ap_vld),
    .array_back1_bias_change_0_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_bias_change_0_out),
    .array_back1_bias_change_0_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_bias_change_0_out_ap_vld),
    .array_back1_bias_change_1_out(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_bias_change_1_out),
    .array_back1_bias_change_1_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_bias_change_1_out_ap_vld),
    .ap_return(grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_return)
);

accelerator_accelerator_Pipeline_VITIS_LOOP_160_9 grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_start),
    .ap_done(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_done),
    .ap_idle(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_idle),
    .ap_ready(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_ready),
    .bias_1_local_1_5(bias_1_local_1_5_reg_334),
    .bias_1_local_0_5(bias_1_local_0_5_reg_344),
    .bias_2_local_1_5(bias_2_local_1_5_reg_314),
    .bias_2_local_0_5(bias_2_local_0_5_reg_324),
    .w1_local_0_1_5(w1_local_0_1_5_reg_414),
    .w1_local_0_0_5(w1_local_0_0_5_reg_424),
    .w2_local_0_1_5(w2_local_0_1_5_reg_374),
    .w2_local_0_0_5(w2_local_0_0_5_reg_384),
    .w1_local_1_1_5(w1_local_1_1_5_reg_394),
    .w1_local_1_0_5(w1_local_1_0_5_reg_404),
    .w2_local_1_1_5(w2_local_1_1_5_reg_354),
    .w2_local_1_0_5(w2_local_1_0_5_reg_364),
    .output_array_new_b2_1_0459_out(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b2_1_0459_out),
    .output_array_new_b2_1_0459_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b2_1_0459_out_ap_vld),
    .output_array_new_b2_0_0458_out(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b2_0_0458_out),
    .output_array_new_b2_0_0458_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b2_0_0458_out_ap_vld),
    .output_array_new_b1_1_0457_out(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b1_1_0457_out),
    .output_array_new_b1_1_0457_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b1_1_0457_out_ap_vld),
    .output_array_new_b1_0_0456_out(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b1_0_0456_out),
    .output_array_new_b1_0_0456_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b1_0_0456_out_ap_vld),
    .output_array_new_w2_1_1_0455_out(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_1_1_0455_out),
    .output_array_new_w2_1_1_0455_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_1_1_0455_out_ap_vld),
    .output_array_new_w2_1_0_0454_out(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_1_0_0454_out),
    .output_array_new_w2_1_0_0454_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_1_0_0454_out_ap_vld),
    .output_array_new_w2_0_1_0453_out(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_0_1_0453_out),
    .output_array_new_w2_0_1_0453_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_0_1_0453_out_ap_vld),
    .output_array_new_w2_0_0_0452_out(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_0_0_0452_out),
    .output_array_new_w2_0_0_0452_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_0_0_0452_out_ap_vld),
    .output_array_new_w1_1_1_0451_out(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_1_1_0451_out),
    .output_array_new_w1_1_1_0451_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_1_1_0451_out_ap_vld),
    .output_array_new_w1_1_0_0450_out(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_1_0_0450_out),
    .output_array_new_w1_1_0_0450_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_1_0_0450_out_ap_vld),
    .output_array_new_w1_0_1_0449_out(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_0_1_0449_out),
    .output_array_new_w1_0_1_0449_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_0_1_0449_out_ap_vld),
    .output_array_new_w1_0_0_0448_out(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_0_0_0448_out),
    .output_array_new_w1_0_0_0448_out_ap_vld(grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_0_0_0448_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state5) & ((icmp_ln65_reg_1503 == 1'd1) | (cmp_i_i116_reg_1442 == 1'd1)))) begin
            grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_start_reg <= 1'b1;
        end else if ((grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_ready == 1'b1)) begin
            grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_start_reg <= 1'b1;
        end else if ((grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_ready == 1'b1)) begin
            grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln65_fu_670_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_start_reg <= 1'b1;
        end else if ((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_ready == 1'b1)) begin
            grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        bias_1_local_0_2_fu_116 <= select_ln69_3_fu_802_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_local_0_0_out_o_ap_vld == 1'b1))) begin
        bias_1_local_0_2_fu_116 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_local_0_0_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        bias_1_local_0_5_reg_344 <= select_ln69_3_fu_802_p3;
    end else if (((icmp_ln65_fu_670_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        bias_1_local_0_5_reg_344 <= bias_1_local_0_2_fu_116;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        bias_1_local_1_2_fu_120 <= select_ln69_2_fu_794_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_local_1_0_out_o_ap_vld == 1'b1))) begin
        bias_1_local_1_2_fu_120 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_local_1_0_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        bias_1_local_1_5_reg_334 <= select_ln69_2_fu_794_p3;
    end else if (((icmp_ln65_fu_670_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        bias_1_local_1_5_reg_334 <= bias_1_local_1_2_fu_120;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        bias_2_local_0_2_fu_124 <= select_ln69_1_fu_786_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_local_0_0_out_o_ap_vld == 1'b1))) begin
        bias_2_local_0_2_fu_124 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_local_0_0_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        bias_2_local_0_5_reg_324 <= select_ln69_1_fu_786_p3;
    end else if (((icmp_ln65_fu_670_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        bias_2_local_0_5_reg_324 <= bias_2_local_0_2_fu_124;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        bias_2_local_1_2_fu_128 <= select_ln69_fu_778_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_local_1_0_out_o_ap_vld == 1'b1))) begin
        bias_2_local_1_2_fu_128 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_local_1_0_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        bias_2_local_1_5_reg_314 <= select_ln69_fu_778_p3;
    end else if (((icmp_ln65_fu_670_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        bias_2_local_1_5_reg_314 <= bias_2_local_1_2_fu_128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_64 <= 9'd0;
    end else if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        i_fu_64 <= i_2_reg_1507;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        output_array_inference_0_7_reg_464 <= select_ln69_15_fu_895_p3;
    end else if (((icmp_ln65_fu_670_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        output_array_inference_0_7_reg_464 <= output_array_inference_0_0_fu_68;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        output_array_inference_1_7_reg_454 <= select_ln69_14_fu_888_p3;
    end else if (((icmp_ln65_fu_670_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        output_array_inference_1_7_reg_454 <= output_array_inference_1_0_fu_72;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        output_array_inference_2_7_reg_444 <= select_ln69_13_fu_881_p3;
    end else if (((icmp_ln65_fu_670_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        output_array_inference_2_7_reg_444 <= output_array_inference_2_0_fu_76;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        output_array_inference_3_7_reg_434 <= select_ln69_12_fu_874_p3;
    end else if (((icmp_ln65_fu_670_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        output_array_inference_3_7_reg_434 <= output_array_inference_3_0_fu_80;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        w1_local_0_0_2_fu_84 <= select_ln69_11_fu_866_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_0_0_0_out_o_ap_vld == 1'b1))) begin
        w1_local_0_0_2_fu_84 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_0_0_0_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        w1_local_0_0_5_reg_424 <= select_ln69_11_fu_866_p3;
    end else if (((icmp_ln65_fu_670_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        w1_local_0_0_5_reg_424 <= w1_local_0_0_2_fu_84;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        w1_local_0_1_2_fu_88 <= select_ln69_10_fu_858_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_0_1_0_out_o_ap_vld == 1'b1))) begin
        w1_local_0_1_2_fu_88 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_0_1_0_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        w1_local_0_1_5_reg_414 <= select_ln69_10_fu_858_p3;
    end else if (((icmp_ln65_fu_670_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        w1_local_0_1_5_reg_414 <= w1_local_0_1_2_fu_88;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        w1_local_1_0_2_fu_92 <= select_ln69_9_fu_850_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_1_0_0_out_o_ap_vld == 1'b1))) begin
        w1_local_1_0_2_fu_92 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_1_0_0_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        w1_local_1_0_5_reg_404 <= select_ln69_9_fu_850_p3;
    end else if (((icmp_ln65_fu_670_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        w1_local_1_0_5_reg_404 <= w1_local_1_0_2_fu_92;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        w1_local_1_1_2_fu_96 <= select_ln69_8_fu_842_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_1_1_0_out_o_ap_vld == 1'b1))) begin
        w1_local_1_1_2_fu_96 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_local_1_1_0_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        w1_local_1_1_5_reg_394 <= select_ln69_8_fu_842_p3;
    end else if (((icmp_ln65_fu_670_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        w1_local_1_1_5_reg_394 <= w1_local_1_1_2_fu_96;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        w2_local_0_0_2_fu_100 <= select_ln69_7_fu_834_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_0_0_0_out_o_ap_vld == 1'b1))) begin
        w2_local_0_0_2_fu_100 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_0_0_0_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        w2_local_0_0_5_reg_384 <= select_ln69_7_fu_834_p3;
    end else if (((icmp_ln65_fu_670_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        w2_local_0_0_5_reg_384 <= w2_local_0_0_2_fu_100;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        w2_local_0_1_2_fu_104 <= select_ln69_6_fu_826_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_0_1_0_out_o_ap_vld == 1'b1))) begin
        w2_local_0_1_2_fu_104 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_0_1_0_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        w2_local_0_1_5_reg_374 <= select_ln69_6_fu_826_p3;
    end else if (((icmp_ln65_fu_670_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        w2_local_0_1_5_reg_374 <= w2_local_0_1_2_fu_104;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        w2_local_1_0_2_fu_108 <= select_ln69_5_fu_818_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_1_0_0_out_o_ap_vld == 1'b1))) begin
        w2_local_1_0_2_fu_108 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_1_0_0_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        w2_local_1_0_5_reg_364 <= select_ln69_5_fu_818_p3;
    end else if (((icmp_ln65_fu_670_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        w2_local_1_0_5_reg_364 <= w2_local_1_0_2_fu_108;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        w2_local_1_1_2_fu_112 <= select_ln69_4_fu_810_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_1_1_0_out_o_ap_vld == 1'b1))) begin
        w2_local_1_1_2_fu_112 <= grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_local_1_1_0_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        w2_local_1_1_5_reg_354 <= select_ln69_4_fu_810_p3;
    end else if (((icmp_ln65_fu_670_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        w2_local_1_1_5_reg_354 <= w2_local_1_1_2_fu_112;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_bias_change_0_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        array_back1_bias_change_0_loc_fu_184 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_bias_change_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_bias_change_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        array_back1_bias_change_1_loc_fu_180 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_bias_change_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_0_0_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        array_back1_weight_changes_0_0_loc_fu_200 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_0_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_0_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        array_back1_weight_changes_0_1_loc_fu_196 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_0_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_1_0_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        array_back1_weight_changes_1_0_loc_fu_192 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_1_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_1_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        array_back1_weight_changes_1_1_loc_fu_188 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back1_weight_changes_1_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_bias_change_0_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        array_back2_bias_change_0_loc_fu_208 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_bias_change_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_bias_change_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        array_back2_bias_change_1_loc_fu_204 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_bias_change_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_0_0_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        array_back2_weight_changes_0_0_loc_fu_224 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_0_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_0_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        array_back2_weight_changes_0_1_loc_fu_220 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_0_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_1_0_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        array_back2_weight_changes_1_0_loc_fu_216 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_1_0_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_1_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        array_back2_weight_changes_1_1_loc_fu_212 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_array_back2_weight_changes_1_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_1_local_0_3_out_ap_vld == 1'b1))) begin
        bias_1_local_0_3_loc_fu_292 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_1_local_0_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_1_local_1_3_out_ap_vld == 1'b1))) begin
        bias_1_local_1_3_loc_fu_296 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_1_local_1_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_2_local_0_3_out_ap_vld == 1'b1))) begin
        bias_2_local_0_3_loc_fu_300 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_2_local_0_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_2_local_1_3_out_ap_vld == 1'b1))) begin
        bias_2_local_1_3_loc_fu_304 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_bias_2_local_1_3_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        cmp_i_i116_reg_1442 <= cmp_i_i116_fu_597_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i_2_reg_1507 <= i_2_fu_676_p2;
        icmp_ln65_reg_1503 <= icmp_ln65_fu_670_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        output_array_inference_0_0_fu_68 <= select_ln69_15_fu_895_p3;
        output_array_inference_1_0_fu_72 <= select_ln69_14_fu_888_p3;
        output_array_inference_2_0_fu_76 <= select_ln69_13_fu_881_p3;
        output_array_inference_3_0_fu_80 <= select_ln69_12_fu_874_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_0_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        output_array_inference_0_1_loc_fu_244 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_0_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_1_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        output_array_inference_1_1_loc_fu_248 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_1_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_2_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        output_array_inference_2_1_loc_fu_252 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_2_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_3_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        output_array_inference_3_1_loc_fu_256 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_output_array_inference_3_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        select_ln96_1_loc_fu_240 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_3_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        select_ln96_3_loc_fu_236 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_5_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        select_ln96_5_loc_fu_232 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_7_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        select_ln96_7_loc_fu_228 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_select_ln96_7_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        targetBlock_reg_1512 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_0_0_3_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        w1_local_0_0_3_loc_fu_260 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_0_0_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_0_1_3_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        w1_local_0_1_3_loc_fu_264 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_0_1_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_1_0_3_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        w1_local_1_0_3_loc_fu_268 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_1_0_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_1_1_3_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        w1_local_1_1_3_loc_fu_272 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w1_local_1_1_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_0_0_3_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        w2_local_0_0_3_loc_fu_276 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_0_0_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_0_1_3_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        w2_local_0_1_3_loc_fu_280 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_0_1_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_1_0_3_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        w2_local_1_0_3_loc_fu_284 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_1_0_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_1_1_3_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        w2_local_1_1_3_loc_fu_288 <= grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_w2_local_1_1_3_out;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln65_fu_670_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln65_reg_1503 == 1'd0) & (cmp_i_i116_reg_1442 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_return = {{{{{{{{{{{{{{{{grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b2_1_0459_out}, {grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b2_0_0458_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b1_1_0457_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_b1_0_0456_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_1_1_0455_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_0_1_0453_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_1_0_0454_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w2_0_0_0452_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_1_1_0451_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_0_1_0449_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_1_0_0450_out}}, {grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_output_array_new_w1_0_0_0448_out}}, 
    {output_array_inference_3_7_reg_434}}, {output_array_inference_2_7_reg_444}}, {output_array_inference_1_7_reg_454}}, {output_array_inference_0_7_reg_464}};

assign bias_1_address0 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_address0;

assign bias_1_ce0 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_1_ce0;

assign bias_2_address0 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_address0;

assign bias_2_ce0 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_bias_2_ce0;

assign cmp_i_i116_fu_597_p2 = ((training == 16'd0) ? 1'b1 : 1'b0);

assign grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_start = grp_accelerator_Pipeline_VITIS_LOOP_160_9_fu_552_ap_start_reg;

assign grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_start = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_ap_start_reg;

assign grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_start = grp_accelerator_Pipeline_VITIS_LOOP_69_4_fu_498_ap_start_reg;

assign i_2_fu_676_p2 = (i_fu_64 + 9'd1);

assign icmp_ln65_fu_670_p2 = ((i_fu_64 == 9'd500) ? 1'b1 : 1'b0);

assign select_ln69_10_fu_858_p3 = ((targetBlock_reg_1512[0:0] == 1'b1) ? w1_local_0_1_3_loc_fu_264 : array_back1_weight_changes_1_0_loc_fu_192);

assign select_ln69_11_fu_866_p3 = ((targetBlock_reg_1512[0:0] == 1'b1) ? w1_local_0_0_3_loc_fu_260 : array_back1_weight_changes_0_0_loc_fu_200);

assign select_ln69_12_fu_874_p3 = ((targetBlock_reg_1512[0:0] == 1'b1) ? output_array_inference_3_1_loc_fu_256 : select_ln96_1_loc_fu_240);

assign select_ln69_13_fu_881_p3 = ((targetBlock_reg_1512[0:0] == 1'b1) ? output_array_inference_2_1_loc_fu_252 : select_ln96_3_loc_fu_236);

assign select_ln69_14_fu_888_p3 = ((targetBlock_reg_1512[0:0] == 1'b1) ? output_array_inference_1_1_loc_fu_248 : select_ln96_5_loc_fu_232);

assign select_ln69_15_fu_895_p3 = ((targetBlock_reg_1512[0:0] == 1'b1) ? output_array_inference_0_1_loc_fu_244 : select_ln96_7_loc_fu_228);

assign select_ln69_1_fu_786_p3 = ((targetBlock_reg_1512[0:0] == 1'b1) ? bias_2_local_0_3_loc_fu_300 : array_back2_bias_change_0_loc_fu_208);

assign select_ln69_2_fu_794_p3 = ((targetBlock_reg_1512[0:0] == 1'b1) ? bias_1_local_1_3_loc_fu_296 : array_back1_bias_change_1_loc_fu_180);

assign select_ln69_3_fu_802_p3 = ((targetBlock_reg_1512[0:0] == 1'b1) ? bias_1_local_0_3_loc_fu_292 : array_back1_bias_change_0_loc_fu_184);

assign select_ln69_4_fu_810_p3 = ((targetBlock_reg_1512[0:0] == 1'b1) ? w2_local_1_1_3_loc_fu_288 : array_back2_weight_changes_1_1_loc_fu_212);

assign select_ln69_5_fu_818_p3 = ((targetBlock_reg_1512[0:0] == 1'b1) ? w2_local_1_0_3_loc_fu_284 : array_back2_weight_changes_0_1_loc_fu_220);

assign select_ln69_6_fu_826_p3 = ((targetBlock_reg_1512[0:0] == 1'b1) ? w2_local_0_1_3_loc_fu_280 : array_back2_weight_changes_1_0_loc_fu_216);

assign select_ln69_7_fu_834_p3 = ((targetBlock_reg_1512[0:0] == 1'b1) ? w2_local_0_0_3_loc_fu_276 : array_back2_weight_changes_0_0_loc_fu_224);

assign select_ln69_8_fu_842_p3 = ((targetBlock_reg_1512[0:0] == 1'b1) ? w1_local_1_1_3_loc_fu_272 : array_back1_weight_changes_1_1_loc_fu_188);

assign select_ln69_9_fu_850_p3 = ((targetBlock_reg_1512[0:0] == 1'b1) ? w1_local_1_0_3_loc_fu_268 : array_back1_weight_changes_0_1_loc_fu_196);

assign select_ln69_fu_778_p3 = ((targetBlock_reg_1512[0:0] == 1'b1) ? bias_2_local_1_3_loc_fu_304 : array_back2_bias_change_1_loc_fu_204);

assign w1_address0 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_address0;

assign w1_address1 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_address1;

assign w1_ce0 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_ce0;

assign w1_ce1 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w1_ce1;

assign w2_address0 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_address0;

assign w2_address1 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_address1;

assign w2_ce0 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_ce0;

assign w2_ce1 = grp_accelerator_Pipeline_VITIS_LOOP_47_1_fu_474_w2_ce1;

endmodule //accelerator
