{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1543468200551 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543468200551 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543468200578 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543468200615 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543468200616 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543468200853 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543468200861 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543468201142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543468201142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543468201142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543468201142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543468201142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543468201142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543468201142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543468201142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543468201142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543468201142 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543468201142 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543468201142 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 5952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543468201153 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 5954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543468201153 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 5956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543468201153 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 5958 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543468201153 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 5960 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543468201153 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 5962 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543468201153 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 5964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543468201153 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 5966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543468201153 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543468201153 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543468201154 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543468201155 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543468201155 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543468201155 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543468201157 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1543468201458 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "45 45 " "No exact pin location assignment(s) for 45 pins of 45 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1543468201810 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "82 " "The Timing Analyzer is analyzing 82 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1543468202602 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543468202605 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543468202605 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] " "Clock target ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] of clock ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1543468202636 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~0  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Add1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~10  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~12  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~14  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~16  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~18  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~20  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~22  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~24  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~26  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~28  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~2  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~30  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~32  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~34  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~36  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~38  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~40  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~42  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~44  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~46  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~48  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~4  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~50  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~52  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~54  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~56  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~58  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~60  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~62  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~6  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Add1~8  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[0\]~0  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[0\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[10\]~20  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[10\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[10\]~20  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[10\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[11\]~22  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[11\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[11\]~22  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[11\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[12\]~24  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[12\]~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[12\]~24  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[12\]~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[13\]~26  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[13\]~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[13\]~26  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[13\]~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[1\]~2  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[1\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[1\]~2  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[1\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[2\]~4  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[2\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[2\]~4  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[2\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[3\]~6  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[3\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[3\]~6  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[3\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[4\]~8  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[4\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[4\]~8  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[4\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[5\]~10  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[5\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[5\]~10  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[5\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[6\]~12  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[6\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[6\]~12  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[6\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[7\]~14  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[7\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[7\]~14  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[7\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[8\]~16  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[8\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[8\]~16  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[8\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[9\]~18  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[9\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[9\]~18  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|add9_result\[9\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_mult1  from: dataa\[0\]  to: dataout\[35\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_mult1  from: dataa\[0\]  to: dataout\[35\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_mult3  from: dataa\[0\]  to: dataout\[35\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_mult3  from: dataa\[0\]  to: dataout\[35\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[10\]  to: dataout\[10\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[10\]  to: dataout\[10\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[11\]  to: dataout\[11\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[11\]  to: dataout\[11\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[12\]  to: dataout\[12\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[12\]  to: dataout\[12\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[13\]  to: dataout\[13\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[13\]  to: dataout\[13\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[14\]  to: dataout\[14\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[14\]  to: dataout\[14\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[15\]  to: dataout\[15\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[15\]  to: dataout\[15\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[16\]  to: dataout\[16\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[16\]  to: dataout\[16\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[17\]  to: dataout\[17\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[17\]  to: dataout\[17\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[18\]  to: dataout\[18\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[18\]  to: dataout\[18\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[19\]  to: dataout\[19\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[19\]  to: dataout\[19\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[20\]  to: dataout\[20\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[20\]  to: dataout\[20\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[21\]  to: dataout\[21\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[21\]  to: dataout\[21\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[22\]  to: dataout\[22\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[22\]  to: dataout\[22\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[23\]  to: dataout\[23\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[23\]  to: dataout\[23\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[24\]  to: dataout\[24\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[24\]  to: dataout\[24\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[25\]  to: dataout\[25\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[25\]  to: dataout\[25\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[26\]  to: dataout\[26\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[26\]  to: dataout\[26\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[27\]  to: dataout\[27\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[27\]  to: dataout\[27\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[28\]  to: dataout\[28\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[28\]  to: dataout\[28\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[29\]  to: dataout\[29\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[29\]  to: dataout\[29\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[2\]  to: dataout\[2\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[2\]  to: dataout\[2\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[30\]  to: dataout\[30\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[30\]  to: dataout\[30\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[31\]  to: dataout\[31\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[31\]  to: dataout\[31\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[3\]  to: dataout\[3\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[3\]  to: dataout\[3\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[4\]  to: dataout\[4\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[4\]  to: dataout\[4\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[5\]  to: dataout\[5\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[5\]  to: dataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[6\]  to: dataout\[6\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[6\]  to: dataout\[6\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[7\]  to: dataout\[7\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[7\]  to: dataout\[7\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[8\]  to: dataout\[8\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[8\]  to: dataout\[8\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[9\]  to: dataout\[9\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out2  from: dataa\[9\]  to: dataout\[9\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[10\]  to: dataout\[10\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[10\]  to: dataout\[10\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[11\]  to: dataout\[11\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[11\]  to: dataout\[11\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[12\]  to: dataout\[12\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[12\]  to: dataout\[12\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[13\]  to: dataout\[13\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[13\]  to: dataout\[13\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[14\]  to: dataout\[14\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[14\]  to: dataout\[14\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[15\]  to: dataout\[15\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[15\]  to: dataout\[15\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[16\]  to: dataout\[16\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[16\]  to: dataout\[16\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[17\]  to: dataout\[17\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[17\]  to: dataout\[17\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[4\]  to: dataout\[4\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[4\]  to: dataout\[4\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[5\]  to: dataout\[5\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[5\]  to: dataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[6\]  to: dataout\[6\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[6\]  to: dataout\[6\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[7\]  to: dataout\[7\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[7\]  to: dataout\[7\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[8\]  to: dataout\[8\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[8\]  to: dataout\[8\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[9\]  to: dataout\[9\] " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|mac_out4  from: dataa\[9\]  to: dataout\[9\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~0  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~0  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~10  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~10  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~10  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~12  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~12  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~12  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~14  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~14  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~14  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~16  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~16  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~16  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~18  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~18  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~18  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~20  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~20  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~20  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~22  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~22  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~22  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~24  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~24  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~24  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~26  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~26  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~26  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~2  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~2  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~2  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~4  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~4  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~4  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~6  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~6  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~6  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~8  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~8  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~8  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult0\|auto_generated\|op_1~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[0\]~0  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[0\]~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[10\]~20  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[10\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[10\]~20  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[10\]~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[11\]~22  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[11\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[11\]~22  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[11\]~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[12\]~24  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[12\]~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[12\]~24  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[12\]~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[13\]~26  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[13\]~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[13\]~26  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[13\]~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[1\]~2  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[1\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[1\]~2  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[1\]~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[2\]~4  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[2\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[2\]~4  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[2\]~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[3\]~6  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[3\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[3\]~6  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[3\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[4\]~8  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[4\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[4\]~8  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[4\]~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[5\]~10  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[5\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[5\]~10  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[5\]~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[6\]~12  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[6\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[6\]~12  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[6\]~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[7\]~14  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[7\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[7\]~14  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[7\]~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[8\]~16  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[8\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[8\]~16  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[8\]~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[9\]~18  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[9\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[9\]~18  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|add9_result\[9\]~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_mult1  from: dataa\[0\]  to: dataout\[35\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_mult1  from: dataa\[0\]  to: dataout\[35\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_mult3  from: dataa\[0\]  to: dataout\[35\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_mult3  from: dataa\[0\]  to: dataout\[35\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[10\]  to: dataout\[10\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[10\]  to: dataout\[10\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[11\]  to: dataout\[11\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[11\]  to: dataout\[11\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[12\]  to: dataout\[12\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[12\]  to: dataout\[12\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[13\]  to: dataout\[13\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[13\]  to: dataout\[13\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[14\]  to: dataout\[14\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[14\]  to: dataout\[14\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[15\]  to: dataout\[15\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[15\]  to: dataout\[15\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[16\]  to: dataout\[16\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[16\]  to: dataout\[16\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[17\]  to: dataout\[17\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[17\]  to: dataout\[17\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[18\]  to: dataout\[18\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[18\]  to: dataout\[18\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[19\]  to: dataout\[19\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[19\]  to: dataout\[19\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[20\]  to: dataout\[20\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[20\]  to: dataout\[20\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[21\]  to: dataout\[21\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[21\]  to: dataout\[21\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[22\]  to: dataout\[22\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[22\]  to: dataout\[22\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[23\]  to: dataout\[23\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[23\]  to: dataout\[23\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[24\]  to: dataout\[24\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[24\]  to: dataout\[24\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[25\]  to: dataout\[25\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[25\]  to: dataout\[25\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[26\]  to: dataout\[26\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[26\]  to: dataout\[26\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[27\]  to: dataout\[27\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[27\]  to: dataout\[27\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[28\]  to: dataout\[28\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[28\]  to: dataout\[28\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[29\]  to: dataout\[29\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[29\]  to: dataout\[29\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[2\]  to: dataout\[2\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[2\]  to: dataout\[2\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[30\]  to: dataout\[30\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[30\]  to: dataout\[30\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[31\]  to: dataout\[31\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[31\]  to: dataout\[31\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[3\]  to: dataout\[3\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[3\]  to: dataout\[3\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[4\]  to: dataout\[4\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[4\]  to: dataout\[4\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[5\]  to: dataout\[5\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[5\]  to: dataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[6\]  to: dataout\[6\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[6\]  to: dataout\[6\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[7\]  to: dataout\[7\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[7\]  to: dataout\[7\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[8\]  to: dataout\[8\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[8\]  to: dataout\[8\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[9\]  to: dataout\[9\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out2  from: dataa\[9\]  to: dataout\[9\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[10\]  to: dataout\[10\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[10\]  to: dataout\[10\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[11\]  to: dataout\[11\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[11\]  to: dataout\[11\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[12\]  to: dataout\[12\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[12\]  to: dataout\[12\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[13\]  to: dataout\[13\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[13\]  to: dataout\[13\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[14\]  to: dataout\[14\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[14\]  to: dataout\[14\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[15\]  to: dataout\[15\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[15\]  to: dataout\[15\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[16\]  to: dataout\[16\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[16\]  to: dataout\[16\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[17\]  to: dataout\[17\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[17\]  to: dataout\[17\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[4\]  to: dataout\[4\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[4\]  to: dataout\[4\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[5\]  to: dataout\[5\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[5\]  to: dataout\[5\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[6\]  to: dataout\[6\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[6\]  to: dataout\[6\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[7\]  to: dataout\[7\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[7\]  to: dataout\[7\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[8\]  to: dataout\[8\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[8\]  to: dataout\[8\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[9\]  to: dataout\[9\] " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|mac_out4  from: dataa\[9\]  to: dataout\[9\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~0  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~0  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~10  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~10  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~10  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~10  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~12  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~12  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~12  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~12  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~14  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~14  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~14  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~14  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~16  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~16  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~16  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~16  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~18  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~18  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~18  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~18  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~20  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~20  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~20  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~20  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~22  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~22  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~22  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~22  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~24  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~24  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~24  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~24  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~26  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~26  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~26  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~26  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~2  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~2  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~2  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~4  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~4  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~4  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~6  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~6  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~6  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~8  from: cin  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~8  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~8  from: datab  to: combout " "Cell: controller\|dp\|ALU\|Mult1\|auto_generated\|op_1~8  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[10\]~126  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[10\]~126  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[10\]~128  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[10\]~128  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[10\]~131  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[10\]~131  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[11\]~116  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[11\]~116  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[11\]~118  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[11\]~118  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[11\]~121  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[11\]~121  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[12\]~86  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[12\]~86  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[12\]~88  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[12\]~88  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[12\]~91  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[12\]~91  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[13\]~106  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[13\]~106  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[13\]~108  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[13\]~108  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[13\]~111  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[13\]~111  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[14\]~101  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[14\]~101  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[14\]~96  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[14\]~96  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[14\]~99  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[14\]~99  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[15\]~73  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[15\]~73  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[15\]~75  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[15\]~75  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[15\]~79  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[15\]~79  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[17\]  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[17\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[17\]~366  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[17\]~366  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[17\]~368  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[17\]~368  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[17\]~370  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[17\]~370  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[18\]  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[18\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[18\]~355  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[18\]~355  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[18\]~360  from: datab  to: combout " "Cell: controller\|dp\|ALU\|output\[18\]~360  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[18\]~362  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[18\]~362  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[19\]  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[19\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[19\]~344  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[19\]~344  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[19\]~349  from: datab  to: combout " "Cell: controller\|dp\|ALU\|output\[19\]~349  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[19\]~351  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[19\]~351  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[20\]  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[20\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[20\]~333  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[20\]~333  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[20\]~338  from: datab  to: combout " "Cell: controller\|dp\|ALU\|output\[20\]~338  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[20\]~340  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[20\]~340  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[21\]  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[21\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[21\]~322  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[21\]~322  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[21\]~327  from: datab  to: combout " "Cell: controller\|dp\|ALU\|output\[21\]~327  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[21\]~329  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[21\]~329  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[22\]  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[22\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[22\]~311  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[22\]~311  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[22\]~316  from: datab  to: combout " "Cell: controller\|dp\|ALU\|output\[22\]~316  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[22\]~318  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[22\]~318  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[23\]  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[23\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[23\]~297  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[23\]~297  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[23\]~302  from: datab  to: combout " "Cell: controller\|dp\|ALU\|output\[23\]~302  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[23\]~307  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[23\]~307  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[24\]~242  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[24\]~242  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[24\]~247  from: datab  to: combout " "Cell: controller\|dp\|ALU\|output\[24\]~247  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[24\]~249  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[24\]~249  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[25\]~229  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[25\]~229  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[25\]~234  from: datab  to: combout " "Cell: controller\|dp\|ALU\|output\[25\]~234  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[25\]~236  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[25\]~236  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[26\]~179  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[26\]~179  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[26\]~184  from: datab  to: combout " "Cell: controller\|dp\|ALU\|output\[26\]~184  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[26\]~187  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[26\]~187  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[27\]~193  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[27\]~193  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[27\]~198  from: datab  to: combout " "Cell: controller\|dp\|ALU\|output\[27\]~198  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[27\]~200  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[27\]~200  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[28\]~169  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|output\[28\]~169  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[28\]~171  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[28\]~171  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[29\]~204  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[29\]~204  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[29\]~213  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|output\[29\]~213  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[29\]~214  from: dataa  to: combout " "Cell: controller\|dp\|ALU\|output\[29\]~214  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[2\]~52  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[2\]~52  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[2\]~57  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[2\]~57  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[2\]~65  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[2\]~65  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[3\]~218  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[3\]~218  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[3\]~220  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[3\]~220  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[3\]~224  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[3\]~224  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[4\]  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[4\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[4\]~267  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[4\]~267  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[4\]~269  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[4\]~269  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[5\]  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[5\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[5\]~257  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[5\]~257  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[5\]~259  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[5\]~259  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[5\]~261  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[5\]~261  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[6\]  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[6\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[6\]~285  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[6\]~285  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[6\]~287  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[6\]~287  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[7\]  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[7\]  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[7\]~276  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[7\]~276  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[7\]~278  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[7\]~278  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[7\]~280  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[7\]~280  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[8\]~146  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[8\]~146  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[8\]~148  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[8\]~148  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[8\]~151  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[8\]~151  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[9\]~136  from: datac  to: combout " "Cell: controller\|dp\|ALU\|output\[9\]~136  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[9\]~138  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[9\]~138  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|output\[9\]~141  from: datad  to: combout " "Cell: controller\|dp\|ALU\|output\[9\]~141  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[0\]~0  from: datab  to: combout " "Cell: controller\|dp\|ALU\|subsig\[0\]~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[10\]~20  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[10\]~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[11\]~22  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[11\]~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[12\]~24  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[12\]~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[13\]~26  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[13\]~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[14\]~28  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[14\]~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[15\]~30  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[15\]~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[16\]~32  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[16\]~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[17\]~34  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[17\]~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[18\]~36  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[18\]~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[19\]~38  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[19\]~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[1\]~2  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[1\]~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[20\]~40  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[20\]~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[21\]~42  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[21\]~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[22\]~44  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[22\]~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[23\]~46  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[23\]~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[24\]~48  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[24\]~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[25\]~50  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[25\]~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[26\]~52  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[26\]~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[27\]~54  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[27\]~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[28\]~56  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[28\]~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[29\]~58  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[29\]~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[2\]~4  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[2\]~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[30\]~60  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[30\]~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[31\]~62  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[31\]~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[3\]~6  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[3\]~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[4\]~8  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[4\]~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[5\]~10  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[5\]~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[6\]~12  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[6\]~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[7\]~14  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[7\]~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[8\]~16  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[8\]~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|subsig\[9\]~18  from: cin  to: combout " "Cell: controller\|dp\|ALU\|subsig\[9\]~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|PC_en~4  from: dataa  to: combout " "Cell: controller\|dp\|PC_en~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543468202648 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1543468202648 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543468202673 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1543468202673 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543468202675 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN M8 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543468203005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:IR\|DATA\[0\] " "Destination node ctrler:controller\|datapath:dp\|reg:IR\|DATA\[0\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:IR\|DATA\[1\] " "Destination node ctrler:controller\|datapath:dp\|reg:IR\|DATA\[1\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:IR\|DATA\[2\] " "Destination node ctrler:controller\|datapath:dp\|reg:IR\|DATA\[2\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:IR\|DATA\[3\] " "Destination node ctrler:controller\|datapath:dp\|reg:IR\|DATA\[3\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:IR\|DATA\[4\] " "Destination node ctrler:controller\|datapath:dp\|reg:IR\|DATA\[4\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:IR\|DATA\[5\] " "Destination node ctrler:controller\|datapath:dp\|reg:IR\|DATA\[5\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:IR\|DATA\[6\] " "Destination node ctrler:controller\|datapath:dp\|reg:IR\|DATA\[6\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:IR\|DATA\[7\] " "Destination node ctrler:controller\|datapath:dp\|reg:IR\|DATA\[7\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:IR\|DATA\[8\] " "Destination node ctrler:controller\|datapath:dp\|reg:IR\|DATA\[8\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|reg:IR\|DATA\[9\] " "Destination node ctrler:controller\|datapath:dp\|reg:IR\|DATA\[9\]" {  } { { "reg.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/reg.vhd" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1543468203005 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543468203005 ""}  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 5934 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543468203005 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctrler:controller\|datapath:dp\|Memory:Memmy\|Outport_addr_true~2  " "Automatically promoted node ctrler:controller\|datapath:dp\|Memory:Memmy\|Outport_addr_true~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543468203005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[7\]~18 " "Destination node ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[7\]~18" {  } { { "Memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 3654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[1\]~6 " "Destination node ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[1\]~6" {  } { { "Memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 3482 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[6\]~20 " "Destination node ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[6\]~20" {  } { { "Memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 3660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[2\]~4 " "Destination node ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[2\]~4" {  } { { "Memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 3459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[5\]~10 " "Destination node ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[5\]~10" {  } { { "Memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 3646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[3\]~12 " "Destination node ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[3\]~12" {  } { { "Memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 3648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[4\]~14 " "Destination node ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[4\]~14" {  } { { "Memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 3650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[0\]~9 " "Destination node ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[0\]~9" {  } { { "Memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 3499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203005 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[8\]~17 " "Destination node ctrler:controller\|datapath:dp\|Memory:Memmy\|dataOut\[8\]~17" {  } { { "Memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 3653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203005 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543468203005 ""}  } { { "Memory.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/Memory.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 5442 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543468203005 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctrler:controller\|datapath:dp\|PC_en~6  " "Automatically promoted node ctrler:controller\|datapath:dp\|PC_en~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543468203006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[30\] " "Destination node ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[30\]" {  } { { "bus_latch.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/bus_latch.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203006 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543468203006 ""}  } { { "datapath.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/datapath.vhd" 106 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 3477 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543468203006 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "en1  " "Automatically promoted node en1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543468203006 ""}  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543468203006 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "en2  " "Automatically promoted node en2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543468203006 ""}  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543468203006 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed)) " "Automatically promoted node reset~input (placed in PIN R11 (CLK7n, DIFFIO_TX_RX_B20n, DIFFOUT_B20n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543468203006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data1\[0\] " "Destination node ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data1\[0\]" {  } { { "registerfile.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/registerfile.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data1\[2\] " "Destination node ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data1\[2\]" {  } { { "registerfile.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/registerfile.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data0\[2\] " "Destination node ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data0\[2\]" {  } { { "registerfile.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/registerfile.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data1\[1\] " "Destination node ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data1\[1\]" {  } { { "registerfile.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/registerfile.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data0\[1\] " "Destination node ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data0\[1\]" {  } { { "registerfile.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/registerfile.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data0\[0\] " "Destination node ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data0\[0\]" {  } { { "registerfile.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/registerfile.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data0\[31\] " "Destination node ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data0\[31\]" {  } { { "registerfile.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/registerfile.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data0\[30\] " "Destination node ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data0\[30\]" {  } { { "registerfile.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/registerfile.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data0\[26\] " "Destination node ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data0\[26\]" {  } { { "registerfile.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/registerfile.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data0\[27\] " "Destination node ctrler:controller\|datapath:dp\|registerfile:reggiefile\|rd_data0\[27\]" {  } { { "registerfile.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/registerfile.vhd" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 1258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543468203006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1543468203006 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543468203006 ""}  } { { "top_level.vhd" "" { Text "C:/intelFPGA_lite/18.0/4712/Project/top_level.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.0/4712/Project/" { { 0 { 0 ""} 0 5935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543468203006 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543468203749 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543468203753 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543468203753 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543468203759 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543468203767 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543468203774 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543468203776 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1543468203780 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543468203780 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "43 unused 2.5V 11 32 0 " "Number of I/O pins in group: 43 (unused VREF, 2.5V VCCIO, 11 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1543468203786 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1543468203786 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1543468203786 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543468203787 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543468203787 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 35 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543468203787 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 47 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543468203787 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543468203787 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543468203787 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543468203787 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 52 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543468203787 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1543468203787 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1543468203787 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1543468203787 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543468204081 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1543468204093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543468206296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543468207382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operati