Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Oct 25 03:39:00 2021
| Host         : DESKTOP-M660UKK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                              Violations  
---------  ----------------  -----------------------------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                                         1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                       1           
SYNTH-4    Warning           Shallow depth for a dedicated block RAM                                  1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                               1           
SYNTH-10   Warning           Wide multiplier                                                          4           
SYNTH-16   Warning           Address collision                                                        2           
TIMING-9   Warning           Unknown CDC Logic                                                        1           
TIMING-10  Warning           Missing property on synchronizer                                         1           
TIMING-24  Warning           Overridden Max delay datapath only                                       5           
TIMING-34  Warning           Bus skew constraint with unrealistic value                               1           
TIMING-39  Warning           Invalid bus skew constraint on paths that have too many levels of logic  1           
XDCB-5     Warning           Runtime inefficient way to find pin objects                              3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 6 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (8)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 8 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.607        0.000                      0                 9292        0.034        0.000                      0                 9148        2.000        0.000                       0                  3133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
clk_in                          {0.000 4.000}        8.000           125.000         
  clk_75MHz_cpu_clock_gen       {0.000 6.667}        13.333          75.000          
  clkfbout_cpu_clock_gen        {0.000 20.000}       40.000          25.000          
  cpu_clk                       {0.000 8.333}        16.667          60.000          
u_video_clock_gen/inst/clk_in1  {0.000 6.667}        13.333          75.002          
  clkfbout_video_clock_gen      {0.000 20.000}       39.999          25.001          
  pixel_clk                     {0.000 12.500}       24.999          40.001          
  serial_clk                    {0.000 2.500}        5.000           200.005         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_75MHz_cpu_clock_gen                                                                                                                                                        11.178        0.000                       0                     2  
  clkfbout_cpu_clock_gen                                                                                                                                                         37.845        0.000                       0                     3  
  cpu_clk                             1.607        0.000                      0                 5634        0.034        0.000                      0                 5634        7.833        0.000                       0                  2799  
u_video_clock_gen/inst/clk_in1                                                                                                                                                    3.666        0.000                       0                     1  
  clkfbout_video_clock_gen                                                                                                                                                       37.844        0.000                       0                     3  
  pixel_clk                          15.818        0.000                      0                 1248        0.173        0.000                      0                 1248       12.000        0.000                       0                   314  
  serial_clk                                                                                                                                                                      2.845        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cpu_clk            cpu_clk                  6.459        0.000                      0                 2266        0.632        0.000                      0                 2266  
**default**        cpu_clk                                    15.925        0.000                      0                  144                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_75MHz_cpu_clock_gen
  To Clock:  clk_75MHz_cpu_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_75MHz_cpu_clock_gen
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         13.333      11.178     BUFGCTRL_X0Y18   u_cpu_clock_gen/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpu_clock_gen
  To Clock:  clkfbout_cpu_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpu_clock_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   u_cpu_clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.607ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.607ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/exe_reg2_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.843ns  (logic 8.144ns (54.868%)  route 6.699ns (45.132%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.269 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.968    -0.748    u_cpu/u_exec_unit/clk
    SLICE_X94Y133        FDRE                                         r  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y133        FDRE (Prop_fdre_C_Q)         0.518    -0.230 f  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/Q
                         net (fo=99, routed)          1.054     0.824    u_cpu/u_exec_unit/exe_alu_opc_r[1]
    SLICE_X94Y122        LUT3 (Prop_lut3_I2_O)        0.124     0.948 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.617     1.565    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_B[15]_P[18])
                                                      3.656     5.221 r  u_cpu/u_exec_unit/m32_result0/P[18]
                         net (fo=1, routed)           1.059     6.280    u_cpu/u_exec_unit/m32_result0_n_87
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_C[1]_P[6])
                                                      1.820     8.100 r  u_cpu/u_exec_unit/m32_result0__0/P[6]
                         net (fo=1, routed)           1.014     9.115    u_cpu/u_exec_unit/m32_result0__0_n_99
    SLICE_X92Y125        LUT2 (Prop_lut2_I1_O)        0.124     9.239 r  u_cpu/u_exec_unit/mem_result_r[11]_i_7/O
                         net (fo=1, routed)           0.000     9.239    u_cpu/u_exec_unit/mem_result_r[11]_i_7_n_0
    SLICE_X92Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.752 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.752    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X92Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.869    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X92Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.986    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X92Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.103    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X92Y129        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.342 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/O[2]
                         net (fo=1, routed)           0.510    10.852    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_5
    SLICE_X91Y130        LUT6 (Prop_lut6_I5_O)        0.301    11.153 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_46/O
                         net (fo=1, routed)           0.661    11.814    u_cpu/u_exec_unit/u_bypass_or_stall_i_46_n_0
    SLICE_X90Y130        LUT3 (Prop_lut3_I0_O)        0.150    11.964 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_6/O
                         net (fo=3, routed)           0.682    12.646    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[26]
    SLICE_X92Y137        LUT6 (Prop_lut6_I1_O)        0.348    12.994 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs2_data[26]_INST_0/O
                         net (fo=3, routed)           1.100    14.095    u_cpu/u_exec_unit/exe_reg2_nxt[26]
    SLICE_X96Y129        FDRE                                         r  u_cpu/u_exec_unit/exe_reg2_r_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.771    15.269    u_cpu/u_exec_unit/clk
    SLICE_X96Y129        FDRE                                         r  u_cpu/u_exec_unit/exe_reg2_r_reg[26]/C
                         clock pessimism              0.621    15.890    
                         clock uncertainty           -0.125    15.765    
    SLICE_X96Y129        FDRE (Setup_fdre_C_D)       -0.063    15.702    u_cpu/u_exec_unit/exe_reg2_r_reg[26]
  -------------------------------------------------------------------
                         required time                         15.702    
                         arrival time                         -14.095    
  -------------------------------------------------------------------
                         slack                                  1.607    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/m32_result0/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.556ns  (logic 7.563ns (51.960%)  route 6.993ns (48.040%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 15.352 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.968    -0.748    u_cpu/u_exec_unit/clk
    SLICE_X94Y133        FDRE                                         r  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y133        FDRE (Prop_fdre_C_Q)         0.518    -0.230 f  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/Q
                         net (fo=99, routed)          1.054     0.824    u_cpu/u_exec_unit/exe_alu_opc_r[1]
    SLICE_X94Y122        LUT3 (Prop_lut3_I2_O)        0.124     0.948 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.617     1.565    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_B[15]_P[18])
                                                      3.656     5.221 r  u_cpu/u_exec_unit/m32_result0/P[18]
                         net (fo=1, routed)           1.059     6.280    u_cpu/u_exec_unit/m32_result0_n_87
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_C[1]_P[3])
                                                      1.820     8.100 r  u_cpu/u_exec_unit/m32_result0__0/P[3]
                         net (fo=1, routed)           0.834     8.934    u_cpu/u_exec_unit/m32_result0__0_n_102
    SLICE_X92Y124        LUT2 (Prop_lut2_I1_O)        0.124     9.058 r  u_cpu/u_exec_unit/mem_result_r[7]_i_6/O
                         net (fo=1, routed)           0.000     9.058    u_cpu/u_exec_unit/mem_result_r[7]_i_6_n_0
    SLICE_X92Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.591 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.009     9.600    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X92Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.839 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.614    10.454    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_5
    SLICE_X91Y131        LUT6 (Prop_lut6_I5_O)        0.301    10.755 r  u_cpu/u_exec_unit/mem_result_r[10]_i_2/O
                         net (fo=1, routed)           0.808    11.562    u_cpu/u_exec_unit/mem_result_r[10]_i_2_n_0
    SLICE_X89Y129        LUT3 (Prop_lut3_I0_O)        0.124    11.686 r  u_cpu/u_exec_unit/mem_result_r[10]_i_1/O
                         net (fo=3, routed)           0.919    12.606    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[10]
    SLICE_X94Y135        LUT6 (Prop_lut6_I1_O)        0.124    12.730 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs2_data[10]_INST_0/O
                         net (fo=5, routed)           1.077    13.807    u_cpu/u_exec_unit/exe_reg2_nxt[10]
    DSP48_X3Y49          DSP48E1                                      r  u_cpu/u_exec_unit/m32_result0/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.855    15.352    u_cpu/u_exec_unit/clk
    DSP48_X3Y49          DSP48E1                                      r  u_cpu/u_exec_unit/m32_result0/CLK
                         clock pessimism              0.584    15.937    
                         clock uncertainty           -0.125    15.811    
    DSP48_X3Y49          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -0.362    15.449    u_cpu/u_exec_unit/m32_result0
  -------------------------------------------------------------------
                         required time                         15.449    
                         arrival time                         -13.807    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.659ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/m32_result0/A[12]
                            (rising edge-triggered cell DSP48E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.539ns  (logic 7.517ns (51.704%)  route 7.022ns (48.296%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 15.352 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.968    -0.748    u_cpu/u_exec_unit/clk
    SLICE_X94Y133        FDRE                                         r  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y133        FDRE (Prop_fdre_C_Q)         0.518    -0.230 f  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/Q
                         net (fo=99, routed)          1.054     0.824    u_cpu/u_exec_unit/exe_alu_opc_r[1]
    SLICE_X94Y122        LUT3 (Prop_lut3_I2_O)        0.124     0.948 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.617     1.565    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_B[15]_P[18])
                                                      3.656     5.221 r  u_cpu/u_exec_unit/m32_result0/P[18]
                         net (fo=1, routed)           1.059     6.280    u_cpu/u_exec_unit/m32_result0_n_87
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_C[1]_P[6])
                                                      1.820     8.100 r  u_cpu/u_exec_unit/m32_result0__0/P[6]
                         net (fo=1, routed)           1.014     9.115    u_cpu/u_exec_unit/m32_result0__0_n_99
    SLICE_X92Y125        LUT2 (Prop_lut2_I1_O)        0.124     9.239 r  u_cpu/u_exec_unit/mem_result_r[11]_i_7/O
                         net (fo=1, routed)           0.000     9.239    u_cpu/u_exec_unit/mem_result_r[11]_i_7_n_0
    SLICE_X92Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.752 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.752    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X92Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.971 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.647    10.617    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_7
    SLICE_X93Y126        LUT6 (Prop_lut6_I5_O)        0.295    10.912 r  u_cpu/u_exec_unit/mem_result_r[12]_i_2/O
                         net (fo=1, routed)           0.555    11.468    u_cpu/u_exec_unit/mem_result_r[12]_i_2_n_0
    SLICE_X95Y126        LUT3 (Prop_lut3_I1_O)        0.124    11.592 r  u_cpu/u_exec_unit/mem_result_r[12]_i_1/O
                         net (fo=3, routed)           0.875    12.467    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[12]
    SLICE_X98Y136        LUT6 (Prop_lut6_I1_O)        0.124    12.591 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs2_data[12]_INST_0/O
                         net (fo=5, routed)           1.200    13.790    u_cpu/u_exec_unit/exe_reg2_nxt[12]
    DSP48_X3Y49          DSP48E1                                      r  u_cpu/u_exec_unit/m32_result0/A[12]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.855    15.352    u_cpu/u_exec_unit/clk
    DSP48_X3Y49          DSP48E1                                      r  u_cpu/u_exec_unit/m32_result0/CLK
                         clock pessimism              0.584    15.937    
                         clock uncertainty           -0.125    15.811    
    DSP48_X3Y49          DSP48E1 (Setup_dsp48e1_CLK_A[12])
                                                     -0.362    15.449    u_cpu/u_exec_unit/m32_result0
  -------------------------------------------------------------------
                         required time                         15.449    
                         arrival time                         -13.790    
  -------------------------------------------------------------------
                         slack                                  1.659    

Slack (MET) :             1.698ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/m32_result0/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.499ns  (logic 7.645ns (52.727%)  route 6.854ns (47.273%))
  Logic Levels:           9  (CARRY4=2 DSP48E1=2 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 15.352 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.968    -0.748    u_cpu/u_exec_unit/clk
    SLICE_X94Y133        FDRE                                         r  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y133        FDRE (Prop_fdre_C_Q)         0.518    -0.230 f  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/Q
                         net (fo=99, routed)          1.054     0.824    u_cpu/u_exec_unit/exe_alu_opc_r[1]
    SLICE_X94Y122        LUT3 (Prop_lut3_I2_O)        0.124     0.948 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.617     1.565    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_B[15]_P[18])
                                                      3.656     5.221 r  u_cpu/u_exec_unit/m32_result0/P[18]
                         net (fo=1, routed)           1.059     6.280    u_cpu/u_exec_unit/m32_result0_n_87
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_C[1]_P[3])
                                                      1.820     8.100 r  u_cpu/u_exec_unit/m32_result0__0/P[3]
                         net (fo=1, routed)           0.834     8.934    u_cpu/u_exec_unit/m32_result0__0_n_102
    SLICE_X92Y124        LUT2 (Prop_lut2_I1_O)        0.124     9.058 r  u_cpu/u_exec_unit/mem_result_r[7]_i_6/O
                         net (fo=1, routed)           0.000     9.058    u_cpu/u_exec_unit/mem_result_r[7]_i_6_n_0
    SLICE_X92Y124        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.591 r  u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.009     9.600    u_cpu/u_exec_unit/mem_result_r_reg[7]_i_3_n_0
    SLICE_X92Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.915 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.677    10.592    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_4
    SLICE_X90Y130        LUT6 (Prop_lut6_I5_O)        0.307    10.899 r  u_cpu/u_exec_unit/mem_result_r[11]_i_2/O
                         net (fo=1, routed)           0.625    11.523    u_cpu/u_exec_unit/mem_result_r[11]_i_2_n_0
    SLICE_X90Y129        LUT3 (Prop_lut3_I1_O)        0.124    11.647 r  u_cpu/u_exec_unit/mem_result_r[11]_i_1/O
                         net (fo=3, routed)           0.813    12.461    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[11]
    SLICE_X97Y135        LUT6 (Prop_lut6_I1_O)        0.124    12.585 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs2_data[11]_INST_0/O
                         net (fo=5, routed)           1.166    13.751    u_cpu/u_exec_unit/exe_reg2_nxt[11]
    DSP48_X3Y49          DSP48E1                                      r  u_cpu/u_exec_unit/m32_result0/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.855    15.352    u_cpu/u_exec_unit/clk
    DSP48_X3Y49          DSP48E1                                      r  u_cpu/u_exec_unit/m32_result0/CLK
                         clock pessimism              0.584    15.937    
                         clock uncertainty           -0.125    15.811    
    DSP48_X3Y49          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -0.362    15.449    u_cpu/u_exec_unit/m32_result0
  -------------------------------------------------------------------
                         required time                         15.449    
                         arrival time                         -13.751    
  -------------------------------------------------------------------
                         slack                                  1.698    

Slack (MET) :             1.699ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/exe_reg1_r_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.706ns  (logic 8.055ns (54.772%)  route 6.651ns (45.228%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 15.266 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.968    -0.748    u_cpu/u_exec_unit/clk
    SLICE_X94Y133        FDRE                                         r  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y133        FDRE (Prop_fdre_C_Q)         0.518    -0.230 f  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/Q
                         net (fo=99, routed)          1.054     0.824    u_cpu/u_exec_unit/exe_alu_opc_r[1]
    SLICE_X94Y122        LUT3 (Prop_lut3_I2_O)        0.124     0.948 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.617     1.565    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_B[15]_P[18])
                                                      3.656     5.221 r  u_cpu/u_exec_unit/m32_result0/P[18]
                         net (fo=1, routed)           1.059     6.280    u_cpu/u_exec_unit/m32_result0_n_87
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_C[1]_P[6])
                                                      1.820     8.100 r  u_cpu/u_exec_unit/m32_result0__0/P[6]
                         net (fo=1, routed)           1.014     9.115    u_cpu/u_exec_unit/m32_result0__0_n_99
    SLICE_X92Y125        LUT2 (Prop_lut2_I1_O)        0.124     9.239 r  u_cpu/u_exec_unit/mem_result_r[11]_i_7/O
                         net (fo=1, routed)           0.000     9.239    u_cpu/u_exec_unit/mem_result_r[11]_i_7_n_0
    SLICE_X92Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.752 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.752    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X92Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.869    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X92Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.986    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X92Y128        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.301 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/O[3]
                         net (fo=1, routed)           0.656    10.957    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_4
    SLICE_X95Y135        LUT6 (Prop_lut6_I5_O)        0.307    11.264 r  u_cpu/u_exec_unit/mem_result_r[23]_i_2/O
                         net (fo=1, routed)           0.690    11.954    u_cpu/u_exec_unit/mem_result_r[23]_i_2_n_0
    SLICE_X101Y135       LUT3 (Prop_lut3_I0_O)        0.118    12.072 r  u_cpu/u_exec_unit/mem_result_r[23]_i_1/O
                         net (fo=3, routed)           0.501    12.573    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[23]
    SLICE_X102Y136       LUT6 (Prop_lut6_I1_O)        0.326    12.899 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[23]_INST_0/O
                         net (fo=2, routed)           1.059    13.958    u_cpu/u_exec_unit/exe_reg1_nxt[23]
    SLICE_X97Y127        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.768    15.266    u_cpu/u_exec_unit/clk
    SLICE_X97Y127        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[23]/C
                         clock pessimism              0.621    15.887    
                         clock uncertainty           -0.125    15.762    
    SLICE_X97Y127        FDRE (Setup_fdre_C_D)       -0.105    15.657    u_cpu/u_exec_unit/exe_reg1_r_reg[23]
  -------------------------------------------------------------------
                         required time                         15.657    
                         arrival time                         -13.958    
  -------------------------------------------------------------------
                         slack                                  1.699    

Slack (MET) :             1.729ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.720ns  (logic 8.341ns (56.666%)  route 6.379ns (43.334%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 15.212 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.968    -0.748    u_cpu/u_exec_unit/clk
    SLICE_X94Y133        FDRE                                         r  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y133        FDRE (Prop_fdre_C_Q)         0.518    -0.230 f  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/Q
                         net (fo=99, routed)          1.054     0.824    u_cpu/u_exec_unit/exe_alu_opc_r[1]
    SLICE_X94Y122        LUT3 (Prop_lut3_I2_O)        0.124     0.948 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.617     1.565    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_B[15]_P[18])
                                                      3.656     5.221 r  u_cpu/u_exec_unit/m32_result0/P[18]
                         net (fo=1, routed)           1.059     6.280    u_cpu/u_exec_unit/m32_result0_n_87
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_C[1]_P[6])
                                                      1.820     8.100 r  u_cpu/u_exec_unit/m32_result0__0/P[6]
                         net (fo=1, routed)           1.014     9.115    u_cpu/u_exec_unit/m32_result0__0_n_99
    SLICE_X92Y125        LUT2 (Prop_lut2_I1_O)        0.124     9.239 r  u_cpu/u_exec_unit/mem_result_r[11]_i_7/O
                         net (fo=1, routed)           0.000     9.239    u_cpu/u_exec_unit/mem_result_r[11]_i_7_n_0
    SLICE_X92Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.752 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.752    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X92Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.869    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X92Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.986    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X92Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.103    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X92Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.220 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.220    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X92Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.535 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.503    11.038    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X92Y135        LUT6 (Prop_lut6_I5_O)        0.307    11.345 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.466    11.811    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X92Y135        LUT3 (Prop_lut3_I0_O)        0.124    11.935 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.327    12.262    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X92Y136        LUT6 (Prop_lut6_I1_O)        0.124    12.386 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          0.844    13.231    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X88Y134        LUT5 (Prop_lut5_I3_O)        0.124    13.355 r  u_cpu/u_exec_unit/u_divider/div_acc_r[43]_i_2/O
                         net (fo=1, routed)           0.493    13.847    u_cpu/u_exec_unit/u_divider/div_acc_r[43]_i_2_n_0
    SLICE_X88Y134        LUT5 (Prop_lut5_I4_O)        0.124    13.971 r  u_cpu/u_exec_unit/u_divider/div_acc_r[43]_i_1/O
                         net (fo=1, routed)           0.000    13.971    u_cpu/u_exec_unit/u_divider/div_acc_nxt[43]
    SLICE_X88Y134        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.714    15.212    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X88Y134        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[43]/C
                         clock pessimism              0.584    15.796    
                         clock uncertainty           -0.125    15.671    
    SLICE_X88Y134        FDCE (Setup_fdce_C_D)        0.029    15.700    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[43]
  -------------------------------------------------------------------
                         required time                         15.700    
                         arrival time                         -13.971    
  -------------------------------------------------------------------
                         slack                                  1.729    

Slack (MET) :             1.737ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/exe_reg1_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.670ns  (logic 7.777ns (53.012%)  route 6.893ns (46.988%))
  Logic Levels:           11  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 15.266 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.968    -0.748    u_cpu/u_exec_unit/clk
    SLICE_X94Y133        FDRE                                         r  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y133        FDRE (Prop_fdre_C_Q)         0.518    -0.230 f  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/Q
                         net (fo=99, routed)          1.054     0.824    u_cpu/u_exec_unit/exe_alu_opc_r[1]
    SLICE_X94Y122        LUT3 (Prop_lut3_I2_O)        0.124     0.948 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.617     1.565    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_B[15]_P[18])
                                                      3.656     5.221 r  u_cpu/u_exec_unit/m32_result0/P[18]
                         net (fo=1, routed)           1.059     6.280    u_cpu/u_exec_unit/m32_result0_n_87
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_C[1]_P[6])
                                                      1.820     8.100 r  u_cpu/u_exec_unit/m32_result0__0/P[6]
                         net (fo=1, routed)           1.014     9.115    u_cpu/u_exec_unit/m32_result0__0_n_99
    SLICE_X92Y125        LUT2 (Prop_lut2_I1_O)        0.124     9.239 r  u_cpu/u_exec_unit/mem_result_r[11]_i_7/O
                         net (fo=1, routed)           0.000     9.239    u_cpu/u_exec_unit/mem_result_r[11]_i_7_n_0
    SLICE_X92Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.752 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.752    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X92Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.869    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X92Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.986    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X92Y128        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.225 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/O[2]
                         net (fo=1, routed)           0.805    11.029    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_5
    SLICE_X94Y135        LUT6 (Prop_lut6_I5_O)        0.301    11.330 r  u_cpu/u_exec_unit/mem_result_r[22]_i_2/O
                         net (fo=1, routed)           0.717    12.047    u_cpu/u_exec_unit/mem_result_r[22]_i_2_n_0
    SLICE_X101Y135       LUT3 (Prop_lut3_I1_O)        0.124    12.171 r  u_cpu/u_exec_unit/mem_result_r[22]_i_1/O
                         net (fo=3, routed)           0.609    12.780    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[22]
    SLICE_X102Y137       LUT6 (Prop_lut6_I1_O)        0.124    12.904 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[22]_INST_0/O
                         net (fo=2, routed)           1.018    13.922    u_cpu/u_exec_unit/exe_reg1_nxt[22]
    SLICE_X97Y127        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.768    15.266    u_cpu/u_exec_unit/clk
    SLICE_X97Y127        FDRE                                         r  u_cpu/u_exec_unit/exe_reg1_r_reg[22]/C
                         clock pessimism              0.621    15.887    
                         clock uncertainty           -0.125    15.762    
    SLICE_X97Y127        FDRE (Setup_fdre_C_D)       -0.103    15.659    u_cpu/u_exec_unit/exe_reg1_r_reg[22]
  -------------------------------------------------------------------
                         required time                         15.659    
                         arrival time                         -13.922    
  -------------------------------------------------------------------
                         slack                                  1.737    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.680ns  (logic 8.341ns (56.821%)  route 6.339ns (43.179%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 15.212 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.968    -0.748    u_cpu/u_exec_unit/clk
    SLICE_X94Y133        FDRE                                         r  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y133        FDRE (Prop_fdre_C_Q)         0.518    -0.230 f  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/Q
                         net (fo=99, routed)          1.054     0.824    u_cpu/u_exec_unit/exe_alu_opc_r[1]
    SLICE_X94Y122        LUT3 (Prop_lut3_I2_O)        0.124     0.948 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.617     1.565    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_B[15]_P[18])
                                                      3.656     5.221 r  u_cpu/u_exec_unit/m32_result0/P[18]
                         net (fo=1, routed)           1.059     6.280    u_cpu/u_exec_unit/m32_result0_n_87
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_C[1]_P[6])
                                                      1.820     8.100 r  u_cpu/u_exec_unit/m32_result0__0/P[6]
                         net (fo=1, routed)           1.014     9.115    u_cpu/u_exec_unit/m32_result0__0_n_99
    SLICE_X92Y125        LUT2 (Prop_lut2_I1_O)        0.124     9.239 r  u_cpu/u_exec_unit/mem_result_r[11]_i_7/O
                         net (fo=1, routed)           0.000     9.239    u_cpu/u_exec_unit/mem_result_r[11]_i_7_n_0
    SLICE_X92Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.752 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.752    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X92Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.869    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X92Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.986    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X92Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.103    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X92Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.220 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.220    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X92Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.535 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.503    11.038    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X92Y135        LUT6 (Prop_lut6_I5_O)        0.307    11.345 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.466    11.811    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X92Y135        LUT3 (Prop_lut3_I0_O)        0.124    11.935 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.327    12.262    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X92Y136        LUT6 (Prop_lut6_I1_O)        0.124    12.386 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          0.890    13.276    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X87Y134        LUT5 (Prop_lut5_I3_O)        0.124    13.400 r  u_cpu/u_exec_unit/u_divider/div_acc_r[41]_i_2/O
                         net (fo=1, routed)           0.407    13.807    u_cpu/u_exec_unit/u_divider/div_acc_r[41]_i_2_n_0
    SLICE_X87Y134        LUT5 (Prop_lut5_I4_O)        0.124    13.931 r  u_cpu/u_exec_unit/u_divider/div_acc_r[41]_i_1/O
                         net (fo=1, routed)           0.000    13.931    u_cpu/u_exec_unit/u_divider/div_acc_nxt[41]
    SLICE_X87Y134        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.714    15.212    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X87Y134        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[41]/C
                         clock pessimism              0.584    15.796    
                         clock uncertainty           -0.125    15.671    
    SLICE_X87Y134        FDCE (Setup_fdce_C_D)        0.031    15.702    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[41]
  -------------------------------------------------------------------
                         required time                         15.702    
                         arrival time                         -13.931    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.777ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.672ns  (logic 8.341ns (56.849%)  route 6.331ns (43.151%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 15.211 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.968    -0.748    u_cpu/u_exec_unit/clk
    SLICE_X94Y133        FDRE                                         r  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y133        FDRE (Prop_fdre_C_Q)         0.518    -0.230 f  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/Q
                         net (fo=99, routed)          1.054     0.824    u_cpu/u_exec_unit/exe_alu_opc_r[1]
    SLICE_X94Y122        LUT3 (Prop_lut3_I2_O)        0.124     0.948 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.617     1.565    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_B[15]_P[18])
                                                      3.656     5.221 r  u_cpu/u_exec_unit/m32_result0/P[18]
                         net (fo=1, routed)           1.059     6.280    u_cpu/u_exec_unit/m32_result0_n_87
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_C[1]_P[6])
                                                      1.820     8.100 r  u_cpu/u_exec_unit/m32_result0__0/P[6]
                         net (fo=1, routed)           1.014     9.115    u_cpu/u_exec_unit/m32_result0__0_n_99
    SLICE_X92Y125        LUT2 (Prop_lut2_I1_O)        0.124     9.239 r  u_cpu/u_exec_unit/mem_result_r[11]_i_7/O
                         net (fo=1, routed)           0.000     9.239    u_cpu/u_exec_unit/mem_result_r[11]_i_7_n_0
    SLICE_X92Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.752 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.752    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X92Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.869    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X92Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.986    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X92Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.103    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X92Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.220 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.220    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X92Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.535 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.503    11.038    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X92Y135        LUT6 (Prop_lut6_I5_O)        0.307    11.345 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.466    11.811    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X92Y135        LUT3 (Prop_lut3_I0_O)        0.124    11.935 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.327    12.262    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X92Y136        LUT6 (Prop_lut6_I1_O)        0.124    12.386 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          0.883    13.269    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X89Y133        LUT5 (Prop_lut5_I3_O)        0.124    13.393 r  u_cpu/u_exec_unit/u_divider/div_acc_r[42]_i_2/O
                         net (fo=1, routed)           0.407    13.800    u_cpu/u_exec_unit/u_divider/div_acc_r[42]_i_2_n_0
    SLICE_X89Y133        LUT5 (Prop_lut5_I4_O)        0.124    13.924 r  u_cpu/u_exec_unit/u_divider/div_acc_r[42]_i_1/O
                         net (fo=1, routed)           0.000    13.924    u_cpu/u_exec_unit/u_divider/div_acc_nxt[42]
    SLICE_X89Y133        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.713    15.211    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X89Y133        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[42]/C
                         clock pessimism              0.584    15.795    
                         clock uncertainty           -0.125    15.670    
    SLICE_X89Y133        FDCE (Setup_fdce_C_D)        0.031    15.701    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[42]
  -------------------------------------------------------------------
                         required time                         15.701    
                         arrival time                         -13.924    
  -------------------------------------------------------------------
                         slack                                  1.777    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        14.654ns  (logic 8.341ns (56.920%)  route 6.313ns (43.080%))
  Logic Levels:           15  (CARRY4=6 DSP48E1=2 LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 15.213 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.748ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.968    -0.748    u_cpu/u_exec_unit/clk
    SLICE_X94Y133        FDRE                                         r  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y133        FDRE (Prop_fdre_C_Q)         0.518    -0.230 f  u_cpu/u_exec_unit/exe_alu_opc_r_reg[1]/Q
                         net (fo=99, routed)          1.054     0.824    u_cpu/u_exec_unit/exe_alu_opc_r[1]
    SLICE_X94Y122        LUT3 (Prop_lut3_I2_O)        0.124     0.948 r  u_cpu/u_exec_unit/m32_result0_i_1/O
                         net (fo=2, routed)           0.617     1.565    u_cpu/u_exec_unit/mul_src1[32]
    DSP48_X3Y49          DSP48E1 (Prop_dsp48e1_B[15]_P[18])
                                                      3.656     5.221 r  u_cpu/u_exec_unit/m32_result0/P[18]
                         net (fo=1, routed)           1.059     6.280    u_cpu/u_exec_unit/m32_result0_n_87
    DSP48_X3Y48          DSP48E1 (Prop_dsp48e1_C[1]_P[6])
                                                      1.820     8.100 r  u_cpu/u_exec_unit/m32_result0__0/P[6]
                         net (fo=1, routed)           1.014     9.115    u_cpu/u_exec_unit/m32_result0__0_n_99
    SLICE_X92Y125        LUT2 (Prop_lut2_I1_O)        0.124     9.239 r  u_cpu/u_exec_unit/mem_result_r[11]_i_7/O
                         net (fo=1, routed)           0.000     9.239    u_cpu/u_exec_unit/mem_result_r[11]_i_7_n_0
    SLICE_X92Y125        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.752 r  u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.752    u_cpu/u_exec_unit/mem_result_r_reg[11]_i_3_n_0
    SLICE_X92Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.869    u_cpu/u_exec_unit/mem_result_r_reg[15]_i_3_n_0
    SLICE_X92Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000     9.986    u_cpu/u_exec_unit/mem_result_r_reg[19]_i_4_n_0
    SLICE_X92Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.103 r  u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.103    u_cpu/u_exec_unit/mem_result_r_reg[23]_i_4_n_0
    SLICE_X92Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.220 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.220    u_cpu/u_exec_unit/u_bypass_or_stall_i_105_n_0
    SLICE_X92Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.535 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_103/O[3]
                         net (fo=1, routed)           0.503    11.038    u_cpu/u_exec_unit/u_bypass_or_stall_i_103_n_4
    SLICE_X92Y135        LUT6 (Prop_lut6_I5_O)        0.307    11.345 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_41/O
                         net (fo=1, routed)           0.466    11.811    u_cpu/u_exec_unit/u_bypass_or_stall_i_41_n_0
    SLICE_X92Y135        LUT3 (Prop_lut3_I0_O)        0.124    11.935 r  u_cpu/u_exec_unit/u_bypass_or_stall_i_1/O
                         net (fo=3, routed)           0.327    12.262    u_cpu/u_exec_unit/u_bypass_or_stall/exe_result[31]
    SLICE_X92Y136        LUT6 (Prop_lut6_I1_O)        0.124    12.386 r  u_cpu/u_exec_unit/u_bypass_or_stall/dec_rs1_data[31]_INST_0/O
                         net (fo=35, routed)          0.839    13.225    u_cpu/u_exec_unit/u_divider/dec_src1[31]
    SLICE_X89Y135        LUT5 (Prop_lut5_I3_O)        0.124    13.349 r  u_cpu/u_exec_unit/u_divider/div_acc_r[46]_i_2/O
                         net (fo=1, routed)           0.433    13.782    u_cpu/u_exec_unit/u_divider/div_acc_r[46]_i_2_n_0
    SLICE_X89Y135        LUT5 (Prop_lut5_I4_O)        0.124    13.906 r  u_cpu/u_exec_unit/u_divider/div_acc_r[46]_i_1/O
                         net (fo=1, routed)           0.000    13.906    u_cpu/u_exec_unit/u_divider/div_acc_nxt[46]
    SLICE_X89Y135        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.715    15.213    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X89Y135        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[46]/C
                         clock pessimism              0.584    15.797    
                         clock uncertainty           -0.125    15.672    
    SLICE_X89Y135        FDCE (Setup_fdce_C_D)        0.029    15.701    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[46]
  -------------------------------------------------------------------
                         required time                         15.701    
                         arrival time                         -13.906    
  -------------------------------------------------------------------
                         slack                                  1.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.678    -0.553    u_cpu/u_exec_unit/clk
    SLICE_X105Y123       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  u_cpu/u_exec_unit/wrb_target_r_reg[18]/Q
                         net (fo=1, routed)           0.106    -0.306    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[18]
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.995    -0.744    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.495    
    RAMB36_X5Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.155    -0.340    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.442%)  route 0.109ns (43.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.680    -0.551    u_cpu/u_exec_unit/clk
    SLICE_X105Y121       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  u_cpu/u_exec_unit/wrb_target_r_reg[5]/Q
                         net (fo=1, routed)           0.109    -0.301    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[5]
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.995    -0.744    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.495    
    RAMB36_X5Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[30])
                                                      0.155    -0.340    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_pc_r_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.387%)  route 0.118ns (45.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.677    -0.554    u_cpu/u_exec_unit/clk
    SLICE_X105Y124       FDCE                                         r  u_cpu/u_exec_unit/wrb_pc_r_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y124       FDCE (Prop_fdce_C_Q)         0.141    -0.413 r  u_cpu/u_exec_unit/wrb_pc_r_reg[27]/Q
                         net (fo=2, routed)           0.118    -0.295    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_pc[27]
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.995    -0.744    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.495    
    RAMB36_X5Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[21])
                                                      0.155    -0.340    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_pc_r_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.178%)  route 0.119ns (45.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.677    -0.554    u_cpu/u_exec_unit/clk
    SLICE_X105Y124       FDCE                                         r  u_cpu/u_exec_unit/wrb_pc_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y124       FDCE (Prop_fdce_C_Q)         0.141    -0.413 r  u_cpu/u_exec_unit/wrb_pc_r_reg[29]/Q
                         net (fo=2, routed)           0.119    -0.294    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_pc[29]
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.995    -0.744    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.495    
    RAMB36_X5Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[23])
                                                      0.155    -0.340    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_pc_r_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.195%)  route 0.133ns (44.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.677    -0.554    u_cpu/u_exec_unit/clk
    SLICE_X102Y124       FDCE                                         r  u_cpu/u_exec_unit/wrb_pc_r_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y124       FDCE (Prop_fdce_C_Q)         0.164    -0.390 r  u_cpu/u_exec_unit/wrb_pc_r_reg[17]/Q
                         net (fo=2, routed)           0.133    -0.257    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_pc[17]
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.995    -0.744    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.271    -0.474    
    RAMB36_X5Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[11])
                                                      0.155    -0.319    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.705%)  route 0.136ns (45.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.677    -0.554    u_cpu/u_exec_unit/clk
    SLICE_X104Y125       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y125       FDRE (Prop_fdre_C_Q)         0.164    -0.390 r  u_cpu/u_exec_unit/wrb_target_r_reg[16]/Q
                         net (fo=1, routed)           0.136    -0.254    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[16]
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.995    -0.744    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.271    -0.474    
    RAMB36_X5Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.155    -0.319    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_pc_r_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.104%)  route 0.118ns (41.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.678    -0.553    u_cpu/u_exec_unit/clk
    SLICE_X104Y123       FDCE                                         r  u_cpu/u_exec_unit/wrb_pc_r_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y123       FDCE (Prop_fdce_C_Q)         0.164    -0.389 r  u_cpu/u_exec_unit/wrb_pc_r_reg[20]/Q
                         net (fo=2, routed)           0.118    -0.271    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_pc[20]
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.995    -0.744    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.495    
    RAMB36_X5Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[14])
                                                      0.155    -0.340    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.606%)  route 0.149ns (51.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.681    -0.550    u_cpu/u_exec_unit/clk
    SLICE_X105Y120       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y120       FDRE (Prop_fdre_C_Q)         0.141    -0.409 r  u_cpu/u_exec_unit/wrb_target_r_reg[8]/Q
                         net (fo=1, routed)           0.149    -0.260    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[8]
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.995    -0.744    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.495    
    RAMB36_X5Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.155    -0.340    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.390%)  route 0.163ns (53.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.678    -0.553    u_cpu/u_exec_unit/clk
    SLICE_X105Y123       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  u_cpu/u_exec_unit/wrb_target_r_reg[28]/Q
                         net (fo=1, routed)           0.163    -0.249    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[28]
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[21]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.995    -0.744    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.495    
    RAMB36_X5Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[21])
                                                      0.155    -0.340    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_cpu/u_exec_unit/wrb_target_r_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.277%)  route 0.164ns (53.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.680    -0.551    u_cpu/u_exec_unit/clk
    SLICE_X105Y121       FDRE                                         r  u_cpu/u_exec_unit/wrb_target_r_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y121       FDRE (Prop_fdre_C_Q)         0.141    -0.410 r  u_cpu/u_exec_unit/wrb_target_r_reg[21]/Q
                         net (fo=1, routed)           0.164    -0.246    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/wrb_target[21]
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.995    -0.744    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/clk
    RAMB36_X5Y24         RAMB36E1                                     r  u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
                         clock pessimism              0.250    -0.495    
    RAMB36_X5Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.155    -0.340    u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB36_X5Y24     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         16.667      13.723     RAMB36_X5Y24     u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         16.667      13.723     RAMB18_X4Y48     u_cpu/u_fetch_unit/u_branch_predictor/u_predictor_state/ps_ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB18_X4Y46     u_cpu/u_exec_unit/u_dccm_ram/dccm_b0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB18_X4Y44     u_cpu/u_exec_unit/u_dccm_ram/dccm_b1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB18_X4Y47     u_cpu/u_exec_unit/u_dccm_ram/dccm_b2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.667      14.091     RAMB18_X4Y45     u_cpu/u_exec_unit/u_dccm_ram/dccm_b3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         16.667      14.091     RAMB18_X4Y48     u_cpu/u_fetch_unit/u_branch_predictor/u_predictor_state/ps_ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         16.667      14.511     BUFGCTRL_X0Y16   u_cpu_clock_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.667      15.418     MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.667      196.693    MMCME2_ADV_X1Y2  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X98Y113    halt_detect_r_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X98Y113    halt_detect_r_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X101Y112   run_detect_r_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X101Y112   run_detect_r_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X99Y103    u_cpu/u_control_unit/mcycle_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X99Y103    u_cpu/u_control_unit/mcycle_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X99Y105    u_cpu/u_control_unit/mcycle_r_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X99Y105    u_cpu/u_control_unit/mcycle_r_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X99Y105    u_cpu/u_control_unit/mcycle_r_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X99Y105    u_cpu/u_control_unit/mcycle_r_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X98Y113    halt_detect_r_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X98Y113    halt_detect_r_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X101Y112   run_detect_r_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X101Y112   run_detect_r_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X99Y103    u_cpu/u_control_unit/mcycle_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X99Y103    u_cpu/u_control_unit/mcycle_r_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X99Y105    u_cpu/u_control_unit/mcycle_r_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X99Y105    u_cpu/u_control_unit/mcycle_r_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X99Y105    u_cpu/u_control_unit/mcycle_r_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         8.333       7.833      SLICE_X99Y105    u_cpu/u_control_unit/mcycle_r_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  u_video_clock_gen/inst/clk_in1
  To Clock:  u_video_clock_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         u_video_clock_gen/inst/clk_in1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { u_video_clock_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         13.333      12.084     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       13.333      86.667     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.666       3.666      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.666       3.666      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         6.667       3.667      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_clock_gen
  To Clock:  clkfbout_video_clock_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.844ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_clock_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         39.999
Sources:            { u_video_clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         39.999      37.844     BUFGCTRL_X0Y2    u_video_clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         39.999      38.750     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         39.999      38.750     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       39.999      60.001     MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       39.999      173.361    MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  pixel_clk
  To Clock:  pixel_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.818ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_20/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.060ns  (logic 0.718ns (8.909%)  route 7.342ns (91.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 26.646 - 24.999 ) 
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.056     2.059    u_dvi_display/u_vga_control/clk
    SLICE_X110Y112       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDCE (Prop_fdce_C_Q)         0.419     2.478 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         2.366     4.844    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X107Y104       LUT4 (Prop_lut4_I1_O)        0.299     5.143 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_5/O
                         net (fo=22, routed)          4.976    10.119    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_5_n_0
    RAMB36_X4Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_20/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.643    26.646    u_dvi_display/u_frame_buffer/clk
    RAMB36_X4Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_20/CLKARDCLK
                         clock pessimism              0.014    26.660    
                         clock uncertainty           -0.157    26.502    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    25.936    u_dvi_display/u_frame_buffer/fb_memory_reg_0_20
  -------------------------------------------------------------------
                         required time                         25.936    
                         arrival time                         -10.119    
  -------------------------------------------------------------------
                         slack                                 15.818    

Slack (MET) :             15.909ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_4/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.406ns  (logic 0.718ns (8.542%)  route 7.688ns (91.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.759ns = ( 26.758 - 24.999 ) 
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.056     2.059    u_dvi_display/u_vga_control/clk
    SLICE_X110Y112       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDCE (Prop_fdce_C_Q)         0.419     2.478 f  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         2.740     5.218    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X106Y101       LUT2 (Prop_lut2_I1_O)        0.299     5.517 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_1/O
                         net (fo=22, routed)          4.948    10.465    u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_1_n_0
    RAMB36_X3Y20         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_4/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.756    26.758    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y20         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_4/CLKARDCLK
                         clock pessimism              0.132    26.890    
                         clock uncertainty           -0.157    26.733    
    RAMB36_X3Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    26.374    u_dvi_display/u_frame_buffer/fb_memory_reg_1_4
  -------------------------------------------------------------------
                         required time                         26.374    
                         arrival time                         -10.465    
  -------------------------------------------------------------------
                         slack                                 15.909    

Slack (MET) :             15.951ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_4/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        8.072ns  (logic 0.718ns (8.895%)  route 7.354ns (91.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.585ns = ( 26.585 - 24.999 ) 
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.056     2.059    u_dvi_display/u_vga_control/clk
    SLICE_X110Y112       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDCE (Prop_fdce_C_Q)         0.419     2.478 f  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         2.740     5.218    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X106Y101       LUT2 (Prop_lut2_I1_O)        0.299     5.517 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_1/O
                         net (fo=22, routed)          4.614    10.131    u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_1_n_0
    RAMB36_X3Y19         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_4/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.582    26.585    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y19         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_4/CLKARDCLK
                         clock pessimism              0.014    26.599    
                         clock uncertainty           -0.157    26.441    
    RAMB36_X3Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    26.082    u_dvi_display/u_frame_buffer/fb_memory_reg_0_4
  -------------------------------------------------------------------
                         required time                         26.082    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                 15.951    

Slack (MET) :             16.133ns  (required time - arrival time)
  Source:                 u_dvi_display/sync_px_2_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_10/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        7.746ns  (logic 0.580ns (7.488%)  route 7.166ns (92.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.662ns = ( 26.661 - 24.999 ) 
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.056     2.059    u_dvi_display/clk
    SLICE_X109Y109       FDCE                                         r  u_dvi_display/sync_px_2_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y109       FDCE (Prop_fdce_C_Q)         0.456     2.515 r  u_dvi_display/sync_px_2_r_reg/Q
                         net (fo=74, routed)          2.490     5.005    u_dvi_display/u_frame_buffer/px_request
    SLICE_X102Y102       LUT4 (Prop_lut4_I2_O)        0.124     5.129 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_17/O
                         net (fo=22, routed)          4.676     9.805    u_dvi_display/u_frame_buffer/fb_addr[0]
    RAMB36_X5Y6          RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_10/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.659    26.661    u_dvi_display/u_frame_buffer/clk
    RAMB36_X5Y6          RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_10/CLKARDCLK
                         clock pessimism              0.000    26.661    
                         clock uncertainty           -0.157    26.504    
    RAMB36_X5Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    25.938    u_dvi_display/u_frame_buffer/fb_memory_reg_0_10
  -------------------------------------------------------------------
                         required time                         25.938    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                 16.133    

Slack (MET) :             16.160ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_20/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 0.718ns (9.299%)  route 7.004ns (90.701%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 26.650 - 24.999 ) 
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.056     2.059    u_dvi_display/u_vga_control/clk
    SLICE_X110Y112       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDCE (Prop_fdce_C_Q)         0.419     2.478 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         2.366     4.844    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X107Y104       LUT4 (Prop_lut4_I1_O)        0.299     5.143 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_5/O
                         net (fo=22, routed)          4.638     9.781    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_5_n_0
    RAMB36_X4Y17         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_20/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.647    26.650    u_dvi_display/u_frame_buffer/clk
    RAMB36_X4Y17         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_20/CLKARDCLK
                         clock pessimism              0.014    26.664    
                         clock uncertainty           -0.157    26.506    
    RAMB36_X4Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    25.940    u_dvi_display/u_frame_buffer/fb_memory_reg_1_20
  -------------------------------------------------------------------
                         required time                         25.940    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                 16.160    

Slack (MET) :             16.260ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        7.622ns  (logic 0.718ns (9.420%)  route 6.904ns (90.580%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 26.664 - 24.999 ) 
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.056     2.059    u_dvi_display/u_vga_control/clk
    SLICE_X110Y112       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDCE (Prop_fdce_C_Q)         0.419     2.478 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         2.349     4.827    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X106Y102       LUT4 (Prop_lut4_I1_O)        0.299     5.126 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_12/O
                         net (fo=22, routed)          4.555     9.681    u_dvi_display/u_frame_buffer/fb_addr[5]
    RAMB36_X4Y8          RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.662    26.664    u_dvi_display/u_frame_buffer/clk
    RAMB36_X4Y8          RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_0/CLKARDCLK
                         clock pessimism              0.000    26.664    
                         clock uncertainty           -0.157    26.507    
    RAMB36_X4Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    25.941    u_dvi_display/u_frame_buffer/fb_memory_reg_0_0
  -------------------------------------------------------------------
                         required time                         25.941    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                 16.260    

Slack (MET) :             16.298ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_0/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        7.584ns  (logic 0.718ns (9.467%)  route 6.866ns (90.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.665ns = ( 26.664 - 24.999 ) 
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.056     2.059    u_dvi_display/u_vga_control/clk
    SLICE_X110Y112       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDCE (Prop_fdce_C_Q)         0.419     2.478 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         2.298     4.776    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X107Y103       LUT4 (Prop_lut4_I1_O)        0.299     5.075 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_3/O
                         net (fo=22, routed)          4.569     9.643    u_dvi_display/u_frame_buffer/fb_addr[14]
    RAMB36_X4Y8          RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.662    26.664    u_dvi_display/u_frame_buffer/clk
    RAMB36_X4Y8          RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_0/CLKARDCLK
                         clock pessimism              0.000    26.664    
                         clock uncertainty           -0.157    26.507    
    RAMB36_X4Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    25.941    u_dvi_display/u_frame_buffer/fb_memory_reg_0_0
  -------------------------------------------------------------------
                         required time                         25.941    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                 16.298    

Slack (MET) :             16.349ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_19/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 0.718ns (9.255%)  route 7.040ns (90.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 26.757 - 24.999 ) 
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.056     2.059    u_dvi_display/u_vga_control/clk
    SLICE_X110Y112       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDCE (Prop_fdce_C_Q)         0.419     2.478 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         2.366     4.844    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X107Y104       LUT4 (Prop_lut4_I1_O)        0.299     5.143 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_5/O
                         net (fo=22, routed)          4.674     9.817    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_5_n_0
    RAMB36_X3Y21         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_19/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.755    26.757    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y21         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_19/CLKARDCLK
                         clock pessimism              0.132    26.889    
                         clock uncertainty           -0.157    26.732    
    RAMB36_X3Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    26.166    u_dvi_display/u_frame_buffer/fb_memory_reg_0_19
  -------------------------------------------------------------------
                         required time                         26.166    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                 16.349    

Slack (MET) :             16.352ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_5/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        7.671ns  (logic 0.718ns (9.360%)  route 6.953ns (90.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 26.584 - 24.999 ) 
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.056     2.059    u_dvi_display/u_vga_control/clk
    SLICE_X110Y112       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDCE (Prop_fdce_C_Q)         0.419     2.478 f  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         2.740     5.218    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X106Y101       LUT2 (Prop_lut2_I1_O)        0.299     5.517 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_1/O
                         net (fo=22, routed)          4.213     9.730    u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_1_n_0
    RAMB36_X3Y18         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_5/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.581    26.584    u_dvi_display/u_frame_buffer/clk
    RAMB36_X3Y18         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_5/CLKARDCLK
                         clock pessimism              0.014    26.598    
                         clock uncertainty           -0.157    26.440    
    RAMB36_X3Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    26.081    u_dvi_display/u_frame_buffer/fb_memory_reg_1_5
  -------------------------------------------------------------------
                         required time                         26.081    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                 16.352    

Slack (MET) :             16.385ns  (required time - arrival time)
  Source:                 u_dvi_display/u_vga_control/s2_read_en_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_13/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.999ns  (pixel_clk rise@24.999ns - pixel_clk rise@0.000ns)
  Data Path Delay:        7.795ns  (logic 0.718ns (9.211%)  route 7.077ns (90.789%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.832ns = ( 26.831 - 24.999 ) 
    Source Clock Delay      (SCD):    2.059ns
    Clock Pessimism Removal (CPR):    0.132ns
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.306ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.056     2.059    u_dvi_display/u_vga_control/clk
    SLICE_X110Y112       FDCE                                         r  u_dvi_display/u_vga_control/s2_read_en_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y112       FDCE (Prop_fdce_C_Q)         0.419     2.478 r  u_dvi_display/u_vga_control/s2_read_en_r_reg/Q
                         net (fo=107, routed)         2.353     4.831    u_dvi_display/u_frame_buffer/vc_request
    SLICE_X106Y102       LUT4 (Prop_lut4_I1_O)        0.299     5.130 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_12/O
                         net (fo=22, routed)          4.725     9.854    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_12_n_0
    RAMB36_X5Y28         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_13/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                     24.999    24.999 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    24.999 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612    26.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    23.186 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    24.911    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.829    26.831    u_dvi_display/u_frame_buffer/clk
    RAMB36_X5Y28         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_13/CLKARDCLK
                         clock pessimism              0.132    26.963    
                         clock uncertainty           -0.157    26.806    
    RAMB36_X5Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    26.240    u_dvi_display/u_frame_buffer/fb_memory_reg_1_13
  -------------------------------------------------------------------
                         required time                         26.240    
                         arrival time                          -9.854    
  -------------------------------------------------------------------
                         slack                                 16.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_dvi_display/u_vga_control/s3_read_data_r_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.931%)  route 0.141ns (50.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.998ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.719     0.721    u_dvi_display/u_vga_control/clk
    SLICE_X107Y106       FDCE                                         r  u_dvi_display/u_vga_control/s3_read_data_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDCE (Prop_fdce_C_Q)         0.141     0.862 r  u_dvi_display/u_vga_control/s3_read_data_r_reg[16]/Q
                         net (fo=4, routed)           0.141     1.003    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/vid_pData[0]
    SLICE_X110Y106       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.996     0.998    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y106       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]/C
                         clock pessimism             -0.238     0.760    
    SLICE_X110Y106       FDRE (Hold_fdre_C_D)         0.070     0.830    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_dvi_display/u_vga_control/s3_vde_r_reg/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.717     0.719    u_dvi_display/u_vga_control/clk
    SLICE_X111Y112       FDCE                                         r  u_dvi_display/u_vga_control/s3_vde_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y112       FDCE (Prop_fdce_C_Q)         0.141     0.860 r  u_dvi_display/u_vga_control/s3_vde_r_reg/Q
                         net (fo=1, routed)           0.116     0.976    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pVDE
    SLICE_X111Y114       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.991     0.993    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X111Y114       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism             -0.260     0.733    
    SLICE_X111Y114       FDRE (Hold_fdre_C_D)         0.066     0.799    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.990ns
    Source Clock Delay      (SCD):    0.716ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.714     0.716    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y132       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y132       FDRE (Prop_fdre_C_Q)         0.141     0.857 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.140     0.997    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X112Y132       LUT2 (Prop_lut2_I1_O)        0.046     1.043 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[5]_i_1/O
                         net (fo=1, routed)           0.000     1.043    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw[5]_i_1_n_0
    SLICE_X112Y132       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.988     0.990    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y132       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism             -0.261     0.729    
    SLICE_X112Y132       FDRE (Hold_fdre_C_D)         0.131     0.860    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.860    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_dvi_display/u_vga_control/s3_read_data_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.208%)  route 0.134ns (41.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.713     0.715    u_dvi_display/u_vga_control/clk
    SLICE_X111Y131       FDCE                                         r  u_dvi_display/u_vga_control/s3_read_data_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDCE (Prop_fdce_C_Q)         0.141     0.856 r  u_dvi_display/u_vga_control/s3_read_data_r_reg[12]/Q
                         net (fo=6, routed)           0.134     0.990    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[4]
    SLICE_X112Y131       LUT6 (Prop_lut6_I2_O)        0.045     1.035 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.035    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[3]_i_1_n_0
    SLICE_X112Y131       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.987     0.989    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y131       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism             -0.260     0.729    
    SLICE_X112Y131       FDRE (Hold_fdre_C_D)         0.121     0.850    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_dvi_display/u_vga_control/s3_read_data_r_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.900%)  route 0.121ns (46.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.717     0.719    u_dvi_display/u_vga_control/clk
    SLICE_X107Y110       FDCE                                         r  u_dvi_display/u_vga_control/s3_read_data_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y110       FDCE (Prop_fdce_C_Q)         0.141     0.860 r  u_dvi_display/u_vga_control/s3_read_data_r_reg[2]/Q
                         net (fo=6, routed)           0.121     0.981    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[2]
    SLICE_X108Y111       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.991     0.993    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X108Y111       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]/C
                         clock pessimism             -0.258     0.735    
    SLICE_X108Y111       FDRE (Hold_fdre_C_D)         0.059     0.794    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/pDataOut_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_dvi_display/u_vga_control/s3_read_data_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.846%)  route 0.136ns (42.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.713     0.715    u_dvi_display/u_vga_control/clk
    SLICE_X111Y131       FDCE                                         r  u_dvi_display/u_vga_control/s3_read_data_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y131       FDCE (Prop_fdce_C_Q)         0.141     0.856 r  u_dvi_display/u_vga_control/s3_read_data_r_reg[12]/Q
                         net (fo=6, routed)           0.136     0.992    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/vid_pData[4]
    SLICE_X112Y131       LUT6 (Prop_lut6_I5_O)        0.045     1.037 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.037    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1[0]_i_1_n_0
    SLICE_X112Y131       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.987     0.989    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y131       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]/C
                         clock pessimism             -0.260     0.729    
    SLICE_X112Y131       FDRE (Hold_fdre_C_D)         0.120     0.849    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/n1d_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.148ns (66.495%)  route 0.075ns (33.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.989ns
    Source Clock Delay      (SCD):    0.715ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.713     0.715    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X112Y131       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y131       FDRE (Prop_fdre_C_Q)         0.148     0.863 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg[0]/Q
                         net (fo=15, routed)          0.075     0.938    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/pDataOut_1_reg_n_0_[0]
    SLICE_X113Y131       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.987     0.989    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/PixelClk
    SLICE_X113Y131       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]/C
                         clock pessimism             -0.261     0.728    
    SLICE_X113Y131       FDRE (Hold_fdre_C_D)         0.017     0.745    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataEncoder/q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_dvi_display/u_vga_control/s3_read_data_r_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.041%)  route 0.146ns (43.959%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.719ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.717     0.719    u_dvi_display/u_vga_control/clk
    SLICE_X106Y111       FDCE                                         r  u_dvi_display/u_vga_control/s3_read_data_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y111       FDCE (Prop_fdce_C_Q)         0.141     0.860 r  u_dvi_display/u_vga_control/s3_read_data_r_reg[4]/Q
                         net (fo=6, routed)           0.146     1.006    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/vid_pData[4]
    SLICE_X108Y111       LUT6 (Prop_lut6_I2_O)        0.045     1.051 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.051    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/sum_bits[3]
    SLICE_X108Y111       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.991     0.993    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/PixelClk
    SLICE_X108Y111       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]/C
                         clock pessimism             -0.258     0.735    
    SLICE_X108Y111       FDRE (Hold_fdre_C_D)         0.121     0.856    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataEncoder/n1d_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.856    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_dvi_display/u_vga_control/s2_col_addr_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_vga_control/s2_col_addr_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.818%)  route 0.115ns (38.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.995ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.719     0.721    u_dvi_display/u_vga_control/clk
    SLICE_X107Y103       FDCE                                         r  u_dvi_display/u_vga_control/s2_col_addr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y103       FDCE (Prop_fdce_C_Q)         0.141     0.862 r  u_dvi_display/u_vga_control/s2_col_addr_r_reg[0]/Q
                         net (fo=10, routed)          0.115     0.977    u_dvi_display/u_vga_control/vc_col_address[0]
    SLICE_X106Y103       LUT6 (Prop_lut6_I2_O)        0.045     1.022 r  u_dvi_display/u_vga_control/s2_col_addr_r[5]_i_1/O
                         net (fo=1, routed)           0.000     1.022    u_dvi_display/u_vga_control/s2_col_addr_r[5]_i_1_n_0
    SLICE_X106Y103       FDCE                                         r  u_dvi_display/u_vga_control/s2_col_addr_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.993     0.995    u_dvi_display/u_vga_control/clk
    SLICE_X106Y103       FDCE                                         r  u_dvi_display/u_vga_control/s2_col_addr_r_reg[5]/C
                         clock pessimism             -0.261     0.734    
    SLICE_X106Y103       FDCE (Hold_fdce_C_D)         0.092     0.826    u_dvi_display/u_vga_control/s2_col_addr_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by pixel_clk  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             pixel_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_clk rise@0.000ns - pixel_clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.985%)  route 0.119ns (39.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.997ns
    Source Clock Delay      (SCD):    0.721ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.597     0.597    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.719     0.721    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X110Y109       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDRE (Prop_fdre_C_Q)         0.141     0.862 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=6, routed)           0.119     0.981    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/p_0_in8_in
    SLICE_X111Y109       LUT6 (Prop_lut6_I5_O)        0.045     1.026 r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.026    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2[0]_i_1_n_0
    SLICE_X111Y109       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.864     0.864    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         0.995     0.997    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/PixelClk
    SLICE_X111Y109       FDRE                                         r  u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]/C
                         clock pessimism             -0.263     0.734    
    SLICE_X111Y109       FDRE (Hold_fdre_C_D)         0.091     0.825    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataEncoder/n1q_m_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           1.026    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixel_clk
Waveform(ns):       { 0.000 12.500 }
Period(ns):         24.999
Sources:            { u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X4Y8      u_dvi_display/u_frame_buffer/fb_memory_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X4Y10     u_dvi_display/u_frame_buffer/fb_memory_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y6      u_dvi_display/u_frame_buffer/fb_memory_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y8      u_dvi_display/u_frame_buffer/fb_memory_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y25     u_dvi_display/u_frame_buffer/fb_memory_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X5Y27     u_dvi_display/u_frame_buffer/fb_memory_reg_0_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X4Y25     u_dvi_display/u_frame_buffer/fb_memory_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X4Y27     u_dvi_display/u_frame_buffer/fb_memory_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X4Y18     u_dvi_display/u_frame_buffer/fb_memory_reg_0_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         24.999      22.107     RAMB36_X4Y20     u_dvi_display/u_frame_buffer/fb_memory_reg_0_17/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       24.999      188.361    MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X109Y109   u_dvi_display/sync_px_1_r_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X109Y109   u_dvi_display/sync_px_1_r_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X109Y109   u_dvi_display/sync_px_2_r_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X109Y109   u_dvi_display/sync_px_2_r_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y109   u_dvi_display/u_frame_buffer/px_state_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y109   u_dvi_display/u_frame_buffer/px_state_r_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y109   u_dvi_display/u_frame_buffer/px_state_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y109   u_dvi_display/u_frame_buffer/px_state_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X112Y138   u_dvi_display/u_msec_timer/msec_cntr_r_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X112Y138   u_dvi_display/u_msec_timer/msec_cntr_r_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X109Y109   u_dvi_display/sync_px_1_r_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X109Y109   u_dvi_display/sync_px_1_r_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X109Y109   u_dvi_display/sync_px_2_r_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X109Y109   u_dvi_display/sync_px_2_r_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y109   u_dvi_display/u_frame_buffer/px_state_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y109   u_dvi_display/u_frame_buffer/px_state_r_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y109   u_dvi_display/u_frame_buffer/px_state_r_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X108Y109   u_dvi_display/u_frame_buffer/px_state_r_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X112Y138   u_dvi_display/u_msec_timer/msec_cntr_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X112Y138   u_dvi_display/u_msec_timer/msec_cntr_r_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  serial_clk
  To Clock:  serial_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         serial_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    u_video_clock_gen/inst/clkout1_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y128    u_dvi_display/u_rgb2dvi/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y127    u_dvi_display/u_rgb2dvi/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y126    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y125    u_dvi_display/u_rgb2dvi/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y130    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y129    u_dvi_display/u_rgb2dvi/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y122    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X1Y121    u_dvi_display/u_rgb2dvi/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cpu_clk
  To Clock:  cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.632ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/exe_sel_pc_r_reg/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.461ns  (logic 0.580ns (6.131%)  route 8.881ns (93.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 15.207 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.058    -0.658    u_resync/clk
    SLICE_X113Y147       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.456    -0.202 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.454    u_resync/p_0_in
    SLICE_X113Y147       LUT1 (Prop_lut1_I0_O)        0.124     0.578 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.225     8.802    u_cpu/u_exec_unit/reset
    SLICE_X89Y129        FDCE                                         f  u_cpu/u_exec_unit/exe_sel_pc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.709    15.207    u_cpu/u_exec_unit/clk
    SLICE_X89Y129        FDCE                                         r  u_cpu/u_exec_unit/exe_sel_pc_r_reg/C
                         clock pessimism              0.584    15.791    
                         clock uncertainty           -0.125    15.666    
    SLICE_X89Y129        FDCE (Recov_fdce_C_CLR)     -0.405    15.261    u_cpu/u_exec_unit/exe_sel_pc_r_reg
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  6.459    

Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/exe_store_r_reg/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.461ns  (logic 0.580ns (6.131%)  route 8.881ns (93.869%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 15.207 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.058    -0.658    u_resync/clk
    SLICE_X113Y147       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.456    -0.202 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.454    u_resync/p_0_in
    SLICE_X113Y147       LUT1 (Prop_lut1_I0_O)        0.124     0.578 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.225     8.802    u_cpu/u_exec_unit/reset
    SLICE_X89Y129        FDCE                                         f  u_cpu/u_exec_unit/exe_store_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.709    15.207    u_cpu/u_exec_unit/clk
    SLICE_X89Y129        FDCE                                         r  u_cpu/u_exec_unit/exe_store_r_reg/C
                         clock pessimism              0.584    15.791    
                         clock uncertainty           -0.125    15.666    
    SLICE_X89Y129        FDCE (Recov_fdce_C_CLR)     -0.405    15.261    u_cpu/u_exec_unit/exe_store_r_reg
  -------------------------------------------------------------------
                         required time                         15.261    
                         arrival time                          -8.802    
  -------------------------------------------------------------------
                         slack                                  6.459    

Slack (MET) :             6.567ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[1]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.416ns  (logic 0.580ns (6.160%)  route 8.836ns (93.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 15.271 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.058    -0.658    u_resync/clk
    SLICE_X113Y147       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.456    -0.202 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.454    u_resync/p_0_in
    SLICE_X113Y147       LUT1 (Prop_lut1_I0_O)        0.124     0.578 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.180     8.758    u_cpu/u_exec_unit/u_divider/reset
    SLICE_X93Y133        FDCE                                         f  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.773    15.271    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X93Y133        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[1]/C
                         clock pessimism              0.584    15.855    
                         clock uncertainty           -0.125    15.730    
    SLICE_X93Y133        FDCE (Recov_fdce_C_CLR)     -0.405    15.325    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                  6.567    

Slack (MET) :             6.567ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[34]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.416ns  (logic 0.580ns (6.160%)  route 8.836ns (93.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 15.271 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.058    -0.658    u_resync/clk
    SLICE_X113Y147       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.456    -0.202 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.454    u_resync/p_0_in
    SLICE_X113Y147       LUT1 (Prop_lut1_I0_O)        0.124     0.578 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.180     8.758    u_cpu/u_exec_unit/u_divider/reset
    SLICE_X93Y133        FDCE                                         f  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.773    15.271    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X93Y133        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[34]/C
                         clock pessimism              0.584    15.855    
                         clock uncertainty           -0.125    15.730    
    SLICE_X93Y133        FDCE (Recov_fdce_C_CLR)     -0.405    15.325    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[34]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                  6.567    

Slack (MET) :             6.567ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[35]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.416ns  (logic 0.580ns (6.160%)  route 8.836ns (93.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 15.271 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.058    -0.658    u_resync/clk
    SLICE_X113Y147       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.456    -0.202 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.454    u_resync/p_0_in
    SLICE_X113Y147       LUT1 (Prop_lut1_I0_O)        0.124     0.578 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.180     8.758    u_cpu/u_exec_unit/u_divider/reset
    SLICE_X93Y133        FDCE                                         f  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[35]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.773    15.271    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X93Y133        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[35]/C
                         clock pessimism              0.584    15.855    
                         clock uncertainty           -0.125    15.730    
    SLICE_X93Y133        FDCE (Recov_fdce_C_CLR)     -0.405    15.325    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[35]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                  6.567    

Slack (MET) :             6.567ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[8]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.416ns  (logic 0.580ns (6.160%)  route 8.836ns (93.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 15.271 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.058    -0.658    u_resync/clk
    SLICE_X113Y147       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.456    -0.202 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.454    u_resync/p_0_in
    SLICE_X113Y147       LUT1 (Prop_lut1_I0_O)        0.124     0.578 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.180     8.758    u_cpu/u_exec_unit/u_divider/reset
    SLICE_X93Y133        FDCE                                         f  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.773    15.271    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X93Y133        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[8]/C
                         clock pessimism              0.584    15.855    
                         clock uncertainty           -0.125    15.730    
    SLICE_X93Y133        FDCE (Recov_fdce_C_CLR)     -0.405    15.325    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[8]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                  6.567    

Slack (MET) :             6.570ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/divisor_r_reg[5]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.411ns  (logic 0.580ns (6.163%)  route 8.831ns (93.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.269 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.058    -0.658    u_resync/clk
    SLICE_X113Y147       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.456    -0.202 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.454    u_resync/p_0_in
    SLICE_X113Y147       LUT1 (Prop_lut1_I0_O)        0.124     0.578 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.175     8.753    u_cpu/u_exec_unit/u_divider/reset
    SLICE_X91Y132        FDCE                                         f  u_cpu/u_exec_unit/u_divider/divisor_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.771    15.269    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X91Y132        FDCE                                         r  u_cpu/u_exec_unit/u_divider/divisor_r_reg[5]/C
                         clock pessimism              0.584    15.853    
                         clock uncertainty           -0.125    15.728    
    SLICE_X91Y132        FDCE (Recov_fdce_C_CLR)     -0.405    15.323    u_cpu/u_exec_unit/u_divider/divisor_r_reg[5]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  6.570    

Slack (MET) :             6.570ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/divisor_r_reg[6]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.411ns  (logic 0.580ns (6.163%)  route 8.831ns (93.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.269 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.058    -0.658    u_resync/clk
    SLICE_X113Y147       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.456    -0.202 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.454    u_resync/p_0_in
    SLICE_X113Y147       LUT1 (Prop_lut1_I0_O)        0.124     0.578 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.175     8.753    u_cpu/u_exec_unit/u_divider/reset
    SLICE_X91Y132        FDCE                                         f  u_cpu/u_exec_unit/u_divider/divisor_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.771    15.269    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X91Y132        FDCE                                         r  u_cpu/u_exec_unit/u_divider/divisor_r_reg[6]/C
                         clock pessimism              0.584    15.853    
                         clock uncertainty           -0.125    15.728    
    SLICE_X91Y132        FDCE (Recov_fdce_C_CLR)     -0.405    15.323    u_cpu/u_exec_unit/u_divider/divisor_r_reg[6]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  6.570    

Slack (MET) :             6.570ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/divisor_r_reg[9]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.411ns  (logic 0.580ns (6.163%)  route 8.831ns (93.837%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 15.269 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.058    -0.658    u_resync/clk
    SLICE_X113Y147       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.456    -0.202 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.454    u_resync/p_0_in
    SLICE_X113Y147       LUT1 (Prop_lut1_I0_O)        0.124     0.578 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.175     8.753    u_cpu/u_exec_unit/u_divider/reset
    SLICE_X91Y132        FDCE                                         f  u_cpu/u_exec_unit/u_divider/divisor_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.771    15.269    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X91Y132        FDCE                                         r  u_cpu/u_exec_unit/u_divider/divisor_r_reg[9]/C
                         clock pessimism              0.584    15.853    
                         clock uncertainty           -0.125    15.728    
    SLICE_X91Y132        FDCE (Recov_fdce_C_CLR)     -0.405    15.323    u_cpu/u_exec_unit/u_divider/divisor_r_reg[9]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -8.753    
  -------------------------------------------------------------------
                         slack                                  6.570    

Slack (MET) :             6.653ns  (required time - arrival time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_divider/div_acc_r_reg[36]/CLR
                            (recovery check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (cpu_clk rise@16.667ns - cpu_clk rise@0.000ns)
  Data Path Delay:        9.416ns  (logic 0.580ns (6.160%)  route 8.836ns (93.840%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 15.271 - 16.667 ) 
    Source Clock Delay      (SCD):    -0.658ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.058    -0.658    u_resync/clk
    SLICE_X113Y147       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.456    -0.202 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.656     0.454    u_resync/p_0_in
    SLICE_X113Y147       LUT1 (Prop_lut1_I0_O)        0.124     0.578 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        8.180     8.758    u_cpu/u_exec_unit/u_divider/reset
    SLICE_X92Y133        FDCE                                         f  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[36]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)   16.667    16.667 r  
    H16                                               0.000    16.667 r  clk_in (IN)
                         net (fo=0)                   0.000    16.667    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    18.047 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    19.209    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    11.395 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    13.407    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.498 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.773    15.271    u_cpu/u_exec_unit/u_divider/clk
    SLICE_X92Y133        FDCE                                         r  u_cpu/u_exec_unit/u_divider/div_acc_r_reg[36]/C
                         clock pessimism              0.584    15.855    
                         clock uncertainty           -0.125    15.730    
    SLICE_X92Y133        FDCE (Recov_fdce_C_CLR)     -0.319    15.411    u_cpu/u_exec_unit/u_divider/div_acc_r_reg[36]
  -------------------------------------------------------------------
                         required time                         15.411    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                  6.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/r_reg_reg[31][23]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.199%)  route 0.392ns (67.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.719    -0.512    u_resync/clk
    SLICE_X113Y147       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.152    u_resync/p_0_in
    SLICE_X113Y147       LUT1 (Prop_lut1_I0_O)        0.045    -0.107 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.173     0.066    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X112Y147       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/r_reg_reg[31][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.995    -0.745    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X112Y147       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/r_reg_reg[31][23]/C
                         clock pessimism              0.246    -0.499    
    SLICE_X112Y147       FDCE (Remov_fdce_C_CLR)     -0.067    -0.566    u_cpu/u_exec_unit/u_regfile/r_reg_reg[31][23]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/r_reg_reg[31][25]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.186ns (32.199%)  route 0.392ns (67.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.719    -0.512    u_resync/clk
    SLICE_X113Y147       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.152    u_resync/p_0_in
    SLICE_X113Y147       LUT1 (Prop_lut1_I0_O)        0.045    -0.107 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.173     0.066    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X112Y147       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/r_reg_reg[31][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.995    -0.745    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X112Y147       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/r_reg_reg[31][25]/C
                         clock pessimism              0.246    -0.499    
    SLICE_X112Y147       FDCE (Remov_fdce_C_CLR)     -0.067    -0.566    u_cpu/u_exec_unit/u_regfile/r_reg_reg[31][25]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/r_reg_reg[8][23]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.186ns (29.816%)  route 0.438ns (70.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.719    -0.512    u_resync/clk
    SLICE_X113Y147       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.152    u_resync/p_0_in
    SLICE_X113Y147       LUT1 (Prop_lut1_I0_O)        0.045    -0.107 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.219     0.112    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X112Y148       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/r_reg_reg[8][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.995    -0.745    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X112Y148       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/r_reg_reg[8][23]/C
                         clock pessimism              0.249    -0.496    
    SLICE_X112Y148       FDCE (Remov_fdce_C_CLR)     -0.067    -0.563    u_cpu/u_exec_unit/u_regfile/r_reg_reg[8][23]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/r_reg_reg[10][23]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.186ns (29.816%)  route 0.438ns (70.184%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.719    -0.512    u_resync/clk
    SLICE_X113Y147       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.152    u_resync/p_0_in
    SLICE_X113Y147       LUT1 (Prop_lut1_I0_O)        0.045    -0.107 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.219     0.112    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X113Y148       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/r_reg_reg[10][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.995    -0.745    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X113Y148       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/r_reg_reg[10][23]/C
                         clock pessimism              0.249    -0.496    
    SLICE_X113Y148       FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    u_cpu/u_exec_unit/u_regfile/r_reg_reg[10][23]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/r_reg_reg[13][23]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.186ns (26.779%)  route 0.509ns (73.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.719    -0.512    u_resync/clk
    SLICE_X113Y147       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.152    u_resync/p_0_in
    SLICE_X113Y147       LUT1 (Prop_lut1_I0_O)        0.045    -0.107 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.289     0.183    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X112Y149       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/r_reg_reg[13][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.995    -0.745    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X112Y149       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/r_reg_reg[13][23]/C
                         clock pessimism              0.249    -0.496    
    SLICE_X112Y149       FDCE (Remov_fdce_C_CLR)     -0.067    -0.563    u_cpu/u_exec_unit/u_regfile/r_reg_reg[13][23]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/r_reg_reg[3][23]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.186ns (26.779%)  route 0.509ns (73.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.719    -0.512    u_resync/clk
    SLICE_X113Y147       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.152    u_resync/p_0_in
    SLICE_X113Y147       LUT1 (Prop_lut1_I0_O)        0.045    -0.107 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.289     0.183    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X113Y149       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/r_reg_reg[3][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.995    -0.745    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X113Y149       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/r_reg_reg[3][23]/C
                         clock pessimism              0.249    -0.496    
    SLICE_X113Y149       FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    u_cpu/u_exec_unit/u_regfile/r_reg_reg[3][23]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.183    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/r_reg_reg[11][23]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.186ns (22.451%)  route 0.642ns (77.549%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.719    -0.512    u_resync/clk
    SLICE_X113Y147       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.152    u_resync/p_0_in
    SLICE_X113Y147       LUT1 (Prop_lut1_I0_O)        0.045    -0.107 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.423     0.316    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X111Y149       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/r_reg_reg[11][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.995    -0.745    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X111Y149       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/r_reg_reg[11][23]/C
                         clock pessimism              0.249    -0.496    
    SLICE_X111Y149       FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    u_cpu/u_exec_unit/u_regfile/r_reg_reg[11][23]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/r_reg_reg[7][16]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.370%)  route 0.645ns (77.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.719    -0.512    u_resync/clk
    SLICE_X113Y147       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.152    u_resync/p_0_in
    SLICE_X113Y147       LUT1 (Prop_lut1_I0_O)        0.045    -0.107 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.426     0.319    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X111Y148       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/r_reg_reg[7][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.995    -0.745    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X111Y148       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/r_reg_reg[7][16]/C
                         clock pessimism              0.249    -0.496    
    SLICE_X111Y148       FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    u_cpu/u_exec_unit/u_regfile/r_reg_reg[7][16]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/r_reg_reg[7][22]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.370%)  route 0.645ns (77.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.719    -0.512    u_resync/clk
    SLICE_X113Y147       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.152    u_resync/p_0_in
    SLICE_X113Y147       LUT1 (Prop_lut1_I0_O)        0.045    -0.107 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.426     0.319    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X111Y148       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/r_reg_reg[7][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.995    -0.745    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X111Y148       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/r_reg_reg[7][22]/C
                         clock pessimism              0.249    -0.496    
    SLICE_X111Y148       FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    u_cpu/u_exec_unit/u_regfile/r_reg_reg[7][22]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 u_resync/sync_resetn_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_cpu/u_exec_unit/u_regfile/r_reg_reg[7][23]/CLR
                            (removal check against rising-edge clock cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk rise@0.000ns - cpu_clk rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.186ns (22.370%)  route 0.645ns (77.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.745ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.719    -0.512    u_resync/clk
    SLICE_X113Y147       FDCE                                         r  u_resync/sync_resetn_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y147       FDCE (Prop_fdce_C_Q)         0.141    -0.371 r  u_resync/sync_resetn_r_reg[1]/Q
                         net (fo=1, routed)           0.219    -0.152    u_resync/p_0_in
    SLICE_X113Y147       LUT1 (Prop_lut1_I0_O)        0.045    -0.107 f  u_resync/reset_INST_0/O
                         net (fo=2390, routed)        0.426     0.319    u_cpu/u_exec_unit/u_regfile/reset
    SLICE_X111Y148       FDCE                                         f  u_cpu/u_exec_unit/u_regfile/r_reg_reg[7][23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        0.995    -0.745    u_cpu/u_exec_unit/u_regfile/clk
    SLICE_X111Y148       FDCE                                         r  u_cpu/u_exec_unit/u_regfile/r_reg_reg[7][23]/C
                         clock pessimism              0.249    -0.496    
    SLICE_X111Y148       FDCE (Remov_fdce_C_CLR)     -0.092    -0.588    u_cpu/u_exec_unit/u_regfile/r_reg_reg[7][23]
  -------------------------------------------------------------------
                         required time                          0.588    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.907    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  cpu_clk
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       15.925ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.925ns  (required time - arrival time)
  Source:                 u_cpu/u_control_unit/px_command_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_7/WEA[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.075ns  (logic 0.580ns (14.233%)  route 3.495ns (85.767%))
  Logic Levels:           1  (LUT3=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109                                    0.000     0.000 r  u_cpu/u_control_unit/px_command_r_reg[0]/C
    SLICE_X105Y109       FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_cpu/u_control_unit/px_command_r_reg[0]/Q
                         net (fo=31, routed)          3.495     3.951    u_dvi_display/u_frame_buffer/px_write
    SLICE_X106Y87        LUT3 (Prop_lut3_I0_O)        0.124     4.075 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_7_i_1/O
                         net (fo=4, unplaced)         0.000     4.075    u_dvi_display/u_frame_buffer/fb_memory_reg_1_7_i_1_n_0
    RAMB36_X5Y17         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_7/WEA[1]
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    RAMB36_X5Y17         RAMB36E1                     0.000    20.000    u_dvi_display/u_frame_buffer/fb_memory_reg_1_7
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                          -4.075    
  -------------------------------------------------------------------
                         slack                                 15.925    

Slack (MET) :             15.925ns  (required time - arrival time)
  Source:                 u_cpu/u_control_unit/px_command_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_7/WEA[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.075ns  (logic 0.580ns (14.233%)  route 3.495ns (85.767%))
  Logic Levels:           1  (LUT3=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109                                    0.000     0.000 r  u_cpu/u_control_unit/px_command_r_reg[0]/C
    SLICE_X105Y109       FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_cpu/u_control_unit/px_command_r_reg[0]/Q
                         net (fo=31, routed)          3.495     3.951    u_dvi_display/u_frame_buffer/px_write
    SLICE_X106Y87        LUT3 (Prop_lut3_I0_O)        0.124     4.075 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_7_i_1/O
                         net (fo=4, unplaced)         0.000     4.075    u_dvi_display/u_frame_buffer/fb_memory_reg_1_7_i_1_n_0
    RAMB36_X5Y17         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_7/WEA[2]
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    RAMB36_X5Y17         RAMB36E1                     0.000    20.000    u_dvi_display/u_frame_buffer/fb_memory_reg_1_7
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                          -4.075    
  -------------------------------------------------------------------
                         slack                                 15.925    

Slack (MET) :             15.925ns  (required time - arrival time)
  Source:                 u_cpu/u_control_unit/px_command_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_7/WEA[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.075ns  (logic 0.580ns (14.233%)  route 3.495ns (85.767%))
  Logic Levels:           1  (LUT3=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109                                    0.000     0.000 r  u_cpu/u_control_unit/px_command_r_reg[0]/C
    SLICE_X105Y109       FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_cpu/u_control_unit/px_command_r_reg[0]/Q
                         net (fo=31, routed)          3.495     3.951    u_dvi_display/u_frame_buffer/px_write
    SLICE_X106Y87        LUT3 (Prop_lut3_I0_O)        0.124     4.075 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_7_i_1/O
                         net (fo=4, unplaced)         0.000     4.075    u_dvi_display/u_frame_buffer/fb_memory_reg_1_7_i_1_n_0
    RAMB36_X5Y17         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_7/WEA[3]
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    RAMB36_X5Y17         RAMB36E1                     0.000    20.000    u_dvi_display/u_frame_buffer/fb_memory_reg_1_7
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                          -4.075    
  -------------------------------------------------------------------
                         slack                                 15.925    

Slack (MET) :             15.993ns  (required time - arrival time)
  Source:                 u_cpu/u_control_unit/px_command_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_20/WEA[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.007ns  (logic 0.580ns (14.475%)  route 3.427ns (85.525%))
  Logic Levels:           1  (LUT3=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109                                    0.000     0.000 r  u_cpu/u_control_unit/px_command_r_reg[0]/C
    SLICE_X105Y109       FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_cpu/u_control_unit/px_command_r_reg[0]/Q
                         net (fo=31, routed)          3.427     3.883    u_dvi_display/u_frame_buffer/px_write
    SLICE_X104Y89        LUT3 (Prop_lut3_I0_O)        0.124     4.007 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_20_i_1/O
                         net (fo=10, unplaced)        0.000     4.007    u_dvi_display/u_frame_buffer/fb_memory_reg_1_20_i_1_n_0
    RAMB36_X4Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_20/WEA[2]
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    RAMB36_X4Y16         RAMB36E1                     0.000    20.000    u_dvi_display/u_frame_buffer/fb_memory_reg_0_20
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                 15.993    

Slack (MET) :             15.993ns  (required time - arrival time)
  Source:                 u_cpu/u_control_unit/px_command_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_20/WEA[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.007ns  (logic 0.580ns (14.475%)  route 3.427ns (85.525%))
  Logic Levels:           1  (LUT3=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109                                    0.000     0.000 r  u_cpu/u_control_unit/px_command_r_reg[0]/C
    SLICE_X105Y109       FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_cpu/u_control_unit/px_command_r_reg[0]/Q
                         net (fo=31, routed)          3.427     3.883    u_dvi_display/u_frame_buffer/px_write
    SLICE_X104Y89        LUT3 (Prop_lut3_I0_O)        0.124     4.007 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_20_i_1/O
                         net (fo=10, unplaced)        0.000     4.007    u_dvi_display/u_frame_buffer/fb_memory_reg_1_20_i_1_n_0
    RAMB36_X4Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_20/WEA[3]
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    RAMB36_X4Y16         RAMB36E1                     0.000    20.000    u_dvi_display/u_frame_buffer/fb_memory_reg_0_20
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                 15.993    

Slack (MET) :             15.993ns  (required time - arrival time)
  Source:                 u_cpu/u_control_unit/px_command_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_21/WEA[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.007ns  (logic 0.580ns (14.475%)  route 3.427ns (85.525%))
  Logic Levels:           1  (LUT3=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109                                    0.000     0.000 r  u_cpu/u_control_unit/px_command_r_reg[0]/C
    SLICE_X105Y109       FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_cpu/u_control_unit/px_command_r_reg[0]/Q
                         net (fo=31, routed)          3.427     3.883    u_dvi_display/u_frame_buffer/px_write
    SLICE_X104Y89        LUT3 (Prop_lut3_I0_O)        0.124     4.007 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_20_i_1/O
                         net (fo=10, unplaced)        0.000     4.007    u_dvi_display/u_frame_buffer/fb_memory_reg_1_20_i_1_n_0
    RAMB36_X5Y18         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_21/WEA[1]
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    RAMB36_X5Y18         RAMB36E1                     0.000    20.000    u_dvi_display/u_frame_buffer/fb_memory_reg_0_21
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                 15.993    

Slack (MET) :             15.993ns  (required time - arrival time)
  Source:                 u_cpu/u_control_unit/px_command_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_21/WEA[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.007ns  (logic 0.580ns (14.475%)  route 3.427ns (85.525%))
  Logic Levels:           1  (LUT3=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109                                    0.000     0.000 r  u_cpu/u_control_unit/px_command_r_reg[0]/C
    SLICE_X105Y109       FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_cpu/u_control_unit/px_command_r_reg[0]/Q
                         net (fo=31, routed)          3.427     3.883    u_dvi_display/u_frame_buffer/px_write
    SLICE_X104Y89        LUT3 (Prop_lut3_I0_O)        0.124     4.007 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_20_i_1/O
                         net (fo=10, unplaced)        0.000     4.007    u_dvi_display/u_frame_buffer/fb_memory_reg_1_20_i_1_n_0
    RAMB36_X5Y18         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_21/WEA[2]
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    RAMB36_X5Y18         RAMB36E1                     0.000    20.000    u_dvi_display/u_frame_buffer/fb_memory_reg_0_21
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                 15.993    

Slack (MET) :             15.993ns  (required time - arrival time)
  Source:                 u_cpu/u_control_unit/px_command_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_0_21/WEA[3]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.007ns  (logic 0.580ns (14.475%)  route 3.427ns (85.525%))
  Logic Levels:           1  (LUT3=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109                                    0.000     0.000 r  u_cpu/u_control_unit/px_command_r_reg[0]/C
    SLICE_X105Y109       FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_cpu/u_control_unit/px_command_r_reg[0]/Q
                         net (fo=31, routed)          3.427     3.883    u_dvi_display/u_frame_buffer/px_write
    SLICE_X104Y89        LUT3 (Prop_lut3_I0_O)        0.124     4.007 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_20_i_1/O
                         net (fo=10, unplaced)        0.000     4.007    u_dvi_display/u_frame_buffer/fb_memory_reg_1_20_i_1_n_0
    RAMB36_X5Y18         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_21/WEA[3]
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    RAMB36_X5Y18         RAMB36E1                     0.000    20.000    u_dvi_display/u_frame_buffer/fb_memory_reg_0_21
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                 15.993    

Slack (MET) :             15.993ns  (required time - arrival time)
  Source:                 u_cpu/u_control_unit/px_command_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_20/WEA[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.007ns  (logic 0.580ns (14.475%)  route 3.427ns (85.525%))
  Logic Levels:           1  (LUT3=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109                                    0.000     0.000 r  u_cpu/u_control_unit/px_command_r_reg[0]/C
    SLICE_X105Y109       FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_cpu/u_control_unit/px_command_r_reg[0]/Q
                         net (fo=31, routed)          3.427     3.883    u_dvi_display/u_frame_buffer/px_write
    SLICE_X104Y89        LUT3 (Prop_lut3_I0_O)        0.124     4.007 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_20_i_1/O
                         net (fo=10, unplaced)        0.000     4.007    u_dvi_display/u_frame_buffer/fb_memory_reg_1_20_i_1_n_0
    RAMB36_X4Y17         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_20/WEA[1]
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    RAMB36_X4Y17         RAMB36E1                     0.000    20.000    u_dvi_display/u_frame_buffer/fb_memory_reg_1_20
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                 15.993    

Slack (MET) :             15.993ns  (required time - arrival time)
  Source:                 u_cpu/u_control_unit/px_command_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_dvi_display/u_frame_buffer/fb_memory_reg_1_20/WEA[2]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        4.007ns  (logic 0.580ns (14.475%)  route 3.427ns (85.525%))
  Logic Levels:           1  (LUT3=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y109                                    0.000     0.000 r  u_cpu/u_control_unit/px_command_r_reg[0]/C
    SLICE_X105Y109       FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_cpu/u_control_unit/px_command_r_reg[0]/Q
                         net (fo=31, routed)          3.427     3.883    u_dvi_display/u_frame_buffer/px_write
    SLICE_X104Y89        LUT3 (Prop_lut3_I0_O)        0.124     4.007 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_20_i_1/O
                         net (fo=10, unplaced)        0.000     4.007    u_dvi_display/u_frame_buffer/fb_memory_reg_1_20_i_1_n_0
    RAMB36_X4Y17         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_20/WEA[2]
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    RAMB36_X4Y17         RAMB36E1                     0.000    20.000    u_dvi_display/u_frame_buffer/fb_memory_reg_1_20
                         output delay                -0.000    20.000    
  -------------------------------------------------------------------
                         required time                         20.000    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                 15.993    





